Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 23 20:45:52 2025
| Host         : BOOK-CTJOQLMG70 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_uart_fifo_timing_summary_routed.rpt -pb top_uart_fifo_timing_summary_routed.pb -rpx top_uart_fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : top_uart_fifo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   16          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (91)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (91)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.644        0.000                      0                  584        0.090        0.000                      0                  584        3.750        0.000                       0                   283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.916        0.000                      0                  437        0.090        0.000                      0                  437        3.750        0.000                       0                   283  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.644        0.000                      0                  147        0.575        0.000                      0                  147  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.087ns (26.824%)  route 2.965ns (73.176%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.558     5.079    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/Q
                         net (fo=2, routed)           0.860     6.358    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[9]
    SLICE_X49Y19         LUT4 (Prop_lut4_I0_O)        0.296     6.654 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.441     7.096    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_6__0_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.574     7.794    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_4__0_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.918 f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.089     9.008    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_next
    SLICE_X49Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.132 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.132    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next[14]
    SLICE_X49Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    14.780    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[14]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y21         FDCE (Setup_fdce_C_D)        0.029    15.048    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.087ns (26.837%)  route 2.963ns (73.163%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.558     5.079    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/Q
                         net (fo=2, routed)           0.860     6.358    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[9]
    SLICE_X49Y19         LUT4 (Prop_lut4_I0_O)        0.296     6.654 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.441     7.096    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_6__0_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.574     7.794    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_4__0_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.918 f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.087     9.006    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_next
    SLICE_X49Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.130 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.130    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next[18]
    SLICE_X49Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    14.780    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[18]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y21         FDCE (Setup_fdce_C_D)        0.031    15.050    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.113ns (27.290%)  route 2.965ns (72.710%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.558     5.079    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/Q
                         net (fo=2, routed)           0.860     6.358    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[9]
    SLICE_X49Y19         LUT4 (Prop_lut4_I0_O)        0.296     6.654 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.441     7.096    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_6__0_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.574     7.794    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_4__0_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.918 f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.089     9.008    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_next
    SLICE_X49Y21         LUT2 (Prop_lut2_I0_O)        0.150     9.158 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.158    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next[17]
    SLICE_X49Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    14.780    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[17]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y21         FDCE (Setup_fdce_C_D)        0.075    15.094    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.113ns (27.304%)  route 2.963ns (72.696%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.558     5.079    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/Q
                         net (fo=2, routed)           0.860     6.358    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[9]
    SLICE_X49Y19         LUT4 (Prop_lut4_I0_O)        0.296     6.654 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.441     7.096    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_6__0_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.574     7.794    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_4__0_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.918 f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.087     9.006    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_next
    SLICE_X49Y21         LUT2 (Prop_lut2_I0_O)        0.150     9.156 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.156    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next[19]
    SLICE_X49Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    14.780    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[19]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y21         FDCE (Setup_fdce_C_D)        0.075    15.094    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.062ns (27.316%)  route 2.826ns (72.684%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.559     5.080    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X53Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.859     6.395    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[17]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.545 f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_5/O
                         net (fo=1, routed)           0.804     7.349    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_5_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.332     7.681 f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.163     8.844    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X51Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.968 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.968    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[22]_i_1_n_0
    SLICE_X51Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.441    14.782    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[22]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y20         FDCE (Setup_fdce_C_D)        0.029    15.050    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 1.062ns (27.653%)  route 2.778ns (72.347%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.559     5.080    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X53Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.859     6.395    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[17]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.545 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_5/O
                         net (fo=1, routed)           0.804     7.349    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_5_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.332     7.681 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.116     8.797    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.921 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_clk_i_1__0/O
                         net (fo=1, routed)           0.000     8.921    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_clk_i_1__0_n_0
    SLICE_X51Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.440    14.781    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X51Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_clk_reg/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y21         FDCE (Setup_fdce_C_D)        0.029    15.049    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.087ns (28.470%)  route 2.731ns (71.530%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.558     5.079    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/Q
                         net (fo=2, routed)           0.860     6.358    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[9]
    SLICE_X49Y19         LUT4 (Prop_lut4_I0_O)        0.296     6.654 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.441     7.096    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_6__0_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.574     7.794    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_4__0_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.918 f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_2/O
                         net (fo=20, routed)          0.855     8.773    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_next
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.897 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.897    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next[11]
    SLICE_X49Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.440    14.781    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[11]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X49Y19         FDCE (Setup_fdce_C_D)        0.029    15.073    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.062ns (28.010%)  route 2.729ns (71.990%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.559     5.080    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X53Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.859     6.395    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[17]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.545 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_5/O
                         net (fo=1, routed)           0.804     7.349    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_5_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.332     7.681 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.067     8.748    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.124     8.872 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.872    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[23]_i_1_n_0
    SLICE_X53Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.441    14.782    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X53Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[23]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y20         FDCE (Setup_fdce_C_D)        0.031    15.052    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.115ns (28.991%)  route 2.731ns (71.009%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.558     5.079    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.419     5.498 f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[9]/Q
                         net (fo=2, routed)           0.860     6.358    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[9]
    SLICE_X49Y19         LUT4 (Prop_lut4_I0_O)        0.296     6.654 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.441     7.096    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_6__0_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.574     7.794    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_4__0_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.918 f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[19]_i_2/O
                         net (fo=20, routed)          0.855     8.773    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_next
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.152     8.925 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.925    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next[12]
    SLICE_X49Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.440    14.781    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[12]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X49Y19         FDCE (Setup_fdce_C_D)        0.075    15.119    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.062ns (28.189%)  route 2.705ns (71.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.559     5.080    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X53Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.859     6.395    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[17]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.150     6.545 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_5/O
                         net (fo=1, routed)           0.804     7.349    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_5_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.332     7.681 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.043     8.724    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I0_O)        0.124     8.848 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.848    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter[25]_i_1_n_0
    SLICE_X53Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.440    14.781    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X53Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[25]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y21         FDCE (Setup_fdce_C_D)        0.029    15.049    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  6.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.951%)  route 0.274ns (66.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.443    FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.274     1.858    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/A0
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.829     1.956    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.498     1.458    
    SLICE_X46Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.768    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.951%)  route 0.274ns (66.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.443    FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.274     1.858    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/A0
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.829     1.956    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.498     1.458    
    SLICE_X46Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.768    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.951%)  route 0.274ns (66.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.443    FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.274     1.858    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/A0
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.829     1.956    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/WCLK
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.498     1.458    
    SLICE_X46Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.768    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.951%)  route 0.274ns (66.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.443    FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.274     1.858    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/A0
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.829     1.956    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/WCLK
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.498     1.458    
    SLICE_X46Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.768    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/rx_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.443    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X45Y13         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_UART/U_UART_RX/rx_data_reg_reg[4]/Q
                         net (fo=5, routed)           0.112     1.697    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/DIC0
    SLICE_X46Y12         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.830     1.957    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X46Y12         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.603    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/rx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.443    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X45Y13         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_UART/U_UART_RX/rx_data_reg_reg[3]/Q
                         net (fo=5, routed)           0.111     1.696    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/DIB1
    SLICE_X46Y12         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.830     1.957    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X46Y12         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.583    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/rx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.443    U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X45Y13         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_UART/U_UART_RX/rx_data_reg_reg[1]/Q
                         net (fo=5, routed)           0.111     1.696    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/DIA1
    SLICE_X46Y12         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.830     1.957    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X46Y12         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.579    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.642%)  route 0.290ns (69.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.443    FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/Q
                         net (fo=20, routed)          0.290     1.861    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/A1
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.829     1.956    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.498     1.458    
    SLICE_X46Y13         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.713    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.642%)  route 0.290ns (69.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.443    FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/Q
                         net (fo=20, routed)          0.290     1.861    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/A1
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.829     1.956    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.498     1.458    
    SLICE_X46Y13         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.713    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.642%)  route 0.290ns (69.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.443    FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X44Y14         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/Q
                         net (fo=20, routed)          0.290     1.861    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/A1
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.829     1.956    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/WCLK
    SLICE_X46Y13         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.498     1.458    
    SLICE_X46Y13         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.713    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y12   FIFO_RX/U_FIFO_CU/empty_reg_reg_inv/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y12   FIFO_RX/U_FIFO_CU/full_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y12   FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y12   FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y13   FIFO_RX/U_FIFO_CU/rptr_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y13   FIFO_RX/U_FIFO_CU/rptr_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y14   FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y14   FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y14   FIFO_RX/U_FIFO_CU/wptr_reg_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y12   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.766ns (19.816%)  route 3.100ns (80.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.085    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.872     6.476    U_STOPWATCH_WATCH/db_reset/q_next[6]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.600 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.037    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.161 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         1.790     8.951    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/AR[0]
    SLICE_X39Y19         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.434    14.775    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[2]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.766ns (19.816%)  route 3.100ns (80.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.085    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.872     6.476    U_STOPWATCH_WATCH/db_reset/q_next[6]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.600 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.037    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.161 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         1.790     8.951    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/AR[0]
    SLICE_X39Y19         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.434    14.775    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[3]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_min/o_tick_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.766ns (20.537%)  route 2.964ns (79.463%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.085    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.872     6.476    U_STOPWATCH_WATCH/db_reset/q_next[6]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.600 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.037    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.161 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         1.654     8.815    U_STOPWATCH_WATCH/U_clock_dp/U_min/AR[0]
    SLICE_X39Y17         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_min/o_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.437    14.778    U_STOPWATCH_WATCH/U_clock_dp/U_min/clk_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_min/o_tick_reg/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X39Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.598    U_STOPWATCH_WATCH/U_clock_dp/U_min/o_tick_reg
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.766ns (20.866%)  route 2.905ns (79.134%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.085    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.872     6.476    U_STOPWATCH_WATCH/db_reset/q_next[6]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.600 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.037    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.161 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         1.595     8.756    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/AR[0]
    SLICE_X37Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.433    14.774    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[10]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.766ns (20.866%)  route 2.905ns (79.134%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.085    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.872     6.476    U_STOPWATCH_WATCH/db_reset/q_next[6]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.600 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.037    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.161 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         1.595     8.756    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/AR[0]
    SLICE_X37Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.433    14.774    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[13]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.766ns (20.866%)  route 2.905ns (79.134%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.085    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.872     6.476    U_STOPWATCH_WATCH/db_reset/q_next[6]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.600 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.037    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.161 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         1.595     8.756    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/AR[0]
    SLICE_X37Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.433    14.774    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[14]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.766ns (20.866%)  route 2.905ns (79.134%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.085    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.872     6.476    U_STOPWATCH_WATCH/db_reset/q_next[6]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.600 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.037    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.161 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         1.595     8.756    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/AR[0]
    SLICE_X37Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.433    14.774    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[15]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.766ns (20.866%)  route 2.905ns (79.134%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.085    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.872     6.476    U_STOPWATCH_WATCH/db_reset/q_next[6]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.600 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.037    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.161 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         1.595     8.756    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/AR[0]
    SLICE_X37Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.433    14.774    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[16]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.766ns (20.866%)  route 2.905ns (79.134%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.085    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.872     6.476    U_STOPWATCH_WATCH/db_reset/q_next[6]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.600 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.037    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.161 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         1.595     8.756    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/AR[0]
    SLICE_X37Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.433    14.774    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[17]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.766ns (20.866%)  route 2.905ns (79.134%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.085    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.872     6.476    U_STOPWATCH_WATCH/db_reset/q_next[6]
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.600 r  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.438     7.037    U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.161 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         1.595     8.756    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/AR[0]
    SLICE_X37Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.433    14.774    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[18]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.246ns (49.496%)  route 0.251ns (50.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.659    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.757 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.179     1.936    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X53Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.825     1.952    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X53Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[25]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X53Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.361    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.246ns (48.425%)  route 0.262ns (51.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.659    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.757 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.190     1.947    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X51Y20         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.826     1.953    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[22]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X51Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.246ns (45.950%)  route 0.289ns (54.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.659    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.757 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.218     1.974    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/AR[0]
    SLICE_X49Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.824     1.951    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[14]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.246ns (45.950%)  route 0.289ns (54.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.659    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.757 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.218     1.974    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/AR[0]
    SLICE_X49Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.824     1.951    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[17]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.246ns (45.950%)  route 0.289ns (54.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.659    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.757 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.218     1.974    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/AR[0]
    SLICE_X49Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.824     1.951    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[18]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.246ns (45.950%)  route 0.289ns (54.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.659    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.757 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.218     1.974    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/AR[0]
    SLICE_X49Y21         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.824     1.951    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X49Y21         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[19]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X49Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.246ns (44.656%)  route 0.305ns (55.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.659    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.757 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.233     1.990    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X53Y20         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.826     1.953    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X53Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[16]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.246ns (44.656%)  route 0.305ns (55.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.659    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.757 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.233     1.990    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X53Y20         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.826     1.953    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X53Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[21]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.246ns (44.656%)  route 0.305ns (55.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.659    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.757 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.233     1.990    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X53Y20         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.826     1.953    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X53Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[23]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.246ns (44.656%)  route 0.305ns (55.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    U_STOPWATCH_WATCH/db_reset/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.072     1.659    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.757 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.233     1.990    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X53Y20         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.826     1.953    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk_IBUF_BUFG
    SLICE_X53Y20         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.628    





