/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LCD */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* Pot */
.set Pot__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set Pot__0__MASK, 0x20
.set Pot__0__PC, CYREG_PRT6_PC5
.set Pot__0__PORT, 6
.set Pot__0__SHIFT, 5
.set Pot__AG, CYREG_PRT6_AG
.set Pot__AMUX, CYREG_PRT6_AMUX
.set Pot__BIE, CYREG_PRT6_BIE
.set Pot__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pot__BYP, CYREG_PRT6_BYP
.set Pot__CTL, CYREG_PRT6_CTL
.set Pot__DM0, CYREG_PRT6_DM0
.set Pot__DM1, CYREG_PRT6_DM1
.set Pot__DM2, CYREG_PRT6_DM2
.set Pot__DR, CYREG_PRT6_DR
.set Pot__INP_DIS, CYREG_PRT6_INP_DIS
.set Pot__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pot__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pot__LCD_EN, CYREG_PRT6_LCD_EN
.set Pot__MASK, 0x20
.set Pot__PORT, 6
.set Pot__PRT, CYREG_PRT6_PRT
.set Pot__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pot__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pot__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pot__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pot__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pot__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pot__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pot__PS, CYREG_PRT6_PS
.set Pot__SHIFT, 5
.set Pot__SLW, CYREG_PRT6_SLW

/* TC_1 */
.set TC_1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set TC_1__0__MASK, 0x80
.set TC_1__0__PC, CYREG_PRT1_PC7
.set TC_1__0__PORT, 1
.set TC_1__0__SHIFT, 7
.set TC_1__AG, CYREG_PRT1_AG
.set TC_1__AMUX, CYREG_PRT1_AMUX
.set TC_1__BIE, CYREG_PRT1_BIE
.set TC_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set TC_1__BYP, CYREG_PRT1_BYP
.set TC_1__CTL, CYREG_PRT1_CTL
.set TC_1__DM0, CYREG_PRT1_DM0
.set TC_1__DM1, CYREG_PRT1_DM1
.set TC_1__DM2, CYREG_PRT1_DM2
.set TC_1__DR, CYREG_PRT1_DR
.set TC_1__INP_DIS, CYREG_PRT1_INP_DIS
.set TC_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set TC_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set TC_1__LCD_EN, CYREG_PRT1_LCD_EN
.set TC_1__MASK, 0x80
.set TC_1__PORT, 1
.set TC_1__PRT, CYREG_PRT1_PRT
.set TC_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set TC_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set TC_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set TC_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set TC_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set TC_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set TC_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set TC_1__PS, CYREG_PRT1_PS
.set TC_1__SHIFT, 7
.set TC_1__SLW, CYREG_PRT1_SLW

/* MUX_A */
.set MUX_A__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set MUX_A__0__MASK, 0x01
.set MUX_A__0__PC, CYREG_PRT4_PC0
.set MUX_A__0__PORT, 4
.set MUX_A__0__SHIFT, 0
.set MUX_A__AG, CYREG_PRT4_AG
.set MUX_A__AMUX, CYREG_PRT4_AMUX
.set MUX_A__BIE, CYREG_PRT4_BIE
.set MUX_A__BIT_MASK, CYREG_PRT4_BIT_MASK
.set MUX_A__BYP, CYREG_PRT4_BYP
.set MUX_A__CTL, CYREG_PRT4_CTL
.set MUX_A__DM0, CYREG_PRT4_DM0
.set MUX_A__DM1, CYREG_PRT4_DM1
.set MUX_A__DM2, CYREG_PRT4_DM2
.set MUX_A__DR, CYREG_PRT4_DR
.set MUX_A__INP_DIS, CYREG_PRT4_INP_DIS
.set MUX_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set MUX_A__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set MUX_A__LCD_EN, CYREG_PRT4_LCD_EN
.set MUX_A__MASK, 0x01
.set MUX_A__PORT, 4
.set MUX_A__PRT, CYREG_PRT4_PRT
.set MUX_A__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set MUX_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set MUX_A__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set MUX_A__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set MUX_A__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set MUX_A__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set MUX_A__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set MUX_A__PS, CYREG_PRT4_PS
.set MUX_A__SHIFT, 0
.set MUX_A__SLW, CYREG_PRT4_SLW

/* MUX_B */
.set MUX_B__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set MUX_B__0__MASK, 0x02
.set MUX_B__0__PC, CYREG_PRT4_PC1
.set MUX_B__0__PORT, 4
.set MUX_B__0__SHIFT, 1
.set MUX_B__AG, CYREG_PRT4_AG
.set MUX_B__AMUX, CYREG_PRT4_AMUX
.set MUX_B__BIE, CYREG_PRT4_BIE
.set MUX_B__BIT_MASK, CYREG_PRT4_BIT_MASK
.set MUX_B__BYP, CYREG_PRT4_BYP
.set MUX_B__CTL, CYREG_PRT4_CTL
.set MUX_B__DM0, CYREG_PRT4_DM0
.set MUX_B__DM1, CYREG_PRT4_DM1
.set MUX_B__DM2, CYREG_PRT4_DM2
.set MUX_B__DR, CYREG_PRT4_DR
.set MUX_B__INP_DIS, CYREG_PRT4_INP_DIS
.set MUX_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set MUX_B__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set MUX_B__LCD_EN, CYREG_PRT4_LCD_EN
.set MUX_B__MASK, 0x02
.set MUX_B__PORT, 4
.set MUX_B__PRT, CYREG_PRT4_PRT
.set MUX_B__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set MUX_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set MUX_B__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set MUX_B__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set MUX_B__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set MUX_B__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set MUX_B__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set MUX_B__PS, CYREG_PRT4_PS
.set MUX_B__SHIFT, 1
.set MUX_B__SLW, CYREG_PRT4_SLW

/* MUX_C */
.set MUX_C__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set MUX_C__0__MASK, 0x04
.set MUX_C__0__PC, CYREG_PRT4_PC2
.set MUX_C__0__PORT, 4
.set MUX_C__0__SHIFT, 2
.set MUX_C__AG, CYREG_PRT4_AG
.set MUX_C__AMUX, CYREG_PRT4_AMUX
.set MUX_C__BIE, CYREG_PRT4_BIE
.set MUX_C__BIT_MASK, CYREG_PRT4_BIT_MASK
.set MUX_C__BYP, CYREG_PRT4_BYP
.set MUX_C__CTL, CYREG_PRT4_CTL
.set MUX_C__DM0, CYREG_PRT4_DM0
.set MUX_C__DM1, CYREG_PRT4_DM1
.set MUX_C__DM2, CYREG_PRT4_DM2
.set MUX_C__DR, CYREG_PRT4_DR
.set MUX_C__INP_DIS, CYREG_PRT4_INP_DIS
.set MUX_C__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set MUX_C__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set MUX_C__LCD_EN, CYREG_PRT4_LCD_EN
.set MUX_C__MASK, 0x04
.set MUX_C__PORT, 4
.set MUX_C__PRT, CYREG_PRT4_PRT
.set MUX_C__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set MUX_C__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set MUX_C__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set MUX_C__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set MUX_C__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set MUX_C__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set MUX_C__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set MUX_C__PS, CYREG_PRT4_PS
.set MUX_C__SHIFT, 2
.set MUX_C__SLW, CYREG_PRT4_SLW

/* MUX_D */
.set MUX_D__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set MUX_D__0__MASK, 0x08
.set MUX_D__0__PC, CYREG_PRT4_PC3
.set MUX_D__0__PORT, 4
.set MUX_D__0__SHIFT, 3
.set MUX_D__AG, CYREG_PRT4_AG
.set MUX_D__AMUX, CYREG_PRT4_AMUX
.set MUX_D__BIE, CYREG_PRT4_BIE
.set MUX_D__BIT_MASK, CYREG_PRT4_BIT_MASK
.set MUX_D__BYP, CYREG_PRT4_BYP
.set MUX_D__CTL, CYREG_PRT4_CTL
.set MUX_D__DM0, CYREG_PRT4_DM0
.set MUX_D__DM1, CYREG_PRT4_DM1
.set MUX_D__DM2, CYREG_PRT4_DM2
.set MUX_D__DR, CYREG_PRT4_DR
.set MUX_D__INP_DIS, CYREG_PRT4_INP_DIS
.set MUX_D__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set MUX_D__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set MUX_D__LCD_EN, CYREG_PRT4_LCD_EN
.set MUX_D__MASK, 0x08
.set MUX_D__PORT, 4
.set MUX_D__PRT, CYREG_PRT4_PRT
.set MUX_D__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set MUX_D__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set MUX_D__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set MUX_D__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set MUX_D__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set MUX_D__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set MUX_D__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set MUX_D__PS, CYREG_PRT4_PS
.set MUX_D__SHIFT, 3
.set MUX_D__SLW, CYREG_PRT4_SLW

/* Button1 */
.set Button1__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Button1__0__MASK, 0x80
.set Button1__0__PC, CYREG_PRT3_PC7
.set Button1__0__PORT, 3
.set Button1__0__SHIFT, 7
.set Button1__AG, CYREG_PRT3_AG
.set Button1__AMUX, CYREG_PRT3_AMUX
.set Button1__BIE, CYREG_PRT3_BIE
.set Button1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Button1__BYP, CYREG_PRT3_BYP
.set Button1__CTL, CYREG_PRT3_CTL
.set Button1__DM0, CYREG_PRT3_DM0
.set Button1__DM1, CYREG_PRT3_DM1
.set Button1__DM2, CYREG_PRT3_DM2
.set Button1__DR, CYREG_PRT3_DR
.set Button1__INP_DIS, CYREG_PRT3_INP_DIS
.set Button1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Button1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Button1__LCD_EN, CYREG_PRT3_LCD_EN
.set Button1__MASK, 0x80
.set Button1__PORT, 3
.set Button1__PRT, CYREG_PRT3_PRT
.set Button1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Button1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Button1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Button1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Button1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Button1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Button1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Button1__PS, CYREG_PRT3_PS
.set Button1__SHIFT, 7
.set Button1__SLW, CYREG_PRT3_SLW

/* Button2 */
.set Button2__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Button2__0__MASK, 0x40
.set Button2__0__PC, CYREG_PRT3_PC6
.set Button2__0__PORT, 3
.set Button2__0__SHIFT, 6
.set Button2__AG, CYREG_PRT3_AG
.set Button2__AMUX, CYREG_PRT3_AMUX
.set Button2__BIE, CYREG_PRT3_BIE
.set Button2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Button2__BYP, CYREG_PRT3_BYP
.set Button2__CTL, CYREG_PRT3_CTL
.set Button2__DM0, CYREG_PRT3_DM0
.set Button2__DM1, CYREG_PRT3_DM1
.set Button2__DM2, CYREG_PRT3_DM2
.set Button2__DR, CYREG_PRT3_DR
.set Button2__INP_DIS, CYREG_PRT3_INP_DIS
.set Button2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Button2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Button2__LCD_EN, CYREG_PRT3_LCD_EN
.set Button2__MASK, 0x40
.set Button2__PORT, 3
.set Button2__PRT, CYREG_PRT3_PRT
.set Button2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Button2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Button2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Button2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Button2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Button2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Button2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Button2__PS, CYREG_PRT3_PS
.set Button2__SHIFT, 6
.set Button2__SLW, CYREG_PRT3_SLW

/* Button3 */
.set Button3__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Button3__0__MASK, 0x20
.set Button3__0__PC, CYREG_PRT3_PC5
.set Button3__0__PORT, 3
.set Button3__0__SHIFT, 5
.set Button3__AG, CYREG_PRT3_AG
.set Button3__AMUX, CYREG_PRT3_AMUX
.set Button3__BIE, CYREG_PRT3_BIE
.set Button3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Button3__BYP, CYREG_PRT3_BYP
.set Button3__CTL, CYREG_PRT3_CTL
.set Button3__DM0, CYREG_PRT3_DM0
.set Button3__DM1, CYREG_PRT3_DM1
.set Button3__DM2, CYREG_PRT3_DM2
.set Button3__DR, CYREG_PRT3_DR
.set Button3__INP_DIS, CYREG_PRT3_INP_DIS
.set Button3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Button3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Button3__LCD_EN, CYREG_PRT3_LCD_EN
.set Button3__MASK, 0x20
.set Button3__PORT, 3
.set Button3__PRT, CYREG_PRT3_PRT
.set Button3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Button3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Button3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Button3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Button3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Button3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Button3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Button3__PS, CYREG_PRT3_PS
.set Button3__SHIFT, 5
.set Button3__SLW, CYREG_PRT3_SLW

/* Button4 */
.set Button4__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Button4__0__MASK, 0x10
.set Button4__0__PC, CYREG_PRT3_PC4
.set Button4__0__PORT, 3
.set Button4__0__SHIFT, 4
.set Button4__AG, CYREG_PRT3_AG
.set Button4__AMUX, CYREG_PRT3_AMUX
.set Button4__BIE, CYREG_PRT3_BIE
.set Button4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Button4__BYP, CYREG_PRT3_BYP
.set Button4__CTL, CYREG_PRT3_CTL
.set Button4__DM0, CYREG_PRT3_DM0
.set Button4__DM1, CYREG_PRT3_DM1
.set Button4__DM2, CYREG_PRT3_DM2
.set Button4__DR, CYREG_PRT3_DR
.set Button4__INP_DIS, CYREG_PRT3_INP_DIS
.set Button4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Button4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Button4__LCD_EN, CYREG_PRT3_LCD_EN
.set Button4__MASK, 0x10
.set Button4__PORT, 3
.set Button4__PRT, CYREG_PRT3_PRT
.set Button4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Button4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Button4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Button4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Button4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Button4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Button4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Button4__PS, CYREG_PRT3_PS
.set Button4__SHIFT, 4
.set Button4__SLW, CYREG_PRT3_SLW

/* Button5 */
.set Button5__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set Button5__0__MASK, 0x02
.set Button5__0__PC, CYREG_PRT6_PC1
.set Button5__0__PORT, 6
.set Button5__0__SHIFT, 1
.set Button5__AG, CYREG_PRT6_AG
.set Button5__AMUX, CYREG_PRT6_AMUX
.set Button5__BIE, CYREG_PRT6_BIE
.set Button5__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Button5__BYP, CYREG_PRT6_BYP
.set Button5__CTL, CYREG_PRT6_CTL
.set Button5__DM0, CYREG_PRT6_DM0
.set Button5__DM1, CYREG_PRT6_DM1
.set Button5__DM2, CYREG_PRT6_DM2
.set Button5__DR, CYREG_PRT6_DR
.set Button5__INP_DIS, CYREG_PRT6_INP_DIS
.set Button5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Button5__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Button5__LCD_EN, CYREG_PRT6_LCD_EN
.set Button5__MASK, 0x02
.set Button5__PORT, 6
.set Button5__PRT, CYREG_PRT6_PRT
.set Button5__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Button5__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Button5__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Button5__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Button5__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Button5__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Button5__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Button5__PS, CYREG_PRT6_PS
.set Button5__SHIFT, 1
.set Button5__SLW, CYREG_PRT6_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x04
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x10
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x10

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x03
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x08
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x08

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x02
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x04
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x04

/* DAC_OUT */
.set DAC_OUT__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set DAC_OUT__0__MASK, 0x40
.set DAC_OUT__0__PC, CYREG_PRT1_PC6
.set DAC_OUT__0__PORT, 1
.set DAC_OUT__0__SHIFT, 6
.set DAC_OUT__AG, CYREG_PRT1_AG
.set DAC_OUT__AMUX, CYREG_PRT1_AMUX
.set DAC_OUT__BIE, CYREG_PRT1_BIE
.set DAC_OUT__BIT_MASK, CYREG_PRT1_BIT_MASK
.set DAC_OUT__BYP, CYREG_PRT1_BYP
.set DAC_OUT__CTL, CYREG_PRT1_CTL
.set DAC_OUT__DM0, CYREG_PRT1_DM0
.set DAC_OUT__DM1, CYREG_PRT1_DM1
.set DAC_OUT__DM2, CYREG_PRT1_DM2
.set DAC_OUT__DR, CYREG_PRT1_DR
.set DAC_OUT__INP_DIS, CYREG_PRT1_INP_DIS
.set DAC_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set DAC_OUT__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set DAC_OUT__LCD_EN, CYREG_PRT1_LCD_EN
.set DAC_OUT__MASK, 0x40
.set DAC_OUT__PORT, 1
.set DAC_OUT__PRT, CYREG_PRT1_PRT
.set DAC_OUT__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set DAC_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set DAC_OUT__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set DAC_OUT__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set DAC_OUT__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set DAC_OUT__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set DAC_OUT__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set DAC_OUT__PS, CYREG_PRT1_PS
.set DAC_OUT__SHIFT, 6
.set DAC_OUT__SLW, CYREG_PRT1_SLW

/* OLED_CS */
.set OLED_CS__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set OLED_CS__0__MASK, 0x02
.set OLED_CS__0__PC, CYREG_PRT0_PC1
.set OLED_CS__0__PORT, 0
.set OLED_CS__0__SHIFT, 1
.set OLED_CS__AG, CYREG_PRT0_AG
.set OLED_CS__AMUX, CYREG_PRT0_AMUX
.set OLED_CS__BIE, CYREG_PRT0_BIE
.set OLED_CS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OLED_CS__BYP, CYREG_PRT0_BYP
.set OLED_CS__CTL, CYREG_PRT0_CTL
.set OLED_CS__DM0, CYREG_PRT0_DM0
.set OLED_CS__DM1, CYREG_PRT0_DM1
.set OLED_CS__DM2, CYREG_PRT0_DM2
.set OLED_CS__DR, CYREG_PRT0_DR
.set OLED_CS__INP_DIS, CYREG_PRT0_INP_DIS
.set OLED_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set OLED_CS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OLED_CS__LCD_EN, CYREG_PRT0_LCD_EN
.set OLED_CS__MASK, 0x02
.set OLED_CS__PORT, 0
.set OLED_CS__PRT, CYREG_PRT0_PRT
.set OLED_CS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OLED_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OLED_CS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OLED_CS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OLED_CS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OLED_CS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OLED_CS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OLED_CS__PS, CYREG_PRT0_PS
.set OLED_CS__SHIFT, 1
.set OLED_CS__SLW, CYREG_PRT0_SLW

/* OLED_DC */
.set OLED_DC__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set OLED_DC__0__MASK, 0x01
.set OLED_DC__0__PC, CYREG_PRT3_PC0
.set OLED_DC__0__PORT, 3
.set OLED_DC__0__SHIFT, 0
.set OLED_DC__AG, CYREG_PRT3_AG
.set OLED_DC__AMUX, CYREG_PRT3_AMUX
.set OLED_DC__BIE, CYREG_PRT3_BIE
.set OLED_DC__BIT_MASK, CYREG_PRT3_BIT_MASK
.set OLED_DC__BYP, CYREG_PRT3_BYP
.set OLED_DC__CTL, CYREG_PRT3_CTL
.set OLED_DC__DM0, CYREG_PRT3_DM0
.set OLED_DC__DM1, CYREG_PRT3_DM1
.set OLED_DC__DM2, CYREG_PRT3_DM2
.set OLED_DC__DR, CYREG_PRT3_DR
.set OLED_DC__INP_DIS, CYREG_PRT3_INP_DIS
.set OLED_DC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set OLED_DC__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set OLED_DC__LCD_EN, CYREG_PRT3_LCD_EN
.set OLED_DC__MASK, 0x01
.set OLED_DC__PORT, 3
.set OLED_DC__PRT, CYREG_PRT3_PRT
.set OLED_DC__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set OLED_DC__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set OLED_DC__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set OLED_DC__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set OLED_DC__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set OLED_DC__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set OLED_DC__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set OLED_DC__PS, CYREG_PRT3_PS
.set OLED_DC__SHIFT, 0
.set OLED_DC__SLW, CYREG_PRT3_SLW

/* RED_LED */
.set RED_LED__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set RED_LED__0__MASK, 0x08
.set RED_LED__0__PC, CYREG_PRT6_PC3
.set RED_LED__0__PORT, 6
.set RED_LED__0__SHIFT, 3
.set RED_LED__AG, CYREG_PRT6_AG
.set RED_LED__AMUX, CYREG_PRT6_AMUX
.set RED_LED__BIE, CYREG_PRT6_BIE
.set RED_LED__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RED_LED__BYP, CYREG_PRT6_BYP
.set RED_LED__CTL, CYREG_PRT6_CTL
.set RED_LED__DM0, CYREG_PRT6_DM0
.set RED_LED__DM1, CYREG_PRT6_DM1
.set RED_LED__DM2, CYREG_PRT6_DM2
.set RED_LED__DR, CYREG_PRT6_DR
.set RED_LED__INP_DIS, CYREG_PRT6_INP_DIS
.set RED_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set RED_LED__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RED_LED__LCD_EN, CYREG_PRT6_LCD_EN
.set RED_LED__MASK, 0x08
.set RED_LED__PORT, 6
.set RED_LED__PRT, CYREG_PRT6_PRT
.set RED_LED__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RED_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RED_LED__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RED_LED__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RED_LED__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RED_LED__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RED_LED__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RED_LED__PS, CYREG_PRT6_PS
.set RED_LED__SHIFT, 3
.set RED_LED__SLW, CYREG_PRT6_SLW

/* Timer_1 */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* Timer_2 */
.set Timer_2_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_2_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_2_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_2_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_2_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_2_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_2_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_2_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_2_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_2_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_2_TimerHW__PM_ACT_MSK, 0x01
.set Timer_2_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_2_TimerHW__PM_STBY_MSK, 0x01
.set Timer_2_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_2_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_2_TimerHW__SR0, CYREG_TMR0_SR0

/* VDAC8_1 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC3_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC3_TST

/* OLED_RES */
.set OLED_RES__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set OLED_RES__0__MASK, 0x08
.set OLED_RES__0__PC, CYREG_PRT0_PC3
.set OLED_RES__0__PORT, 0
.set OLED_RES__0__SHIFT, 3
.set OLED_RES__AG, CYREG_PRT0_AG
.set OLED_RES__AMUX, CYREG_PRT0_AMUX
.set OLED_RES__BIE, CYREG_PRT0_BIE
.set OLED_RES__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OLED_RES__BYP, CYREG_PRT0_BYP
.set OLED_RES__CTL, CYREG_PRT0_CTL
.set OLED_RES__DM0, CYREG_PRT0_DM0
.set OLED_RES__DM1, CYREG_PRT0_DM1
.set OLED_RES__DM2, CYREG_PRT0_DM2
.set OLED_RES__DR, CYREG_PRT0_DR
.set OLED_RES__INP_DIS, CYREG_PRT0_INP_DIS
.set OLED_RES__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set OLED_RES__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OLED_RES__LCD_EN, CYREG_PRT0_LCD_EN
.set OLED_RES__MASK, 0x08
.set OLED_RES__PORT, 0
.set OLED_RES__PRT, CYREG_PRT0_PRT
.set OLED_RES__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OLED_RES__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OLED_RES__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OLED_RES__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OLED_RES__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OLED_RES__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OLED_RES__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OLED_RES__PS, CYREG_PRT0_PS
.set OLED_RES__SHIFT, 3
.set OLED_RES__SLW, CYREG_PRT0_SLW

/* OLED_SCK */
.set OLED_SCK__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set OLED_SCK__0__MASK, 0x04
.set OLED_SCK__0__PC, CYREG_PRT3_PC2
.set OLED_SCK__0__PORT, 3
.set OLED_SCK__0__SHIFT, 2
.set OLED_SCK__AG, CYREG_PRT3_AG
.set OLED_SCK__AMUX, CYREG_PRT3_AMUX
.set OLED_SCK__BIE, CYREG_PRT3_BIE
.set OLED_SCK__BIT_MASK, CYREG_PRT3_BIT_MASK
.set OLED_SCK__BYP, CYREG_PRT3_BYP
.set OLED_SCK__CTL, CYREG_PRT3_CTL
.set OLED_SCK__DM0, CYREG_PRT3_DM0
.set OLED_SCK__DM1, CYREG_PRT3_DM1
.set OLED_SCK__DM2, CYREG_PRT3_DM2
.set OLED_SCK__DR, CYREG_PRT3_DR
.set OLED_SCK__INP_DIS, CYREG_PRT3_INP_DIS
.set OLED_SCK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set OLED_SCK__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set OLED_SCK__LCD_EN, CYREG_PRT3_LCD_EN
.set OLED_SCK__MASK, 0x04
.set OLED_SCK__PORT, 3
.set OLED_SCK__PRT, CYREG_PRT3_PRT
.set OLED_SCK__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set OLED_SCK__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set OLED_SCK__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set OLED_SCK__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set OLED_SCK__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set OLED_SCK__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set OLED_SCK__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set OLED_SCK__PS, CYREG_PRT3_PS
.set OLED_SCK__SHIFT, 2
.set OLED_SCK__SLW, CYREG_PRT3_SLW

/* OLED_SDA */
.set OLED_SDA__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set OLED_SDA__0__MASK, 0x02
.set OLED_SDA__0__PC, CYREG_PRT3_PC1
.set OLED_SDA__0__PORT, 3
.set OLED_SDA__0__SHIFT, 1
.set OLED_SDA__AG, CYREG_PRT3_AG
.set OLED_SDA__AMUX, CYREG_PRT3_AMUX
.set OLED_SDA__BIE, CYREG_PRT3_BIE
.set OLED_SDA__BIT_MASK, CYREG_PRT3_BIT_MASK
.set OLED_SDA__BYP, CYREG_PRT3_BYP
.set OLED_SDA__CTL, CYREG_PRT3_CTL
.set OLED_SDA__DM0, CYREG_PRT3_DM0
.set OLED_SDA__DM1, CYREG_PRT3_DM1
.set OLED_SDA__DM2, CYREG_PRT3_DM2
.set OLED_SDA__DR, CYREG_PRT3_DR
.set OLED_SDA__INP_DIS, CYREG_PRT3_INP_DIS
.set OLED_SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set OLED_SDA__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set OLED_SDA__LCD_EN, CYREG_PRT3_LCD_EN
.set OLED_SDA__MASK, 0x02
.set OLED_SDA__PORT, 3
.set OLED_SDA__PRT, CYREG_PRT3_PRT
.set OLED_SDA__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set OLED_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set OLED_SDA__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set OLED_SDA__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set OLED_SDA__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set OLED_SDA__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set OLED_SDA__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set OLED_SDA__PS, CYREG_PRT3_PS
.set OLED_SDA__SHIFT, 1
.set OLED_SDA__SLW, CYREG_PRT3_SLW

/* SPI_OLED */
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__0__MASK, 0x01
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__0__POS, 0
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__COUNT_REG, CYREG_B1_UDB05_CTL
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__MASK, 0x01
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPI_OLED_BSPIM_BidirMode_CtrlReg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set SPI_OLED_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPI_OLED_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SPI_OLED_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SPI_OLED_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SPI_OLED_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SPI_OLED_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SPI_OLED_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SPI_OLED_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SPI_OLED_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SPI_OLED_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPI_OLED_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set SPI_OLED_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SPI_OLED_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set SPI_OLED_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SPI_OLED_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPI_OLED_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPI_OLED_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set SPI_OLED_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPI_OLED_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SPI_OLED_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set SPI_OLED_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPI_OLED_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SPI_OLED_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPI_OLED_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set SPI_OLED_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set SPI_OLED_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set SPI_OLED_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPI_OLED_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SPI_OLED_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_OLED_BSPIM_RxStsReg__4__POS, 4
.set SPI_OLED_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_OLED_BSPIM_RxStsReg__5__POS, 5
.set SPI_OLED_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_OLED_BSPIM_RxStsReg__6__POS, 6
.set SPI_OLED_BSPIM_RxStsReg__MASK, 0x70
.set SPI_OLED_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set SPI_OLED_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPI_OLED_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB06_ST
.set SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set SPI_OLED_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set SPI_OLED_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set SPI_OLED_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB06_A0
.set SPI_OLED_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB06_A1
.set SPI_OLED_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set SPI_OLED_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB06_D0
.set SPI_OLED_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB06_D1
.set SPI_OLED_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPI_OLED_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set SPI_OLED_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB06_F0
.set SPI_OLED_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB06_F1
.set SPI_OLED_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_OLED_BSPIM_TxStsReg__0__POS, 0
.set SPI_OLED_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_OLED_BSPIM_TxStsReg__1__POS, 1
.set SPI_OLED_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPI_OLED_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPI_OLED_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_OLED_BSPIM_TxStsReg__2__POS, 2
.set SPI_OLED_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_OLED_BSPIM_TxStsReg__3__POS, 3
.set SPI_OLED_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_OLED_BSPIM_TxStsReg__4__POS, 4
.set SPI_OLED_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_OLED_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB06_MSK
.set SPI_OLED_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPI_OLED_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB06_ST
.set SPI_OLED_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPI_OLED_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPI_OLED_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPI_OLED_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_OLED_IntClock__INDEX, 0x01
.set SPI_OLED_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_OLED_IntClock__PM_ACT_MSK, 0x02
.set SPI_OLED_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_OLED_IntClock__PM_STBY_MSK, 0x02

/* spi_done */
.set spi_done__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set spi_done__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set spi_done__INTC_MASK, 0x04
.set spi_done__INTC_NUMBER, 2
.set spi_done__INTC_PRIOR_NUM, 7
.set spi_done__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set spi_done__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set spi_done__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_IN_6V */
.set ADC_IN_6V__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set ADC_IN_6V__0__MASK, 0x01
.set ADC_IN_6V__0__PC, CYREG_PRT0_PC0
.set ADC_IN_6V__0__PORT, 0
.set ADC_IN_6V__0__SHIFT, 0
.set ADC_IN_6V__AG, CYREG_PRT0_AG
.set ADC_IN_6V__AMUX, CYREG_PRT0_AMUX
.set ADC_IN_6V__BIE, CYREG_PRT0_BIE
.set ADC_IN_6V__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_IN_6V__BYP, CYREG_PRT0_BYP
.set ADC_IN_6V__CTL, CYREG_PRT0_CTL
.set ADC_IN_6V__DM0, CYREG_PRT0_DM0
.set ADC_IN_6V__DM1, CYREG_PRT0_DM1
.set ADC_IN_6V__DM2, CYREG_PRT0_DM2
.set ADC_IN_6V__DR, CYREG_PRT0_DR
.set ADC_IN_6V__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_IN_6V__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_IN_6V__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_IN_6V__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_IN_6V__MASK, 0x01
.set ADC_IN_6V__PORT, 0
.set ADC_IN_6V__PRT, CYREG_PRT0_PRT
.set ADC_IN_6V__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_IN_6V__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_IN_6V__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_IN_6V__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_IN_6V__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_IN_6V__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_IN_6V__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_IN_6V__PS, CYREG_PRT0_PS
.set ADC_IN_6V__SHIFT, 0
.set ADC_IN_6V__SLW, CYREG_PRT0_SLW

/* audio_isr */
.set audio_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set audio_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set audio_isr__INTC_MASK, 0x02
.set audio_isr__INTC_NUMBER, 1
.set audio_isr__INTC_PRIOR_NUM, 7
.set audio_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set audio_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set audio_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig */
.set ADC_DelSig_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DelSig_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_DSM__TST1, CYREG_DSM0_TST1
.set ADC_DelSig_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_DelSig_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_DelSig_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_DelSig_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_DelSig_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_theACLK__INDEX, 0x01
.set ADC_DelSig_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_theACLK__PM_ACT_MSK, 0x02
.set ADC_DelSig_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_theACLK__PM_STBY_MSK, 0x02

/* ms_counter */
.set ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set ms_counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set ms_counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set ms_counter_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set ms_counter_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set ms_counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set ms_counter_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set ms_counter_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set ms_counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ms_counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set ms_counter_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set ms_counter_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set ms_counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ms_counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set ms_counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set ms_counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set ms_counter_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set ms_counter_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set ms_counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set ms_counter_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set ms_counter_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set ms_counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ms_counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set ms_counter_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set ms_counter_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set ms_counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ms_counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set ms_counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set ms_counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set ms_counter_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set ms_counter_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set ms_counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set ms_counter_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set ms_counter_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set ms_counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set ms_counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set ms_counter_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set ms_counter_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set ms_counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set ms_counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set ms_counter_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set ms_counter_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set ms_counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set ms_counter_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set ms_counter_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set ms_counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ms_counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set ms_counter_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set ms_counter_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ms_counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set ms_counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set ms_counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set ms_counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set ms_counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set ms_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ms_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set ms_counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set ms_counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set ms_counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set ms_counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set ms_counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set ms_counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set ms_counter_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set ms_counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set ms_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ms_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* MUX_INHIBIT */
.set MUX_INHIBIT__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set MUX_INHIBIT__0__MASK, 0x10
.set MUX_INHIBIT__0__PC, CYREG_PRT4_PC4
.set MUX_INHIBIT__0__PORT, 4
.set MUX_INHIBIT__0__SHIFT, 4
.set MUX_INHIBIT__AG, CYREG_PRT4_AG
.set MUX_INHIBIT__AMUX, CYREG_PRT4_AMUX
.set MUX_INHIBIT__BIE, CYREG_PRT4_BIE
.set MUX_INHIBIT__BIT_MASK, CYREG_PRT4_BIT_MASK
.set MUX_INHIBIT__BYP, CYREG_PRT4_BYP
.set MUX_INHIBIT__CTL, CYREG_PRT4_CTL
.set MUX_INHIBIT__DM0, CYREG_PRT4_DM0
.set MUX_INHIBIT__DM1, CYREG_PRT4_DM1
.set MUX_INHIBIT__DM2, CYREG_PRT4_DM2
.set MUX_INHIBIT__DR, CYREG_PRT4_DR
.set MUX_INHIBIT__INP_DIS, CYREG_PRT4_INP_DIS
.set MUX_INHIBIT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set MUX_INHIBIT__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set MUX_INHIBIT__LCD_EN, CYREG_PRT4_LCD_EN
.set MUX_INHIBIT__MASK, 0x10
.set MUX_INHIBIT__PORT, 4
.set MUX_INHIBIT__PRT, CYREG_PRT4_PRT
.set MUX_INHIBIT__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set MUX_INHIBIT__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set MUX_INHIBIT__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set MUX_INHIBIT__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set MUX_INHIBIT__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set MUX_INHIBIT__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set MUX_INHIBIT__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set MUX_INHIBIT__PS, CYREG_PRT4_PS
.set MUX_INHIBIT__SHIFT, 4
.set MUX_INHIBIT__SLW, CYREG_PRT4_SLW

/* harmonica_isr */
.set harmonica_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set harmonica_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set harmonica_isr__INTC_MASK, 0x20000
.set harmonica_isr__INTC_NUMBER, 17
.set harmonica_isr__INTC_PRIOR_NUM, 7
.set harmonica_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set harmonica_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set harmonica_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Num_Notes_Selector_ADC */
.set Num_Notes_Selector_ADC_ADC_SAR__CLK, CYREG_SAR1_CLK
.set Num_Notes_Selector_ADC_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set Num_Notes_Selector_ADC_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set Num_Notes_Selector_ADC_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set Num_Notes_Selector_ADC_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set Num_Notes_Selector_ADC_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set Num_Notes_Selector_ADC_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set Num_Notes_Selector_ADC_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set Num_Notes_Selector_ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set Num_Notes_Selector_ADC_ADC_SAR__PM_ACT_MSK, 0x02
.set Num_Notes_Selector_ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set Num_Notes_Selector_ADC_ADC_SAR__PM_STBY_MSK, 0x02
.set Num_Notes_Selector_ADC_ADC_SAR__SW0, CYREG_SAR1_SW0
.set Num_Notes_Selector_ADC_ADC_SAR__SW2, CYREG_SAR1_SW2
.set Num_Notes_Selector_ADC_ADC_SAR__SW3, CYREG_SAR1_SW3
.set Num_Notes_Selector_ADC_ADC_SAR__SW4, CYREG_SAR1_SW4
.set Num_Notes_Selector_ADC_ADC_SAR__SW6, CYREG_SAR1_SW6
.set Num_Notes_Selector_ADC_ADC_SAR__TR0, CYREG_SAR1_TR0
.set Num_Notes_Selector_ADC_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set Num_Notes_Selector_ADC_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set Num_Notes_Selector_ADC_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Num_Notes_Selector_ADC_Bypass__0__MASK, 0x04
.set Num_Notes_Selector_ADC_Bypass__0__PC, CYREG_PRT0_PC2
.set Num_Notes_Selector_ADC_Bypass__0__PORT, 0
.set Num_Notes_Selector_ADC_Bypass__0__SHIFT, 2
.set Num_Notes_Selector_ADC_Bypass__AG, CYREG_PRT0_AG
.set Num_Notes_Selector_ADC_Bypass__AMUX, CYREG_PRT0_AMUX
.set Num_Notes_Selector_ADC_Bypass__BIE, CYREG_PRT0_BIE
.set Num_Notes_Selector_ADC_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Num_Notes_Selector_ADC_Bypass__BYP, CYREG_PRT0_BYP
.set Num_Notes_Selector_ADC_Bypass__CTL, CYREG_PRT0_CTL
.set Num_Notes_Selector_ADC_Bypass__DM0, CYREG_PRT0_DM0
.set Num_Notes_Selector_ADC_Bypass__DM1, CYREG_PRT0_DM1
.set Num_Notes_Selector_ADC_Bypass__DM2, CYREG_PRT0_DM2
.set Num_Notes_Selector_ADC_Bypass__DR, CYREG_PRT0_DR
.set Num_Notes_Selector_ADC_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set Num_Notes_Selector_ADC_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Num_Notes_Selector_ADC_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Num_Notes_Selector_ADC_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set Num_Notes_Selector_ADC_Bypass__MASK, 0x04
.set Num_Notes_Selector_ADC_Bypass__PORT, 0
.set Num_Notes_Selector_ADC_Bypass__PRT, CYREG_PRT0_PRT
.set Num_Notes_Selector_ADC_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Num_Notes_Selector_ADC_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Num_Notes_Selector_ADC_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Num_Notes_Selector_ADC_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Num_Notes_Selector_ADC_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Num_Notes_Selector_ADC_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Num_Notes_Selector_ADC_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Num_Notes_Selector_ADC_Bypass__PS, CYREG_PRT0_PS
.set Num_Notes_Selector_ADC_Bypass__SHIFT, 2
.set Num_Notes_Selector_ADC_Bypass__SLW, CYREG_PRT0_SLW
.set Num_Notes_Selector_ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Num_Notes_Selector_ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Num_Notes_Selector_ADC_IRQ__INTC_MASK, 0x01
.set Num_Notes_Selector_ADC_IRQ__INTC_NUMBER, 0
.set Num_Notes_Selector_ADC_IRQ__INTC_PRIOR_NUM, 7
.set Num_Notes_Selector_ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Num_Notes_Selector_ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Num_Notes_Selector_ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set Num_Notes_Selector_ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set Num_Notes_Selector_ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set Num_Notes_Selector_ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set Num_Notes_Selector_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set Num_Notes_Selector_ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set Num_Notes_Selector_ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set Num_Notes_Selector_ADC_theACLK__INDEX, 0x00
.set Num_Notes_Selector_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set Num_Notes_Selector_ADC_theACLK__PM_ACT_MSK, 0x01
.set Num_Notes_Selector_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set Num_Notes_Selector_ADC_theACLK__PM_STBY_MSK, 0x01

/* game_random_mode_generator */
.set game_random_mode_generator_CounterHW__CAP0, CYREG_TMR1_CAP0
.set game_random_mode_generator_CounterHW__CAP1, CYREG_TMR1_CAP1
.set game_random_mode_generator_CounterHW__CFG0, CYREG_TMR1_CFG0
.set game_random_mode_generator_CounterHW__CFG1, CYREG_TMR1_CFG1
.set game_random_mode_generator_CounterHW__CFG2, CYREG_TMR1_CFG2
.set game_random_mode_generator_CounterHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set game_random_mode_generator_CounterHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set game_random_mode_generator_CounterHW__PER0, CYREG_TMR1_PER0
.set game_random_mode_generator_CounterHW__PER1, CYREG_TMR1_PER1
.set game_random_mode_generator_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set game_random_mode_generator_CounterHW__PM_ACT_MSK, 0x02
.set game_random_mode_generator_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set game_random_mode_generator_CounterHW__PM_STBY_MSK, 0x02
.set game_random_mode_generator_CounterHW__RT0, CYREG_TMR1_RT0
.set game_random_mode_generator_CounterHW__RT1, CYREG_TMR1_RT1
.set game_random_mode_generator_CounterHW__SR0, CYREG_TMR1_SR0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x160
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
