`timescale 1ns/1ps

module baud_gen #(
    parameter CLK_FREQ  = 50000000, 
    parameter BAUD_RATE = 9600
)(
    input clk,
    input rst,
    output reg baud_tick
);

    localparam DIVISOR = CLK_FREQ / BAUD_RATE;

    reg [15:0] counter;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            counter   <= 0;
            baud_tick <= 0;
        end else begin
            if (counter == DIVISOR - 1) begin
                counter   <= 0;
                baud_tick <= 1;  
            end else begin
                counter   <= counter + 1;
                baud_tick <= 0;
            end
        end
    end

endmodule
