<stg><name>top_kernel_Pipeline_VITIS_LOOP_48_5</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:2 %zext_ln50_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln50

]]></Node>
<StgValue><ssdm name="zext_ln50_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln48 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i24 0, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body33:0 %j_2 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body33:1 %icmp_ln48 = icmp_eq  i7 %j_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body33:2 %add_ln48 = add i7 %j_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body33:3 %br_ln48 = br i1 %icmp_ln48, void %for.body33.split, void %for.end42.exitStub

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="7">
<![CDATA[
for.body33.split:0 %zext_ln50_1 = zext i7 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body33.split:1 %add_ln50 = add i14 %zext_ln50_read, i14 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="14">
<![CDATA[
for.body33.split:2 %zext_ln50_2 = zext i14 %add_ln50

]]></Node>
<StgValue><ssdm name="zext_ln50_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:3 %A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln50_2

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="7">
<![CDATA[
for.body33.split:4 %trunc_ln48 = trunc i7 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body33.split:8 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j_2, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="14">
<![CDATA[
for.body33.split:10 %a = load i14 %A_1_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.body33.split:19 %switch_ln51 = switch i3 %trunc_ln48, void %arrayidx39.case.7, i3 0, void %arrayidx39.case.0, i3 1, void %arrayidx39.case.1, i3 2, void %arrayidx39.case.2, i3 3, void %arrayidx39.case.3, i3 4, void %arrayidx39.case.4, i3 5, void %arrayidx39.case.5, i3 6, void %arrayidx39.case.6

]]></Node>
<StgValue><ssdm name="switch_ln51"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx39.exit:12 %store_ln48 = store i7 %add_ln48, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.end42.exitStub:0 %p_load6 = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load6"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.end42.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load6

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
for.end42.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body33.split:5 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body33.split:6 %speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln48"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body33.split:7 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
for.body33.split:9 %zext_ln48 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="14">
<![CDATA[
for.body33.split:10 %a = load i14 %A_1_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:11 %row_buf_addr = getelementptr i24 %row_buf, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:12 %row_buf_1_addr = getelementptr i24 %row_buf_1, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:13 %row_buf_2_addr = getelementptr i24 %row_buf_2, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:14 %row_buf_3_addr = getelementptr i24 %row_buf_3, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_3_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:15 %row_buf_4_addr = getelementptr i24 %row_buf_4, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_4_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:16 %row_buf_5_addr = getelementptr i24 %row_buf_5, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_5_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:17 %row_buf_6_addr = getelementptr i24 %row_buf_6, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_6_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:18 %row_buf_7_addr = getelementptr i24 %row_buf_7, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="row_buf_7_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.6:0 %store_ln51 = store i24 %a, i3 %row_buf_6_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.6:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.5:0 %store_ln51 = store i24 %a, i3 %row_buf_5_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.5:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.4:0 %store_ln51 = store i24 %a, i3 %row_buf_4_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.4:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.3:0 %store_ln51 = store i24 %a, i3 %row_buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.3:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.2:0 %store_ln51 = store i24 %a, i3 %row_buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.2:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.1:0 %store_ln51 = store i24 %a, i3 %row_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.1:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.0:0 %store_ln51 = store i24 %a, i3 %row_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.0:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx39.case.7:0 %store_ln51 = store i24 %a, i3 %row_buf_7_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.7:1 %br_ln51 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx39.exit:0 %p_load = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="24">
<![CDATA[
arrayidx39.exit:1 %sext_ln52 = sext i24 %p_load

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="24">
<![CDATA[
arrayidx39.exit:2 %sext_ln52_1 = sext i24 %a

]]></Node>
<StgValue><ssdm name="sext_ln52_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx39.exit:3 %add_ln52 = add i24 %a, i24 %p_load

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx39.exit:4 %add_ln52_1 = add i25 %sext_ln52_1, i25 %sext_ln52

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx39.exit:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln52_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
arrayidx39.exit:6 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln52, i32 23

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx39.exit:7 %xor_ln52 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx39.exit:8 %and_ln52 = and i1 %tmp_112, i1 %xor_ln52

]]></Node>
<StgValue><ssdm name="and_ln52"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx39.exit:9 %xor_ln52_1 = xor i1 %tmp, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="xor_ln52_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx39.exit:10 %select_ln52 = select i1 %and_ln52, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx39.exit:11 %select_ln52_1 = select i1 %xor_ln52_1, i24 %select_ln52, i24 %add_ln52

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx39.exit:13 %store_ln52 = store i24 %select_ln52_1, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.exit:14 %br_ln48 = br void %for.body33

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
