C:\Gowin\1.8\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Gowin\fpga_project\impl\synthesize\rev_1   -part GW1N_4  -package LQFP144  -grade -6    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -summaryfile C:\Gowin\fpga_project\impl\synthesize\rev_1\synlog\report\fpga_project_fpga_mapper.xml -merge_inferred_clocks 0  -flow mapping  -multisrs  -ovm  C:\Gowin\fpga_project\impl\synthesize\rev_1\fpga_project.vm   -autoconstraint  -freq 100.000   C:\Gowin\fpga_project\impl\synthesize\rev_1\synwork\fpga_project_prem.srd  -sap  C:\Gowin\fpga_project\impl\synthesize\rev_1\fpga_project.sap  -otap  C:\Gowin\fpga_project\impl\synthesize\rev_1\fpga_project.tap  -omap  C:\Gowin\fpga_project\impl\synthesize\rev_1\fpga_project.map  -devicelib  C:\Gowin\1.8\SynplifyPro\lib\generic\gw1n.v  -sap  C:\Gowin\fpga_project\impl\synthesize\rev_1\fpga_project.sap  -ologparam  C:\Gowin\fpga_project\impl\synthesize\rev_1\syntmp\fpga_project.plg  -osyn  C:\Gowin\fpga_project\impl\synthesize\rev_1\fpga_project.srm  -prjdir  C:\Gowin\fpga_project\impl\synthesize\  -prjname  fpga_project  -log  C:\Gowin\fpga_project\impl\synthesize\rev_1\synlog\fpga_project_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\1.8\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW1N_4 -package LQFP144 -grade -6 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -summaryfile ..\synlog\report\fpga_project_fpga_mapper.xml -merge_inferred_clocks 0 -flow mapping -multisrs -ovm ..\fpga_project.vm -autoconstraint -freq 100.000 ..\synwork\fpga_project_prem.srd -sap ..\fpga_project.sap -otap ..\fpga_project.tap -omap ..\fpga_project.map -devicelib ..\..\..\..\..\1.8\SynplifyPro\lib\generic\gw1n.v -sap ..\fpga_project.sap -ologparam fpga_project.plg -osyn ..\fpga_project.srm -prjdir ..\..\ -prjname fpga_project -log ..\synlog\fpga_project_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:..\fpga_project.vm|io:o|time:1535701027|size:14331|exec:0|csum:
file:..\synwork\fpga_project_prem.srd|io:i|time:1535701022|size:4218|exec:0|csum:3DE155E915667165F649E4C1862D72E4
file:..\fpga_project.sap|io:o|time:1535701023|size:453|exec:0|csum:
file:..\fpga_project.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\fpga_project.map|io:o|time:1535701028|size:28|exec:0|csum:
file:..\..\..\..\..\1.8\SynplifyPro\lib\generic\gw1n.v|io:i|time:1526403272|size:91162|exec:0|csum:6FE3EB7A2EE8E73111EC688BAE636AC2
file:..\fpga_project.sap|io:o|time:1535701023|size:453|exec:0|csum:
file:fpga_project.plg|io:o|time:1535701028|size:974|exec:0|csum:
file:..\fpga_project.srm|io:o|time:1535701026|size:13051|exec:0|csum:
file:..\synlog\fpga_project_fpga_mapper.srr|io:o|time:1535701028|size:21583|exec:0|csum:
file:..\..\..\..\..\1.8\SynplifyPro\bin64\m_generic.exe|io:i|time:1526578602|size:35019776|exec:1|csum:A38C8B64A54826308121AE5A158D9B58
