Warning (10268): Verilog HDL information at key_expander.sv(43): always construct contains both blocking and non-blocking assignments File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/key_expander.sv Line: 43
