

================================================================
== Vivado HLS Report for 'CloneStreamOnce'
================================================================
* Date:           Wed Apr 26 21:03:16 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.802|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1538|  1538|  1538|  1538|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1536|  1536|         2|          1|          1|  1536|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      41|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      81|
|Register         |        -|      -|      19|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      19|     122|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_95_p2                      |     +    |      0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_89_p2                      |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  41|          28|          18|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |IN_V_V_blk_n             |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_78                 |   9|          2|   11|         22|
    |out1_V_V_blk_n           |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|   17|         37|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_78                 |  11|   0|   11|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_reg_101              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | CloneStreamOnce | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | CloneStreamOnce | return value |
|ap_start         |  in |    1| ap_ctrl_hs | CloneStreamOnce | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | CloneStreamOnce | return value |
|ap_done          | out |    1| ap_ctrl_hs | CloneStreamOnce | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | CloneStreamOnce | return value |
|ap_idle          | out |    1| ap_ctrl_hs | CloneStreamOnce | return value |
|ap_ready         | out |    1| ap_ctrl_hs | CloneStreamOnce | return value |
|start_out        | out |    1| ap_ctrl_hs | CloneStreamOnce | return value |
|start_write      | out |    1| ap_ctrl_hs | CloneStreamOnce | return value |
|IN_V_V_dout      |  in |    8|   ap_fifo  |      IN_V_V     |    pointer   |
|IN_V_V_empty_n   |  in |    1|   ap_fifo  |      IN_V_V     |    pointer   |
|IN_V_V_read      | out |    1|   ap_fifo  |      IN_V_V     |    pointer   |
|out1_V_V_din     | out |    8|   ap_fifo  |     out1_V_V    |    pointer   |
|out1_V_V_full_n  |  in |    1|   ap_fifo  |     out1_V_V    |    pointer   |
|out1_V_V_write   | out |    1|   ap_fifo  |     out1_V_V    |    pointer   |
+-----------------+-----+-----+------------+-----------------+--------------+

