// Seed: 186645705
module module_0 (
    input uwire id_0,
    output wire id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input wand id_7,
    input tri id_8,
    output wire id_9,
    input wand id_10,
    input wand id_11,
    input uwire id_12,
    input wand id_13
);
  tri0 id_15 = id_13 != 1;
endmodule
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    output tri0 id_7,
    output wor id_8
    , id_39,
    output tri1 id_9,
    input supply1 id_10,
    input wand id_11,
    output tri1 id_12,
    input supply0 id_13,
    input wire id_14,
    output tri0 id_15,
    output tri1 id_16,
    output tri0 id_17
    , id_40,
    input uwire module_1,
    output tri1 id_19,
    input tri0 id_20,
    input wire id_21,
    input wire id_22,
    output wand id_23,
    output tri0 id_24,
    output supply0 id_25,
    input tri1 id_26,
    output wor id_27,
    input tri0 id_28,
    output supply1 id_29,
    output tri id_30,
    output tri0 id_31,
    input wor id_32,
    input supply0 id_33,
    output tri0 id_34,
    input tri0 id_35,
    output wand id_36,
    input uwire id_37
);
  wire id_41;
  supply1 id_42 = 1;
  module_0(
      id_26, id_7, id_13, id_35, id_28, id_33, id_12, id_11, id_26, id_7, id_0, id_0, id_0, id_33
  );
  wire id_43;
endmodule
