#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15367210 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15363500 .scope module, "tb_simd_ai_accelerator" "tb_simd_ai_accelerator" 3 2;
 .timescale -9 -12;
P_0x1536c4f0 .param/l "ACC_WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x1536c530 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x1536c570 .param/l "SIMD_LANES" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x1536c5b0 .param/l "WEIGHT_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x15394270_0 .net "busy", 0 0, L_0x15395940;  1 drivers
v0x15394330_0 .var "clk", 0 0;
v0x15394420_0 .var "data_valid", 0 0;
v0x153944c0_0 .var "enable", 0 0;
v0x153945b0_0 .net "power_status", 7 0, L_0x15396160;  1 drivers
v0x153946a0_0 .net "result_valid", 0 0, v0x15393a00_0;  1 drivers
v0x15394740_0 .var "rst_n", 0 0;
v0x153947e0_0 .var "simd_start", 0 0;
v0x15394880_0 .net "vec_activation_out", 31 0, v0x15393d00_0;  1 drivers
v0x153949e0_0 .var "vec_data_in", 31 0;
v0x15394ab0_0 .net "vec_mac_out", 63 0, v0x15393ec0_0;  1 drivers
v0x15394b80_0 .var "vec_weight_in", 31 0;
E_0x15362160 .event anyedge, v0x15393a00_0;
S_0x153585a0 .scope module, "dut" "simd_ai_accelerator" 3 15, 4 6 0, S_0x15363500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "simd_start";
    .port_info 4 /INPUT 32 "vec_data_in";
    .port_info 5 /INPUT 32 "vec_weight_in";
    .port_info 6 /INPUT 1 "data_valid";
    .port_info 7 /OUTPUT 64 "vec_mac_out";
    .port_info 8 /OUTPUT 32 "vec_activation_out";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /OUTPUT 1 "busy";
    .port_info 11 /OUTPUT 8 "power_status";
P_0x15349a80 .param/l "ACC_WIDTH" 0 4 10, +C4<00000000000000000000000000010000>;
P_0x15349ac0 .param/l "ACTIVATION" 1 4 46, C4<011>;
P_0x15349b00 .param/l "DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000001000>;
P_0x15349b40 .param/l "IDLE" 1 4 45, C4<000>;
P_0x15349b80 .param/l "LOAD_VECTORS" 1 4 45, C4<001>;
P_0x15349bc0 .param/l "OUTPUT" 1 4 46, C4<100>;
P_0x15349c00 .param/l "SIMD_COMPUTE" 1 4 45, C4<010>;
P_0x15349c40 .param/l "SIMD_LANES" 0 4 7, +C4<00000000000000000000000000000100>;
P_0x15349c80 .param/l "WEIGHT_WIDTH" 0 4 9, +C4<00000000000000000000000000001000>;
L_0x15395ba0 .functor NOT 1, v0x153924c0_0, C4<0>, C4<0>, C4<0>;
L_0x15395c60 .functor AND 1, v0x153944c0_0, L_0x15395ba0, C4<1>, C4<1>;
L_0x7f79f58bc018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15392780_0 .net/2u *"_ivl_21", 2 0, L_0x7f79f58bc018;  1 drivers
v0x15392880_0 .net *"_ivl_27", 0 0, L_0x15395ba0;  1 drivers
L_0x7f79f58bc0a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x15392960_0 .net/2u *"_ivl_33", 2 0, L_0x7f79f58bc0a8;  1 drivers
v0x15392a20_0 .net *"_ivl_35", 0 0, L_0x15395d50;  1 drivers
L_0x7f79f58bc0f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x15392ae0_0 .net/2u *"_ivl_37", 3 0, L_0x7f79f58bc0f0;  1 drivers
L_0x7f79f58bc138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15392c10_0 .net/2u *"_ivl_39", 3 0, L_0x7f79f58bc138;  1 drivers
L_0x7f79f58bc180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15392cf0_0 .net/2u *"_ivl_43", 0 0, L_0x7f79f58bc180;  1 drivers
v0x15392dd0 .array "activation_results", 3 0;
v0x15392dd0_0 .net v0x15392dd0 0, 7 0, v0x15372550_0; 1 drivers
v0x15392dd0_1 .net v0x15392dd0 1, 7 0, v0x1538c8b0_0; 1 drivers
v0x15392dd0_2 .net v0x15392dd0 2, 7 0, v0x1538e4b0_0; 1 drivers
v0x15392dd0_3 .net v0x15392dd0 3, 7 0, v0x153900e0_0; 1 drivers
v0x15392f50_0 .net "all_lanes_done", 0 0, L_0x15395ab0;  1 drivers
v0x15393080_0 .net "busy", 0 0, L_0x15395940;  alias, 1 drivers
v0x15393120_0 .net "clk", 0 0, v0x15394330_0;  1 drivers
v0x153931f0_0 .net "data_valid", 0 0, v0x15394420_0;  1 drivers
v0x15393290_0 .net "enable", 0 0, v0x153944c0_0;  1 drivers
v0x15393360_0 .net "gated_clk", 0 0, L_0x1535f320;  1 drivers
v0x15393400_0 .net "lane_enable", 3 0, L_0x15395fd0;  1 drivers
v0x153934a0_0 .net "mac_done", 3 0, L_0x153958a0;  1 drivers
v0x15393560 .array "mac_results", 3 0;
v0x15393560_0 .net v0x15393560 0, 15 0, v0x1538bd20_0; 1 drivers
v0x15393560_1 .net v0x15393560 1, 15 0, v0x1538d920_0; 1 drivers
v0x15393560_2 .net v0x15393560 2, 15 0, v0x1538f560_0; 1 drivers
v0x15393560_3 .net v0x15393560 3, 15 0, v0x15391110_0; 1 drivers
v0x15393800_0 .var "next_state", 2 0;
v0x153938a0_0 .net "power_gated", 0 0, v0x153924c0_0;  1 drivers
v0x15393940_0 .net "power_status", 7 0, L_0x15396160;  alias, 1 drivers
v0x15393a00_0 .var "result_valid", 0 0;
v0x15393ac0_0 .net "rst_n", 0 0, v0x15394740_0;  1 drivers
v0x15393b60_0 .net "simd_start", 0 0, v0x153947e0_0;  1 drivers
v0x15393c20_0 .var "state", 2 0;
v0x15393d00_0 .var "vec_activation_out", 31 0;
v0x15393de0_0 .net "vec_data_in", 31 0, v0x153949e0_0;  1 drivers
v0x15393ec0_0 .var "vec_mac_out", 63 0;
v0x15393fa0_0 .net "vec_weight_in", 31 0, v0x15394b80_0;  1 drivers
E_0x1535f9b0/0 .event anyedge, v0x15393c20_0, v0x153923f0_0, v0x15393b60_0, v0x153931f0_0;
E_0x1535f9b0/1 .event anyedge, v0x15392f50_0;
E_0x1535f9b0 .event/or E_0x1535f9b0/0, E_0x1535f9b0/1;
L_0x15394c50 .part v0x153949e0_0, 0, 8;
L_0x15394d40 .part v0x15394b80_0, 0, 8;
L_0x15394e80 .part L_0x15395fd0, 0, 1;
L_0x15394f20 .part v0x153949e0_0, 8, 8;
L_0x15395010 .part v0x15394b80_0, 8, 8;
L_0x15395100 .part L_0x15395fd0, 1, 1;
L_0x15395230 .part v0x153949e0_0, 16, 8;
L_0x153953b0 .part v0x15394b80_0, 16, 8;
L_0x153954e0 .part L_0x15395fd0, 2, 1;
L_0x15395580 .part v0x153949e0_0, 24, 8;
L_0x153956d0 .part v0x15394b80_0, 24, 8;
L_0x15395770 .part L_0x15395fd0, 3, 1;
L_0x153958a0 .concat8 [ 1 1 1 1], v0x1538bc10_0, v0x1538d810_0, v0x1538f450_0, v0x15391000_0;
L_0x15395940 .cmp/ne 3, v0x15393c20_0, L_0x7f79f58bc018;
L_0x15395ab0 .reduce/and L_0x153958a0;
L_0x15395d50 .cmp/eq 3, v0x15393c20_0, L_0x7f79f58bc0a8;
L_0x15395fd0 .functor MUXZ 4, L_0x7f79f58bc138, L_0x7f79f58bc0f0, L_0x15395d50, C4<>;
LS_0x15396160_0_0 .concat [ 1 1 1 1], L_0x7f79f58bc180, L_0x15395940, v0x15393a00_0, v0x153924c0_0;
LS_0x15396160_0_4 .concat [ 1 3 0 0], L_0x15395ab0, v0x15393c20_0;
L_0x15396160 .concat [ 4 4 0 0], LS_0x15396160_0_0, LS_0x15396160_0_4;
S_0x15368f70 .scope generate, "LANE[0]" "LANE[0]" 4 75, 4 75 0, S_0x153585a0;
 .timescale -9 -12;
P_0x15339080 .param/l "i" 1 4 75, +C4<00>;
v0x1538c1e0_0 .net "lane_data", 7 0, L_0x15394c50;  1 drivers
v0x1538c2f0_0 .net "lane_weight", 7 0, L_0x15394d40;  1 drivers
S_0x15361f90 .scope module, "act_lane" "activation_function" 4 89, 4 186 0, S_0x15368f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /OUTPUT 8 "activation_out";
v0x15372550_0 .var "activation_out", 7 0;
v0x1538ad70_0 .net "clk", 0 0, L_0x1535f320;  alias, 1 drivers
v0x1538ae30_0 .net "data_in", 15 0, v0x1538bd20_0;  alias, 1 drivers
v0x1538af20_0 .net "rst_n", 0 0, v0x15394740_0;  alias, 1 drivers
E_0x1535f730/0 .event negedge, v0x1538af20_0;
E_0x1535f730/1 .event posedge, v0x1538ad70_0;
E_0x1535f730 .event/or E_0x1535f730/0, E_0x1535f730/1;
S_0x1538b090 .scope module, "mac_lane" "simd_mac_unit" 4 79, 4 137 0, S_0x15368f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 8 "weight_in";
    .port_info 5 /OUTPUT 16 "mac_result";
    .port_info 6 /OUTPUT 1 "mac_done";
P_0x1538b290 .param/l "ACCUM" 1 4 146, +C4<00000000000000000000000000000010>;
P_0x1538b2d0 .param/l "ACC_WIDTH" 0 4 137, +C4<00000000000000000000000000010000>;
P_0x1538b310 .param/l "DATA_WIDTH" 0 4 137, +C4<00000000000000000000000000001000>;
P_0x1538b350 .param/l "DONE" 1 4 146, +C4<00000000000000000000000000000011>;
P_0x1538b390 .param/l "IDLE" 1 4 146, +C4<00000000000000000000000000000000>;
P_0x1538b3d0 .param/l "MULT" 1 4 146, +C4<00000000000000000000000000000001>;
P_0x1538b410 .param/l "WEIGHT_WIDTH" 0 4 137, +C4<00000000000000000000000000001000>;
v0x1538b8d0_0 .var "acc", 15 0;
v0x1538b9b0_0 .net "clk", 0 0, L_0x1535f320;  alias, 1 drivers
v0x1538baa0_0 .net "data_in", 7 0, L_0x15394c50;  alias, 1 drivers
v0x1538bb70_0 .net "enable", 0 0, L_0x15394e80;  1 drivers
v0x1538bc10_0 .var "mac_done", 0 0;
v0x1538bd20_0 .var "mac_result", 15 0;
v0x1538bde0_0 .net "rst_n", 0 0, v0x15394740_0;  alias, 1 drivers
v0x1538beb0_0 .var "s", 1 0;
v0x1538bf50_0 .net "weight_in", 7 0, L_0x15394d40;  alias, 1 drivers
S_0x1538c3c0 .scope generate, "LANE[1]" "LANE[1]" 4 75, 4 75 0, S_0x153585a0;
 .timescale -9 -12;
P_0x1538c570 .param/l "i" 1 4 75, +C4<01>;
v0x1538ddd0_0 .net "lane_data", 7 0, L_0x15394f20;  1 drivers
v0x1538dee0_0 .net "lane_weight", 7 0, L_0x15395010;  1 drivers
S_0x1538c630 .scope module, "act_lane" "activation_function" 4 89, 4 186 0, S_0x1538c3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /OUTPUT 8 "activation_out";
v0x1538c8b0_0 .var "activation_out", 7 0;
v0x1538c9b0_0 .net "clk", 0 0, L_0x1535f320;  alias, 1 drivers
v0x1538cac0_0 .net "data_in", 15 0, v0x1538d920_0;  alias, 1 drivers
v0x1538cb60_0 .net "rst_n", 0 0, v0x15394740_0;  alias, 1 drivers
S_0x1538ccd0 .scope module, "mac_lane" "simd_mac_unit" 4 79, 4 137 0, S_0x1538c3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 8 "weight_in";
    .port_info 5 /OUTPUT 16 "mac_result";
    .port_info 6 /OUTPUT 1 "mac_done";
P_0x1538ced0 .param/l "ACCUM" 1 4 146, +C4<00000000000000000000000000000010>;
P_0x1538cf10 .param/l "ACC_WIDTH" 0 4 137, +C4<00000000000000000000000000010000>;
P_0x1538cf50 .param/l "DATA_WIDTH" 0 4 137, +C4<00000000000000000000000000001000>;
P_0x1538cf90 .param/l "DONE" 1 4 146, +C4<00000000000000000000000000000011>;
P_0x1538cfd0 .param/l "IDLE" 1 4 146, +C4<00000000000000000000000000000000>;
P_0x1538d010 .param/l "MULT" 1 4 146, +C4<00000000000000000000000000000001>;
P_0x1538d050 .param/l "WEIGHT_WIDTH" 0 4 137, +C4<00000000000000000000000000001000>;
v0x1538d520_0 .var "acc", 15 0;
v0x1538d5c0_0 .net "clk", 0 0, L_0x1535f320;  alias, 1 drivers
v0x1538d680_0 .net "data_in", 7 0, L_0x15394f20;  alias, 1 drivers
v0x1538d750_0 .net "enable", 0 0, L_0x15395100;  1 drivers
v0x1538d810_0 .var "mac_done", 0 0;
v0x1538d920_0 .var "mac_result", 15 0;
v0x1538d9e0_0 .net "rst_n", 0 0, v0x15394740_0;  alias, 1 drivers
v0x1538da80_0 .var "s", 1 0;
v0x1538db40_0 .net "weight_in", 7 0, L_0x15395010;  alias, 1 drivers
S_0x1538dfb0 .scope generate, "LANE[2]" "LANE[2]" 4 75, 4 75 0, S_0x153585a0;
 .timescale -9 -12;
P_0x1538e170 .param/l "i" 1 4 75, +C4<010>;
v0x1538fa10_0 .net "lane_data", 7 0, L_0x15395230;  1 drivers
v0x1538fb20_0 .net "lane_weight", 7 0, L_0x153953b0;  1 drivers
S_0x1538e230 .scope module, "act_lane" "activation_function" 4 89, 4 186 0, S_0x1538dfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /OUTPUT 8 "activation_out";
v0x1538e4b0_0 .var "activation_out", 7 0;
v0x1538e5b0_0 .net "clk", 0 0, L_0x1535f320;  alias, 1 drivers
v0x1538e700_0 .net "data_in", 15 0, v0x1538f560_0;  alias, 1 drivers
v0x1538e7d0_0 .net "rst_n", 0 0, v0x15394740_0;  alias, 1 drivers
S_0x1538e9b0 .scope module, "mac_lane" "simd_mac_unit" 4 79, 4 137 0, S_0x1538dfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 8 "weight_in";
    .port_info 5 /OUTPUT 16 "mac_result";
    .port_info 6 /OUTPUT 1 "mac_done";
P_0x1538eb60 .param/l "ACCUM" 1 4 146, +C4<00000000000000000000000000000010>;
P_0x1538eba0 .param/l "ACC_WIDTH" 0 4 137, +C4<00000000000000000000000000010000>;
P_0x1538ebe0 .param/l "DATA_WIDTH" 0 4 137, +C4<00000000000000000000000000001000>;
P_0x1538ec20 .param/l "DONE" 1 4 146, +C4<00000000000000000000000000000011>;
P_0x1538ec60 .param/l "IDLE" 1 4 146, +C4<00000000000000000000000000000000>;
P_0x1538eca0 .param/l "MULT" 1 4 146, +C4<00000000000000000000000000000001>;
P_0x1538ece0 .param/l "WEIGHT_WIDTH" 0 4 137, +C4<00000000000000000000000000001000>;
v0x1538f160_0 .var "acc", 15 0;
v0x1538f200_0 .net "clk", 0 0, L_0x1535f320;  alias, 1 drivers
v0x1538f2c0_0 .net "data_in", 7 0, L_0x15395230;  alias, 1 drivers
v0x1538f390_0 .net "enable", 0 0, L_0x153954e0;  1 drivers
v0x1538f450_0 .var "mac_done", 0 0;
v0x1538f560_0 .var "mac_result", 15 0;
v0x1538f620_0 .net "rst_n", 0 0, v0x15394740_0;  alias, 1 drivers
v0x1538f6c0_0 .var "s", 1 0;
v0x1538f780_0 .net "weight_in", 7 0, L_0x153953b0;  alias, 1 drivers
S_0x1538fbf0 .scope generate, "LANE[3]" "LANE[3]" 4 75, 4 75 0, S_0x153585a0;
 .timescale -9 -12;
P_0x1538fd80 .param/l "i" 1 4 75, +C4<011>;
v0x153915c0_0 .net "lane_data", 7 0, L_0x15395580;  1 drivers
v0x153916d0_0 .net "lane_weight", 7 0, L_0x153956d0;  1 drivers
S_0x1538fe60 .scope module, "act_lane" "activation_function" 4 89, 4 186 0, S_0x1538fbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /OUTPUT 8 "activation_out";
v0x153900e0_0 .var "activation_out", 7 0;
v0x153901e0_0 .net "clk", 0 0, L_0x1535f320;  alias, 1 drivers
v0x153902a0_0 .net "data_in", 15 0, v0x15391110_0;  alias, 1 drivers
v0x15390370_0 .net "rst_n", 0 0, v0x15394740_0;  alias, 1 drivers
S_0x153904c0 .scope module, "mac_lane" "simd_mac_unit" 4 79, 4 137 0, S_0x1538fbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 8 "weight_in";
    .port_info 5 /OUTPUT 16 "mac_result";
    .port_info 6 /OUTPUT 1 "mac_done";
P_0x153906c0 .param/l "ACCUM" 1 4 146, +C4<00000000000000000000000000000010>;
P_0x15390700 .param/l "ACC_WIDTH" 0 4 137, +C4<00000000000000000000000000010000>;
P_0x15390740 .param/l "DATA_WIDTH" 0 4 137, +C4<00000000000000000000000000001000>;
P_0x15390780 .param/l "DONE" 1 4 146, +C4<00000000000000000000000000000011>;
P_0x153907c0 .param/l "IDLE" 1 4 146, +C4<00000000000000000000000000000000>;
P_0x15390800 .param/l "MULT" 1 4 146, +C4<00000000000000000000000000000001>;
P_0x15390840 .param/l "WEIGHT_WIDTH" 0 4 137, +C4<00000000000000000000000000001000>;
v0x15390d10_0 .var "acc", 15 0;
v0x15390db0_0 .net "clk", 0 0, L_0x1535f320;  alias, 1 drivers
v0x15390e70_0 .net "data_in", 7 0, L_0x15395580;  alias, 1 drivers
v0x15390f40_0 .net "enable", 0 0, L_0x15395770;  1 drivers
v0x15391000_0 .var "mac_done", 0 0;
v0x15391110_0 .var "mac_result", 15 0;
v0x153911d0_0 .net "rst_n", 0 0, v0x15394740_0;  alias, 1 drivers
v0x15391270_0 .var "s", 1 0;
v0x15391330_0 .net "weight_in", 7 0, L_0x153956d0;  alias, 1 drivers
S_0x153917a0 .scope module, "u_main_clock_gate" "clock_gating_cell" 4 54, 4 162 0, S_0x153585a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "test_en";
    .port_info 3 /OUTPUT 1 "gated_clk";
L_0x1535f320 .functor AND 1, v0x15394330_0, v0x15391af0_0, C4<1>, C4<1>;
v0x15391a10_0 .net "clk_in", 0 0, v0x15394330_0;  alias, 1 drivers
v0x15391af0_0 .var "en_latched", 0 0;
v0x15391bb0_0 .net "enable", 0 0, L_0x15395c60;  1 drivers
v0x15391c80_0 .net "gated_clk", 0 0, L_0x1535f320;  alias, 1 drivers
L_0x7f79f58bc060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15391e30_0 .net "test_en", 0 0, L_0x7f79f58bc060;  1 drivers
E_0x15390ba0 .event anyedge, v0x15391a10_0, v0x15391bb0_0, v0x15391e30_0;
S_0x15391f30 .scope module, "u_power_gate" "power_gating_controller" 4 62, 4 172 0, S_0x153585a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "module_active";
    .port_info 3 /OUTPUT 1 "power_gate_signal";
P_0x15392110 .param/l "IDLE_THRESHOLD" 1 4 174, +C4<00000000000000000000000000001010>;
v0x15392250_0 .net "clk", 0 0, L_0x1535f320;  alias, 1 drivers
v0x15392310_0 .var "idle_count", 3 0;
v0x153923f0_0 .net "module_active", 0 0, v0x153944c0_0;  alias, 1 drivers
v0x153924c0_0 .var "power_gate_signal", 0 0;
v0x15392580_0 .net "rst_n", 0 0, v0x15394740_0;  alias, 1 drivers
    .scope S_0x1538b090;
T_0 ;
    %wait E_0x1535f730;
    %load/vec4 v0x1538bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1538beb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1538b8d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1538bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1538bc10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1538beb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1538bc10_0, 0;
    %load/vec4 v0x1538bb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1538beb0_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x1538baa0_0;
    %pad/u 16;
    %load/vec4 v0x1538bf50_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0x1538b8d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1538beb0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x1538b8d0_0;
    %assign/vec4 v0x1538bd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1538bc10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1538beb0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1538beb0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15361f90;
T_1 ;
    %wait E_0x1535f730;
    %load/vec4 v0x1538af20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15372550_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1538ae30_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15372550_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1538ae30_0;
    %parti/s 8, 8, 5;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x1538ae30_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v0x15372550_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1538ccd0;
T_2 ;
    %wait E_0x1535f730;
    %load/vec4 v0x1538d9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1538da80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1538d520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1538d920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1538d810_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1538da80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1538d810_0, 0;
    %load/vec4 v0x1538d750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1538da80_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x1538d680_0;
    %pad/u 16;
    %load/vec4 v0x1538db40_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0x1538d520_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1538da80_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x1538d520_0;
    %assign/vec4 v0x1538d920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1538d810_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1538da80_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1538da80_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1538c630;
T_3 ;
    %wait E_0x1535f730;
    %load/vec4 v0x1538cb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1538c8b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1538cac0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1538c8b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1538cac0_0;
    %parti/s 8, 8, 5;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0x1538cac0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v0x1538c8b0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1538e9b0;
T_4 ;
    %wait E_0x1535f730;
    %load/vec4 v0x1538f620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1538f6c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1538f160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1538f560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1538f450_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1538f6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1538f450_0, 0;
    %load/vec4 v0x1538f390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1538f6c0_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x1538f2c0_0;
    %pad/u 16;
    %load/vec4 v0x1538f780_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0x1538f160_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1538f6c0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x1538f160_0;
    %assign/vec4 v0x1538f560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1538f450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1538f6c0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1538f6c0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1538e230;
T_5 ;
    %wait E_0x1535f730;
    %load/vec4 v0x1538e7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1538e4b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1538e700_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1538e4b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1538e700_0;
    %parti/s 8, 8, 5;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v0x1538e700_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v0x1538e4b0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x153904c0;
T_6 ;
    %wait E_0x1535f730;
    %load/vec4 v0x153911d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15391270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15390d10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15391110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15391000_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15391270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15391000_0, 0;
    %load/vec4 v0x15390f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15391270_0, 0;
T_6.7 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x15390e70_0;
    %pad/u 16;
    %load/vec4 v0x15391330_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0x15390d10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15391270_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x15390d10_0;
    %assign/vec4 v0x15391110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15391000_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x15391270_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15391270_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1538fe60;
T_7 ;
    %wait E_0x1535f730;
    %load/vec4 v0x15390370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x153900e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x153902a0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x153900e0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x153902a0_0;
    %parti/s 8, 8, 5;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x153902a0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %assign/vec4 v0x153900e0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x153917a0;
T_8 ;
    %wait E_0x15390ba0;
    %load/vec4 v0x15391a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x15391bb0_0;
    %load/vec4 v0x15391e30_0;
    %or;
    %store/vec4 v0x15391af0_0, 0, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15391f30;
T_9 ;
    %wait E_0x1535f730;
    %load/vec4 v0x15392580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15392310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153924c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x153923f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x15392310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153924c0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x15392310_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_9.4, 5;
    %load/vec4 v0x15392310_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x15392310_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x153924c0_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x153585a0;
T_10 ;
    %wait E_0x1535f730;
    %load/vec4 v0x15393ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15393c20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x15393800_0;
    %assign/vec4 v0x15393c20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x153585a0;
T_11 ;
    %wait E_0x1535f9b0;
    %load/vec4 v0x15393c20_0;
    %store/vec4 v0x15393800_0, 0, 3;
    %load/vec4 v0x15393c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15393800_0, 0, 3;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v0x15393290_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.10, 10;
    %load/vec4 v0x15393b60_0;
    %and;
T_11.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0x153931f0_0;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x15393800_0, 0, 3;
T_11.7 ;
    %jmp T_11.6;
T_11.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x15393800_0, 0, 3;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x15392f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x15393800_0, 0, 3;
T_11.11 ;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15393800_0, 0, 3;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15393800_0, 0, 3;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x153585a0;
T_12 ;
    %wait E_0x1535f730;
    %load/vec4 v0x15393ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x15393ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15393d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15393a00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x15393c20_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.2, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x15393560, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x15393560, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x15393560, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x15393560, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15393ec0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x15392dd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x15392dd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x15392dd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x15392dd0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15393d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15393a00_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15393a00_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x15363500;
T_13 ;
    %delay 50000, 0;
    %load/vec4 v0x15394330_0;
    %inv;
    %store/vec4 v0x15394330_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x15363500;
T_14 ;
    %vpi_call/w 3 27 "$dumpfile", "SMID_Chip.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15363500 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15394330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15394740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153944c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153947e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15394420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153949e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15394b80_0, 0, 32;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15394740_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 34 "$display", "===== SIMD AI Accelerator Simulation =====" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153944c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153947e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15394420_0, 0, 1;
    %pushi/vec4 420418570, 0, 32;
    %store/vec4 v0x153949e0_0, 0, 32;
    %pushi/vec4 34013957, 0, 32;
    %store/vec4 v0x15394b80_0, 0, 32;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153947e0_0, 0, 1;
T_14.0 ;
    %load/vec4 v0x153946a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_14.1, 6;
    %wait E_0x15362160;
    %jmp T_14.0;
T_14.1 ;
    %vpi_call/w 3 42 "$display", "[Test1] MAC Results: %d %d %d %d", &PV<v0x15394ab0_0, 0, 16>, &PV<v0x15394ab0_0, 16, 16>, &PV<v0x15394ab0_0, 32, 16>, &PV<v0x15394ab0_0, 48, 16> {0 0 0};
    %delay 500000, 0;
    %vpi_call/w 3 46 "$display", "Simulation complete!" {0 0 0};
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "design.sv";
