{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715964195376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715964195376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 19:43:15 2024 " "Processing started: Fri May 17 19:43:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715964195376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715964195376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off orag_assiment_v2 -c orag_assiment_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off orag_assiment_v2 -c orag_assiment_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715964195376 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715964195601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro_control.v 1 1 " "Found 1 design units, including 1 entities, in source file micro_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro_control " "Found entity 1: micro_control" {  } { { "micro_control.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/micro_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2x4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "decoder2x4.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/decoder2x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/decoder3x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file t_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_FF " "Found entity 1: T_FF" {  } { { "T_FF.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/T_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file t_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_reg " "Found entity 1: T_reg" {  } { { "T_reg.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/T_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_reg " "Found entity 1: one_bit_reg" {  } { { "one_bit_reg.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/one_bit_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bit " "Found entity 1: reg_8_bit" {  } { { "reg_8_bit.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/reg_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_10_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_10_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_10_bit " "Found entity 1: reg_10_bit" {  } { { "reg_10_bit.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/reg_10_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory16x10.v 1 1 " "Found 1 design units, including 1 entities, in source file memory16x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory16X10 " "Found entity 1: Memory16X10" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orag_v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file orag_v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 orag_v2 " "Found entity 1: orag_v2" {  } { { "orag_v2.bdf" "" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8_bit " "Found entity 1: mux2x1_8_bit" {  } { { "mux2x1_8_bit.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/mux2x1_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.v 1 1 " "Found 1 design units, including 1 entities, in source file mbr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/MBR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_10_bit_without_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_10_bit_without_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_10_bit_without_2bit " "Found entity 1: reg_10_bit_without_2bit" {  } { { "reg_10_bit_without_2bit.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/reg_10_bit_without_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_10_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_10_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_10_bit " "Found entity 1: mux2x1_10_bit" {  } { { "mux2x1_10_bit.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/mux2x1_10_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715964195667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715964195667 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "one_bit_reg.v(4) " "Verilog HDL Instantiation warning at one_bit_reg.v(4): instance has no name" {  } { { "one_bit_reg.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/one_bit_reg.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1715964195667 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "one_bit_reg.v(5) " "Verilog HDL Instantiation warning at one_bit_reg.v(5): instance has no name" {  } { { "one_bit_reg.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/one_bit_reg.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1715964195667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "orag_v2 " "Elaborating entity \"orag_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715964195685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_control micro_control:controller " "Elaborating entity \"micro_control\" for hierarchy \"micro_control:controller\"" {  } { { "orag_v2.bdf" "controller" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 536 880 1016 712 "controller" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2x4 decoder2x4:DEC2x4_1 " "Elaborating entity \"decoder2x4\" for hierarchy \"decoder2x4:DEC2x4_1\"" {  } { { "orag_v2.bdf" "DEC2x4_1" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 384 624 784 464 "DEC2x4_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_10_bit reg_10_bit:IR " "Elaborating entity \"reg_10_bit\" for hierarchy \"reg_10_bit:IR\"" {  } { { "orag_v2.bdf" "IR" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 384 368 552 496 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_reg reg_10_bit:IR\|one_bit_reg:r0 " "Elaborating entity \"one_bit_reg\" for hierarchy \"reg_10_bit:IR\|one_bit_reg:r0\"" {  } { { "reg_10_bit.v" "r0" { Text "C:/altera/13.1/oraga_assiment_v2/reg_10_bit.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 reg_10_bit:IR\|one_bit_reg:r0\|mux2x1:comb_3 " "Elaborating entity \"mux2x1\" for hierarchy \"reg_10_bit:IR\|one_bit_reg:r0\|mux2x1:comb_3\"" {  } { { "one_bit_reg.v" "comb_3" { Text "C:/altera/13.1/oraga_assiment_v2/one_bit_reg.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF reg_10_bit:IR\|one_bit_reg:r0\|D_FF:comb_4 " "Elaborating entity \"D_FF\" for hierarchy \"reg_10_bit:IR\|one_bit_reg:r0\|D_FF:comb_4\"" {  } { { "one_bit_reg.v" "comb_4" { Text "C:/altera/13.1/oraga_assiment_v2/one_bit_reg.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR MBR:MBR_1 " "Elaborating entity \"MBR\" for hierarchy \"MBR:MBR_1\"" {  } { { "orag_v2.bdf" "MBR_1" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 192 1152 1320 304 "MBR_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory16X10 Memory16X10:inst27 " "Elaborating entity \"Memory16X10\" for hierarchy \"Memory16X10:inst27\"" {  } { { "orag_v2.bdf" "inst27" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 80 888 1096 192 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195731 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out Memory16X10.v(58) " "Verilog HDL Always Construct warning at Memory16X10.v(58): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715964195732 "|Memory16X10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.data_a 0 Memory16X10.v(3) " "Net \"Mem.data_a\" at Memory16X10.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1715964195732 "|Memory16X10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.waddr_a 0 Memory16X10.v(3) " "Net \"Mem.waddr_a\" at Memory16X10.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1715964195732 "|Memory16X10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.we_a 0 Memory16X10.v(3) " "Net \"Mem.we_a\" at Memory16X10.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1715964195732 "|Memory16X10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory16X10.v(58) " "Inferred latch for \"data_out\[0\]\" at Memory16X10.v(58)" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715964195732 "|Memory16X10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory16X10.v(58) " "Inferred latch for \"data_out\[1\]\" at Memory16X10.v(58)" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715964195732 "|Memory16X10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory16X10.v(58) " "Inferred latch for \"data_out\[2\]\" at Memory16X10.v(58)" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715964195733 "|Memory16X10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory16X10.v(58) " "Inferred latch for \"data_out\[3\]\" at Memory16X10.v(58)" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715964195733 "|Memory16X10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory16X10.v(58) " "Inferred latch for \"data_out\[4\]\" at Memory16X10.v(58)" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715964195733 "|Memory16X10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory16X10.v(58) " "Inferred latch for \"data_out\[5\]\" at Memory16X10.v(58)" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715964195733 "|Memory16X10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory16X10.v(58) " "Inferred latch for \"data_out\[6\]\" at Memory16X10.v(58)" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715964195733 "|Memory16X10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory16X10.v(58) " "Inferred latch for \"data_out\[7\]\" at Memory16X10.v(58)" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715964195733 "|Memory16X10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory16X10.v(58) " "Inferred latch for \"data_out\[8\]\" at Memory16X10.v(58)" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715964195733 "|Memory16X10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory16X10.v(58) " "Inferred latch for \"data_out\[9\]\" at Memory16X10.v(58)" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715964195733 "|Memory16X10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bit reg_8_bit:MAR " "Elaborating entity \"reg_8_bit\" for hierarchy \"reg_8_bit:MAR\"" {  } { { "orag_v2.bdf" "MAR" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 112 432 600 224 "MAR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8_bit mux2x1_8_bit:Mux2x1 " "Elaborating entity \"mux2x1_8_bit\" for hierarchy \"mux2x1_8_bit:Mux2x1\"" {  } { { "orag_v2.bdf" "Mux2x1" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 112 184 336 224 "Mux2x1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst " "Elaborating entity \"PC\" for hierarchy \"PC:inst\"" {  } { { "orag_v2.bdf" "inst" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 16 -120 56 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DEC3x8_1 " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DEC3x8_1\"" {  } { { "orag_v2.bdf" "DEC3x8_1" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 552 600 760 632 "DEC3x8_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_reg T_reg:T_reg_1 " "Elaborating entity \"T_reg\" for hierarchy \"T_reg:T_reg_1\"" {  } { { "orag_v2.bdf" "T_reg_1" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 552 384 536 664 "T_reg_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FF T_reg:T_reg_1\|T_FF:t0 " "Elaborating entity \"T_FF\" for hierarchy \"T_reg:T_reg_1\|T_FF:t0\"" {  } { { "T_reg.v" "t0" { Text "C:/altera/13.1/oraga_assiment_v2/T_reg.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_10_bit_without_2bit reg_10_bit_without_2bit:A " "Elaborating entity \"reg_10_bit_without_2bit\" for hierarchy \"reg_10_bit_without_2bit:A\"" {  } { { "orag_v2.bdf" "A" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 808 1432 1544 976 "A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_10_bit mux2x1_10_bit:inst23 " "Elaborating entity \"mux2x1_10_bit\" for hierarchy \"mux2x1_10_bit:inst23\"" {  } { { "orag_v2.bdf" "inst23" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 560 1472 1584 712 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715964195762 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory16X10:inst27\|data_out\[1\] " "LATCH primitive \"Memory16X10:inst27\|data_out\[1\]\" is permanently enabled" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1715964195840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory16X10:inst27\|data_out\[2\] " "LATCH primitive \"Memory16X10:inst27\|data_out\[2\]\" is permanently enabled" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1715964195840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory16X10:inst27\|data_out\[3\] " "LATCH primitive \"Memory16X10:inst27\|data_out\[3\]\" is permanently enabled" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1715964195840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory16X10:inst27\|data_out\[4\] " "LATCH primitive \"Memory16X10:inst27\|data_out\[4\]\" is permanently enabled" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1715964195840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory16X10:inst27\|data_out\[5\] " "LATCH primitive \"Memory16X10:inst27\|data_out\[5\]\" is permanently enabled" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1715964195840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory16X10:inst27\|data_out\[6\] " "LATCH primitive \"Memory16X10:inst27\|data_out\[6\]\" is permanently enabled" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1715964195840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory16X10:inst27\|data_out\[7\] " "LATCH primitive \"Memory16X10:inst27\|data_out\[7\]\" is permanently enabled" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1715964195840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory16X10:inst27\|data_out\[8\] " "LATCH primitive \"Memory16X10:inst27\|data_out\[8\]\" is permanently enabled" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1715964195840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory16X10:inst27\|data_out\[9\] " "LATCH primitive \"Memory16X10:inst27\|data_out\[9\]\" is permanently enabled" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1715964195840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Memory16X10:inst27\|data_out\[0\] " "LATCH primitive \"Memory16X10:inst27\|data_out\[0\]\" is permanently enabled" {  } { { "Memory16X10.v" "" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1715964195840 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1715964195905 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1715964195905 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Memory16X10:inst27\|Mem " "RAM logic \"Memory16X10:inst27\|Mem\" is uninferred due to inappropriate RAM size" {  } { { "Memory16X10.v" "Mem" { Text "C:/altera/13.1/oraga_assiment_v2/Memory16X10.v" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1715964195939 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1715964195939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A_OUT\[9\] GND " "Pin \"A_OUT\[9\]\" is stuck at GND" {  } { { "orag_v2.bdf" "" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 976 1504 1520 1152 "A_OUT\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715964196064 "|orag_v2|A_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A_OUT\[8\] GND " "Pin \"A_OUT\[8\]\" is stuck at GND" {  } { { "orag_v2.bdf" "" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 976 1504 1520 1152 "A_OUT\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715964196064 "|orag_v2|A_OUT[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715964196064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715964196129 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715964196365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715964196365 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_DATA_IN\[9\] " "No output dependent on input pin \"R_DATA_IN\[9\]\"" {  } { { "orag_v2.bdf" "" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 136 1408 1592 152 "R_DATA_IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715964196405 "|orag_v2|R_DATA_IN[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_DATA_IN\[8\] " "No output dependent on input pin \"R_DATA_IN\[8\]\"" {  } { { "orag_v2.bdf" "" { Schematic "C:/altera/13.1/oraga_assiment_v2/orag_v2.bdf" { { 136 1408 1592 152 "R_DATA_IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715964196405 "|orag_v2|R_DATA_IN[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1715964196405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715964196405 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715964196405 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715964196405 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715964196405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715964196426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 19:43:16 2024 " "Processing ended: Fri May 17 19:43:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715964196426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715964196426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715964196426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715964196426 ""}
