{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683162283896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683162283905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 18:04:43 2023 " "Processing started: Wed May 03 18:04:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683162283905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162283905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162283905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683162284294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683162284294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazardmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardmodule " "Found entity 1: hazardmodule" {  } { { "hazardmodule.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/hazardmodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagsreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagsreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlagsReg " "Found entity 1: FlagsReg" {  } { { "FlagsReg.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/FlagsReg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noah-/documents/ee-cse-469/lab1/reg_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../Lab1/reg_file.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/reg_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292712 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_tb " "Found entity 2: reg_file_tb" {  } { { "../Lab1/reg_file.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/reg_file.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noah-/documents/ee-cse-469/lab1/fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../Lab1/fullAdder.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/fullAdder.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292720 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testBench " "Found entity 2: fullAdder_testBench" {  } { { "../Lab1/fullAdder.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/fullAdder.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noah-/documents/ee-cse-469/lab1/ttlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/ttlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ttLogic " "Found entity 1: ttLogic" {  } { { "../Lab1/ttLogic.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ttLogic.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292723 ""} { "Info" "ISGN_ENTITY_NAME" "2 ttLogic_TB " "Found entity 2: ttLogic_TB" {  } { { "../Lab1/ttLogic.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ttLogic.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noah-/documents/ee-cse-469/lab1/alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Lab1/ALU.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ALU.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292727 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_testbench " "Found entity 2: ALU_testbench" {  } { { "../Lab1/ALU.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ALU.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 2 2 " "Found 2 design units, including 2 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/top.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292731 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench2 " "Found entity 2: testbench2" {  } { { "top.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/top.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/imem.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/dmem.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292743 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arm.sv(104) " "Verilog HDL information at arm.sv(104): always construct contains both blocking and non-blocking assignments" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683162292746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/Mux2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683162292759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162292759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchTakenE arm.sv(50) " "Verilog HDL Implicit Net warning at arm.sv(50): created implicit net for \"BranchTakenE\"" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162292759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUFlagsE arm.sv(305) " "Verilog HDL Implicit Net warning at arm.sv(305): created implicit net for \"ALUFlagsE\"" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 305 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162292759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683162292840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:processor " "Elaborating entity \"arm\" for hierarchy \"arm:processor\"" {  } { { "top.sv" "processor" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162292844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemToRegW arm.sv(34) " "Verilog HDL or VHDL warning at arm.sv(34): object \"MemToRegW\" assigned a value but never read" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683162292848 "|top|arm:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardmodule arm:processor\|hazardmodule:hz " "Elaborating entity \"hazardmodule\" for hierarchy \"arm:processor\|hazardmodule:hz\"" {  } { { "arm.sv" "hz" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162292898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file arm:processor\|reg_file:u_reg_file " "Elaborating entity \"reg_file\" for hierarchy \"arm:processor\|reg_file:u_reg_file\"" {  } { { "arm.sv" "u_reg_file" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162292899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 arm:processor\|Mux2x1:alusrc1 " "Elaborating entity \"Mux2x1\" for hierarchy \"arm:processor\|Mux2x1:alusrc1\"" {  } { { "arm.sv" "alusrc1" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162292907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU arm:processor\|ALU:u_alu " "Elaborating entity \"ALU\" for hierarchy \"arm:processor\|ALU:u_alu\"" {  } { { "arm.sv" "u_alu" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162292911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ttLogic arm:processor\|ALU:u_alu\|ttLogic:addsub " "Elaborating entity \"ttLogic\" for hierarchy \"arm:processor\|ALU:u_alu\|ttLogic:addsub\"" {  } { { "../Lab1/ALU.sv" "addsub" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ALU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162292916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder arm:processor\|ALU:u_alu\|ttLogic:addsub\|fullAdder:logi\[0\].adder " "Elaborating entity \"fullAdder\" for hierarchy \"arm:processor\|ALU:u_alu\|ttLogic:addsub\|fullAdder:logi\[0\].adder\"" {  } { { "../Lab1/ttLogic.sv" "logi\[0\].adder" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ttLogic.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162292920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagsReg arm:processor\|FlagsReg:flgreg " "Elaborating entity \"FlagsReg\" for hierarchy \"arm:processor\|FlagsReg:flgreg\"" {  } { { "arm.sv" "flgreg" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162292947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imemory " "Elaborating entity \"imem\" for hierarchy \"imem:imemory\"" {  } { { "top.sv" "imemory" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162292950 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 63 imem.sv(22) " "Verilog HDL warning at imem.sv(22): number of words (12) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/imem.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683162292952 "|top|imem:imemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 imem.sv(19) " "Net \"memory.data_a\" at imem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/imem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683162292952 "|top|imem:imemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 imem.sv(19) " "Net \"memory.waddr_a\" at imem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/imem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683162292952 "|top|imem:imemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 imem.sv(19) " "Net \"memory.we_a\" at imem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/imem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683162292952 "|top|imem:imemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmemory " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmemory\"" {  } { { "top.sv" "dmemory" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162292953 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[31\] " "Net \"arm:processor\|ALUOutW\[31\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[31\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[30\] " "Net \"arm:processor\|ALUOutW\[30\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[30\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[29\] " "Net \"arm:processor\|ALUOutW\[29\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[29\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[28\] " "Net \"arm:processor\|ALUOutW\[28\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[28\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[27\] " "Net \"arm:processor\|ALUOutW\[27\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[27\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[26\] " "Net \"arm:processor\|ALUOutW\[26\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[26\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[25\] " "Net \"arm:processor\|ALUOutW\[25\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[25\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[24\] " "Net \"arm:processor\|ALUOutW\[24\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[24\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[23\] " "Net \"arm:processor\|ALUOutW\[23\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[23\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[22\] " "Net \"arm:processor\|ALUOutW\[22\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[22\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[21\] " "Net \"arm:processor\|ALUOutW\[21\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[21\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[20\] " "Net \"arm:processor\|ALUOutW\[20\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[20\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[19\] " "Net \"arm:processor\|ALUOutW\[19\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[19\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[18\] " "Net \"arm:processor\|ALUOutW\[18\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[18\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[17\] " "Net \"arm:processor\|ALUOutW\[17\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[17\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[16\] " "Net \"arm:processor\|ALUOutW\[16\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[16\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[15\] " "Net \"arm:processor\|ALUOutW\[15\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[15\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[14\] " "Net \"arm:processor\|ALUOutW\[14\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[14\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[13\] " "Net \"arm:processor\|ALUOutW\[13\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[13\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[12\] " "Net \"arm:processor\|ALUOutW\[12\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[12\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[11\] " "Net \"arm:processor\|ALUOutW\[11\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[11\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[10\] " "Net \"arm:processor\|ALUOutW\[10\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[10\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[9\] " "Net \"arm:processor\|ALUOutW\[9\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[9\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[8\] " "Net \"arm:processor\|ALUOutW\[8\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[8\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[7\] " "Net \"arm:processor\|ALUOutW\[7\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[7\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[6\] " "Net \"arm:processor\|ALUOutW\[6\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[6\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[5\] " "Net \"arm:processor\|ALUOutW\[5\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[5\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[4\] " "Net \"arm:processor\|ALUOutW\[4\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[4\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[3\] " "Net \"arm:processor\|ALUOutW\[3\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[3\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[2\] " "Net \"arm:processor\|ALUOutW\[2\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[2\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[1\] " "Net \"arm:processor\|ALUOutW\[1\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[1\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:processor\|ALUOutW\[0\] " "Net \"arm:processor\|ALUOutW\[0\]\" is missing source, defaulting to GND" {  } { { "arm.sv" "ALUOutW\[0\]" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683162293027 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683162293027 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683162293404 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/noah-/Documents/EE-CSE-469/Lab3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/noah-/Documents/EE-CSE-469/Lab3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162293473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683162293656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683162293656 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683162293714 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "top.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683162293714 "|top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683162293714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683162293714 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683162293714 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683162293714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683162293738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 18:04:53 2023 " "Processing ended: Wed May 03 18:04:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683162293738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683162293738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683162293738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683162293738 ""}
