{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713783419399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713783419399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 17:56:58 2024 " "Processing started: Mon Apr 22 17:56:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713783419399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783419399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783419399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713783419863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713783419864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Timeout timeout highway_controller.v(10) " "Verilog HDL Declaration information at highway_controller.v(10): object \"Timeout\" differs only in case from object \"timeout\" in the same scope" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713783426629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highway_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file highway_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 highway_controller " "Found entity 1: highway_controller" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713783426637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783426637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Timeout timeout countryroad_controller.v(10) " "Verilog HDL Declaration information at countryroad_controller.v(10): object \"Timeout\" differs only in case from object \"timeout\" in the same scope" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713783426639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countryroad_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file countryroad_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 countryroad_controller " "Found entity 1: countryroad_controller" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713783426639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783426639 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(16) " "Verilog HDL information at timer.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713783426640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Timeout timeout timer.v(9) " "Verilog HDL Declaration information at timer.v(9): object \"Timeout\" differs only in case from object \"timeout\" in the same scope" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713783426640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_MAX tIMEOUT_MAX timer.v(13) " "Verilog HDL Declaration information at timer.v(13): object \"TIMEOUT_MAX\" differs only in case from object \"tIMEOUT_MAX\" in the same scope" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713783426640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713783426641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783426641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1s " "Found entity 1: clk_1s" {  } { { "clk_1s.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/clk_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713783426642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783426642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Timeout timeout TrafficLight.v(16) " "Verilog HDL Declaration information at TrafficLight.v(16): object \"Timeout\" differs only in case from object \"timeout\" in the same scope" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713783426643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T t TrafficLight.v(62) " "Verilog HDL Declaration information at TrafficLight.v(62): object \"T\" differs only in case from object \"t\" in the same scope" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713783426643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight.v 1 1 " "Found 1 design units, including 1 entities, in source file trafficlight.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLight " "Found entity 1: TrafficLight" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713783426643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783426643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713783426644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783426644 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(18) " "Verilog HDL Parameter Declaration warning at highway_controller.v(18): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426644 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(19) " "Verilog HDL Parameter Declaration warning at highway_controller.v(19): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(20) " "Verilog HDL Parameter Declaration warning at highway_controller.v(20): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(21) " "Verilog HDL Parameter Declaration warning at highway_controller.v(21): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(22) " "Verilog HDL Parameter Declaration warning at highway_controller.v(22): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(23) " "Verilog HDL Parameter Declaration warning at highway_controller.v(23): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(24) " "Verilog HDL Parameter Declaration warning at highway_controller.v(24): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(18) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(18): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(19) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(19): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(20) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(20): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(21) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(21): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(22) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(22): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(23) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(23): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(24) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(24): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "timer timer.v(13) " "Verilog HDL Parameter Declaration warning at timer.v(13): Parameter Declaration in module \"timer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426646 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "timer timer.v(14) " "Verilog HDL Parameter Declaration warning at timer.v(14): Parameter Declaration in module \"timer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713783426646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLight " "Elaborating entity \"TrafficLight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713783426680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TrafficLight.v(54) " "Verilog HDL assignment warning at TrafficLight.v(54): truncated value with size 32 to match size of target (1)" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713783426687 "|TrafficLight"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TrafficLight.v(55) " "Verilog HDL assignment warning at TrafficLight.v(55): truncated value with size 32 to match size of target (1)" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713783426687 "|TrafficLight"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TrafficLight.v(56) " "Verilog HDL assignment warning at TrafficLight.v(56): truncated value with size 32 to match size of target (1)" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713783426687 "|TrafficLight"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TrafficLight.v(58) " "Verilog HDL assignment warning at TrafficLight.v(58): truncated value with size 32 to match size of target (1)" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713783426687 "|TrafficLight"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TrafficLight.v(59) " "Verilog HDL assignment warning at TrafficLight.v(59): truncated value with size 32 to match size of target (1)" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713783426687 "|TrafficLight"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TrafficLight.v(60) " "Verilog HDL assignment warning at TrafficLight.v(60): truncated value with size 32 to match size of target (1)" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713783426688 "|TrafficLight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1s clk_1s:clk_1s " "Elaborating entity \"clk_1s\" for hierarchy \"clk_1s:clk_1s\"" {  } { { "TrafficLight.v" "clk_1s" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713783426690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clk_1s.v(21) " "Verilog HDL assignment warning at clk_1s.v(21): truncated value with size 32 to match size of target (26)" {  } { { "clk_1s.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/clk_1s.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713783426692 "|TrafficLight|clk_1s:clk_1s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer " "Elaborating entity \"timer\" for hierarchy \"timer:timer\"" {  } { { "TrafficLight.v" "timer" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713783426693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(19) " "Verilog HDL assignment warning at timer.v(19): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713783426694 "|TrafficLight|timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 timer.v(20) " "Verilog HDL assignment warning at timer.v(20): truncated value with size 32 to match size of target (2)" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713783426694 "|TrafficLight|timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(24) " "Verilog HDL assignment warning at timer.v(24): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713783426694 "|TrafficLight|timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 timer.v(27) " "Verilog HDL assignment warning at timer.v(27): truncated value with size 32 to match size of target (2)" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713783426694 "|TrafficLight|timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highway_controller highway_controller:highway_controller " "Elaborating entity \"highway_controller\" for hierarchy \"highway_controller:highway_controller\"" {  } { { "TrafficLight.v" "highway_controller" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713783426695 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_h highway_controller.v(37) " "Verilog HDL Always Construct warning at highway_controller.v(37): inferring latch(es) for variable \"start_h\", which holds its previous value in one or more paths through the always construct" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713783426696 "|TrafficLight|highway_controller:highway_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_n highway_controller.v(37) " "Verilog HDL Always Construct warning at highway_controller.v(37): inferring latch(es) for variable \"enable_n\", which holds its previous value in one or more paths through the always construct" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713783426696 "|TrafficLight|highway_controller:highway_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_n highway_controller.v(37) " "Inferred latch for \"enable_n\" at highway_controller.v(37)" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783426696 "|TrafficLight|highway_controller:highway_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_h highway_controller.v(37) " "Inferred latch for \"start_h\" at highway_controller.v(37)" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783426696 "|TrafficLight|highway_controller:highway_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countryroad_controller countryroad_controller:countryroad_controller " "Elaborating entity \"countryroad_controller\" for hierarchy \"countryroad_controller:countryroad_controller\"" {  } { { "TrafficLight.v" "countryroad_controller" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713783426697 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_n countryroad_controller.v(37) " "Verilog HDL Always Construct warning at countryroad_controller.v(37): inferring latch(es) for variable \"start_n\", which holds its previous value in one or more paths through the always construct" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713783426698 "|TrafficLight|countryroad_controller:countryroad_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_h countryroad_controller.v(37) " "Verilog HDL Always Construct warning at countryroad_controller.v(37): inferring latch(es) for variable \"enable_h\", which holds its previous value in one or more paths through the always construct" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713783426698 "|TrafficLight|countryroad_controller:countryroad_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_h countryroad_controller.v(37) " "Inferred latch for \"enable_h\" at countryroad_controller.v(37)" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783426698 "|TrafficLight|countryroad_controller:countryroad_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_n countryroad_controller.v(37) " "Inferred latch for \"start_n\" at countryroad_controller.v(37)" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783426698 "|TrafficLight|countryroad_controller:countryroad_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:T " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:T\"" {  } { { "TrafficLight.v" "T" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713783426698 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713783427270 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[5\] GND " "Pin \"led_out\[5\]\" is stuck at GND" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713783427294 "|TrafficLight|led_out[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713783427294 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713783427383 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/output_files/TrafficLight.map.smsg " "Generated suppressed messages file D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/output_files/TrafficLight.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783427810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713783427953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713783427953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713783428085 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713783428085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713783428085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713783428085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713783428098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 17:57:08 2024 " "Processing ended: Mon Apr 22 17:57:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713783428098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713783428098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713783428098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713783428098 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713783430217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713783430218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 17:57:09 2024 " "Processing started: Mon Apr 22 17:57:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713783430218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713783430218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713783430218 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713783430457 ""}
{ "Info" "0" "" "Project  = TrafficLight" {  } {  } 0 0 "Project  = TrafficLight" 0 0 "Fitter" 0 0 1713783430458 ""}
{ "Info" "0" "" "Revision = TrafficLight" {  } {  } 0 0 "Revision = TrafficLight" 0 0 "Fitter" 0 0 1713783430459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713783430509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713783430509 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TrafficLight EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TrafficLight\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713783430520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713783430583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713783430583 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713783430873 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713783430882 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713783431003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713783431003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713783431003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713783431003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713783431003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713783431003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713783431003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713783431003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713783431003 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713783431003 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713783431032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713783431032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713783431032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713783431032 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713783431032 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713783431032 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713783431038 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713783431837 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrafficLight.sdc " "Synopsys Design Constraints File file not found: 'TrafficLight.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713783431838 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713783431838 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713783431841 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713783431843 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713783431843 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713783431863 ""}  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713783431863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "countryroad_controller:countryroad_controller\|current_state.YELLOW_N  " "Automatically promoted node countryroad_controller:countryroad_controller\|current_state.YELLOW_N " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713783431863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "countryroad_controller:countryroad_controller\|Selector3~0 " "Destination node countryroad_controller:countryroad_controller\|Selector3~0" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713783431863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "countryroad_controller:countryroad_controller\|Selector4~0 " "Destination node countryroad_controller:countryroad_controller\|Selector4~0" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713783431863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellow_n_led~output " "Destination node yellow_n_led~output" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713783431863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713783431863 ""}  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713783431863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "highway_controller:highway_controller\|current_state.YELLOW_H  " "Automatically promoted node highway_controller:highway_controller\|current_state.YELLOW_H " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713783431863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "highway_controller:highway_controller\|Selector3~1 " "Destination node highway_controller:highway_controller\|Selector3~1" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713783431863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "highway_controller:highway_controller\|Selector4~0 " "Destination node highway_controller:highway_controller\|Selector4~0" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713783431863 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellow_h_led~output " "Destination node yellow_h_led~output" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713783431863 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713783431863 ""}  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713783431863 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713783432054 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713783432055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713783432055 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713783432056 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713783432056 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713783432056 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713783432056 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713783432056 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713783432057 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713783432057 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713783432057 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713783432084 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1713783432108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713783433875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713783433994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713783434033 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713783437164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713783437164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713783437317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X58_Y0 X68_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X58_Y0 to location X68_Y11" {  } { { "loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X58_Y0 to location X68_Y11"} { { 12 { 0 ""} 58 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713783439390 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713783439389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713783440029 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713783440029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713783440033 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713783440127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713783440143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713783440290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713783440290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713783440406 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713783440674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/output_files/TrafficLight.fit.smsg " "Generated suppressed messages file D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/output_files/TrafficLight.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713783441135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5716 " "Peak virtual memory: 5716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713783441337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 17:57:21 2024 " "Processing ended: Mon Apr 22 17:57:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713783441337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713783441337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713783441337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713783441337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713783443331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713783443335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 17:57:22 2024 " "Processing started: Mon Apr 22 17:57:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713783443335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713783443335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713783443335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713783443550 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713783445233 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713783445320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713783445868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 17:57:25 2024 " "Processing ended: Mon Apr 22 17:57:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713783445868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713783445868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713783445868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713783445868 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713783446468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713783447870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713783447870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 17:57:26 2024 " "Processing started: Mon Apr 22 17:57:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713783447870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713783447870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TrafficLight -c TrafficLight " "Command: quartus_sta TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713783447870 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713783447971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713783448063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713783448063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713783448109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713783448109 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713783448416 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrafficLight.sdc " "Synopsys Design Constraints File file not found: 'TrafficLight.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713783448428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713783448429 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713783448429 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name countryroad_controller:countryroad_controller\|current_state.YELLOW_N countryroad_controller:countryroad_controller\|current_state.YELLOW_N " "create_clock -period 1.000 -name countryroad_controller:countryroad_controller\|current_state.YELLOW_N countryroad_controller:countryroad_controller\|current_state.YELLOW_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713783448429 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name highway_controller:highway_controller\|current_state.YELLOW_H highway_controller:highway_controller\|current_state.YELLOW_H " "create_clock -period 1.000 -name highway_controller:highway_controller\|current_state.YELLOW_H highway_controller:highway_controller\|current_state.YELLOW_H" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713783448429 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713783448429 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713783448431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713783448431 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713783448432 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713783448443 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713783448474 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713783448474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.047 " "Worst-case setup slack is -3.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.047             -70.435 clk  " "   -3.047             -70.435 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474              -2.836 countryroad_controller:countryroad_controller\|current_state.YELLOW_N  " "   -1.474              -2.836 countryroad_controller:countryroad_controller\|current_state.YELLOW_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428              -2.780 highway_controller:highway_controller\|current_state.YELLOW_H  " "   -1.428              -2.780 highway_controller:highway_controller\|current_state.YELLOW_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713783448476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650               0.000 highway_controller:highway_controller\|current_state.YELLOW_H  " "    0.650               0.000 highway_controller:highway_controller\|current_state.YELLOW_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 countryroad_controller:countryroad_controller\|current_state.YELLOW_N  " "    0.684               0.000 countryroad_controller:countryroad_controller\|current_state.YELLOW_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713783448480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713783448485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713783448489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.115 clk  " "   -3.000             -53.115 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 countryroad_controller:countryroad_controller\|current_state.YELLOW_N  " "    0.480               0.000 countryroad_controller:countryroad_controller\|current_state.YELLOW_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 highway_controller:highway_controller\|current_state.YELLOW_H  " "    0.486               0.000 highway_controller:highway_controller\|current_state.YELLOW_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713783448492 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713783448535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713783448555 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713783448711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713783448733 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713783448741 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713783448741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.739 " "Worst-case setup slack is -2.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.739             -59.549 clk  " "   -2.739             -59.549 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.268              -2.519 countryroad_controller:countryroad_controller\|current_state.YELLOW_N  " "   -1.268              -2.519 countryroad_controller:countryroad_controller\|current_state.YELLOW_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.258              -2.479 highway_controller:highway_controller\|current_state.YELLOW_H  " "   -1.258              -2.479 highway_controller:highway_controller\|current_state.YELLOW_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713783448743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk  " "    0.353               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 highway_controller:highway_controller\|current_state.YELLOW_H  " "    0.600               0.000 highway_controller:highway_controller\|current_state.YELLOW_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 countryroad_controller:countryroad_controller\|current_state.YELLOW_N  " "    0.642               0.000 countryroad_controller:countryroad_controller\|current_state.YELLOW_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713783448748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713783448752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713783448756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.115 clk  " "   -3.000             -53.115 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 highway_controller:highway_controller\|current_state.YELLOW_H  " "    0.432               0.000 highway_controller:highway_controller\|current_state.YELLOW_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 countryroad_controller:countryroad_controller\|current_state.YELLOW_N  " "    0.443               0.000 countryroad_controller:countryroad_controller\|current_state.YELLOW_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713783448759 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713783448810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713783448858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713783448860 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713783448860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.019 " "Worst-case setup slack is -1.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.019             -17.011 clk  " "   -1.019             -17.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571              -0.907 countryroad_controller:countryroad_controller\|current_state.YELLOW_N  " "   -0.571              -0.907 countryroad_controller:countryroad_controller\|current_state.YELLOW_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548              -0.878 highway_controller:highway_controller\|current_state.YELLOW_H  " "   -0.548              -0.878 highway_controller:highway_controller\|current_state.YELLOW_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713783448863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 highway_controller:highway_controller\|current_state.YELLOW_H  " "    0.295               0.000 highway_controller:highway_controller\|current_state.YELLOW_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 countryroad_controller:countryroad_controller\|current_state.YELLOW_N  " "    0.315               0.000 countryroad_controller:countryroad_controller\|current_state.YELLOW_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713783448868 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713783448872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713783448876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.529 clk  " "   -3.000             -44.529 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 highway_controller:highway_controller\|current_state.YELLOW_H  " "    0.382               0.000 highway_controller:highway_controller\|current_state.YELLOW_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 countryroad_controller:countryroad_controller\|current_state.YELLOW_N  " "    0.386               0.000 countryroad_controller:countryroad_controller\|current_state.YELLOW_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713783448879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713783448879 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713783449173 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713783449173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713783449220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 17:57:29 2024 " "Processing ended: Mon Apr 22 17:57:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713783449220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713783449220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713783449220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713783449220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1713783450976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713783450976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 17:57:30 2024 " "Processing started: Mon Apr 22 17:57:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713783450976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713783450976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713783450976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1713783451280 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLight.vo D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/simulation/questa/ simulation " "Generated file TrafficLight.vo in folder \"D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713783451350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713783451374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 17:57:31 2024 " "Processing ended: Mon Apr 22 17:57:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713783451374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713783451374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713783451374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713783451374 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713783451996 ""}
