11:38:29 LCL9626   MZ390 START USING z390 V1.5.05bx3 ON J2SE 1.7.0 02/15/12
11:38:30 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
09:22:32 LCL9626   MZ390 START USING z390 V1.5.06x1 ON J2SE 1.7.0 02/17/12
09:22:33 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
21:10:07 LCL9626   MZ390 START USING z390 V1.5.06x1 ON J2SE 1.7.0 02/18/12
21:10:08 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
17:53:31 LCL9626   MZ390 START USING z390 V1.5.06x1 ON J2SE 1.7.0 02/19/12
17:53:31 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
20:23:07 LCL9626   MZ390 START USING z390 V1.5.06x1 ON J2SE 1.7.0 02/21/12
20:23:08 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
08:49:16 LCL9626   MZ390 START USING z390 V1.5.06x1 ON J2SE 1.7.0 02/23/12
08:49:17 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
12:45:06 LCL9626   MZ390 START USING z390 V1.5.06x1 ON J2SE 1.7.0 03/04/12
12:45:06 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
11:13:32 LCL9626   MZ390 START USING z390 V1.5.06x1 ON J2SE 1.7.0 03/06/12
11:13:33 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
12:08:59 LCL9626   MZ390 START USING z390 V1.5.06x1 ON J2SE 1.7.0 03/07/12
12:08:59 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
17:37:42 LCL9626   MZ390 START USING z390 V1.5.06x3 ON J2SE 1.7.0 03/08/12
17:37:43 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
21:10:21 LCL9626   MZ390 START USING z390 V1.5.06x3 ON J2SE 1.7.0 03/11/12
21:10:22 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
10:45:49 LCL9626   MZ390 START USING z390 V1.5.06x3 ON J2SE 1.7.0 03/22/12
10:45:50 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
22:49:16 LCL9626   MZ390 START USING z390 V1.5.06x3 ON J2SE 1.7.0 03/22/12
22:49:16 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
21:59:11 LCL9626   MZ390 START USING z390 V1.5.06x3 ON J2SE 1.7.0 03/23/12
21:59:12 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
08:00:35 LCL9626   MZ390 START USING z390 V1.5.06x3 ON J2SE 1.7.0 03/25/12
08:00:35 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
19:14:50 LCL9626   MZ390 START USING z390 V1.5.06x3 ON J2SE 1.7.0 03/28/12
19:14:51 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
10:26:40 LCL9626   MZ390 START USING z390 V1.5.06x3 ON J2SE 1.7.0 03/29/12
10:26:41 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
09:06:07 LCL9626   MZ390 START USING z390 V1.5.06rc4 ON J2SE 1.7.0 05/16/12
09:06:08 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
09:54:24 LCL9626   MZ390 START USING z390 V1.5.06rc4 ON J2SE 1.7.0 05/18/12
09:54:25 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
13:40:17 LCL9626   MZ390 START USING z390 V1.5.06 ON J2SE 1.6.0_31 05/21/12
13:40:17 LCL9626   MZ390 ENDED   RC= 0 SEC= 0 MEM(MB)= 40 IO=1661
