

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">dac_sam3.c</div>  </div>
</div>
<div class="contents">
<a href="dac__sam3_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="dac__sam3_8h.html" title="DAC hardware-specific definition.">dac_sam3.h</a>&quot;</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="cfg__dac_8h.html" title="Configuration file for DAC module.">cfg/cfg_dac.h</a>&quot;</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="macros_8h.html">cfg/macros.h</a>&gt;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &lt;<a class="code" href="compiler_8h.html" title="Additional support macros for compiler independance.">cfg/compiler.h</a>&gt;</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="comment">// Define log settings for cfg/log.h.</span>
<a name="l00046"></a>00046 <span class="preprocessor">#define LOG_LEVEL         DAC_LOG_LEVEL</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define LOG_FORMAT        DAC_LOG_FORMAT</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#include &lt;<a class="code" href="log_8h.html">cfg/log.h</a>&gt;</span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="preprocessor">#include &lt;<a class="code" href="dac_8h.html">drv/dac.h</a>&gt;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &lt;<a class="code" href="cpu_2irq_8h.html" title="CPU-specific IRQ definitions.">cpu/irq.h</a>&gt;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &lt;<a class="code" href="irq__cm3_8h.html" title="IRQ management for the Cortex-M3 processor.">drv/irq_cm3.h</a>&gt;</span>
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 <span class="preprocessor">#include &lt;<a class="code" href="types_8h.html" title="CPU-specific type definitions.">cpu/types.h</a>&gt;</span>
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 <span class="preprocessor">#include &lt;<a class="code" href="event_8h.html">mware/event.h</a>&gt;</span>
<a name="l00057"></a>00057 
<a name="l00058"></a>00058 <span class="preprocessor">#include &lt;<a class="code" href="cm3_8h.html" title="Low-level Registry definition for ARM Cortex-m3 (interface).">io/cm3.h</a>&gt;</span>
<a name="l00059"></a>00059 
<a name="l00060"></a>00060 <span class="preprocessor">#include &lt;string.h&gt;</span>
<a name="l00061"></a>00061 
<a name="l00062"></a>00062 <span class="keyword">struct </span>DacHardware
<a name="l00063"></a>00063 {
<a name="l00064"></a>00064     uint16_t channels;
<a name="l00065"></a>00065     uint32_t rate;
<a name="l00066"></a>00066     <span class="keywordtype">bool</span> end;
<a name="l00067"></a>00067 };
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="keyword">struct </span>DacHardware dac_hw;
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 <span class="comment">/* We use event to signal the end of conversion */</span>
<a name="l00073"></a>00073 <span class="keyword">static</span> Event buff_emtpy;
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 <span class="preprocessor">#if CONFIG_DAC_TIMER == DACC_TRGSEL_TIO_CH0 </span><span class="comment">/* Select Timer counter TIO Channel 0 */</span>
<a name="l00076"></a>00076 <span class="preprocessor">    #define DAC_TC_ID         TC0_ID</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_CCR        TC0_CCR0</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_IDR        TC0_IDR0</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_CMR        TC0_CMR0</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_SR         TC0_SR0</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_RA         TC0_RA0</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_RC         TC0_RC0</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#elif CONFIG_DAC_TIMER == DACC_TRGSEL_TIO_CH1 </span><span class="comment">/* Select Timer counter TIO Channel 1 */</span>
<a name="l00084"></a>00084 <span class="preprocessor">    #define DAC_TC_ID         TC1_ID</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_CCR        TC0_CCR1</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_IDR        TC0_IDR1</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_CMR        TC0_CMR1</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_SR         TC0_SR1</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_RA         TC0_RA1</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_RC         TC0_RC1</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#elif CONFIG_DAC_TIMER == DACC_TRGSEL_TIO_CH2 </span><span class="comment">/* Select Timer counter TIO Channel 2 */</span>
<a name="l00092"></a>00092 <span class="preprocessor">    #define DAC_TC_ID         TC2_ID</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_CCR        TC0_CCR2</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_IDR        TC0_IDR2</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_CMR        TC0_CMR2</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_SR         TC0_SR2</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_RA         TC0_RA2</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">    #define DAC_TC_RC         TC0_RC2</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#elif CONFIG_DAC_TIMER == DACC_TRGSEL_PWM0 || CONFIG_DAC_TIMER == DACC_TRGSEL_PWM1</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">    #error unimplemented pwm triger select.</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 INLINE <span class="keywordtype">void</span> tc_init(<span class="keywordtype">void</span>)
<a name="l00105"></a>00105 {
<a name="l00106"></a>00106     <a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532" title="Enable a peripheral clock.">pmc_periphEnable</a>(DAC_TC_ID);
<a name="l00107"></a>00107 
<a name="l00108"></a>00108     <span class="comment">/*  Disable TC clock */</span>
<a name="l00109"></a>00109     DAC_TC_CCR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__tc_8h.html#aebf4140b1d7e2e4775a7963b772349e4" title="Counter Clock Disable Command.">TC_CCR_CLKDIS</a>);
<a name="l00110"></a>00110     <span class="comment">/*  Disable interrupts */</span>
<a name="l00111"></a>00111     DAC_TC_IDR = 0xFFFFFFFF;
<a name="l00112"></a>00112     <span class="comment">/*  Clear status register */</span>
<a name="l00113"></a>00113     <span class="keyword">volatile</span> uint32_t dummy = DAC_TC_SR;
<a name="l00114"></a>00114     (void)dummy;
<a name="l00115"></a>00115 
<a name="l00116"></a>00116     <span class="comment">/*</span>
<a name="l00117"></a>00117 <span class="comment">     * Setup the timer counter:</span>
<a name="l00118"></a>00118 <span class="comment">     * - select clock TCLK1 (MCK/2)</span>
<a name="l00119"></a>00119 <span class="comment">     * - enable wave form mode</span>
<a name="l00120"></a>00120 <span class="comment">     * - RA compare effect SET</span>
<a name="l00121"></a>00121 <span class="comment">     * - RC compare effect CLEAR</span>
<a name="l00122"></a>00122 <span class="comment">     * - UP mode with automatic trigger on RC Compare</span>
<a name="l00123"></a>00123 <span class="comment">     */</span>
<a name="l00124"></a>00124     DAC_TC_CMR = <a class="code" href="sam3__tc_8h.html#a916db9b0b3d04a39a4219847cf875b74" title="Select timer clock TCLK1.">TC_TIMER_CLOCK1</a> | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__tc_8h.html#aeb92866fb982814f6e7afbb19052842a" title="Waveform mode is enabled.">TC_CMR_WAVE</a>) | <a class="code" href="sam3__tc_8h.html#aaf831f5e7fec82eed59ff2d98f15fe42" title="RA Compare Effect: set.">TC_CMR_ACPA_SET</a> | <a class="code" href="sam3__tc_8h.html#af00a75a731e29f46379af2acd9bdb592" title="RC Compare Effect: clear.">TC_CMR_ACPC_CLEAR</a> | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__tc_8h.html#a6eb59260da5394bac8aff6edbcb67341" title="RC Compare Trigger Enable.">TC_CMR_CPCTRG</a>);
<a name="l00125"></a>00125 
<a name="l00126"></a>00126 
<a name="l00127"></a>00127     <span class="comment">/* Setup the pio: TODO: fix for more generic */</span>
<a name="l00128"></a>00128     <a class="code" href="sam3__pio_8h.html#a13affb94aed41de98843ea1800b979e7" title="PIO disable register address.">PIOB_PDR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(25);
<a name="l00129"></a>00129     <a class="code" href="sam3__pio_8h.html#a6544370a96422be457b10327b960f393" title="Set peripheral on I/O ports.">PIO_PERIPH_SEL</a>(<a class="code" href="sam3__pio_8h.html#af1e6efc73a0679ae21ab55f4789bf812" title="PIO registers base addresses.">PIOB_BASE</a>, <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(25), PIO_PERIPH_B);
<a name="l00130"></a>00130 }
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 INLINE <span class="keywordtype">void</span> tc_setup(uint32_t freq, <span class="keywordtype">size_t</span> n_sample)
<a name="l00133"></a>00133 {
<a name="l00134"></a>00134     <span class="comment">/*</span>
<a name="l00135"></a>00135 <span class="comment">     * Compute the sample frequency</span>
<a name="l00136"></a>00136 <span class="comment">     * the RC counter will update every MCK/2 (see above)</span>
<a name="l00137"></a>00137 <span class="comment">     * so to convert one sample at the user freq we generate</span>
<a name="l00138"></a>00138 <span class="comment">     * the trigger every TC_CLK / (numer_of_sample * user_freq)</span>
<a name="l00139"></a>00139 <span class="comment">     * where TC_CLK = MCK / 2.</span>
<a name="l00140"></a>00140 <span class="comment">     */</span>
<a name="l00141"></a>00141     uint32_t rc = <a class="code" href="group__macros.html#ga1ddec5826f8a1f9010183107bb77c06d" title="Perform an integer division rounding the result to the nearest int value.">DIV_ROUND</a>((CPU_FREQ / 2), n_sample * freq);
<a name="l00142"></a>00142     DAC_TC_RC = rc;
<a name="l00143"></a>00143     <span class="comment">/* generate the square wave with duty = 50% */</span>
<a name="l00144"></a>00144     DAC_TC_RA = <a class="code" href="group__macros.html#ga1ddec5826f8a1f9010183107bb77c06d" title="Perform an integer division rounding the result to the nearest int value.">DIV_ROUND</a>(50 * rc, 100);
<a name="l00145"></a>00145 }
<a name="l00146"></a>00146 
<a name="l00147"></a>00147 INLINE <span class="keywordtype">void</span> tc_start(<span class="keywordtype">void</span>)
<a name="l00148"></a>00148 {
<a name="l00149"></a>00149     DAC_TC_CCR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__tc_8h.html#ab20727db0578cb99fdb3b2af243109ab" title="Counter Clock Enable Command.">TC_CCR_CLKEN</a>)| <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__tc_8h.html#a6d55ead13b821b6678a495bf6b3f5bdf" title="Software Trigger Command.">TC_CCR_SWTRG</a>);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 INLINE <span class="keywordtype">void</span> tc_stop(<span class="keywordtype">void</span>)
<a name="l00153"></a>00153 {
<a name="l00154"></a>00154     DAC_TC_CCR =  <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__tc_8h.html#aebf4140b1d7e2e4775a7963b772349e4" title="Counter Clock Disable Command.">TC_CCR_CLKDIS</a>);
<a name="l00155"></a>00155 }
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 <span class="keyword">static</span> <span class="keywordtype">int</span> sam3x_dac_write(<span class="keyword">struct</span> Dac *dac, <span class="keywordtype">unsigned</span> channel, uint16_t sample)
<a name="l00158"></a>00158 {
<a name="l00159"></a>00159     (void)dac;
<a name="l00160"></a>00160 
<a name="l00161"></a>00161     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(channel &lt;= <a class="code" href="dac__sam3_8h.html#ad09474a9b83ed337e57136d8134c7f53" title="DAC config define.">DAC_MAXCH</a>);
<a name="l00162"></a>00162 
<a name="l00163"></a>00163     <a class="code" href="sam3__dacc_8h.html#a379e2bc92524f8dce528b282fd59934f" title="Mode register address.">DACC_MR</a> |= (channel &lt;&lt; <a class="code" href="sam3__dacc_8h.html#ab6ce11c9f899294406e136564b90e348" title="User Channel Selection shift.">DACC_USER_SEL_SHIFT</a>) &amp; <a class="code" href="sam3__dacc_8h.html#afa089962532b11077dba34f18feb9eb9" title="User Channel Selection mask.">DACC_USER_SEL_MASK</a>;
<a name="l00164"></a>00164     <a class="code" href="sam3__dacc_8h.html#ae7aa06637eb281b180b7408f29898cb9" title="Channel enable register address.">DACC_CHER</a> |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(channel);
<a name="l00165"></a>00165 
<a name="l00166"></a>00166     <a class="code" href="sam3__dacc_8h.html#a436a2233ab2cca6b5a13ac76ddb2965b" title="Conversion data register address.">DACC_CDR</a> = sample ;
<a name="l00167"></a>00167 
<a name="l00168"></a>00168     <span class="keywordflow">return</span> 0;
<a name="l00169"></a>00169 }
<a name="l00170"></a>00170 
<a name="l00171"></a>00171 <span class="keyword">static</span> <span class="keywordtype">void</span> sam3x_dac_setCh(<span class="keyword">struct</span> Dac *dac, uint32_t mask)
<a name="l00172"></a>00172 {
<a name="l00173"></a>00173     <span class="comment">/* we have only the ch0 and ch1 */</span>
<a name="l00174"></a>00174     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(mask &lt; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(3));
<a name="l00175"></a>00175     dac-&gt;hw-&gt;channels = mask;
<a name="l00176"></a>00176 
<a name="l00177"></a>00177     <span class="keywordflow">if</span> (mask &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__dacc_8h.html#a3d17fa252e63386d4674f49852e5140e" title="Channel 0.">DACC_CH0</a>))
<a name="l00178"></a>00178         <a class="code" href="sam3__dacc_8h.html#a379e2bc92524f8dce528b282fd59934f" title="Mode register address.">DACC_MR</a> |= (<a class="code" href="sam3__dacc_8h.html#a3d17fa252e63386d4674f49852e5140e" title="Channel 0.">DACC_CH0</a> &lt;&lt; <a class="code" href="sam3__dacc_8h.html#ab6ce11c9f899294406e136564b90e348" title="User Channel Selection shift.">DACC_USER_SEL_SHIFT</a>) &amp; <a class="code" href="sam3__dacc_8h.html#afa089962532b11077dba34f18feb9eb9" title="User Channel Selection mask.">DACC_USER_SEL_MASK</a>;
<a name="l00179"></a>00179 
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (mask &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__dacc_8h.html#a867c3ea740bc1bb3d759cfbc4c3e9117" title="Channel 1.">DACC_CH1</a>))
<a name="l00181"></a>00181         <a class="code" href="sam3__dacc_8h.html#a379e2bc92524f8dce528b282fd59934f" title="Mode register address.">DACC_MR</a> |= (<a class="code" href="sam3__dacc_8h.html#a867c3ea740bc1bb3d759cfbc4c3e9117" title="Channel 1.">DACC_CH1</a> &lt;&lt; <a class="code" href="sam3__dacc_8h.html#ab6ce11c9f899294406e136564b90e348" title="User Channel Selection shift.">DACC_USER_SEL_SHIFT</a>) &amp; <a class="code" href="sam3__dacc_8h.html#afa089962532b11077dba34f18feb9eb9" title="User Channel Selection mask.">DACC_USER_SEL_MASK</a>;
<a name="l00182"></a>00182 
<a name="l00183"></a>00183     <a class="code" href="sam3__dacc_8h.html#ae7aa06637eb281b180b7408f29898cb9" title="Channel enable register address.">DACC_CHER</a> |= mask;
<a name="l00184"></a>00184 
<a name="l00185"></a>00185 }
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 <span class="keyword">static</span> <span class="keywordtype">void</span> sam3x_dac_setSampleRate(<span class="keyword">struct</span> Dac *dac, uint32_t rate)
<a name="l00188"></a>00188 {
<a name="l00189"></a>00189     <span class="comment">/* Eneble hw trigger */</span>
<a name="l00190"></a>00190     <a class="code" href="sam3__dacc_8h.html#a379e2bc92524f8dce528b282fd59934f" title="Mode register address.">DACC_MR</a> |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__dacc_8h.html#a16a2a988640a4cf1357acc768744f8ad" title="Trigger enable.">DACC_TRGEN</a>) | (<a class="code" href="cfg__dac_8h.html#a283fe04f02100e7b6c58f6454ae3f1fe" title="DAC Trigger Selection.">CONFIG_DAC_TIMER</a> &lt;&lt; <a class="code" href="sam3__dacc_8h.html#af2639c2b3e25f80cb63dca72ea42ef81" title="Trigger selection shift.">DACC_TRGSEL_SHIFT</a>);
<a name="l00191"></a>00191     dac-&gt;hw-&gt;rate = rate;
<a name="l00192"></a>00192 }
<a name="l00193"></a>00193 
<a name="l00194"></a>00194 <span class="keyword">static</span> <span class="keywordtype">void</span> sam3x_dac_conversion(<span class="keyword">struct</span> Dac *dac, <span class="keywordtype">void</span> *buf, <span class="keywordtype">size_t</span> len)
<a name="l00195"></a>00195 {
<a name="l00196"></a>00196     <span class="comment">/* setup timer and start it */</span>
<a name="l00197"></a>00197     tc_setup(dac-&gt;hw-&gt;rate, len);
<a name="l00198"></a>00198     tc_start();
<a name="l00199"></a>00199 
<a name="l00200"></a>00200     <span class="comment">/* Setup dma and start it */</span>
<a name="l00201"></a>00201     <a class="code" href="sam3__dacc_8h.html#acff646d6aaa97e60de7d377cf99b4570" title="Transmit Pointer Register.">DACC_TPR</a> = (uint32_t)buf;
<a name="l00202"></a>00202     <a class="code" href="sam3__dacc_8h.html#aa75fc6cf41ff5c09f013d5424d70fcdd" title="Transmit Counter Register.">DACC_TCR</a> = len;
<a name="l00203"></a>00203     <a class="code" href="sam3__dacc_8h.html#a5058e1a9f4d3cb5d0255191d681d04cd" title="Transfer Control Register.">DACC_PTCR</a> |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__dacc_8h.html#a7b9ba2cd18907ea66bb9da1e6c8e0ea8" title="DACC_PTCR Transmitter Transfer Enable.">DACC_PTCR_TXTEN</a>);
<a name="l00204"></a>00204 }
<a name="l00205"></a>00205 
<a name="l00206"></a>00206 <span class="keyword">static</span> uint16_t *sample_buff;
<a name="l00207"></a>00207 <span class="keyword">static</span> <span class="keywordtype">size_t</span> next_idx = 0;
<a name="l00208"></a>00208 <span class="keyword">static</span> <span class="keywordtype">size_t</span> chunk_size = 0;
<a name="l00209"></a>00209 <span class="keyword">static</span> <span class="keywordtype">size_t</span> remaing_size = 0;
<a name="l00210"></a>00210 
<a name="l00211"></a>00211 <span class="keyword">static</span> DECLARE_ISR(irq_dac)
<a name="l00212"></a>00212 {
<a name="l00213"></a>00213     <span class="keywordflow">if</span> (<a class="code" href="sam3__dacc_8h.html#a6c55550ae15257ae932d018b4d72914e" title="Interrupt status register address.">DACC_ISR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__dacc_8h.html#a293980ca9cff42ab817874424991a7fd" title="End of DMA Interrupt Flag.">DACC_ENDTX</a>))
<a name="l00214"></a>00214     {
<a name="l00215"></a>00215         <span class="keywordflow">if</span> (remaing_size &gt; 0)
<a name="l00216"></a>00216         {
<a name="l00217"></a>00217             <a class="code" href="sam3__dacc_8h.html#a402c98f6a0dab8dfffe88dc1c779f2af" title="Transmit Next Pointer Register.">DACC_TNPR</a> = (uint32_t)&amp;sample_buff[next_idx];
<a name="l00218"></a>00218             <a class="code" href="sam3__dacc_8h.html#acc88995d76aedff2e17c2199cbbc9664" title="Transmit Next Counter Register.">DACC_TNCR</a> = chunk_size;
<a name="l00219"></a>00219 
<a name="l00220"></a>00220             remaing_size -= chunk_size;
<a name="l00221"></a>00221             next_idx += chunk_size;
<a name="l00222"></a>00222         }
<a name="l00223"></a>00223         <span class="keywordflow">else</span>
<a name="l00224"></a>00224             <span class="comment">/* Clear the pending irq when the dma ends the conversion */</span>
<a name="l00225"></a>00225             <a class="code" href="sam3__dacc_8h.html#aa75fc6cf41ff5c09f013d5424d70fcdd" title="Transmit Counter Register.">DACC_TCR</a> = 1;
<a name="l00226"></a>00226     }
<a name="l00227"></a>00227     <a class="code" href="group__event__handling.html#gae46f6285c3609bf8d6e484926dae455c" title="Trigger an event.">event_do</a>(&amp;buff_emtpy);
<a name="l00228"></a>00228 }
<a name="l00229"></a>00229 
<a name="l00230"></a>00230 
<a name="l00231"></a>00231 <span class="keyword">static</span> <span class="keywordtype">bool</span> sam3x_dac_isFinished(<span class="keyword">struct</span> Dac *dac)
<a name="l00232"></a>00232 {
<a name="l00233"></a>00233     <span class="keywordflow">return</span> dac-&gt;hw-&gt;end;
<a name="l00234"></a>00234 }
<a name="l00235"></a>00235 
<a name="l00236"></a>00236 <span class="keyword">static</span> <span class="keywordtype">void</span> sam3x_dac_start(<span class="keyword">struct</span> Dac *dac, <span class="keywordtype">void</span> *_buf, <span class="keywordtype">size_t</span> len, <span class="keywordtype">size_t</span> slice_len)
<a name="l00237"></a>00237 {
<a name="l00238"></a>00238     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(dac);
<a name="l00239"></a>00239     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(len &gt;= slice_len);
<a name="l00240"></a>00240 
<a name="l00241"></a>00241     <span class="comment">/* Reset the previous status. */</span>
<a name="l00242"></a>00242     dac-&gt;hw-&gt;end = <span class="keyword">false</span>;
<a name="l00243"></a>00243 
<a name="l00244"></a>00244     sample_buff = (uint16_t *)_buf;
<a name="l00245"></a>00245     next_idx = 0;
<a name="l00246"></a>00246     chunk_size = slice_len;
<a name="l00247"></a>00247     remaing_size = len;
<a name="l00248"></a>00248 
<a name="l00249"></a>00249 
<a name="l00250"></a>00250     <span class="comment">/* Program the dma with the first and second chunk of samples and update counter */</span>
<a name="l00251"></a>00251     dac-&gt;ctx.callback(dac, &amp;sample_buff[0], chunk_size);
<a name="l00252"></a>00252     <a class="code" href="sam3__dacc_8h.html#acff646d6aaa97e60de7d377cf99b4570" title="Transmit Pointer Register.">DACC_TPR</a> = (uint32_t)&amp;sample_buff[0];
<a name="l00253"></a>00253     <a class="code" href="sam3__dacc_8h.html#aa75fc6cf41ff5c09f013d5424d70fcdd" title="Transmit Counter Register.">DACC_TCR</a> = chunk_size;
<a name="l00254"></a>00254     remaing_size -= chunk_size;
<a name="l00255"></a>00255     next_idx += chunk_size;
<a name="l00256"></a>00256 
<a name="l00257"></a>00257     <span class="keywordflow">if</span> (chunk_size &lt;= remaing_size)
<a name="l00258"></a>00258     {
<a name="l00259"></a>00259         dac-&gt;ctx.callback(dac, &amp;sample_buff[next_idx], chunk_size);
<a name="l00260"></a>00260 
<a name="l00261"></a>00261         <a class="code" href="sam3__dacc_8h.html#a402c98f6a0dab8dfffe88dc1c779f2af" title="Transmit Next Pointer Register.">DACC_TNPR</a> = (uint32_t)&amp;sample_buff[next_idx];
<a name="l00262"></a>00262         <a class="code" href="sam3__dacc_8h.html#acc88995d76aedff2e17c2199cbbc9664" title="Transmit Next Counter Register.">DACC_TNCR</a> = chunk_size;
<a name="l00263"></a>00263 
<a name="l00264"></a>00264         remaing_size -= chunk_size;
<a name="l00265"></a>00265         next_idx += chunk_size;
<a name="l00266"></a>00266 
<a name="l00267"></a>00267     }
<a name="l00268"></a>00268 
<a name="l00269"></a>00269     <a class="code" href="sam3__dacc_8h.html#a5058e1a9f4d3cb5d0255191d681d04cd" title="Transfer Control Register.">DACC_PTCR</a> |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__dacc_8h.html#a7b9ba2cd18907ea66bb9da1e6c8e0ea8" title="DACC_PTCR Transmitter Transfer Enable.">DACC_PTCR_TXTEN</a>);
<a name="l00270"></a>00270     <a class="code" href="sam3__dacc_8h.html#a8692da270a88b7cb438093cf2b7cd67f" title="Interrupt enable register address.">DACC_IER</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__dacc_8h.html#a293980ca9cff42ab817874424991a7fd" title="End of DMA Interrupt Flag.">DACC_ENDTX</a>);
<a name="l00271"></a>00271 
<a name="l00272"></a>00272     <span class="comment">/* Set up timer and trig the conversions */</span>
<a name="l00273"></a>00273     tc_setup(dac-&gt;hw-&gt;rate, len);
<a name="l00274"></a>00274     tc_start();
<a name="l00275"></a>00275 
<a name="l00276"></a>00276     <span class="keywordflow">while</span> (1)
<a name="l00277"></a>00277     {
<a name="l00278"></a>00278         <a class="code" href="group__event__handling.html#ga2dc29c321fb1c8e61ee67e64d85ad256" title="Wait the completion of event e.">event_wait</a>(&amp;buff_emtpy);
<a name="l00279"></a>00279         <span class="keywordflow">if</span> (remaing_size &lt;= 0)
<a name="l00280"></a>00280         {
<a name="l00281"></a>00281             DAC_TC_CCR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__tc_8h.html#aebf4140b1d7e2e4775a7963b772349e4" title="Counter Clock Disable Command.">TC_CCR_CLKDIS</a>);
<a name="l00282"></a>00282             dac-&gt;hw-&gt;end = <span class="keyword">true</span>;
<a name="l00283"></a>00283             next_idx = 0;
<a name="l00284"></a>00284             chunk_size = 0;
<a name="l00285"></a>00285             remaing_size = 0;
<a name="l00286"></a>00286             <span class="keywordflow">break</span>;
<a name="l00287"></a>00287         }
<a name="l00288"></a>00288 
<a name="l00289"></a>00289         dac-&gt;ctx.callback(dac, &amp;sample_buff[next_idx], chunk_size);
<a name="l00290"></a>00290     }
<a name="l00291"></a>00291 }
<a name="l00292"></a>00292 
<a name="l00293"></a>00293 <span class="keyword">static</span> <span class="keywordtype">void</span> sam3x_dac_stop(<span class="keyword">struct</span> Dac *dac)
<a name="l00294"></a>00294 {
<a name="l00295"></a>00295     dac-&gt;hw-&gt;end = <span class="keyword">false</span>;
<a name="l00296"></a>00296     <span class="comment">/* Disable the irq, timer and channel */</span>
<a name="l00297"></a>00297     <a class="code" href="sam3__dacc_8h.html#a5f3c96d838e112a1129a0708706e59a4" title="Interrupt disable register address.">DACC_IDR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__dacc_8h.html#a293980ca9cff42ab817874424991a7fd" title="End of DMA Interrupt Flag.">DACC_ENDTX</a>);
<a name="l00298"></a>00298     <a class="code" href="sam3__dacc_8h.html#a5058e1a9f4d3cb5d0255191d681d04cd" title="Transfer Control Register.">DACC_PTCR</a> |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__dacc_8h.html#a407ddb833295bde0e27e336e9f77c979" title="DACC_PTCR Transmitter Transfer Disable.">DACC_PTCR_TXTDIS</a>);
<a name="l00299"></a>00299     DAC_TC_CCR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__tc_8h.html#aebf4140b1d7e2e4775a7963b772349e4" title="Counter Clock Disable Command.">TC_CCR_CLKDIS</a>);
<a name="l00300"></a>00300 }
<a name="l00301"></a>00301 
<a name="l00302"></a>00302 
<a name="l00303"></a>00303 <span class="keywordtype">void</span> dac_init(<span class="keyword">struct</span> Dac *dac)
<a name="l00304"></a>00304 {
<a name="l00305"></a>00305     <span class="comment">/* Initialize the dataready event */</span>
<a name="l00306"></a>00306     event_initGeneric(&amp;buff_emtpy);
<a name="l00307"></a>00307 
<a name="l00308"></a>00308     <span class="comment">/* Fill the virtual table */</span>
<a name="l00309"></a>00309     dac-&gt;ctx.write = sam3x_dac_write;
<a name="l00310"></a>00310     dac-&gt;ctx.setCh = sam3x_dac_setCh;
<a name="l00311"></a>00311     dac-&gt;ctx.setSampleRate = sam3x_dac_setSampleRate;
<a name="l00312"></a>00312     dac-&gt;ctx.conversion = sam3x_dac_conversion;
<a name="l00313"></a>00313     dac-&gt;ctx.isFinished = sam3x_dac_isFinished;
<a name="l00314"></a>00314     dac-&gt;ctx.start = sam3x_dac_start;
<a name="l00315"></a>00315     dac-&gt;ctx.stop = sam3x_dac_stop;
<a name="l00316"></a>00316     <a class="code" href="group__debug.html#ga5ae59b9945c3ef623af1719976ef3a1f" title="This macro can be used to conditionally exclude one or more statements conditioned on _DEBUG...">DB</a>(dac-&gt;ctx._type = DAC_SAM3X;)
<a name="l00317"></a>00317     dac-&gt;hw = &amp;dac_hw;
<a name="l00318"></a>00318 
<a name="l00319"></a>00319     <span class="comment">/* Clock DAC peripheral */</span>
<a name="l00320"></a>00320     <a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532" title="Enable a peripheral clock.">pmc_periphEnable</a>(DACC_ID);
<a name="l00321"></a>00321 
<a name="l00322"></a>00322     <span class="comment">/* Reset hw */</span>
<a name="l00323"></a>00323     <a class="code" href="sam3__dacc_8h.html#a5c7ec663bf62fab5a5ebd2e7a59c8db1" title="Control register address.">DACC_CR</a> |= <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="sam3__dacc_8h.html#a1369135fc21383a95019ac4e413dbb97" title="Software reset.">DACC_SWRST</a>);
<a name="l00324"></a>00324     <a class="code" href="sam3__dacc_8h.html#a379e2bc92524f8dce528b282fd59934f" title="Mode register address.">DACC_MR</a> = 0;
<a name="l00325"></a>00325 
<a name="l00326"></a>00326     <span class="comment">/* Configure the dac */</span>
<a name="l00327"></a>00327     <a class="code" href="sam3__dacc_8h.html#a379e2bc92524f8dce528b282fd59934f" title="Mode register address.">DACC_MR</a> |= (<a class="code" href="cfg__dac_8h.html#a93cdf9fea076001367b0b44ec931455a" title="DAC Refresh Period = 1024*REFRESH/DACC Clock.">CONFIG_DAC_REFRESH</a> &lt;&lt; <a class="code" href="sam3__dacc_8h.html#a6537203ff1c25a60e559daf888eae39d" title="Refresh Period shift.">DACC_REFRESH_SHIFT</a>) &amp; <a class="code" href="sam3__dacc_8h.html#a20ac2fed87eaacbd6e754a742eb467af" title="Refresh Period mask.">DACC_REFRESH_MASK</a>;
<a name="l00328"></a>00328     <a class="code" href="sam3__dacc_8h.html#a379e2bc92524f8dce528b282fd59934f" title="Mode register address.">DACC_MR</a> |= (<a class="code" href="cfg__dac_8h.html#ae58b382e709fdac45302be498dc07084" title="DAC Startup Time Selection.">CONFIG_DAC_STARTUP</a> &lt;&lt; <a class="code" href="sam3__dacc_8h.html#a73ec36d04d7536bd49f06121e635b3a5" title="Startup time selsection shift.">DACC_STARTUP_SHIFT</a>) &amp; <a class="code" href="sam3__dacc_8h.html#ab14ef6d348f103355896dd9f19c4f1ce" title="Startup time selection.">DACC_STARTUP_MASK</a>;
<a name="l00329"></a>00329 
<a name="l00330"></a>00330     <a class="code" href="sam3__dacc_8h.html#a5f3c96d838e112a1129a0708706e59a4" title="Interrupt disable register address.">DACC_IDR</a> = 0xFFFFFFFF;
<a name="l00331"></a>00331     <a class="code" href="sysirq__at91_8c.html#ac306e48b7f835d555d57502b277961f8" title="Helper function used to set handler for system IRQ irq.">sysirq_setHandler</a>(INT_DACC, irq_dac);
<a name="l00332"></a>00332 
<a name="l00333"></a>00333     tc_init();
<a name="l00334"></a>00334 }
</pre></div></div>
</div>


