(module "SN74LVC1G32DCKR" (layer F.Cu) (tedit 620D32EC)
  (descr "SN74LVC1G32DCKR, 74LVC 10¦ÌA 1.65V ~ 5.5V 1 ORGate 2 SC-70-5 Gates ROHS")
  (tags "74LVC 10¦ÌA 1.65V ~ 5.5V 1 ORGate 2 SC-70-5 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -3.101194) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value SN74LVC1G32DCKR (at 0 3.101194) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center 1.06251 1.024994) (end 1.092507 1.024994) (layer F.SilkS) (width 0.059995))
  (fp_circle (center 1.362459 0.649987) (end 1.462535 0.649987) (layer F.Fab) (width 0.2))
  (fp_circle (center 0.996698 1.259843) (end 1.146812 1.259843) (layer F.SilkS) (width 0.3))
  (fp_line (start 0.701194 -1.101194) (end -0.701194 -1.101194) (layer F.SilkS) (width 0.1524))
  (fp_line (start 0.701194 1.101194) (end -0.701194 1.101194) (layer F.SilkS) (width 0.1524))
  (fp_line (start -0.701194 -0.263907) (end -0.701194 0.263907) (layer F.SilkS) (width 0.1524))
  (pad 1 smd rect (at 0.844298 0.649987) (size 0.838506 0.315011) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0.844298 0) (size 0.838506 0.315011) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.844298 -0.649987) (size 0.838506 0.315011) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at -0.844298 -0.649987) (size 0.838506 0.315011) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -0.844298 0.649987) (size 0.838506 0.315011) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 5.101194) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/SN74LVC1G32DCKR.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -180))
  )
)