# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: D:\Stack\Courses\KTH\Courses\01 - HDL\Laboratory\Lab\Lab2\Task 4\data_bus.csv
# Generated on: Tue Sep 11 16:31:55 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
CLK,Input,PIN_B24,5,B5_N0,PIN_P2,,,,
D[7],Input,PIN_C13,3,B3_N0,PIN_A14,,,,
D[6],Input,PIN_AC13,8,B8_N0,PIN_G14,,,,
D[5],Input,PIN_AD13,8,B8_N0,PIN_F13,,,,
D[4],Input,PIN_AF14,7,B7_N1,PIN_C15,,,,
D[3],Input,PIN_AE14,7,B7_N1,PIN_C16,,,,
D[2],Input,PIN_P25,6,B6_N0,PIN_F14,,,,
D[1],Input,PIN_N26,5,B5_N1,PIN_B16,,,,
D[0],Input,PIN_N25,5,B5_N1,PIN_C13,,,,
Q[3],Output,PIN_AC22,7,B7_N0,PIN_B14,,,,
Q[2],Output,PIN_AB21,7,B7_N0,PIN_G13,,,,
Q[1],Output,PIN_AF23,7,B7_N0,PIN_B15,,,,
Q[0],Output,PIN_AE23,7,B7_N0,PIN_D14,,,,
R,Input,PIN_G26,5,B5_N0,PIN_D13,,,,
