ğŸ“ **Introduction to Verilog RTL Design & Synthesis**

- Basics of Verilog RTL coding.

- Simulation using Icarus Verilog.

- Waveform analysis in GTKWave.

- Intro to Yosys synthesis flow.

- Labs: RTL simulation + synthesis with Sky130 PDK.

Screenshot Examples:

ğŸ–¼ï¸ Simulation output waveform in GTKWave.

ğŸ–¼ï¸ Yosys synthesis log / schematic.
