// Seed: 574162948
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wor id_1;
  localparam id_3 = 1;
  final begin : LABEL_0
    #1;
  end
  wire id_4;
  assign id_1 = (1 & id_4) - 1;
  wire id_5;
  ;
  logic id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd28,
    parameter id_7 = 32'd71
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  parameter id_6 = -1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  uwire _id_7 = -1'd0;
  tri0  id_8;
  wire  id_9;
  assign id_8 = id_2 * -1;
  assign id_8 = id_7;
  wire [id_2 : id_7] id_10;
endmodule
