// Seed: 2999043726
module module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  inout reg id_2;
  output wire id_1;
  initial begin : LABEL_0
    id_2 <= #1 -1;
  end
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    input uwire id_3,
    input tri0 id_4,
    input wand id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
