; Copyright Mentor Graphics Corporation 2005
;
; All Rights Reserved.
;
; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF 
; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
;   

[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
verilog = $MODEL_TECH/../verilog
vital2000 = $MODEL_TECH/../vital2000
std_developerskit = $MODEL_TECH/../std_developerskit
synopsys = $MODEL_TECH/../synopsys
modelsim_lib = $MODEL_TECH/../modelsim_lib
;vhdl_psl_checkers = $MODEL_TECH/../vhdl_psl_checkers       // Source files only for this release
;verilog_psl_checkers = $MODEL_TECH/../verilog_psl_checkers // Source files only for this release

work = work
testlib = testlib
[vcom]
; VHDL93 variable selects language version as the default. 
; Default is VHDL-2002.
; Value of 0 or 1987 for VHDL-1987.
; Value of 1 or 1993 for VHDL-1993.
; Default or value of 2 or 2002 for VHDL-2002.
VHDL93 = 2002

; Show source line containing error. Default is off.
; Show_source = 1

; Turn off unbound-component warnings. Default is on.
; Show_Warning1 = 0

; Turn off process-without-a-wait-statement warnings. Default is on.
; Show_Warning2 = 0

; Turn off null-range warnings. Default is on.
; Show_Warning3 = 0

; Turn off no-space-in-time-literal warnings. Default is on.
; Show_Warning4 = 0

; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
; Show_Warning5 = 0

; Turn off optimization for IEEE std_logic_1164 package. Default is on.
; Optimize_1164 = 0

; Turn on resolving of ambiguous function overloading in favor of the
; "explicit" function declaration (not the one automatically created by
; the compiler for each type declaration). Default is off.
; The .ini file has Explicit enabled so that std_logic_signed/unsigned
; will match the behavior of synthesis tools.
Explicit = 1

; Turn off acceleration of the VITAL packages. Default is to accelerate.
; NoVital = 1

; Turn off VITAL compliance checking. Default is checking on.
; NoVitalCheck = 1

; Ignore VITAL compliance checking errors. Default is to not ignore.
; IgnoreVitalErrors = 1

; Turn off VITAL compliance checking warnings. Default is to show warnings.
; Show_VitalChecksWarnings = 0

; Turn off PSL assertion warning messages. Default is to show warnings.
; Show_PslChecksWarnings = 0

; Enable parsing of embedded PSL assertions. Default is enabled.
; EmbeddedPsl = 0

; Keep silent about case statement static warnings.
; Default is to give a warning.
; NoCaseStaticError = 1

; Keep silent about warnings caused by aggregates that are not locally static.
; Default is to give a warning.
; NoOthersStaticError = 1

; Treat as errors:
;   case statement static warnings
;   warnings caused by aggregates that are not locally static
; Overrides NoCaseStaticError, NoOthersStaticError settings.
; PedanticErrors = 1

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn off "Loading..." messages. Default is messages on.
; Quiet = 1

; Turn on some limited synthesis rule compliance checking. Checks only:
;    -- signals used (read) by a process must be in the sensitivity list
; CheckSynthesis = 1

; Activate optimizations on expressions that do not involve signals,
; waits, or function/procedure/task invocations. Default is off.
; ScalarOpts = 1

; Turns on lint-style checking.
; Show_Lint = 1

; Require the user to specify a configuration for all bindings,
; and do not generate a compile time default binding for the
; component. This will result in an elaboration error of
; 'component not bound' if the user fails to do so. Avoids the rare
; issue of a false dependency upon the unused default binding.
; RequireConfigForAllDefaultBinding = 1

; Perform default binding at compile time.
; Default is to do default binding at load time.
; BindAtCompile=1;

; Inhibit range checking on subscripts of arrays. Range checking on
; scalars defined with subtypes is inhibited by default.
; NoIndexCheck = 1

; Inhibit range checks on all (implicit and explicit) assignments to
; scalar objects defined with subtypes.
; NoRangeCheck = 1

; Run the 0in tools from within the simulator. 
; Default value set to 0. Please set it to 1 to invoke 0in.
; VcomZeroIn = 1

; Set the options to be passed to the 0in tools.
; Default value set to "". Please set it to appropriate options needed.
; VcomZeroInOptions = ""

; Turn off code coverage in VHDL subprograms. Default is on.
; CoverageNoSub = 0

[vlog]

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn on `protect compiler directive processing.
; Default is to ignore `protect directives.
; Protect = 1

; Turn off "Loading..." messages. Default is messages on.
; Quiet = 1

; Turn on Verilog hazard checking (order-dependent accessing of global vars).
; Default is off.
; Hazard = 1

; Turn on converting regular Verilog identifiers to uppercase. Allows case
; insensitivity for module names. Default is no conversion.
; UpCase = 1

; Activate optimizations on expressions that do not involve signals,
; waits, or function/procedure/task invocations. Default is off.
; ScalarOpts = 1

; Turns on lint-style checking.
; Show_Lint = 1

; Show source line containing error. Default is off.
; Show_source = 1

; Turn on bad option warning. Default is off.
; Show_BadOptionWarning = 1

; Revert back to IEEE 1364-1995 syntax, default is 0 (off).
vlog95compat = 0

; Turn off PSL warning messages. Default is to show warnings.
; Show_PslChecksWarnings = 0

; Enable parsing of embedded PSL assertions. Default is enabled.
; EmbeddedPsl = 0

; Set the threshold for automatically identifying sparse Verilog memories.
; A memory with depth equal to or more than the sparse memory threshold gets
; marked as sparse automatically, unless specified otherwise in source code.
; The default is 0 (i.e. no memory is automatically given sparse status)
; SparseMemThreshold = 1048576 

; Set the maximum number of iterations permitted for a generate loop.
; Restricting this permits the implementation to recognize infinite
; generate loops.
; GenerateLoopIterationMax = 100000

; Set the maximum depth permitted for a recursive generate instantiation.
; Restricting this permits the implementation to recognize infinite
; recursions.
; GenerateRecursionDepthMax = 200

; Run the 0in tools from within the simulator. 
; Default value set to 0. Please set it to 1 to invoke 0in.
; VlogZeroIn = 1

; Set the options to be passed to the 0in tools.
; Default value set to "". Please set it to appropriate options needed.
; VlogZeroInOptions = ""

; Run the 0in tools from within the simulator. 
; Default value set to 0. Please set it to 1 to invoke 0in.
; VoptZeroIn = 1

; Set the options to be passed to the 0in tools.
; Default value set to "". Please set it to appropriate options needed.
; VoptZeroInOptions = ""

; Set the option to treat all files specified in a vlog invocation as a
; single compilation unit. The default value is set to 0 which will treat
; each file as a separate compilation unit as specified in the P1800 draft standard.
; MultiFileCompilationUnit = 1

[sccom]
; Enable use of SCV include files and library.  Default is off.
; UseScv = 1

; Add C++ compiler options to the sccom command line by using this variable.
; CppOptions = -g

; Use custom C++ compiler located at this path rather than the default path.
; The path should point directly at a compiler executable.
; CppPath = /usr/bin/g++

; Enable verbose messages from sccom.  Default is off.
; SccomVerbose = 1

; sccom logfile.  Default is no logfile.
; SccomLogfile = sccom.log

; Enable use of SC_MS include files and library.  Default is off.
; UseScMs = 1

[vsim]

; vopt flow
; Set to turn on automatic optimization of a design.
; Default is off (pre-6.0 flow without vopt).
; VoptFlow = 1

; Simulator resolution
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
resolution = 1ps

; User time unit for run commands
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
; unit specified for Resolution. For example, if Resolution is 100ps,
; then UserTimeUnit defaults to ps.
; Should generally be set to default.
UserTimeUnit = default

; Default run length
RunLength = 100 ps

; Maximum iterations that can be run without advancing simulation time
IterationLimit = 5000

; Control PSL and Verilog Assume during simulation
; Set SimulateAssumeDirectives = 0 to disable assume being simulated as asserts
; Set SimulateAssumeDirectives = 1 to enable assume simulation as asserts
; SimulateAssumeDirectives = 1 

; Directives to license manager can be set either as single value or as
; space separated multi-values:
; vhdl          Immediately reserve a VHDL license
; vlog          Immediately reserve a Verilog license
; plus          Immediately reserve a VHDL and Verilog license
; nomgc         Do not look for Mentor Graphics Licenses
; nomti         Do not look for Model Technology Licenses
; noqueue       Do not wait in the license queue when a license is not available
; viewsim       Try for viewer license but accept simulator license(s) instead
;               of queuing for viewer license (PE ONLY)
; noslvhdl	Disable checkout of qhsimvh and vsim license features
; noslvlog	Disable checkout of qhsimvl and vsimvlog license features
; nomix		Disable checkout of msimhdlmix and hdlmix license features
; nolnl		Disable checkout of msimhdlsim and hdlsim license features
; mixedonly	Disable checkout of qhsimvh,qhsimvl,vsim,vsimvlog license 
;		features
; lnlonly	Disable checkout of qhsimvh,qhsimvl,vsim,vsimvlog,msimhdlmix,
;		hdlmix license features
; Single value:
; License = plus
; Multi-value:
; License = noqueue plus

; Stop the simulator after a VHDL/Verilog immediate assertion message
; 0 = Note  1 = Warning  2 = Error  3 = Failure  4 = Fatal
BreakOnAssertion = 3

; VHDL assertion Message Format
; %S - Severity Level 
; %R - Report Message
; %T - Time of assertion
; %D - Delta
; %I - Instance or Region pathname (if available)
; %i - Instance pathname with process
; %O - Process name
; %K - Kind of object path is to return: Instance, Signal, Process or Unknown
; %P - Instance or Region path without leaf process
; %F - File
; %L - Line number of assertion or, if assertion is in a subprogram, line
;      from which the call is made
; %% - Print '%' character
; If specific format for assertion level is defined, use its format.
; If specific format is not defined for assertion level:
; - and if failure occurs during elaboration, use AssertionFormatBreakLine;
; - and if assertion triggers a breakpoint (controlled by BreakOnAssertion
;   level), use AssertionFormatBreak;
; - otherwise, use AssertionFormat.
; AssertionFormatBreakLine = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F Line: %L\n"
; AssertionFormatBreak     = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; AssertionFormat          = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; AssertionFormatNote      = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; AssertionFormatWarning   = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; AssertionFormatError     = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; AssertionFormatFail      = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; AssertionFormatFatal     = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"

; Assertion File - alternate file for storing VHDL/PSL/Verilog assertion messages
; AssertFile = assert.log

; Default radix for all windows and commands.
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
DefaultRadix = symbolic

; VSIM Startup command
; Startup = do startup.do

; File for saving command transcript
TranscriptFile = transcript

; File for saving command history
; CommandHistory = cmdhist.log

; Specify whether paths in simulator commands should be described
; in VHDL or Verilog format.
; For VHDL, PathSeparator = /
; For Verilog, PathSeparator = .
; Must not be the same character as DatasetSeparator.
PathSeparator = /

; Specify the dataset separator for fully rooted contexts.
; The default is ':'. For example: sim:/top
; Must not be the same character as PathSeparator.
DatasetSeparator = :

; Disable VHDL assertion messages
; IgnoreNote = 1
; IgnoreWarning = 1
; IgnoreError = 1
; IgnoreFailure = 1

; Disable System Verilog assertion messages
; Info and Warning are disabled by default
; IgnoreSVAInfo = 0
; IgnoreSVAWarning = 0
; IgnoreSVAError = 1
; IgnoreSVAFatal = 1

; Default force kind. May be freeze, drive, deposit, or default
; or in other terms, fixed, wired, or charged.
; A value of "default" will use the signal kind to determine the
; force kind, drive for resolved signals, freeze for unresolved signals
; DefaultForceKind = freeze

; If zero, open files when elaborated; otherwise, open files on
; first read or write.  Default is 0.
; DelayFileOpen = 1

; Control VHDL files opened for write.
;   0 = Buffered, 1 = Unbuffered
UnbufferedOutput = 0

; Control the number of VHDL files open concurrently.
; This number should always be less than the current ulimit
; setting for max file descriptors.
;   0 = unlimited
ConcurrentFileLimit = 40

; Control the number of hierarchical regions displayed as
; part of a signal name shown in the Wave window.
; A value of zero tells VSIM to display the full name.
; The default is 0.
; WaveSignalNameWidth = 0

; Turn off warnings when changinge VHDL constants and generics
; Default is 1 to generate warning messages
; WarnConstantChange = 0

; Turn off warnings from the std_logic_arith, std_logic_unsigned
; and std_logic_signed packages.
; StdArithNoWarnings = 1

; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
; NumericStdNoWarnings = 1

; Control the format of a generate statement label. Do not quote it.
; GenerateFormat = %s__%d

; Specify whether checkpoint files should be compressed.
; The default is 1 (compressed).
; CheckpointCompressMode = 0

; List of dynamically loaded objects for Verilog PLI applications
; Veriuser = veriuser.sl

; Specify default options for the restart command. Options can be one
; or more of: -force -nobreakpoint -nolist -nolog -nowave -noassertions
; DefaultRestartOptions = -force

; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
; (> 500 megabyte memory footprint). Default is disabled.
; Specify number of megabytes to lock.
; LockedMemory = 1000

; HP-UX 11.00 ONLY - Use /usr/lib/libCsup_v2.sl for shared object loading.
; This is necessary when C++ files have been compiled with aCC's -AA option.
; The default behavior is to use /usr/lib/libCsup.sl.
; UseCsupV2 = 1

; Turn on (1) or off (0) WLF file compression.
; The default is 1 (compress WLF file).
; WLFCompress = 0

; Specify whether to save all design hierarchy (1) in the WLF file
; or only regions containing logged signals (0).
; The default is 0 (log only regions with logged signals).
; WLFSaveAllRegions = 1

; WLF file time limit.  Limit WLF file by time, as closely as possible,
; to the specified amount of simulation time.  When the limit is exceeded
; the earliest times get truncated from the file.
; If both time and size limits are specified the most restrictive is used.
; UserTimeUnits are used if time units are not specified.
; The default is 0 (no limit).  Example: WLFTimeLimit = {100 ms}
; WLFTimeLimit = 0

; WLF file size limit.  Limit WLF file size, as closely as possible,
; to the specified number of megabytes.  If both time and size limits
; are specified then the most restrictive is used.
; The default is 0 (no limit).
; WLFSizeLimit = 1000

; Specify whether or not a WLF file should be deleted when the
; simulation ends.  A value of 1 will cause the WLF file to be deleted.
; The default is 0 (do not delete WLF file when simulation ends).
; WLFDeleteOnQuit = 1

; Specify whether or not a WLF file should be optimized during 
; simulation.  If set to 0, the WLF file will not be optimized.
; The default is 1, optimize the WLF file.
; WLFOptimize = 0

; Specify the name of the WLF file.
; The default is vsim.wlf
; WLFFilename = vsim.wlf

; WLF reader cache size limit.  Specifies the internal WLF file cache size, 
; in megabytes, for EACH open WLF file.  A value of 0 turns off the
; WLF cache.
; The default is 0, disable WLF file caching.
; WLFCacheSize = 1000 

; Specify the WLF file event collapse mode.
; 0 = Preserve all events and event order. (same as -wlfnocollapse)
; 1 = Only record values of logged objects at the end of a simulator iteration. 
;     (same as -wlfcollapsedelta)
; 2 = Only record values of logged objects at the end of a simulator time step. 
;     (same as -wlfcollapsetime)
; The default is 1.
; WLFCollapseMode = 0

; Turn on/off undebuggable SystemC type warnings. Default is on.
; ShowUndebuggableScTypeWarning = 0

; Turn on/off unassociated SystemC name warnings. Default is off.
; ShowUnassociatedScNameWarning = 1

; Set SystemC default time unit.
; Set to fs, ps, ns, us, ms, or sec with optional 
; prefix of 1, 10, or 100.  The default is 1 ns.
; The ScTimeUnit value is honored if it is coarser than Resolution.
; If ScTimeUnit is finer than Resolution, it is set to the value
; of Resolution. For example, if Resolution is 100ps and ScTimeUnit is ns,
; then the default time unit will be 1 ns.  However if Resolution 
; is 10 ns and ScTimeUnit is ns, then the default time unit will be 10 ns.
ScTimeUnit = ns


; Run simulator in assertion debug mode. Default is off.
; AssertionDebug = 1

; Turn on/off PSL/SVA concurrent assertion pass enable. Default is on.
; AssertionPassEnable = 0 

; Turn on/off PSL/SVA concurrent assertion fail enable. Default is on.
; AssertionFailEnable = 0

; Set PSL/SVA concurrent assertion pass limit. Default is -1.
; Any positive integer, -1 for infinity.
; AssertionPassLimit = 1

; Set PSL/SVA concurrent assertion fail limit. Default is -1.
; Any positive integer, -1 for infinity.
; AssertionFailLimit = 1

; Turn on/off PSL concurrent assertion pass log. Default is off. 
; The flag does not affect SVA
; AssertionPassLog = 1

; Turn on/off PSL concurrent assertion fail log. Default is on. 
; The flag does not affect SVA
; AssertionFailLog = 0

; Set action type for PSL/SVA concurrent assertion fail action. Default is continue.
; 0 = Continue  1 = Break  2 = Exit
; AssertionFailAction = 1

; Turn on/off code coverage
; CodeCoverage = 0

; Count all code coverage condition and expression truth table rows that match.
; CoverCountAll = 1

; Turn on/off all PSL/SVA cover directive enables.  Default is on.
; CoverEnable = 0

; Turn on/off PSL/SVA cover log.  Default is off.
; CoverLog = 1

; Set "at_least" value for all PSL/SVA cover directives.  Default is 1.
; CoverAtLeast = 2

; Set "limit" value for all PSL/SVA cover directives.  Default is -1.
; Any positive integer, -1 for infinity.
; CoverLimit = 1

; Specify the functional coverage database filename.
; The default is vsim.fcdb
; FCDBFilename = vsim.fcdb

; Set weight for all PSL/SVA cover directives.  Default is 1.
; CoverWeight = 2

; Check vsim plusargs.  Default is 0 (off).
; 0 = Don't check plusargs
; 1 = Warning on unrecognized plusarg
; 2 = Error and exit on unrecognized plusarg
; CheckPlusargs = 1

; Load the specified shared objects with the RTLD_GLOBAL flag.
; This gives global visibility to all symbols in the shared objects,
; meaning that subsequently loaded shared objects can bind to symbols
; in the global shared objects.  The list of shared objects should
; be whitespace delimited.  This option is not supported on the
; Windows or AIX platforms.
; GlobalSharedObjectList = example1.so example2.so example3.so

; Run the 0in tools from within the simulator. 
; Default value set to 0. Please set it to 1 to invoke 0in.
; VsimZeroIn = 1

; Set the options to be passed to the 0in tools.
; Default value set to "". Please set it to appropriate options needed.
; VsimZeroInOptions = ""

; Initial seed for the Random Number Generator (RNG) of the root thread (SystemVerilog).
;Sv_Seed = 0

[lmc]
; The simulator's interface to Logic Modeling's SmartModel SWIFT software
libsm = $MODEL_TECH/libsm.sl
; The simulator's interface to Logic Modeling's SmartModel SWIFT software (Windows NT)
; libsm = $MODEL_TECH/libsm.dll
;  Logic Modeling's SmartModel SWIFT software (HP 9000 Series 700)
; libswift = $LMC_HOME/lib/hp700.lib/libswift.sl
;  Logic Modeling's SmartModel SWIFT software (IBM RISC System/6000)
; libswift = $LMC_HOME/lib/ibmrs.lib/swift.o
;  Logic Modeling's SmartModel SWIFT software (Sun4 Solaris)
; libswift = $LMC_HOME/lib/sun4Solaris.lib/libswift.so
;  Logic Modeling's SmartModel SWIFT software (Windows NT)
; libswift = $LMC_HOME/lib/pcnt.lib/libswift.dll
;  Logic Modeling's SmartModel SWIFT software (Linux)
; libswift = $LMC_HOME/lib/x86_linux.lib/libswift.so

; The simulator's interface to Logic Modeling's hardware modeler SFI software
libhm = $MODEL_TECH/libhm.sl
; The simulator's interface to Logic Modeling's hardware modeler SFI software (Windows NT)
; libhm = $MODEL_TECH/libhm.dll
;  Logic Modeling's hardware modeler SFI software (HP 9000 Series 700)
; libsfi = <sfi_dir>/lib/hp700/libsfi.sl
;  Logic Modeling's hardware modeler SFI software (IBM RISC System/6000)
; libsfi = <sfi_dir>/lib/rs6000/libsfi.a
;  Logic Modeling's hardware modeler SFI software (Sun4 Solaris)
; libsfi = <sfi_dir>/lib/sun4.solaris/libsfi.so
;  Logic Modeling's hardware modeler SFI software (Windows NT)
; libsfi = <sfi_dir>/lib/pcnt/lm_sfi.dll
;  Logic Modeling's hardware modeler SFI software (Linux)
; libsfi = <sfi_dir>/lib/linux/libsfi.so

[msg_system]
; Change a message severity or suppress a message.
; The format is: <msg directive> = <msg number>[,<msg number>...]
; Examples:
;   note = 3009
;   warning = 3033
;   error = 3010,3016
;   suppress = 3009,3016,3043
; The command verror <msg number> can be used to get the complete
; description of a message.

[Project]
; Warning -- Do not edit the project properties directly.
;            Property names are dynamic in nature and property
;            values have special syntax.  Changing property data directly
;            can result in a corrupt MPF file.  All project properties
;            can be modified through project window dialogs.
Project_Version = 6
Project_DefaultLib = work
Project_SortMethod = unused
Project_Files_Count = 223
Project_File_0 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/START.v
Project_File_P_0 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 193 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_1 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IFS1P3IX.v
Project_File_P_1 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 88 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_2 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/PDPW16KB.v
Project_File_P_2 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 169 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_3 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/UDFDL3_UDP_X.v
Project_File_P_3 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 196 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_4 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/CD2.v
Project_File_P_4 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 34 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_5 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1P3JY.v
Project_File_P_5 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 72 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_6 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MUX161.v
Project_File_P_6 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 131 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_7 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/XOR11.v
Project_File_P_7 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 213 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_8 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1P3AZ_FUNC.v
Project_File_P_8 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 65 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_9 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ODDRXC.v
Project_File_P_9 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 149 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_10 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/UDFDL7_UDP_X.v
Project_File_P_10 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 200 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_11 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IFS1P3BX.v
Project_File_P_11 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 86 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_12 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1S3AX.v
Project_File_P_12 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 74 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_13 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FD1S3IX.v
Project_File_P_13 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 60 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_14 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OR4.v
Project_File_P_14 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 161 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_15 = /usr7/research/dkouba/project_development/verilog/Research/sigma_delta/first_order_sigdel.v
Project_File_P_15 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1339032557 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 215 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_16 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OFE1P3IX.v
Project_File_P_16 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 152 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_17 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LD2P3AY.v
Project_File_P_17 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 106 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_18 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/L6MUX21.v
Project_File_P_18 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 98 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_19 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FD1P3IX.v
Project_File_P_19 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 54 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_20 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/XNOR3.v
Project_File_P_20 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 206 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_21 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IOWAKEUPA.v
Project_File_P_21 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 96 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_22 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LU2P3AY.v
Project_File_P_22 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 112 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_23 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SSPIA.v
Project_File_P_23 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 192 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_24 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SDPRAMB.v
Project_File_P_24 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 180 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_25 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IDDRMX1A.v
Project_File_P_25 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 83 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_26 = /usr7/research/dkouba/project_development/verilog/Research/opencore/add_sub_32_with_outreg.v
Project_File_P_26 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 vlog_noload 0 last_compile 1339087809 folder {Top Level} cover_branch 0 cover_fsm 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 vlog_hazard 0 vlog_showsource 0 cover_optlevel 3 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to testlib vlog_upper 0 cover_noshort 0 compile_order 221 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_27 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/NR3.v
Project_File_P_27 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 138 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_28 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FD1S3BX.v
Project_File_P_28 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 58 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_29 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim/VLIW_tb.v
Project_File_P_29 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1339063950 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 10 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_30 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LB2P3AY.v
Project_File_P_30 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 100 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_31 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MULT9X9B.v
Project_File_P_31 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 122 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_32 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OFE1P3BX.v
Project_File_P_32 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 150 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_33 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FD1P3BX.v
Project_File_P_33 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 52 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_34 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IFS1S1B.v
Project_File_P_34 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 90 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_35 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/XOR4.v
Project_File_P_35 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 211 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_36 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/AND3.v
Project_File_P_36 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 23 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_37 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SGSR.v
Project_File_P_37 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 184 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_38 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1P3IY.v
Project_File_P_38 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 70 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_39 = /usr7/research/dkouba/project_development/verilog/Research/opencore/lattice_ram_36bit_512.v
Project_File_P_39 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1338270732 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 15 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_40 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim/slice_vliw_sigdel_tb.v
Project_File_P_40 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 vlog_noload 0 last_compile 1342063615 folder {Top Level} cover_branch 0 cover_fsm 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 vlog_hazard 0 vlog_showsource 0 cover_optlevel 3 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to testlib vlog_upper 0 cover_noshort 0 compile_order 219 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_41 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ORCALUT8.v
Project_File_P_41 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 167 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_42 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim/sinegen_tb.v
Project_File_P_42 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1338963874 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 5 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_43 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IB.v
Project_File_P_43 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 78 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_44 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IDDRXC.v
Project_File_P_44 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 85 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_45 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/BUFBA.v
Project_File_P_45 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 31 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_46 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim/state_ram_tb.v
Project_File_P_46 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1338514090 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 8 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_47 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/BBPU.v
Project_File_P_47 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 29 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_48 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MULT18X18B.v
Project_File_P_48 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 125 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_49 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ORCALUT5.v
Project_File_P_49 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 164 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_50 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/DCS.v
Project_File_P_50 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 37 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_51 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SPR16X4B.v
Project_File_P_51 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 189 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_52 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/EHXPLLE1.v
Project_File_P_52 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 45 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_53 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SLOGICB.v
Project_File_P_53 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 185 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_54 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/BB.v
Project_File_P_54 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 27 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_55 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MUX21.v
Project_File_P_55 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 128 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_56 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ND3.v
Project_File_P_56 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 134 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_57 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ANEB2.v
Project_File_P_57 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 26 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_58 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/lut_mux2.v
Project_File_P_58 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 117 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_59 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/PFMUX.v
Project_File_P_59 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 170 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_60 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OB.v
Project_File_P_60 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 141 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_61 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FD1S3AX.v
Project_File_P_61 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 56 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_62 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ROM32X1.v
Project_File_P_62 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 174 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_63 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FD1P3AX.v
Project_File_P_63 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 50 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_64 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OBZPD.v
Project_File_P_64 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 145 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_65 = /usr7/research/dkouba/project_development/verilog/Research/opencore/lattice_ram_72bit_512.v
Project_File_P_65 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1337172312 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 16 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_66 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LD2P3DX.v
Project_File_P_66 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 108 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_67 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ILVDS.v
Project_File_P_67 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 94 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_68 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/CB2.v
Project_File_P_68 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 32 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_69 = /usr7/research/dkouba/project_development/verilog/Research/opencore/lattice_sin_cos_table.v
Project_File_P_69 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1338963508 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 17 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_70 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IDDRMFX1A.v
Project_File_P_70 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 82 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_71 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MULT18X18ADDSUBB.v
Project_File_P_71 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 123 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_72 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LU2P3DX.v
Project_File_P_72 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 114 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_73 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1P3BX_FUNC.v
Project_File_P_73 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 67 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_74 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MUX81.v
Project_File_P_74 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 130 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_75 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LB2P3DX.v
Project_File_P_75 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 102 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_76 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ODDRMXA.v
Project_File_P_76 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 147 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_77 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IFS1S1I.v
Project_File_P_77 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 92 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_78 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim/second_order_sigdel.v
Project_File_P_78 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1339065690 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 1 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_79 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1S3AY.v
Project_File_P_79 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 75 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_80 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/GSR.v
Project_File_P_80 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 77 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_81 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ROM256X1.v
Project_File_P_81 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 177 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_82 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ODDRX2B.v
Project_File_P_82 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 148 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_83 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OR5.v
Project_File_P_83 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 162 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_84 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LD2P3JX.v
Project_File_P_84 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 110 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_85 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SEDBA.v
Project_File_P_85 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 182 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_86 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/UDFDL7SP_UDP_X.v
Project_File_P_86 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 202 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_87 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1P3AY.v
Project_File_P_87 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 62 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_88 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OSCE.v
Project_File_P_88 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 168 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_89 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/XNOR4.v
Project_File_P_89 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 207 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_90 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/BBW.v
Project_File_P_90 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 30 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_91 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LU2P3JX.v
Project_File_P_91 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 116 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_92 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/CU2.v
Project_File_P_92 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 36 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_93 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IDDRFXA.v
Project_File_P_93 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 81 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_94 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SDPRAMC.v
Project_File_P_94 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 181 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_95 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/JTAGE.v
Project_File_P_95 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 97 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_96 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OR2.v
Project_File_P_96 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 159 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_97 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/NR4.v
Project_File_P_97 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 139 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_98 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LB2P3JX.v
Project_File_P_98 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 104 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_99 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/CCU2B.v
Project_File_P_99 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 33 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_100 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim/recon_sigdel_tb.v
Project_File_P_100 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1338968344 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 0 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_101 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IBPD.v
Project_File_P_101 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 79 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_102 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OFS1P3DX.v
Project_File_P_102 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 155 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_103 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/EPLLD1.v
Project_File_P_103 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 47 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_104 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim.v
Project_File_P_104 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1339791861 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 19 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_105 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/XOR5.v
Project_File_P_105 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 212 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_106 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ROM16X1.v
Project_File_P_106 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 173 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_107 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/AND4.v
Project_File_P_107 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 24 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_108 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/UDFDL7E_UDP_X.v
Project_File_P_108 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 201 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_109 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SRAMWA.v
Project_File_P_109 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 190 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_110 = /usr7/research/dkouba/project_development/verilog/Research/opencore/add_sub_24bit_no_outreg.v
Project_File_P_110 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1336537052 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 11 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_111 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim/VLIW_sim.v
Project_File_P_111 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1339064054 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 9 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_112 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/UDFDL1_UDP_X.v
Project_File_P_112 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 195 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_113 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/PFUMX.v
Project_File_P_113 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 171 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_114 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ROM64X1.v
Project_File_P_114 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 175 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_115 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/XOR2.v
Project_File_P_115 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 209 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_116 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/UDFDL5_UDP_X.v
Project_File_P_116 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 197 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_117 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OBZ.v
Project_File_P_117 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 144 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_118 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FSUB2B.v
Project_File_P_118 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 76 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_119 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LD2P3IX.v
Project_File_P_119 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 109 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_120 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OFS1P3JX.v
Project_File_P_120 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 157 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_121 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/CLKDIVB.v
Project_File_P_121 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 35 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_122 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ORCALUT6.v
Project_File_P_122 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 165 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_123 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim/slice_tb.v
Project_File_P_123 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1338986122 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 6 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_124 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1P3AY_FUNC.v
Project_File_P_124 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 63 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_125 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ND4.v
Project_File_P_125 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 135 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_126 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LU2P3IX.v
Project_File_P_126 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 115 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_127 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OBW.v
Project_File_P_127 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 143 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_128 = /usr7/research/dkouba/project_development/verilog/Research/opencore/lattice_ram_32bit_16.v
Project_File_P_128 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 cover_fsm 0 cover_branch 0 vlog_noload 0 last_compile 1339088379 folder {Top Level} cover_excludedefault 0 vlog_enable0In 0 vlog_disableopt 0 cover_covercells 0 voptflow 1 cover_optlevel 3 vlog_showsource 0 vlog_hazard 0 toggle - vlog_0InOptions {} ood 0 cover_noshort 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 222 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_129 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FD1S3AY.v
Project_File_P_129 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 57 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_130 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1P3IY_FUNC.v
Project_File_P_130 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 71 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_131 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LB2P3IX.v
Project_File_P_131 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 103 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_132 = /usr7/research/dkouba/project_development/verilog/Research/opencore/lattice_ram_36bit_16.v
Project_File_P_132 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1338987654 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 14 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_133 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LD2P3BX.v
Project_File_P_133 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 107 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_134 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FD1P3AY.v
Project_File_P_134 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 51 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_135 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1P3DX.v
Project_File_P_135 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 68 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_136 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FADD2B.v
Project_File_P_136 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 48 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_137 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/VHI.v
Project_File_P_137 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 203 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_138 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/DP16KB.v
Project_File_P_138 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 39 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_139 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LU2P3BX.v
Project_File_P_139 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 113 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_140 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/AGEB2.v
Project_File_P_140 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 20 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_141 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/DPR16X4A.v
Project_File_P_141 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 40 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_142 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FADSU2.v
Project_File_P_142 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 49 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_143 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/INV.v
Project_File_P_143 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 95 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_144 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LB2P3BX.v
Project_File_P_144 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 101 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_145 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/DQSBUFC.v
Project_File_P_145 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 42 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_146 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OBZPU.v
Project_File_P_146 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 146 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_147 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IFS1S1J.v
Project_File_P_147 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 93 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_148 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/EHXPLLE.v
Project_File_P_148 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 44 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_149 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SCCU2B.v
Project_File_P_149 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 179 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_150 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OFS1P3IX.v
Project_File_P_150 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 156 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_151 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SEDBB.v
Project_File_P_151 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 183 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_152 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SRIPPLEB.v
Project_File_P_152 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 191 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_153 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1P3AZ.v
Project_File_P_153 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 64 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_154 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ROM128X1.v
Project_File_P_154 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 176 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_155 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/XNOR5.v
Project_File_P_155 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 208 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_156 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim/second_order_sigdel_virtualized.v
Project_File_P_156 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1339079929 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 2 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_157 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/PUR.v
Project_File_P_157 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 172 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_158 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SP16KB.v
Project_File_P_158 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 187 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_159 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MULT9X9ADDSUBB.v
Project_File_P_159 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 120 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_160 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IFS1P3DX.v
Project_File_P_160 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 87 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_161 = /usr7/research/dkouba/project_development/verilog/Research/opencore/add_sub_32_no_outreg.v
Project_File_P_161 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 vlog_noload 0 last_compile 1339087780 folder {Top Level} cover_branch 0 cover_fsm 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 vlog_hazard 0 vlog_showsource 0 cover_optlevel 3 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to testlib vlog_upper 0 cover_noshort 0 compile_order 220 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_162 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OR3.v
Project_File_P_162 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 160 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_163 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/NR5.v
Project_File_P_163 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 140 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_164 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LD2P3AX.v
Project_File_P_164 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 105 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_165 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MULT18X18ADDSUBSUMB.v
Project_File_P_165 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 124 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_166 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OFS1P3BX.v
Project_File_P_166 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 154 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_167 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim/sigdel_vitrual_tb.v
Project_File_P_167 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1339064553 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 4 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_168 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/XNOR2.v
Project_File_P_168 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 205 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_169 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IFS1S1D.v
Project_File_P_169 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 91 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_170 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LU2P3AX.v
Project_File_P_170 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 111 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_171 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/AND5.v
Project_File_P_171 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 25 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_172 = /usr7/research/dkouba/project_development/verilog/Research/sigma_delta/sigdel_tb.v
Project_File_P_172 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1339032786 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 218 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_173 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/NR2.v
Project_File_P_173 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 137 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_174 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/LB2P3AX.v
Project_File_P_174 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 99 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_175 = /usr7/research/dkouba/project_development/verilog/Research/sigma_delta/first_order_sigdel_mod.v
Project_File_P_175 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1336653202 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 216 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_176 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FD1S3DX.v
Project_File_P_176 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 59 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_177 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/BBPD.v
Project_File_P_177 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 28 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_178 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IBPU.v
Project_File_P_178 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 80 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_179 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IFS1P3JX.v
Project_File_P_179 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 89 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_180 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FD1P3DX.v
Project_File_P_180 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1337066152 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 53 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_181 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OFE1P3DX.v
Project_File_P_181 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 151 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_182 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/XOR3.v
Project_File_P_182 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 210 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_183 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/DQSDLL.v
Project_File_P_183 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 43 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_184 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1P3JY_FUNC.v
Project_File_P_184 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 73 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_185 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MULT2.v
Project_File_P_185 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 119 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_186 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/AND2.v
Project_File_P_186 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 22 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_187 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1P3DX_FUNC.v
Project_File_P_187 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 69 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_188 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MULT36X36B.v
Project_File_P_188 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 127 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_189 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/IDDRX2B.v
Project_File_P_189 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 84 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_190 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MULT18X18MACB.v
Project_File_P_190 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 126 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_191 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ORCALUT7.v
Project_File_P_191 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 166 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_192 = /usr7/research/dkouba/project_development/verilog/Research/opencore/add_sub_24bit_with_outreg.v
Project_File_P_192 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1336537076 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 12 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_193 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OBCO.v
Project_File_P_193 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 142 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_194 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/XOR21.v
Project_File_P_194 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 214 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_195 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ND5.v
Project_File_P_195 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 136 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_196 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MUX321.v
Project_File_P_196 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 132 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_197 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/DELAYB.v
Project_File_P_197 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 38 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_198 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/lut_mux4.v
Project_File_P_198 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 118 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_199 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FD1S3JX.v
Project_File_P_199 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 61 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_200 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ORCALUT4.v
Project_File_P_200 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 163 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_201 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MULT9X9ADDSUBSUMB.v
Project_File_P_201 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 121 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_202 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OFE1P3JX.v
Project_File_P_202 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 153 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_203 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FL1P3BX.v
Project_File_P_203 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 66 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_204 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/FD1P3JX.v
Project_File_P_204 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 55 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_205 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/UDFDL5E_UDP_X.v
Project_File_P_205 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 198 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_206 = /usr7/research/dkouba/project_development/verilog/Research/sigma_delta/first_order_sigdel_virtualized.v
Project_File_P_206 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1338961666 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 217 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_207 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SPR16X4A.v
Project_File_P_207 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 188 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_208 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim/second_order_sigdel_virtualized_tb.v
Project_File_P_208 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1338627020 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 3 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_209 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/EPLLD.v
Project_File_P_209 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 46 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_210 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/VLO.v
Project_File_P_210 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 204 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_211 = /usr7/research/dkouba/project_development/verilog/Research/opencore/slice_sim/slice_vliw_tb.v
Project_File_P_211 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1339047472 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 7 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_212 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ND2.v
Project_File_P_212 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 133 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_213 = /usr7/research/dkouba/project_development/verilog/Research/opencore/reconstruction_filter.v
Project_File_P_213 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1339051824 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 18 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_214 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/ALEB2.v
Project_File_P_214 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 21 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_215 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/STFA.v
Project_File_P_215 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 194 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_216 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SBRAMB.v
Project_File_P_216 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 178 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_217 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/MUX41.v
Project_File_P_217 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 129 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_218 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/OLVDS.v
Project_File_P_218 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 158 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_219 = /usr7/research/dkouba/project_development/verilog/Research/opencore/lattice_ram_24bit_16word.v
Project_File_P_219 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1339048334 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to testlib vlog_upper 0 compile_order 13 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_220 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/SLUTA.v
Project_File_P_220 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 186 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_221 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/UDFDL5SC_UDP_X.v
Project_File_P_221 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 199 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_222 = /usr7/research/dkouba/project_development/verilog/Research/XP2 Verilog Primitives/DPR16X4B.v
Project_File_P_222 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {XP2 Primitives} last_compile 1301011992 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to testlib vlog_options {} compile_order 41 cover_expr 0 dont_compile 0 cover_stmt 0
Project_Sim_Count = 0
Project_Folder_Count = 1
Project_Folder_0 = XP2 Primitives
Project_Folder_P_0 = folder {Top Level}
Echo_Compile_Output = 0
Save_Compile_Report = 1
Project_Opt_Count = 0
ForceSoftPaths = 0
ProjectStatusDelay = 5000
VERILOG_DoubleClick = Edit
VERILOG_CustomDoubleClick = 
SYSTEMVERILOG_DoubleClick = Edit
SYSTEMVERILOG_CustomDoubleClick = 
VHDL_DoubleClick = Edit
VHDL_CustomDoubleClick = 
PSL_DoubleClick = Edit
PSL_CustomDoubleClick = 
TEXT_DoubleClick = Edit
TEXT_CustomDoubleClick = 
SYSTEMC_DoubleClick = Edit
SYSTEMC_CustomDoubleClick = 
TCL_DoubleClick = Edit
TCL_CustomDoubleClick = 
MACRO_DoubleClick = Edit
MACRO_CustomDoubleClick = 
VCD_DoubleClick = Edit
VCD_CustomDoubleClick = 
SDF_DoubleClick = Edit
SDF_CustomDoubleClick = 
XML_DoubleClick = Edit
XML_CustomDoubleClick = 
LOGFILE_DoubleClick = Edit
LOGFILE_CustomDoubleClick = 
UCDB_DoubleClick = Edit
UCDB_CustomDoubleClick = 
UPF_DoubleClick = Edit
UPF_CustomDoubleClick = 
PCF_DoubleClick = Edit
PCF_CustomDoubleClick = 
PROJECT_DoubleClick = Edit
PROJECT_CustomDoubleClick = 
VRM_DoubleClick = Edit
VRM_CustomDoubleClick = 
Project_Major_Version = 10
Project_Minor_Version = 1
