;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 106
	SPL 0, -202
	ADD 0, -17
	ADD 0, -17
	SLT @0, @2
	CMP -1, 10
	SUB #1, 100
	JMN @270, @0
	SUB #1, 100
	SLT #270, <0
	ADD 100, 9
	SPL -4, @20
	JMP @100, 2
	JMP @127, 106
	SPL 0, -202
	SUB @612, @985
	SPL 0, -202
	SUB @612, @985
	JMP <121, 106
	SPL -1, 10
	SUB #1, 100
	SUB @127, 106
	SLT 10, -0
	MOV -1, <-20
	MOV -7, <-20
	CMP -1, 10
	ADD 100, 9
	SLT 10, -0
	SUB @121, 106
	SUB -1, 10
	SUB @127, 106
	JMP @72, #202
	MOV -1, <-20
	SUB @-727, 100
	SUB @121, 106
	DJN -1, @-20
	CMP @100, @-11
	CMP @100, @-11
	JMP -7, @-20
	SUB @272, @280
	SPL 0, -202
	SPL 400, -206
	SPL 0, -202
	SPL 100, -100
	CMP -207, <-120
