Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Nov 14 09:31:47 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/yucheng/caravel-soc_fpga-lab/lab-exmem_fir/syn/lab4_1syn/timing_report.txt
| Design       : user_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (60)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (60)
-------------------------------
 There are 60 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.609        0.000                      0                    9        0.144        0.000                      0                    9        4.500        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            7.609        0.000                      0                    9        0.144        0.000                      0                    9        4.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.773ns (38.477%)  route 1.236ns (61.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.739     3.673    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/counter[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.295     3.968 r  mprj/counter[3]_i_1/O
                         net (fo=4, unplaced)         0.497     4.465    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439    12.128    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    mprj/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -4.465    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.773ns (38.477%)  route 1.236ns (61.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.739     3.673    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/counter[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.295     3.968 r  mprj/counter[3]_i_1/O
                         net (fo=4, unplaced)         0.497     4.465    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439    12.128    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    mprj/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -4.465    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.773ns (38.477%)  route 1.236ns (61.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.739     3.673    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/counter[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.295     3.968 r  mprj/counter[3]_i_1/O
                         net (fo=4, unplaced)         0.497     4.465    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439    12.128    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    mprj/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -4.465    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.773ns (38.477%)  route 1.236ns (61.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.739     3.673    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/counter[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.295     3.968 r  mprj/counter[3]_i_1/O
                         net (fo=4, unplaced)         0.497     4.465    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439    12.128    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.074    mprj/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -4.465    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.923ns (41.004%)  route 1.328ns (58.996%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.879     3.813    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/ready_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.134 r  mprj/ready_i_2/O
                         net (fo=1, unplaced)         0.449     4.583    mprj/ready_i_2_n_0
                                                                      r  mprj/ready_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.707 r  mprj/ready_i_1/O
                         net (fo=1, unplaced)         0.000     4.707    mprj/ready_i_1_n_0
                         FDRE                                         r  mprj/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439    12.128    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    mprj/ready_reg
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             8.298ns  (required time - arrival time)
  Source:                 mprj/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.797ns (50.894%)  route 0.769ns (49.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/counter_reg[2]/Q
                         net (fo=5, unplaced)         0.769     3.703    mprj/counter[2]
                                                                      r  mprj/counter[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  mprj/counter[3]_i_2/O
                         net (fo=1, unplaced)         0.000     4.022    mprj/counter[3]_i_2_n_0
                         FDRE                                         r  mprj/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439    12.128    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    mprj/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -4.022    
  -------------------------------------------------------------------
                         slack                                  8.298    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 mprj/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.773ns (50.130%)  route 0.769ns (49.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/counter_reg[2]/Q
                         net (fo=5, unplaced)         0.769     3.703    mprj/counter[2]
                                                                      r  mprj/counter[0]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.998 r  mprj/counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.998    mprj/counter[0]_i_1_n_0
                         FDRE                                         r  mprj/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439    12.128    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    mprj/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 mprj/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.773ns (50.130%)  route 0.769ns (49.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mprj/counter_reg[1]/Q
                         net (fo=5, unplaced)         0.769     3.703    mprj/counter[1]
                                                                      r  mprj/counter[2]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.998 r  mprj/counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     3.998    mprj/counter[2]_i_1_n_0
                         FDRE                                         r  mprj/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439    12.128    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    mprj/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 mprj/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wb_clk_i rise@10.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.773ns (50.260%)  route 0.765ns (49.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mprj/counter_reg[3]/Q
                         net (fo=4, unplaced)         0.765     3.699    mprj/counter[3]
                                                                      f  mprj/counter[1]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 r  mprj/counter[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.994    mprj/counter[1]_i_1_n_0
                         FDRE                                         r  mprj/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439    12.128    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    mprj/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  8.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mprj/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  mprj/counter_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    mprj/counter[0]
                                                                      f  mprj/counter[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  mprj/counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    mprj/counter[0]_i_1_n_0
                         FDRE                                         r  mprj/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    mprj/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mprj/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/counter_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    mprj/counter[0]
                                                                      r  mprj/counter[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  mprj/counter[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    mprj/counter[1]_i_1_n_0
                         FDRE                                         r  mprj/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    mprj/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mprj/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/counter_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    mprj/counter[2]
                                                                      r  mprj/counter[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.065 r  mprj/counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    mprj/counter[2]_i_1_n_0
                         FDRE                                         r  mprj/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    mprj/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mprj/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/counter_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    mprj/counter[0]
                                                                      r  mprj/counter[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.068 r  mprj/counter[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.068    mprj/counter[3]_i_2_n_0
                         FDRE                                         r  mprj/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    mprj/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 mprj/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.293ns (46.995%)  route 0.330ns (53.005%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/counter_reg[3]/Q
                         net (fo=4, unplaced)         0.141     0.966    mprj/counter[3]
                                                                      r  mprj/ready_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.067 r  mprj/ready_i_2/O
                         net (fo=1, unplaced)         0.189     1.256    mprj/ready_i_2_n_0
                                                                      r  mprj/ready_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     1.301 r  mprj/ready_i_1/O
                         net (fo=1, unplaced)         0.000     1.301    mprj/ready_i_1_n_0
                         FDRE                                         r  mprj/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    mprj/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.245ns (31.984%)  route 0.521ns (68.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.312     1.136    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/counter[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.234 r  mprj/counter[3]_i_1/O
                         net (fo=4, unplaced)         0.209     1.444    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    mprj/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.245ns (31.984%)  route 0.521ns (68.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.312     1.136    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/counter[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.234 r  mprj/counter[3]_i_1/O
                         net (fo=4, unplaced)         0.209     1.444    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    mprj/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.245ns (31.984%)  route 0.521ns (68.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.312     1.136    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/counter[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.234 r  mprj/counter[3]_i_1/O
                         net (fo=4, unplaced)         0.209     1.444    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    mprj/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mprj/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.245ns (31.984%)  route 0.521ns (68.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.312     1.136    mprj/wbs_ack_o_OBUF
                                                                      f  mprj/counter[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.234 r  mprj/counter[3]_i_1/O
                         net (fo=4, unplaced)         0.209     1.444    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    mprj/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.658    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                mprj/user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                mprj/user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                mprj/user_bram/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                mprj/user_bram/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                mprj/user_bram/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                mprj/user_bram/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                mprj/user_bram/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                mprj/user_bram/RAM_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                mprj/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                mprj/ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                mprj/ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                mprj/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                mprj/ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                mprj/ready_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 3.640ns (69.476%)  route 1.599ns (30.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     3.338 r  mprj/user_bram/RAM_reg_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     4.138    mprj/user_bram/rdata_reg[0]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.262 r  mprj/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.062    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.696 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.696    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 3.640ns (69.476%)  route 1.599ns (30.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     3.338 r  mprj/user_bram/RAM_reg_1/DOBDO[2]
                         net (fo=1, unplaced)         0.800     4.138    mprj/user_bram/rdata_reg[10]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.262 r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.062    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.696 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.696    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 3.640ns (69.476%)  route 1.599ns (30.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     3.338 r  mprj/user_bram/RAM_reg_1/DOBDO[4]
                         net (fo=1, unplaced)         0.800     4.138    mprj/user_bram/rdata_reg[12]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.262 r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.062    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.696 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.696    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 3.640ns (69.476%)  route 1.599ns (30.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     3.338 r  mprj/user_bram/RAM_reg_1/DOBDO[6]
                         net (fo=1, unplaced)         0.800     4.138    mprj/user_bram/rdata_reg[14]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.262 r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.062    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.696 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.696    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 3.640ns (69.476%)  route 1.599ns (30.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     3.338 r  mprj/user_bram/RAM_reg_2/DOBDO[0]
                         net (fo=1, unplaced)         0.800     4.138    mprj/user_bram/rdata_reg[16]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.262 r  mprj/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.062    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.696 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.696    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 3.640ns (69.476%)  route 1.599ns (30.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     3.338 r  mprj/user_bram/RAM_reg_2/DOBDO[2]
                         net (fo=1, unplaced)         0.800     4.138    mprj/user_bram/rdata_reg[18]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.262 r  mprj/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.062    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.696 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.696    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 3.640ns (69.476%)  route 1.599ns (30.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     3.338 r  mprj/user_bram/RAM_reg_2/DOBDO[4]
                         net (fo=1, unplaced)         0.800     4.138    mprj/user_bram/rdata_reg[20]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[20]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.262 r  mprj/user_bram/wbs_dat_o_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.062    wbs_dat_o_OBUF[20]
                                                                      r  wbs_dat_o_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.696 r  wbs_dat_o_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.696    wbs_dat_o[20]
                                                                      r  wbs_dat_o[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 3.640ns (69.476%)  route 1.599ns (30.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     3.338 r  mprj/user_bram/RAM_reg_2/DOBDO[6]
                         net (fo=1, unplaced)         0.800     4.138    mprj/user_bram/rdata_reg[22]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[22]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.262 r  mprj/user_bram/wbs_dat_o_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.062    wbs_dat_o_OBUF[22]
                                                                      r  wbs_dat_o_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.696 r  wbs_dat_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     7.696    wbs_dat_o[22]
                                                                      r  wbs_dat_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 3.640ns (69.476%)  route 1.599ns (30.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     3.338 r  mprj/user_bram/RAM_reg_3/DOBDO[0]
                         net (fo=1, unplaced)         0.800     4.138    mprj/user_bram/rdata_reg[24]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[24]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.262 r  mprj/user_bram/wbs_dat_o_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.062    wbs_dat_o_OBUF[24]
                                                                      r  wbs_dat_o_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.696 r  wbs_dat_o_OBUF[24]_inst/O
                         net (fo=0)                   0.000     7.696    wbs_dat_o[24]
                                                                      r  wbs_dat_o[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/user_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 3.640ns (69.476%)  route 1.599ns (30.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.584     2.456    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     3.338 r  mprj/user_bram/RAM_reg_3/DOBDO[2]
                         net (fo=1, unplaced)         0.800     4.138    mprj/user_bram/rdata_reg[26]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[26]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     4.262 r  mprj/user_bram/wbs_dat_o_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.062    wbs_dat_o_OBUF[26]
                                                                      r  wbs_dat_o_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.696 r  wbs_dat_o_OBUF[26]_inst/O
                         net (fo=0)                   0.000     7.696    wbs_dat_o[26]
                                                                      r  wbs_dat_o[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.337     1.162    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.396ns (71.156%)  route 0.566ns (28.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.229     1.053    mprj/user_bram/wbs_dat_o[0]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  mprj/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.489    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.640 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.640    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.396ns (71.156%)  route 0.566ns (28.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.229     1.053    mprj/user_bram/wbs_dat_o[0]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  mprj/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.489    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.640 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.640    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.396ns (71.156%)  route 0.566ns (28.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.229     1.053    mprj/user_bram/wbs_dat_o[0]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  mprj/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.489    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.640 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.640    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.396ns (71.156%)  route 0.566ns (28.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.229     1.053    mprj/user_bram/wbs_dat_o[0]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  mprj/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.489    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.640 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.640    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.396ns (71.156%)  route 0.566ns (28.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.229     1.053    mprj/user_bram/wbs_dat_o[0]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  mprj/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.489    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.640 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.640    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.396ns (71.156%)  route 0.566ns (28.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.229     1.053    mprj/user_bram/wbs_dat_o[0]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  mprj/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.489    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.640 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.640    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.396ns (71.156%)  route 0.566ns (28.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.229     1.053    mprj/user_bram/wbs_dat_o[0]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[20]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  mprj/user_bram/wbs_dat_o_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.489    wbs_dat_o_OBUF[20]
                                                                      r  wbs_dat_o_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.640 r  wbs_dat_o_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.640    wbs_dat_o[20]
                                                                      r  wbs_dat_o[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.396ns (71.156%)  route 0.566ns (28.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.229     1.053    mprj/user_bram/wbs_dat_o[0]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[22]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  mprj/user_bram/wbs_dat_o_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.489    wbs_dat_o_OBUF[22]
                                                                      r  wbs_dat_o_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.640 r  wbs_dat_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.640    wbs_dat_o[22]
                                                                      r  wbs_dat_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbs_dat_o[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.396ns (71.156%)  route 0.566ns (28.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.114     0.678    mprj/CLK
                         FDRE                                         r  mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/ready_reg/Q
                         net (fo=35, unplaced)        0.229     1.053    mprj/user_bram/wbs_dat_o[0]
                                                                      r  mprj/user_bram/wbs_dat_o_OBUF[24]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  mprj/user_bram/wbs_dat_o_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.489    wbs_dat_o_OBUF[24]
                                                                      r  wbs_dat_o_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.640 r  wbs_dat_o_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.640    wbs_dat_o[24]
                                                                      r  wbs_dat_o[24] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           157 Endpoints
Min Delay           157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            mprj/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.220ns (35.431%)  route 2.223ns (64.569%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[12]
                                                                      f  mprj/user_bram/RAM_reg_0_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  mprj/user_bram/RAM_reg_0_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram_n_32
                                                                      f  mprj/counter[3]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.945 r  mprj/counter[3]_i_1/O
                         net (fo=4, unplaced)         0.497     3.442    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439     2.128    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            mprj/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.220ns (35.431%)  route 2.223ns (64.569%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[12]
                                                                      f  mprj/user_bram/RAM_reg_0_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  mprj/user_bram/RAM_reg_0_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram_n_32
                                                                      f  mprj/counter[3]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.945 r  mprj/counter[3]_i_1/O
                         net (fo=4, unplaced)         0.497     3.442    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439     2.128    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[1]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            mprj/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.220ns (35.431%)  route 2.223ns (64.569%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[12]
                                                                      f  mprj/user_bram/RAM_reg_0_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  mprj/user_bram/RAM_reg_0_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram_n_32
                                                                      f  mprj/counter[3]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.945 r  mprj/counter[3]_i_1/O
                         net (fo=4, unplaced)         0.497     3.442    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439     2.128    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[2]/C

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            mprj/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.220ns (35.431%)  route 2.223ns (64.569%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      f  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[12]
                                                                      f  mprj/user_bram/RAM_reg_0_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  mprj/user_bram/RAM_reg_0_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    mprj/user_bram_n_32
                                                                      f  mprj/counter[3]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.945 r  mprj/counter[3]_i_1/O
                         net (fo=4, unplaced)         0.497     3.442    mprj/counter0
                         FDRE                                         r  mprj/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439     2.128    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[3]/C

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.220ns (37.049%)  route 2.072ns (62.952%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      r  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[20]
                                                                      r  mprj/user_bram/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/user_bram/RAM_reg_0_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/user_bram/wbs_adr_i[27]
                                                                      f  mprj/user_bram/RAM_reg_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=8, unplaced)         0.800     3.292    mprj/user_bram/p_2_in_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439     2.128    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.220ns (37.049%)  route 2.072ns (62.952%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      r  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[20]
                                                                      r  mprj/user_bram/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/user_bram/RAM_reg_0_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/user_bram/wbs_adr_i[27]
                                                                      f  mprj/user_bram/RAM_reg_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=8, unplaced)         0.800     3.292    mprj/user_bram/p_2_in_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439     2.128    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.220ns (37.049%)  route 2.072ns (62.952%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      r  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[12]
                                                                      r  mprj/user_bram/RAM_reg_0_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  mprj/user_bram/RAM_reg_0_i_3/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/user_bram/wbs_cyc_i
                                                                      r  mprj/user_bram/RAM_reg_0_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  mprj/user_bram/RAM_reg_0_i_2/O
                         net (fo=4, unplaced)         0.800     3.292    mprj/user_bram/RAM_reg_0_i_2_n_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439     2.128    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.220ns (37.049%)  route 2.072ns (62.952%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      r  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[20]
                                                                      r  mprj/user_bram/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/user_bram/RAM_reg_0_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/user_bram/wbs_adr_i[27]
                                                                      f  mprj/user_bram/RAM_reg_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=8, unplaced)         0.800     3.292    mprj/user_bram/p_2_in_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439     2.128    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[28]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_1/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.220ns (37.049%)  route 2.072ns (62.952%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[28] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[28]
                                                                      r  wbs_adr_i_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[28]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[20]
                                                                      r  mprj/user_bram/RAM_reg_0_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  mprj/user_bram/RAM_reg_0_i_4/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/user_bram/wbs_adr_i[27]
                                                                      f  mprj/user_bram/RAM_reg_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  mprj/user_bram/RAM_reg_0_i_1/O
                         net (fo=8, unplaced)         0.800     3.292    mprj/user_bram/p_2_in_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439     2.128    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.220ns (37.049%)  route 2.072ns (62.952%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      r  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    mprj/user_bram/wbs_adr_i_IBUF[12]
                                                                      r  mprj/user_bram/RAM_reg_0_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  mprj/user_bram/RAM_reg_0_i_3/O
                         net (fo=4, unplaced)         0.473     2.368    mprj/user_bram/wbs_cyc_i
                                                                      r  mprj/user_bram/RAM_reg_0_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  mprj/user_bram/RAM_reg_0_i_2/O
                         net (fo=4, unplaced)         0.800     3.292    mprj/user_bram/RAM_reg_0_i_2_n_0
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.439     2.128    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_1/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            mprj/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.538    mprj/wb_rst_i_IBUF
                         FDRE                                         r  mprj/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            mprj/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.538    mprj/wb_rst_i_IBUF
                         FDRE                                         r  mprj/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            mprj/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.538    mprj/wb_rst_i_IBUF
                         FDRE                                         r  mprj/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            mprj/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=9, unplaced)         0.337     0.538    mprj/wb_rst_i_IBUF
                         FDRE                                         r  mprj/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/CLK
                         FDRE                                         r  mprj/counter_reg[3]/C

Slack:                    inf
  Source:                 wbs_adr_i[7]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[7] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[7]
                                                                      r  wbs_adr_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[7]_inst/O
                         net (fo=8, unplaced)         0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[7]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[8]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[8] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[8]
                                                                      r  wbs_adr_i_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[8]_inst/O
                         net (fo=8, unplaced)         0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[8]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[9]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[9] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[9]
                                                                      r  wbs_adr_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[9]_inst/O
                         net (fo=8, unplaced)         0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[9]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[10]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[10]
                                                                      r  wbs_adr_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[10]_inst/O
                         net (fo=8, unplaced)         0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[10]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[11]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[11] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[11]
                                                                      r  wbs_adr_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[11]_inst/O
                         net (fo=8, unplaced)         0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[11]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            mprj/user_bram/RAM_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=8, unplaced)         0.337     0.538    mprj/user_bram/wbs_adr_i_IBUF[0]
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=13, unplaced)        0.259     1.032    mprj/user_bram/CLK
                         RAMB36E1                                     r  mprj/user_bram/RAM_reg_0/CLKARDCLK





