Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Kirill\Documents\picorv_c10gx\ip\ts_fifo.ip --block-symbol-file --output-directory=C:\Users\Kirill\Documents\picorv_c10gx\ip\ts_fifo --family="Cyclone 10 GX" --part=10CX220YF780E5G
: ts_fifo.fifo_0: Targeting device family: Cyclone 10 GX.
: ts_fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: ts_fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: ts_fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: ts_fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Kirill\Documents\picorv_c10gx\ip\ts_fifo.ip --synthesis=VERILOG --output-directory=C:\Users\Kirill\Documents\picorv_c10gx\ip\ts_fifo --family="Cyclone 10 GX" --part=10CX220YF780E5G
: ts_fifo.fifo_0: Targeting device family: Cyclone 10 GX.
: ts_fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: ts_fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: ts_fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: ts_fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: ts_fifo: "Transforming system: ts_fifo"
Info: ts_fifo: "Naming system components in system: ts_fifo"
Info: ts_fifo: "Processing generation queue"
Info: ts_fifo: "Generating: ts_fifo"
Info: ts_fifo: "Generating: ts_fifo_fifo_1930_4qqovji"
Info: ts_fifo: Done "ts_fifo" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ts_fifo. No files generated.
Info: Finished: Generate IP Core Documentation
