##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_DBG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_DBG_IntClock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (UART_DBG_IntClock:R vs. UART_DBG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                    | Frequency: 62.65 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 59.38 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_DBG_IntClock          | Frequency: 58.36 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            83333.3          67372       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_DBG_IntClock  41666.7          24827       N/A              N/A         N/A              N/A         N/A              N/A         
UART_DBG_IntClock  UART_DBG_IntClock  2.16667e+006     2149533     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
Pin_1(0)_PAD:in  17235         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase     
-------------  ------------  -------------------  
TxUART(0)_PAD  29996         UART_DBG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 62.65 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 67372p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 80483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13111
-------------------------------------   ----- 
End-of-path arrival time (ps)           13111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3   count7cell      1940   1940  67372  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_1  macrocell1      3722   5662  67372  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1      3350   9012  67372  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4099  13111  67372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.38 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24827p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13370
-------------------------------------   ----- 
End-of-path arrival time (ps)           13370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RxUART(0)/fb                                iocell3         1816   1816  24827  RISE       1
\UART_DBG:BUART:rx_postpoll\/main_1         macrocell10     5896   7712  24827  RISE       1
\UART_DBG:BUART:rx_postpoll\/q              macrocell10     3350  11062  24827  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2308  13370  24827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_DBG_IntClock
***********************************************
Clock: UART_DBG_IntClock
Frequency: 58.36 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_DBG:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149533p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11774
-------------------------------------   ----- 
End-of-path arrival time (ps)           11774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q            macrocell31   1250   1250  2149533  RISE       1
\UART_DBG:BUART:rx_counter_load\/main_3  macrocell9    4862   6112  2149533  RISE       1
\UART_DBG:BUART:rx_counter_load\/q       macrocell9    3350   9462  2149533  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/load   count7cell    2312  11774  2149533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_DBG_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24827p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13370
-------------------------------------   ----- 
End-of-path arrival time (ps)           13370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RxUART(0)/fb                                iocell3         1816   1816  24827  RISE       1
\UART_DBG:BUART:rx_postpoll\/main_1         macrocell10     5896   7712  24827  RISE       1
\UART_DBG:BUART:rx_postpoll\/q              macrocell10     3350  11062  24827  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2308  13370  24827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 67372p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 80483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13111
-------------------------------------   ----- 
End-of-path arrival time (ps)           13111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3   count7cell      1940   1940  67372  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_1  macrocell1      3722   5662  67372  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1      3350   9012  67372  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4099  13111  67372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1


5.3::Critical Path Report for (UART_DBG_IntClock:R vs. UART_DBG_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_DBG:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149533p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11774
-------------------------------------   ----- 
End-of-path arrival time (ps)           11774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q            macrocell31   1250   1250  2149533  RISE       1
\UART_DBG:BUART:rx_counter_load\/main_3  macrocell9    4862   6112  2149533  RISE       1
\UART_DBG:BUART:rx_counter_load\/q       macrocell9    3350   9462  2149533  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/load   count7cell    2312  11774  2149533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24827p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13370
-------------------------------------   ----- 
End-of-path arrival time (ps)           13370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RxUART(0)/fb                                iocell3         1816   1816  24827  RISE       1
\UART_DBG:BUART:rx_postpoll\/main_1         macrocell10     5896   7712  24827  RISE       1
\UART_DBG:BUART:rx_postpoll\/q              macrocell10     3350  11062  24827  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2308  13370  24827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 30445p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7712
-------------------------------------   ---- 
End-of-path arrival time (ps)           7712
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                         iocell3       1816   1816  24827  RISE       1
\UART_DBG:BUART:pollcount_1\/main_3  macrocell34   5896   7712  30445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 30445p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7712
-------------------------------------   ---- 
End-of-path arrival time (ps)           7712
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                         iocell3       1816   1816  24827  RISE       1
\UART_DBG:BUART:pollcount_0\/main_2  macrocell35   5896   7712  30445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 31326p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                        iocell3       1816   1816  24827  RISE       1
\UART_DBG:BUART:rx_state_2\/main_8  macrocell31   5015   6831  31326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 31326p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                         iocell3       1816   1816  24827  RISE       1
\UART_DBG:BUART:rx_status_3\/main_6  macrocell36   5015   6831  31326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_last\/main_0
Capture Clock  : \UART_DBG:BUART:rx_last\/clock_0
Path slack     : 31326p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                     iocell3       1816   1816  24827  RISE       1
\UART_DBG:BUART:rx_last\/main_0  macrocell37   5015   6831  31326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_last\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 31343p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                        iocell3       1816   1816  24827  RISE       1
\UART_DBG:BUART:rx_state_0\/main_9  macrocell28   4998   6814  31343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 67372p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 80483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13111
-------------------------------------   ----- 
End-of-path arrival time (ps)           13111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3   count7cell      1940   1940  67372  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_1  macrocell1      3722   5662  67372  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1      3350   9012  67372  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4099  13111  67372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 67633p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15201
-------------------------------------   ----- 
End-of-path arrival time (ps)           15201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3   count7cell     1940   1940  67372  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_1  macrocell1     3722   5662  67372  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1     3350   9012  67372  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_3    statusicell1   6189  15201  67633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPICAN:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPICAN:BSPIM:RxStsReg\/clock
Path slack     : 69841p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12992
-------------------------------------   ----- 
End-of-path arrival time (ps)           12992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  69841  RISE       1
\SPICAN:BSPIM:rx_status_6\/main_5          macrocell4      3789   7369  69841  RISE       1
\SPICAN:BSPIM:rx_status_6\/q               macrocell4      3350  10719  69841  RISE       1
\SPICAN:BSPIM:RxStsReg\/status_6           statusicell2    2274  12992  69841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:RxStsReg\/clock                              statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 71018p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11815
-------------------------------------   ----- 
End-of-path arrival time (ps)           11815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q           macrocell16    1250   1250  71018  RISE       1
\SPICAN:BSPIM:tx_status_0\/main_2  macrocell2     4889   6139  71018  RISE       1
\SPICAN:BSPIM:tx_status_0\/q       macrocell2     3350   9489  71018  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_0   statusicell1   2326  11815  71018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 71830p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q            macrocell16     1250   1250  71018  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4244   5494  71830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 71966p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q            macrocell15     1250   1250  71731  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   4108   5358  71966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPICAN:BSPIM:mosi_reg\/main_4
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 72137p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  72137  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_4    macrocell13     2326   7686  72137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPICAN:BSPIM:state_0\/main_3
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 72513p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  72513  RISE       1
\SPICAN:BSPIM:state_0\/main_3              macrocell16     3730   7310  72513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPICAN:BSPIM:state_2\/main_8
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 72703p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  72513  RISE       1
\SPICAN:BSPIM:state_2\/main_8              macrocell14     3540   7120  72703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPICAN:BSPIM:state_1\/main_8
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 72703p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  72513  RISE       1
\SPICAN:BSPIM:state_1\/main_8              macrocell15     3540   7120  72703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 72826p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q            macrocell14     1250   1250  71726  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   3248   4498  72826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : Net_33/main_1
Capture Clock  : Net_33/clock_0
Path slack     : 72998p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q  macrocell15   1250   1250  71731  RISE       1
Net_33/main_1             macrocell17   5575   6825  72998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : Net_32/main_1
Capture Clock  : Net_32/clock_0
Path slack     : 72998p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6825
-------------------------------------   ---- 
End-of-path arrival time (ps)           6825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q  macrocell15   1250   1250  71731  RISE       1
Net_32/main_1             macrocell21   5575   6825  72998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell21         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:state_0\/main_1
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 73005p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q       macrocell15   1250   1250  71731  RISE       1
\SPICAN:BSPIM:state_0\/main_1  macrocell16   5568   6818  73005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_1
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 73005p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q         macrocell15   1250   1250  71731  RISE       1
\SPICAN:BSPIM:load_cond\/main_1  macrocell18   5568   6818  73005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:state_2\/main_4
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 73608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  67372  RISE       1
\SPICAN:BSPIM:state_2\/main_4      macrocell14   4275   6215  73608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:state_1\/main_4
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 73608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  67372  RISE       1
\SPICAN:BSPIM:state_1\/main_4      macrocell15   4275   6215  73608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:ld_ident\/main_4
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 73608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  67372  RISE       1
\SPICAN:BSPIM:ld_ident\/main_4     macrocell19   4275   6215  73608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : Net_33/main_2
Capture Clock  : Net_33/clock_0
Path slack     : 73660p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q  macrocell16   1250   1250  71018  RISE       1
Net_33/main_2             macrocell17   4913   6163  73660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : Net_32/main_2
Capture Clock  : Net_32/clock_0
Path slack     : 73660p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q  macrocell16   1250   1250  71018  RISE       1
Net_32/main_2             macrocell21   4913   6163  73660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell21         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 73684p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q          macrocell16   1250   1250  71018  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_2  macrocell20   4889   6139  73684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:load_cond\/main_4
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 73694p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  67372  RISE       1
\SPICAN:BSPIM:load_cond\/main_4    macrocell18   4189   6129  73694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:state_2\/main_2
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 73757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q       macrocell16   1250   1250  71018  RISE       1
\SPICAN:BSPIM:state_2\/main_2  macrocell14   4816   6066  73757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:state_1\/main_2
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 73757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q       macrocell16   1250   1250  71018  RISE       1
\SPICAN:BSPIM:state_1\/main_2  macrocell15   4816   6066  73757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_2
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 73757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q        macrocell16   1250   1250  71018  RISE       1
\SPICAN:BSPIM:ld_ident\/main_2  macrocell19   4816   6066  73757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_2
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 73895p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q        macrocell15   1250   1250  71731  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_2  macrocell13   4678   5928  73895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:mosi_reg\/main_6
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74161p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  67372  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_6     macrocell13   3722   5662  74161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:load_cond\/main_7
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74164p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  68265  RISE       1
\SPICAN:BSPIM:load_cond\/main_7    macrocell18   3720   5660  74164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:load_cond\/main_3
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74182p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5641
-------------------------------------   ---- 
End-of-path arrival time (ps)           5641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  68282  RISE       1
\SPICAN:BSPIM:load_cond\/main_3    macrocell18   3701   5641  74182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:load_cond\/main_5
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68298  RISE       1
\SPICAN:BSPIM:load_cond\/main_5    macrocell18   3685   5625  74198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:load_cond\/main_6
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74204p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  68303  RISE       1
\SPICAN:BSPIM:load_cond\/main_6    macrocell18   3680   5620  74204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 74391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q          macrocell14   1250   1250  71726  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_0  macrocell20   4182   5432  74391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 74397p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q          macrocell15   1250   1250  71731  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_1  macrocell20   4177   5427  74397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:state_0\/main_0
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 74402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q       macrocell14   1250   1250  71726  RISE       1
\SPICAN:BSPIM:state_0\/main_0  macrocell16   4172   5422  74402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_0
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q         macrocell14   1250   1250  71726  RISE       1
\SPICAN:BSPIM:load_cond\/main_0  macrocell18   4172   5422  74402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : Net_33/main_0
Capture Clock  : Net_33/clock_0
Path slack     : 74405p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q  macrocell14   1250   1250  71726  RISE       1
Net_33/main_0             macrocell17   4168   5418  74405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : Net_32/main_0
Capture Clock  : Net_32/clock_0
Path slack     : 74405p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q  macrocell14   1250   1250  71726  RISE       1
Net_32/main_0             macrocell21   4168   5418  74405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell21         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:cnt_enable\/q
Path End       : \SPICAN:BSPIM:BitCounter\/enable
Capture Clock  : \SPICAN:BSPIM:BitCounter\/clock
Path slack     : 74649p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 79273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:cnt_enable\/q       macrocell20   1250   1250  74649  RISE       1
\SPICAN:BSPIM:BitCounter\/enable  count7cell    3374   4624  74649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_3
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74796p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q        macrocell16   1250   1250  71018  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_3  macrocell13   3777   5027  74796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:mosi_reg\/main_9
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 75054p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  68265  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_9     macrocell13   2829   4769  75054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:state_2\/main_7
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 75064p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  68265  RISE       1
\SPICAN:BSPIM:state_2\/main_7      macrocell14   2819   4759  75064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:state_1\/main_7
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 75064p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  68265  RISE       1
\SPICAN:BSPIM:state_1\/main_7      macrocell15   2819   4759  75064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:ld_ident\/main_7
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 75064p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  68265  RISE       1
\SPICAN:BSPIM:ld_ident\/main_7     macrocell19   2819   4759  75064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:mosi_reg\/main_5
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 75072p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  68282  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_5     macrocell13   2812   4752  75072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:mosi_reg\/main_7
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 75087p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68298  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_7     macrocell13   2796   4736  75087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:mosi_reg\/main_8
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 75093p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  68303  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_8     macrocell13   2791   4731  75093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:state_2\/main_3
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 75094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  68282  RISE       1
\SPICAN:BSPIM:state_2\/main_3      macrocell14   2790   4730  75094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:state_1\/main_3
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 75094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  68282  RISE       1
\SPICAN:BSPIM:state_1\/main_3      macrocell15   2790   4730  75094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:ld_ident\/main_3
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 75094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  68282  RISE       1
\SPICAN:BSPIM:ld_ident\/main_3     macrocell19   2790   4730  75094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:state_2\/main_6
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 75094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  68303  RISE       1
\SPICAN:BSPIM:state_2\/main_6      macrocell14   2789   4729  75094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:state_1\/main_6
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 75094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  68303  RISE       1
\SPICAN:BSPIM:state_1\/main_6      macrocell15   2789   4729  75094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:ld_ident\/main_6
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 75094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  68303  RISE       1
\SPICAN:BSPIM:ld_ident\/main_6     macrocell19   2789   4729  75094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:state_2\/main_5
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 75094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68298  RISE       1
\SPICAN:BSPIM:state_2\/main_5      macrocell14   2789   4729  75094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:state_1\/main_5
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 75094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68298  RISE       1
\SPICAN:BSPIM:state_1\/main_5      macrocell15   2789   4729  75094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:ld_ident\/main_5
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 75094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68298  RISE       1
\SPICAN:BSPIM:ld_ident\/main_5     macrocell19   2789   4729  75094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:state_2\/main_0
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 75290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q       macrocell14   1250   1250  71726  RISE       1
\SPICAN:BSPIM:state_2\/main_0  macrocell14   3284   4534  75290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:state_1\/main_0
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 75290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q       macrocell14   1250   1250  71726  RISE       1
\SPICAN:BSPIM:state_1\/main_0  macrocell15   3284   4534  75290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_0
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 75290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q        macrocell14   1250   1250  71726  RISE       1
\SPICAN:BSPIM:ld_ident\/main_0  macrocell19   3284   4534  75290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_1
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 75291p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q        macrocell14   1250   1250  71726  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_1  macrocell13   3282   4532  75291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:state_2\/main_1
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 75296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q       macrocell15   1250   1250  71731  RISE       1
\SPICAN:BSPIM:state_2\/main_1  macrocell14   3278   4528  75296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:state_1\/main_1
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 75296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q       macrocell15   1250   1250  71731  RISE       1
\SPICAN:BSPIM:state_1\/main_1  macrocell15   3278   4528  75296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_1
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 75296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q        macrocell15   1250   1250  71731  RISE       1
\SPICAN:BSPIM:ld_ident\/main_1  macrocell19   3278   4528  75296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:state_2\/main_9
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 75787p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q      macrocell19   1250   1250  75787  RISE       1
\SPICAN:BSPIM:state_2\/main_9  macrocell14   2787   4037  75787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:state_1\/main_9
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 75787p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q      macrocell19   1250   1250  75787  RISE       1
\SPICAN:BSPIM:state_1\/main_9  macrocell15   2787   4037  75787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_8
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 75787p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q       macrocell19   1250   1250  75787  RISE       1
\SPICAN:BSPIM:ld_ident\/main_8  macrocell19   2787   4037  75787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_10
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 75806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q        macrocell19   1250   1250  75787  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_10  macrocell13   2768   4018  75806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:cnt_enable\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 75967p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:cnt_enable\/q       macrocell20   1250   1250  74649  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_3  macrocell20   2607   3857  75967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_33/q
Path End       : Net_33/main_3
Capture Clock  : Net_33/clock_0
Path slack     : 76278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell17         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_33/q       macrocell17   1250   1250  76278  RISE       1
Net_33/main_3  macrocell17   2295   3545  76278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_32/q
Path End       : Net_32/main_3
Capture Clock  : Net_32/clock_0
Path slack     : 76283p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell21         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_32/q       macrocell21   1250   1250  76283  RISE       1
Net_32/main_3  macrocell21   2290   3540  76283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell21         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:mosi_reg\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_0
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:mosi_reg\/q       macrocell13   1250   1250  76286  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_0  macrocell13   2288   3538  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:load_cond\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_8
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 76338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:load_cond\/q       macrocell18   1250   1250  76338  RISE       1
\SPICAN:BSPIM:load_cond\/main_8  macrocell18   2235   3485  76338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:state_0\/main_2
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 76345p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q       macrocell16   1250   1250  71018  RISE       1
\SPICAN:BSPIM:state_0\/main_2  macrocell16   2229   3479  76345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_2
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 76345p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q         macrocell16   1250   1250  71018  RISE       1
\SPICAN:BSPIM:load_cond\/main_2  macrocell18   2229   3479  76345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_DBG:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149533p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11774
-------------------------------------   ----- 
End-of-path arrival time (ps)           11774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q            macrocell31   1250   1250  2149533  RISE       1
\UART_DBG:BUART:rx_counter_load\/main_3  macrocell9    4862   6112  2149533  RISE       1
\UART_DBG:BUART:rx_counter_load\/q       macrocell9    3350   9462  2149533  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/load   count7cell    2312  11774  2149533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149754p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10722
-------------------------------------   ----- 
End-of-path arrival time (ps)           10722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q                      macrocell24     1250   1250  2149754  RISE       1
\UART_DBG:BUART:counter_load_not\/main_1           macrocell6      3270   4520  2149754  RISE       1
\UART_DBG:BUART:counter_load_not\/q                macrocell6      3350   7870  2149754  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2853  10722  2149754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DBG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_DBG:BUART:sRX:RxSts\/clock
Path slack     : 2150540p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15627
-------------------------------------   ----- 
End-of-path arrival time (ps)           15627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2150540  RISE       1
\UART_DBG:BUART:rx_status_4\/main_1                 macrocell11     2890   6470  2150540  RISE       1
\UART_DBG:BUART:rx_status_4\/q                      macrocell11     3350   9820  2150540  RISE       1
\UART_DBG:BUART:sRX:RxSts\/status_4                 statusicell4    5806  15627  2150540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DBG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_DBG:BUART:sTX:TxSts\/clock
Path slack     : 2154139p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12028
-------------------------------------   ----- 
End-of-path arrival time (ps)           12028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  2154139  RISE       1
\UART_DBG:BUART:tx_status_0\/main_3                 macrocell7      2233   5813  2154139  RISE       1
\UART_DBG:BUART:tx_status_0\/q                      macrocell7      3350   9163  2154139  RISE       1
\UART_DBG:BUART:sTX:TxSts\/status_0                 statusicell3    2865  12028  2154139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2154286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8871
-------------------------------------   ---- 
End-of-path arrival time (ps)           8871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell35   1250   1250  2152209  RISE       1
\UART_DBG:BUART:rx_status_3\/main_7  macrocell36   7621   8871  2154286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154474p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q         macrocell27     1250   1250  2151303  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   4933   6183  2154474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154483p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q                macrocell28     1250   1250  2151312  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   4924   6174  2154483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2154872p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8285
-------------------------------------   ---- 
End-of-path arrival time (ps)           8285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell35   1250   1250  2152209  RISE       1
\UART_DBG:BUART:rx_state_0\/main_10  macrocell28   7035   8285  2154872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2155531p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q       macrocell31   1250   1250  2149533  RISE       1
\UART_DBG:BUART:rx_state_2\/main_4  macrocell31   6375   7625  2155531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2155531p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q        macrocell31   1250   1250  2149533  RISE       1
\UART_DBG:BUART:rx_status_3\/main_4  macrocell36   6375   7625  2155531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155992p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150161  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   4475   4665  2155992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_DBG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156132p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q                macrocell24     1250   1250  2149754  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3275   4525  2156132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_DBG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156239p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q                macrocell23     1250   1250  2149861  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3168   4418  2156239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156417p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6740
-------------------------------------   ---- 
End-of-path arrival time (ps)           6740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q        macrocell27   1250   1250  2151303  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_0  macrocell33   5490   6740  2156417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell33         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156420p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q               macrocell28   1250   1250  2151312  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_1  macrocell33   5486   6736  2156420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell33         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_DBG:BUART:txn\/main_3
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2156540p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  2156540  RISE       1
\UART_DBG:BUART:txn\/main_3                macrocell22     2246   6616  2156540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2157045p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q       macrocell31   1250   1250  2149533  RISE       1
\UART_DBG:BUART:rx_state_0\/main_4  macrocell28   4862   6112  2157045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2157045p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q       macrocell31   1250   1250  2149533  RISE       1
\UART_DBG:BUART:rx_state_3\/main_4  macrocell30   4862   6112  2157045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157071p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6086
-------------------------------------   ---- 
End-of-path arrival time (ps)           6086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q               macrocell31   1250   1250  2149533  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_3  macrocell33   4836   6086  2157071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell33         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157086p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           3570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q          macrocell32     1250   1250  2157086  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   2320   3570  2157086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_1\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2157226p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_1\/q       macrocell34   1250   1250  2153097  RISE       1
\UART_DBG:BUART:rx_status_3\/main_5  macrocell36   4681   5931  2157226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_1\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2157244p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_1\/q      macrocell34   1250   1250  2153097  RISE       1
\UART_DBG:BUART:rx_state_0\/main_8  macrocell28   4663   5913  2157244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DBG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2157344p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  2154139  RISE       1
\UART_DBG:BUART:tx_state_0\/main_3                  macrocell24     2233   5813  2157344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_load_fifo\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157780p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_load_fifo\/q            macrocell29     1250   1250  2152580  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   4507   5757  2157780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 2157827p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell35   1250   1250  2152209  RISE       1
\UART_DBG:BUART:pollcount_1\/main_4  macrocell34   4080   5330  2157827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 2157827p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell35   1250   1250  2152209  RISE       1
\UART_DBG:BUART:pollcount_0\/main_3  macrocell35   4080   5330  2157827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157892p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q               macrocell30   1250   1250  2151442  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_2  macrocell33   4015   5265  2157892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell33         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2157996p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q         macrocell31   1250   1250  2149533  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_4  macrocell29   3911   5161  2157996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158077p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158077  RISE       1
\UART_DBG:BUART:rx_state_0\/main_5         macrocell28   3139   5079  2158077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158077p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158077  RISE       1
\UART_DBG:BUART:rx_state_3\/main_5         macrocell30   3139   5079  2158077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158079p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158077  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_5       macrocell29   3138   5078  2158079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158097p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158097  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_6       macrocell29   3120   5060  2158097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158100  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_7       macrocell29   3117   5057  2158100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2158107p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158097  RISE       1
\UART_DBG:BUART:rx_state_2\/main_6         macrocell31   3109   5049  2158107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2158111p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158100  RISE       1
\UART_DBG:BUART:rx_state_2\/main_7         macrocell31   3106   5046  2158111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158255p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158100  RISE       1
\UART_DBG:BUART:rx_state_0\/main_7         macrocell28   2962   4902  2158255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158255p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158100  RISE       1
\UART_DBG:BUART:rx_state_3\/main_7         macrocell30   2962   4902  2158255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158259p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158097  RISE       1
\UART_DBG:BUART:rx_state_0\/main_6         macrocell28   2958   4898  2158259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158259p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158097  RISE       1
\UART_DBG:BUART:rx_state_3\/main_6         macrocell30   2958   4898  2158259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2158272p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158077  RISE       1
\UART_DBG:BUART:rx_state_2\/main_5         macrocell31   2945   4885  2158272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_DBG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_DBG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158291  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/main_2   macrocell32   2926   4866  2158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DBG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_DBG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158293  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/main_1   macrocell32   2924   4864  2158293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DBG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 2158293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158293  RISE       1
\UART_DBG:BUART:pollcount_1\/main_1        macrocell34   2924   4864  2158293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DBG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 2158293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158293  RISE       1
\UART_DBG:BUART:pollcount_0\/main_1        macrocell35   2924   4864  2158293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DBG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_DBG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158294p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158294  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/main_0   macrocell32   2922   4862  2158294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DBG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 2158294p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158294  RISE       1
\UART_DBG:BUART:pollcount_1\/main_0        macrocell34   2922   4862  2158294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DBG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 2158294p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158294  RISE       1
\UART_DBG:BUART:pollcount_0\/main_0        macrocell35   2922   4862  2158294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2158343p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  2157086  RISE       1
\UART_DBG:BUART:rx_state_2\/main_2   macrocell31   3563   4813  2158343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2158343p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  2157086  RISE       1
\UART_DBG:BUART:rx_status_3\/main_2  macrocell36   3563   4813  2158343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158357p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  2157086  RISE       1
\UART_DBG:BUART:rx_state_0\/main_2   macrocell28   3550   4800  2158357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158357p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  2157086  RISE       1
\UART_DBG:BUART:rx_state_3\/main_2   macrocell30   3550   4800  2158357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158369p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q   macrocell32   1250   1250  2157086  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_2  macrocell29   3538   4788  2158369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2158637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q       macrocell24   1250   1250  2149754  RISE       1
\UART_DBG:BUART:tx_state_0\/main_1  macrocell24   3270   4520  2158637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:txn\/main_2
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2158643p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q  macrocell24   1250   1250  2149754  RISE       1
\UART_DBG:BUART:txn\/main_2    macrocell22   3263   4513  2158643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_1\/q
Path End       : \UART_DBG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 2158715p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_1\/q       macrocell34   1250   1250  2153097  RISE       1
\UART_DBG:BUART:pollcount_1\/main_2  macrocell34   3192   4442  2158715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2158741p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q       macrocell23   1250   1250  2149861  RISE       1
\UART_DBG:BUART:tx_state_1\/main_0  macrocell23   3165   4415  2158741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2158741p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q       macrocell23   1250   1250  2149861  RISE       1
\UART_DBG:BUART:tx_state_2\/main_0  macrocell25   3165   4415  2158741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 2158741p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q      macrocell23   1250   1250  2149861  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_0  macrocell26   3165   4415  2158741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2158744p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q       macrocell23   1250   1250  2149861  RISE       1
\UART_DBG:BUART:tx_state_0\/main_0  macrocell24   3163   4413  2158744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:txn\/main_1
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2158755p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q  macrocell23   1250   1250  2149861  RISE       1
\UART_DBG:BUART:txn\/main_1    macrocell22   3152   4402  2158755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2158811p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  2151303  RISE       1
\UART_DBG:BUART:rx_state_2\/main_0    macrocell31   3096   4346  2158811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2158811p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  2151303  RISE       1
\UART_DBG:BUART:rx_status_3\/main_0   macrocell36   3096   4346  2158811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158815p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  2151303  RISE       1
\UART_DBG:BUART:rx_state_0\/main_0    macrocell28   3092   4342  2158815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158815p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  2151303  RISE       1
\UART_DBG:BUART:rx_state_3\/main_0    macrocell30   3092   4342  2158815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158819p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q         macrocell30   1250   1250  2151442  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_3  macrocell29   3087   4337  2158819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2158821p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q       macrocell30   1250   1250  2151442  RISE       1
\UART_DBG:BUART:rx_state_2\/main_3  macrocell31   3086   4336  2158821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2158821p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q        macrocell30   1250   1250  2151442  RISE       1
\UART_DBG:BUART:rx_status_3\/main_3  macrocell36   3086   4336  2158821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158824p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q       macrocell28   1250   1250  2151312  RISE       1
\UART_DBG:BUART:rx_state_0\/main_1  macrocell28   3083   4333  2158824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158824p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q       macrocell28   1250   1250  2151312  RISE       1
\UART_DBG:BUART:rx_state_3\/main_1  macrocell30   3083   4333  2158824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2158824p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q       macrocell28   1250   1250  2151312  RISE       1
\UART_DBG:BUART:rx_state_2\/main_1  macrocell31   3083   4333  2158824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2158824p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q        macrocell28   1250   1250  2151312  RISE       1
\UART_DBG:BUART:rx_status_3\/main_1  macrocell36   3083   4333  2158824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2158884p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q       macrocell24   1250   1250  2149754  RISE       1
\UART_DBG:BUART:tx_state_1\/main_1  macrocell23   3022   4272  2158884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2158884p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q       macrocell24   1250   1250  2149754  RISE       1
\UART_DBG:BUART:tx_state_2\/main_1  macrocell25   3022   4272  2158884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 2158884p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q      macrocell24   1250   1250  2149754  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_1  macrocell26   3022   4272  2158884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2158892p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q       macrocell25   1250   1250  2150009  RISE       1
\UART_DBG:BUART:tx_state_0\/main_4  macrocell24   3015   4265  2158892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:txn\/main_4
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2158897p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q  macrocell25   1250   1250  2150009  RISE       1
\UART_DBG:BUART:txn\/main_4    macrocell22   3010   4260  2158897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2158923p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q        macrocell26   1250   1250  2158923  RISE       1
\UART_DBG:BUART:tx_state_1\/main_5  macrocell23   2984   4234  2158923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2158923p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q        macrocell26   1250   1250  2158923  RISE       1
\UART_DBG:BUART:tx_state_2\/main_5  macrocell25   2984   4234  2158923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:txn\/main_6
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2158925p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q  macrocell26   1250   1250  2158923  RISE       1
\UART_DBG:BUART:txn\/main_6   macrocell22   2982   4232  2158925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158946p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  2151303  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_0  macrocell29   2961   4211  2158946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158954p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q       macrocell30   1250   1250  2151442  RISE       1
\UART_DBG:BUART:rx_state_0\/main_3  macrocell28   2953   4203  2158954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158954p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q       macrocell30   1250   1250  2151442  RISE       1
\UART_DBG:BUART:rx_state_3\/main_3  macrocell30   2953   4203  2158954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158956p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q         macrocell28   1250   1250  2151312  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_1  macrocell29   2951   4201  2158956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2159035p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q       macrocell25   1250   1250  2150009  RISE       1
\UART_DBG:BUART:tx_state_1\/main_3  macrocell23   2872   4122  2159035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2159035p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q       macrocell25   1250   1250  2150009  RISE       1
\UART_DBG:BUART:tx_state_2\/main_3  macrocell25   2872   4122  2159035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 2159035p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q      macrocell25   1250   1250  2150009  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_3  macrocell26   2872   4122  2159035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2159044p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150161  RISE       1
\UART_DBG:BUART:tx_state_0\/main_2               macrocell24     3923   4113  2159044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2159051p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q        macrocell26   1250   1250  2158923  RISE       1
\UART_DBG:BUART:tx_state_0\/main_5  macrocell24   2855   4105  2159051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2159421p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3736
-------------------------------------   ---- 
End-of-path arrival time (ps)           3736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150161  RISE       1
\UART_DBG:BUART:tx_state_1\/main_2               macrocell23     3546   3736  2159421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2159421p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3736
-------------------------------------   ---- 
End-of-path arrival time (ps)           3736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150161  RISE       1
\UART_DBG:BUART:tx_state_2\/main_2               macrocell25     3546   3736  2159421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 2159421p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3736
-------------------------------------   ---- 
End-of-path arrival time (ps)           3736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150161  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_2                macrocell26     3546   3736  2159421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_last\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_last\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_last\/q          macrocell37   1250   1250  2159605  RISE       1
\UART_DBG:BUART:rx_state_2\/main_9  macrocell31   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:txn\/q
Path End       : \UART_DBG:BUART:txn\/main_0
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2159664p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:txn\/q       macrocell22   1250   1250  2159664  RISE       1
\UART_DBG:BUART:txn\/main_0  macrocell22   2243   3493  2159664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DBG:BUART:txn\/main_5
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2159895p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3262
-------------------------------------   ---- 
End-of-path arrival time (ps)           3262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2159895  RISE       1
\UART_DBG:BUART:txn\/main_5                      macrocell22     3072   3262  2159895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DBG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2159903p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3254
-------------------------------------   ---- 
End-of-path arrival time (ps)           3254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2159895  RISE       1
\UART_DBG:BUART:tx_state_1\/main_4               macrocell23     3064   3254  2159903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DBG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2159903p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3254
-------------------------------------   ---- 
End-of-path arrival time (ps)           3254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2159895  RISE       1
\UART_DBG:BUART:tx_state_2\/main_4               macrocell25     3064   3254  2159903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_status_3\/q
Path End       : \UART_DBG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_DBG:BUART:sRX:RxSts\/clock
Path slack     : 2162012p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_status_3\/q       macrocell36    1250   1250  2162012  RISE       1
\UART_DBG:BUART:sRX:RxSts\/status_3  statusicell4   2905   4155  2162012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

