// Seed: 2693083695
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input tri1 id_2
);
  uwire id_4;
  assign id_4 = -1 >= -1'd0;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    input  wor  id_2
);
  uwire [1 : 1] id_4;
  assign id_4 = 1;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_4 = 0;
  parameter id_5 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_6;
endmodule
