// Seed: 3621152449
module module_0 (
    output wire id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire module_0,
    output supply1 id_4
);
  assign id_4 = id_2 << !id_1;
endmodule
module module_1 #(
    parameter id_16 = 32'd31,
    parameter id_9  = 32'd51
) (
    input tri0 id_0,
    input uwire id_1,
    input wire id_2,
    input wor id_3,
    output wand id_4,
    input uwire id_5,
    output supply0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input wor _id_9
    , id_15,
    input tri0 id_10,
    output wire id_11,
    input wand id_12,
    input wire id_13
);
  logic [1 : id_9] _id_16;
  wire id_17;
  assign id_6 = id_16;
  wire id_18;
  logic id_19 = id_5;
  wire [-1 : !  id_16] id_20;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_5,
      id_2,
      id_11
  );
  assign modCall_1.id_3 = 0;
  logic ["" !=  1 : 1 'b0] id_21;
endmodule
