// Seed: 1126214935
module module_0 (
    input  wire  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  wand  id_5,
    output tri0  id_6,
    output tri1  id_7,
    input  uwire id_8
);
  assign id_7 = 1'b0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input supply0 id_2
);
  assign id_1 = 1 % -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_2 #(
    parameter id_11 = 32'd16
) (
    input wire id_0,
    output wand id_1
    , id_15,
    output wor id_2,
    input wire id_3,
    input supply1 id_4,
    output tri0 id_5,
    output uwire id_6,
    output wire id_7,
    input supply1 id_8,
    input tri id_9,
    output tri1 id_10,
    input wire _id_11,
    output wor id_12,
    output supply0 id_13
);
  tri0 [-1 : id_11] id_16 = 1;
  wire id_17 = id_11;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_0,
      id_3,
      id_1,
      id_3,
      id_12,
      id_13,
      id_0
  );
  assign modCall_1.id_5 = 0;
  assign id_10 = id_8;
endmodule
