// Seed: 1938419732
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input wand id_7,
    input wire id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    input wand id_12,
    input wire id_13,
    input tri id_14
);
  wire id_16 = -1;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    input tri1 id_5
);
  logic id_7;
  assign id_7[1'b0] = 1;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_3,
      id_4,
      id_5,
      id_5,
      id_3,
      id_1,
      id_0,
      id_5,
      id_5,
      id_3,
      id_2
  );
  assign modCall_1.id_11 = 0;
  wire id_9;
endmodule
