Classic Timing Analyzer report for had
Tue Oct 11 18:07:14 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'KEY[0]'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+--------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From   ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------+---------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.061 ns                         ; inst74 ; LEDR[0] ; KEY[0]     ; --       ; 0            ;
; Clock Setup: 'KEY[0]'        ; N/A   ; None          ; 235.29 MHz ( period = 4.250 ns ) ; inst8  ; inst74  ; KEY[0]     ; KEY[0]   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;        ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; KEY[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY[0]'                                                                                                                                                               ;
+-------+------------------------------------------------+-------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; inst8 ; inst74 ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst  ; inst74 ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst  ; inst   ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst8 ; inst8  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst3 ; inst3  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst2 ; inst2  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+--------+---------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To      ; From Clock ;
+-------+--------------+------------+--------+---------+------------+
; N/A   ; None         ; 8.061 ns   ; inst74 ; LEDR[0] ; KEY[0]     ;
+-------+--------------+------------+--------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 11 18:07:10 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off had -c had --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "KEY[0]" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst2" as buffer
    Info: Detected ripple clock "inst3" as buffer
    Info: Detected ripple clock "inst" as buffer
Info: Clock "KEY[0]" has Internal fmax of 235.29 MHz between source register "inst8" and destination register "inst74" (period= 4.25 ns)
    Info: + Longest register to register delay is 0.532 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y26_N3; Fanout = 2; REG Node = 'inst8'
        Info: 2: + IC(0.298 ns) + CELL(0.150 ns) = 0.448 ns; Loc. = LCCOMB_X64_Y26_N6; Fanout = 1; COMB Node = 'inst4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.532 ns; Loc. = LCFF_X64_Y26_N7; Fanout = 2; REG Node = 'inst74'
        Info: Total cell delay = 0.234 ns ( 43.98 % )
        Info: Total interconnect delay = 0.298 ns ( 56.02 % )
    Info: - Smallest clock skew is -3.504 ns
        Info: + Shortest clock path from clock "KEY[0]" to destination register is 2.360 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'KEY[0]'
            Info: 2: + IC(0.961 ns) + CELL(0.537 ns) = 2.360 ns; Loc. = LCFF_X64_Y26_N7; Fanout = 2; REG Node = 'inst74'
            Info: Total cell delay = 1.399 ns ( 59.28 % )
            Info: Total interconnect delay = 0.961 ns ( 40.72 % )
        Info: - Longest clock path from clock "KEY[0]" to source register is 5.864 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'KEY[0]'
            Info: 2: + IC(0.961 ns) + CELL(0.787 ns) = 2.610 ns; Loc. = LCFF_X64_Y26_N31; Fanout = 3; REG Node = 'inst'
            Info: 3: + IC(0.436 ns) + CELL(0.787 ns) = 3.833 ns; Loc. = LCFF_X63_Y26_N1; Fanout = 2; REG Node = 'inst2'
            Info: 4: + IC(0.285 ns) + CELL(0.787 ns) = 4.905 ns; Loc. = LCFF_X63_Y26_N15; Fanout = 2; REG Node = 'inst3'
            Info: 5: + IC(0.422 ns) + CELL(0.537 ns) = 5.864 ns; Loc. = LCFF_X64_Y26_N3; Fanout = 2; REG Node = 'inst8'
            Info: Total cell delay = 3.760 ns ( 64.12 % )
            Info: Total interconnect delay = 2.104 ns ( 35.88 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "KEY[0]" to destination pin "LEDR[0]" through register "inst74" is 8.061 ns
    Info: + Longest clock path from clock "KEY[0]" to source register is 2.360 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'KEY[0]'
        Info: 2: + IC(0.961 ns) + CELL(0.537 ns) = 2.360 ns; Loc. = LCFF_X64_Y26_N7; Fanout = 2; REG Node = 'inst74'
        Info: Total cell delay = 1.399 ns ( 59.28 % )
        Info: Total interconnect delay = 0.961 ns ( 40.72 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.451 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y26_N7; Fanout = 2; REG Node = 'inst74'
        Info: 2: + IC(2.633 ns) + CELL(2.818 ns) = 5.451 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR[0]'
        Info: Total cell delay = 2.818 ns ( 51.70 % )
        Info: Total interconnect delay = 2.633 ns ( 48.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 132 megabytes
    Info: Processing ended: Tue Oct 11 18:07:14 2011
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


