# 128_byte_memory_design

This is HDL Logic Design course project. The requirements are following:

![image](https://user-images.githubusercontent.com/43320252/182764997-d23d9665-7182-4be7-80f6-5adf22959daa.png)

