Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/austin01/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_26 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'temp_result' [/home/austin01/vivado/AXIChecker/AXIChecker.srcs/sources_1/new/MPU.v:246]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.1/sw/continuous/2573/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_25.axi_data_fifo_v2_1_25_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_25.axi_data_fifo_v2_1_25_axic_srl_f...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_si_transact...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_splitter
Compiling module axi_data_fifo_v2_1_25.axi_data_fifo_v2_1_25_axic_reg_s...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_wdata_route...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_si_transact...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_si_transact...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_decode...
Compiling module axi_data_fifo_v2_1_25.axi_data_fifo_v2_1_25_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axi_r...
Compiling module axi_data_fifo_v2_1_25.axi_data_fifo_v2_1_25_axic_reg_s...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_25.axi_data_fifo_v2_1_25_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_arbite...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_decerr_slav...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_crossbar(C_...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_axi_crossba...
Compiling module xil_defaultlib.axi_checker_axi_crossbar_0_0
Compiling module xil_defaultlib.wr_engine
Compiling module xil_defaultlib.rd_engine
Compiling module xil_defaultlib.axi_engine
Compiling module xil_defaultlib.axi_checker_axi_engine_0_0
Compiling module xil_defaultlib.axi_checker_axi_engine_0_1
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=33,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=33,C...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_INTERF...
Compiling module xil_defaultlib.axi_checker_axi_vip_0_0
Compiling module xil_defaultlib.axi_checker
Compiling module xil_defaultlib.axi_checker_wrapper
Compiling module xil_defaultlib.ReductionEngine
Compiling module xil_defaultlib.MPU
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
