// Seed: 1502980415
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign id_2 = id_3;
  always_latch @(1 or posedge 1) begin
    assign id_3 = 1;
  end
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
    , id_3
);
  wire id_4;
  module_0(
      id_3, id_3, id_4
  );
endmodule
module module_2 (
    input  wand  id_0
    , id_5,
    output logic id_1,
    output uwire id_2,
    input  wor   id_3
);
  task id_6;
    begin
      wait (id_5);
      id_1 <= 1;
    end
  endtask
  module_0(
      id_5, id_6, id_6
  );
endmodule
