INFO: [VRFC 10-163] Analyzing VHDL file "/home/aaronnanas/vivado_projects/ece524_final_proj/top_level_fsm_controller/top_level_fsm_controller.srcs/sources_1/new/top_fsm_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_fsm_controller'
