// Seed: 2458980930
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    output logic id_4
);
  logic id_5 = id_1;
  assign id_0 = 1;
  reg id_6;
  always @(1 or posedge id_5) id_6 <= 1;
  assign id_4 = id_2;
  always @(posedge 1) SystemTFIdentifier(id_6);
endmodule
