 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SCC_4LC_decoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 21:13:47 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: codeword[29]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[29] (in)                        0.00       0.00 f
  U611/X (STP_EO3_0P5)                     0.11       0.11 f
  U606/X (STP_EO3_1)                       0.09       0.20 f
  U946/X (STP_EN3_3)                       0.08       0.28 r
  U714/X (STP_INV_4)                       0.02       0.30 f
  U1017/X (STP_NR2_G_2)                    0.03       0.32 r
  U1087/X (STP_INV_S_1)                    0.02       0.34 f
  U787/X (STP_NR2_1)                       0.02       0.37 r
  U871/X (STP_AOI211_0P75)                 0.03       0.39 f
  U986/X (STP_INV_S_0P65)                  0.01       0.41 r
  U659/X (STP_AO21B_1)                     0.03       0.44 r
  U656/X (STP_NR2_G_2)                     0.02       0.45 f
  U733/X (STP_NR2_G_2P5)                   0.02       0.47 r
  U728/X (STP_ND2_G_3)                     0.02       0.49 f
  U689/X (STP_INV_S_1)                     0.01       0.51 r
  U809/X (STP_AOI22_2)                     0.02       0.53 f
  U638/X (STP_NR2_G_0P5)                   0.03       0.56 r
  U1117/X (STP_EO2_S_0P5)                  0.04       0.60 f
  message[4] (out)                         0.00       0.60 f
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[33]
              (input port clocked by vclk)
  Endpoint: message[13]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[33] (in)                        0.00       0.00 f
  U612/X (STP_EO3_0P5)                     0.12       0.12 f
  U679/X (STP_EO3_2)                       0.08       0.19 f
  U919/X (STP_EN3_3)                       0.08       0.28 r
  U792/X (STP_ND2_G_2)                     0.03       0.31 f
  U944/X (STP_INV_2)                       0.02       0.33 r
  U708/X (STP_ND2_S_2)                     0.02       0.34 f
  U1086/X (STP_ND4_MM_1)                   0.03       0.37 r
  U873/X (STP_MUXI2_MG_0P75)               0.03       0.40 f
  U640/X (STP_ND4_MM_1P5)                  0.05       0.45 r
  U863/X (STP_NR2B_3)                      0.04       0.49 r
  U796/X (STP_NR2_G_2)                     0.01       0.50 f
  U584/X (STP_INV_1P5)                     0.02       0.52 r
  U724/X (STP_ND2_G_3)                     0.02       0.54 f
  U770/X (STP_NR2_1)                       0.02       0.56 r
  U1122/X (STP_EO2_S_0P5)                  0.04       0.60 f
  message[13] (out)                        0.00       0.60 f
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[33]
              (input port clocked by vclk)
  Endpoint: message[13]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[33] (in)                        0.00       0.00 f
  U612/X (STP_EO3_0P5)                     0.12       0.12 f
  U679/X (STP_EO3_2)                       0.08       0.19 f
  U919/X (STP_EN3_3)                       0.08       0.28 r
  U792/X (STP_ND2_G_2)                     0.03       0.31 f
  U944/X (STP_INV_2)                       0.02       0.33 r
  U708/X (STP_ND2_S_2)                     0.02       0.34 f
  U1086/X (STP_ND4_MM_1)                   0.03       0.37 r
  U873/X (STP_MUXI2_MG_0P75)               0.03       0.40 f
  U640/X (STP_ND4_MM_1P5)                  0.05       0.45 r
  U863/X (STP_NR2B_3)                      0.04       0.49 r
  U796/X (STP_NR2_G_2)                     0.01       0.50 f
  U584/X (STP_INV_1P5)                     0.02       0.52 r
  U724/X (STP_ND2_G_3)                     0.02       0.54 f
  U770/X (STP_NR2_1)                       0.02       0.56 r
  U1122/X (STP_EO2_S_0P5)                  0.04       0.60 f
  message[13] (out)                        0.00       0.60 f
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[33]
              (input port clocked by vclk)
  Endpoint: message[48]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[33] (in)                        0.00       0.00 f
  U612/X (STP_EO3_0P5)                     0.12       0.12 f
  U679/X (STP_EO3_2)                       0.08       0.19 f
  U919/X (STP_EN3_3)                       0.08       0.28 r
  U792/X (STP_ND2_G_2)                     0.03       0.31 f
  U944/X (STP_INV_2)                       0.02       0.33 r
  U708/X (STP_ND2_S_2)                     0.02       0.34 f
  U1086/X (STP_ND4_MM_1)                   0.03       0.37 r
  U873/X (STP_MUXI2_MG_0P75)               0.03       0.40 f
  U640/X (STP_ND4_MM_1P5)                  0.05       0.45 r
  U863/X (STP_NR2B_3)                      0.04       0.49 r
  U895/X (STP_AOAI211_2)                   0.05       0.53 f
  U647/X (STP_NR2_G_0P8)                   0.03       0.56 r
  U1161/X (STP_EO2_S_0P5)                  0.04       0.60 f
  message[48] (out)                        0.00       0.60 f
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[33]
              (input port clocked by vclk)
  Endpoint: message[40]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[33] (in)                        0.00       0.00 f
  U612/X (STP_EO3_0P5)                     0.12       0.12 f
  U679/X (STP_EO3_2)                       0.08       0.19 f
  U919/X (STP_EN3_3)                       0.08       0.28 r
  U792/X (STP_ND2_G_2)                     0.03       0.31 f
  U944/X (STP_INV_2)                       0.02       0.33 r
  U708/X (STP_ND2_S_2)                     0.02       0.34 f
  U1086/X (STP_ND4_MM_1)                   0.03       0.37 r
  U873/X (STP_MUXI2_MG_0P75)               0.03       0.40 f
  U640/X (STP_ND4_MM_1P5)                  0.05       0.45 r
  U863/X (STP_NR2B_3)                      0.04       0.49 r
  U895/X (STP_AOAI211_2)                   0.05       0.53 f
  U805/X (STP_NR2_G_0P8)                   0.03       0.56 r
  U1156/X (STP_EO2_S_0P5)                  0.04       0.60 f
  message[40] (out)                        0.00       0.60 f
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[33]
              (input port clocked by vclk)
  Endpoint: message[16]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[33] (in)                        0.00       0.00 f
  U612/X (STP_EO3_0P5)                     0.12       0.12 f
  U679/X (STP_EO3_2)                       0.08       0.19 f
  U919/X (STP_EN3_3)                       0.08       0.28 r
  U792/X (STP_ND2_G_2)                     0.03       0.31 f
  U944/X (STP_INV_2)                       0.02       0.33 r
  U708/X (STP_ND2_S_2)                     0.02       0.34 f
  U1086/X (STP_ND4_MM_1)                   0.03       0.37 r
  U873/X (STP_MUXI2_MG_0P75)               0.03       0.40 f
  U640/X (STP_ND4_MM_1P5)                  0.05       0.45 r
  U863/X (STP_NR2B_3)                      0.04       0.49 r
  U895/X (STP_AOAI211_2)                   0.05       0.53 f
  U808/X (STP_NR2_G_0P8)                   0.03       0.56 r
  U1141/X (STP_EO2_S_0P5)                  0.04       0.60 f
  message[16] (out)                        0.00       0.60 f
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[33]
              (input port clocked by vclk)
  Endpoint: message[48]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[33] (in)                        0.00       0.00 f
  U612/X (STP_EO3_0P5)                     0.12       0.12 f
  U679/X (STP_EO3_2)                       0.08       0.19 f
  U919/X (STP_EN3_3)                       0.08       0.28 r
  U792/X (STP_ND2_G_2)                     0.03       0.31 f
  U944/X (STP_INV_2)                       0.02       0.33 r
  U708/X (STP_ND2_S_2)                     0.02       0.34 f
  U1086/X (STP_ND4_MM_1)                   0.03       0.37 r
  U873/X (STP_MUXI2_MG_0P75)               0.03       0.40 f
  U640/X (STP_ND4_MM_1P5)                  0.05       0.45 r
  U863/X (STP_NR2B_3)                      0.04       0.49 r
  U895/X (STP_AOAI211_2)                   0.05       0.53 f
  U647/X (STP_NR2_G_0P8)                   0.03       0.56 r
  U1161/X (STP_EO2_S_0P5)                  0.04       0.60 f
  message[48] (out)                        0.00       0.60 f
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[33]
              (input port clocked by vclk)
  Endpoint: message[40]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[33] (in)                        0.00       0.00 f
  U612/X (STP_EO3_0P5)                     0.12       0.12 f
  U679/X (STP_EO3_2)                       0.08       0.19 f
  U919/X (STP_EN3_3)                       0.08       0.28 r
  U792/X (STP_ND2_G_2)                     0.03       0.31 f
  U944/X (STP_INV_2)                       0.02       0.33 r
  U708/X (STP_ND2_S_2)                     0.02       0.34 f
  U1086/X (STP_ND4_MM_1)                   0.03       0.37 r
  U873/X (STP_MUXI2_MG_0P75)               0.03       0.40 f
  U640/X (STP_ND4_MM_1P5)                  0.05       0.45 r
  U863/X (STP_NR2B_3)                      0.04       0.49 r
  U895/X (STP_AOAI211_2)                   0.05       0.53 f
  U805/X (STP_NR2_G_0P8)                   0.03       0.56 r
  U1156/X (STP_EO2_S_0P5)                  0.04       0.60 f
  message[40] (out)                        0.00       0.60 f
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[33]
              (input port clocked by vclk)
  Endpoint: message[16]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[33] (in)                        0.00       0.00 f
  U612/X (STP_EO3_0P5)                     0.12       0.12 f
  U679/X (STP_EO3_2)                       0.08       0.19 f
  U919/X (STP_EN3_3)                       0.08       0.28 r
  U792/X (STP_ND2_G_2)                     0.03       0.31 f
  U944/X (STP_INV_2)                       0.02       0.33 r
  U708/X (STP_ND2_S_2)                     0.02       0.34 f
  U1086/X (STP_ND4_MM_1)                   0.03       0.37 r
  U873/X (STP_MUXI2_MG_0P75)               0.03       0.40 f
  U640/X (STP_ND4_MM_1P5)                  0.05       0.45 r
  U863/X (STP_NR2B_3)                      0.04       0.49 r
  U895/X (STP_AOAI211_2)                   0.05       0.53 f
  U808/X (STP_NR2_G_0P8)                   0.03       0.56 r
  U1141/X (STP_EO2_S_0P5)                  0.04       0.60 f
  message[16] (out)                        0.00       0.60 f
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: codeword[57]
              (input port clocked by vclk)
  Endpoint: message[25]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  codeword[57] (in)                        0.00       0.00 f
  U623/X (STP_EN2_S_1)                     0.07       0.07 r
  U1037/X (STP_EN2_S_2)                    0.05       0.12 f
  U1039/X (STP_EN2_S_2)                    0.04       0.16 r
  U924/X (STP_EN2_S_2)                     0.04       0.21 f
  U917/X (STP_EN3_3)                       0.08       0.28 r
  U677/X (STP_NR2_G_2)                     0.02       0.31 f
  U746/X (STP_INV_1P5)                     0.02       0.32 r
  U879/X (STP_NR2_1)                       0.01       0.34 f
  U849/X (STP_INV_S_0P65)                  0.01       0.35 r
  U664/X (STP_OAI22_0P5)                   0.02       0.37 f
  U737/X (STP_OAOI211_1)                   0.02       0.40 r
  U1102/X (STP_AOI21_1)                    0.02       0.41 f
  U597/X (STP_NR3_G_1)                     0.02       0.44 r
  U735/X (STP_INV_2)                       0.01       0.45 f
  U590/X (STP_NR2_3)                       0.02       0.47 r
  U729/X (STP_NR2B_2)                      0.03       0.51 r
  U726/X (STP_ND2_S_5)                     0.02       0.52 f
  U841/X (STP_NR2_S_3)                     0.02       0.54 r
  U940/X (STP_AOAI211_2)                   0.03       0.57 f
  U939/X (STP_AOI31_0P5)                   0.02       0.59 r
  U1131/X (STP_NR2_G_0P5)                  0.01       0.60 f
  message[25] (out)                        0.00       0.60 f
  data arrival time                                   0.60

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
