Design Entry;HDL Check||(null)||Checking HDL syntax of 'fpga_top_design.sv'||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'teste' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'teste' was successfully generated.  ||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/51||tamper_comps.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\TAMPER\2.1.300\tamper_comps.v'/linenumber/19
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/67||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/69||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/71||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/73||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/75||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/77||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||teste.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/81||teste_sb_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb_MSS\teste_sb_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CG775||@N: Component CoreMemCtrl not found in library "work" or "__hyper__lib__", but found in library COREMEMCTRL_LIB||teste.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/96||corememctrl.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/37
Implementation;Synthesis||CG133||@W:Object MEMDATA_rd_flash is declared but not assigned. Either assign a value or remove the declaration.||teste.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/139||corememctrl.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/254
Implementation;Synthesis||CL169||@W:Pruning unused register HSIZE_d[2:0]. Make sure that there are no unused intermediate registers.||teste.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/141||corememctrl.v(1678);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/1678
Implementation;Synthesis||CL169||@W:Pruning unused register pipeline_rd_d2. Make sure that there are no unused intermediate registers.||teste.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/142||corememctrl.v(1678);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/1678
Implementation;Synthesis||CL169||@W:Pruning unused register HtransReg[1:0]. Make sure that there are no unused intermediate registers.||teste.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/143||corememctrl.v(403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/403
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 0 of genblk21.MEMDATAInReg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||teste.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/144||corememctrl.v(2257);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/2257
Implementation;Synthesis||CL190||@W:Optimizing register bit wr_follow_rd_next to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/145||corememctrl.v(1678);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/1678
Implementation;Synthesis||CL169||@W:Pruning unused register wr_follow_rd_next. Make sure that there are no unused intermediate registers.||teste.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/146||corememctrl.v(1678);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/1678
Implementation;Synthesis||CL169||@W:Pruning unused register tpsram_test_complete. Make sure that there are no unused intermediate registers.||teste.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/153||Ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||CL169||@W:Pruning unused register tpsram_pass. Make sure that there are no unused intermediate registers.||teste.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/154||Ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||CG133||@W:Object parity is declared but not assigned. Either assign a value or remove the declaration.||teste.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/184||hamming_encoder.sv(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\hamming_encoder.sv'/linenumber/7
Implementation;Synthesis||CG1340||@W:Index into variable received_data could be out of range ; a simulation mismatch is possible.||teste.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/189||hamming_decoder.sv(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\hamming_decoder.sv'/linenumber/21
Implementation;Synthesis||CL169||@W:Pruning unused register ring_counter[3:0]. Make sure that there are no unused intermediate registers.||teste.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/201||led_blink.v(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\led_blink.v'/linenumber/57
Implementation;Synthesis||CG775||@N: Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||teste.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/203||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CG168||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||teste.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/213||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG168||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||teste.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/214||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG168||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||teste.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/215||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG168||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||teste.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/216||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||teste.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/217||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||teste.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/218||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/266||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||teste.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/268||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||teste.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/269||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/309||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||teste.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/311||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG168||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||teste.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/312||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||teste.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/499||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||teste.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/500||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||teste.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/501||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||teste.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/502||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||teste.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/503||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||teste.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/504||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||teste.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/505||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||teste.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/506||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||teste.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/507||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||teste.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/508||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||teste.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/509||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||teste.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/510||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||teste.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/511||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||teste.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/512||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||teste.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/513||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||teste.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/514||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||teste.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/515||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||teste.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/516||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||teste.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/517||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||teste.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/518||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/519||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/520||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/521||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/522||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/523||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/524||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||teste.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/525||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||teste.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/526||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||teste.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/527||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||teste.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/528||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||teste.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/529||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||teste.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/539||teste_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||teste.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/540||teste_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||teste.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/541||teste_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||teste.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/542||teste_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||teste.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/585||teste_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/592||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/593||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/594||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||teste.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/595||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||teste.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/596||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||teste.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/603||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||teste.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/610||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||teste.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/617||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||teste.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/624||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||teste.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/634||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||teste.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/635||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||teste.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/636||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||teste.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/637||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||teste.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/638||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||teste.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/639||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||teste.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/640||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||teste.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/641||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||teste.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/642||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||teste.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/643||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||teste.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/644||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||teste.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/645||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||teste.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/646||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||teste.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/647||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||teste.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/648||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||teste.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/649||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||teste.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/650||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||teste.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/651||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||teste.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/652||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||teste.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/653||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||teste.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/654||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||teste.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/655||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||teste.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/656||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||teste.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/657||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||teste.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/658||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||teste.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/659||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||teste.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/660||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||teste.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/661||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||teste.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/662||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||teste.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/663||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||teste.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/664||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||teste.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/665||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||teste.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/666||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||teste.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/669||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||teste.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/671||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||teste.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/673||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||teste.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/675||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||teste.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/677||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||teste.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/679||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||teste.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/681||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||teste.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/683||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||teste.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/685||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||teste.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/687||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||teste.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/689||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||teste.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/691||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||teste.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/693||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||teste.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/695||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||teste.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/697||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||teste.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/699||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||teste.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/701||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||teste.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/703||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||teste.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/705||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||teste.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/707||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||teste.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/709||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis||CL159||@N: Input HBURST_M0 is unused.||teste.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/711||coreahblite.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input HPROT_M0 is unused.||teste.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/712||coreahblite.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input HBURST_M1 is unused.||teste.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/713||coreahblite.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input HPROT_M1 is unused.||teste.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/714||coreahblite.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input HBURST_M2 is unused.||teste.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/715||coreahblite.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input HPROT_M2 is unused.||teste.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/716||coreahblite.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input HBURST_M3 is unused.||teste.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/717||coreahblite.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input HPROT_M3 is unused.||teste.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/718||coreahblite.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input HWDATA_M1 is unused.||teste.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/721||coreahblite_matrix4x16.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input HWDATA_M2 is unused.||teste.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/722||coreahblite_matrix4x16.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HWDATA_M3 is unused.||teste.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/723||coreahblite_matrix4x16.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||teste.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/724||coreahblite_matrix4x16.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||teste.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/725||coreahblite_matrix4x16.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HRESP_S1 is unused.||teste.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/726||coreahblite_matrix4x16.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||teste.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/727||coreahblite_matrix4x16.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||teste.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/728||coreahblite_matrix4x16.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input HRESP_S2 is unused.||teste.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/729||coreahblite_matrix4x16.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||teste.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/730||coreahblite_matrix4x16.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||teste.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/731||coreahblite_matrix4x16.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input HRESP_S3 is unused.||teste.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/732||coreahblite_matrix4x16.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||teste.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/733||coreahblite_matrix4x16.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||teste.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/734||coreahblite_matrix4x16.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input HRESP_S4 is unused.||teste.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/735||coreahblite_matrix4x16.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||teste.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/736||coreahblite_matrix4x16.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||teste.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/737||coreahblite_matrix4x16.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input HRESP_S5 is unused.||teste.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/738||coreahblite_matrix4x16.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||teste.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/739||coreahblite_matrix4x16.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||teste.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/740||coreahblite_matrix4x16.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input HRESP_S6 is unused.||teste.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/741||coreahblite_matrix4x16.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||teste.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/742||coreahblite_matrix4x16.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||teste.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/743||coreahblite_matrix4x16.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input HRESP_S7 is unused.||teste.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/744||coreahblite_matrix4x16.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||teste.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/745||coreahblite_matrix4x16.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/161
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||teste.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/746||coreahblite_matrix4x16.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input HRESP_S8 is unused.||teste.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/747||coreahblite_matrix4x16.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||teste.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/748||coreahblite_matrix4x16.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/172
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||teste.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/749||coreahblite_matrix4x16.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/173
Implementation;Synthesis||CL159||@N: Input HRESP_S9 is unused.||teste.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/750||coreahblite_matrix4x16.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||teste.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/751||coreahblite_matrix4x16.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/183
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||teste.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/752||coreahblite_matrix4x16.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/184
Implementation;Synthesis||CL159||@N: Input HRESP_S10 is unused.||teste.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/753||coreahblite_matrix4x16.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||teste.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/754||coreahblite_matrix4x16.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/194
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||teste.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/755||coreahblite_matrix4x16.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/195
Implementation;Synthesis||CL159||@N: Input HRESP_S11 is unused.||teste.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/756||coreahblite_matrix4x16.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/196
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||teste.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/757||coreahblite_matrix4x16.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/205
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||teste.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/758||coreahblite_matrix4x16.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/206
Implementation;Synthesis||CL159||@N: Input HRESP_S12 is unused.||teste.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/759||coreahblite_matrix4x16.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/207
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||teste.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/760||coreahblite_matrix4x16.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/216
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||teste.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/761||coreahblite_matrix4x16.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/217
Implementation;Synthesis||CL159||@N: Input HRESP_S13 is unused.||teste.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/762||coreahblite_matrix4x16.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/218
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||teste.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/763||coreahblite_matrix4x16.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/227
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||teste.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/764||coreahblite_matrix4x16.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/228
Implementation;Synthesis||CL159||@N: Input HRESP_S14 is unused.||teste.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/765||coreahblite_matrix4x16.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/229
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||teste.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/766||coreahblite_matrix4x16.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/238
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||teste.srr(767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/767||coreahblite_matrix4x16.v(239);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/239
Implementation;Synthesis||CL159||@N: Input HRESP_S15 is unused.||teste.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/768||coreahblite_matrix4x16.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/240
Implementation;Synthesis||CL159||@N: Input HRDATA_S16 is unused.||teste.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/769||coreahblite_matrix4x16.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/249
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S16 is unused.||teste.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/770||coreahblite_matrix4x16.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/250
Implementation;Synthesis||CL159||@N: Input HRESP_S16 is unused.||teste.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/771||coreahblite_matrix4x16.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/251
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||teste.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/776||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL159||@N: Input SDATAREADY is unused.||teste.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/797||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input SHRESP is unused.||teste.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/798||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||teste.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/799||coreahblite_masterstage.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||teste.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/800||coreahblite_masterstage.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||teste.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/801||coreahblite_masterstage.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||teste.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/802||coreahblite_masterstage.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||teste.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/803||coreahblite_masterstage.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/56
Implementation;Synthesis||CL246||@W:Input port bits 16 to 1 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||teste.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/810||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 16 to 1 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||teste.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/811||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of encoded_data[15:0] are unused. Assign logic for all port bits or change the input port size.||teste.srr(830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/830||hamming_decoder.sv(2);liberoaction://cross_probe/hdl/file/'<project>\hdl\hamming_decoder.sv'/linenumber/2
Implementation;Synthesis||CL246||@W:Input port bits 15 to 8 of data_in[15:0] are unused. Assign logic for all port bits or change the input port size.||teste.srr(833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/833||hamming_encoder.sv(2);liberoaction://cross_probe/hdl/file/'<project>\hdl\hamming_encoder.sv'/linenumber/2
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_tpsram_access.||teste.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/854||Ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register MemCntlState.||teste.srr(859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/859||corememctrl.v(1678);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/1678
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1003||coreahblite_matrix4x16.v(3626);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3626
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1004||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1005||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1006||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1007||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1008||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1009||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1010||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1011||coreahblite_matrix4x16.v(3212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3212
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1012||coreahblite_matrix4x16.v(3166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3166
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1013||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1014||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1015||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1016||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis||BN132||@W:Removing user instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1017||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis||BN132||@W:Removing sequential instance teste_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance teste_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1018||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1025||teste_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1026||teste_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1027||teste_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1028||teste_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance teste_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||teste.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1029||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance teste_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||teste.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1030||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance teste_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||teste.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1031||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance teste_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||teste.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1032||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance teste_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||teste.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1033||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance teste_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||teste.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1034||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog)) because it does not drive other instances.||teste.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1041||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog)) because it does not drive other instances.||teste.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1042||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1043||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog)) because it does not drive other instances.||teste.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1044||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog)) because it does not drive other instances.||teste.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1045||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1046||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog)) because it does not drive other instances.||teste.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1047||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog)) because it does not drive other instances.||teste.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1048||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_2_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1049||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||teste.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1050||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||teste.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1051||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||teste.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1052||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1053||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1054||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1055||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1056||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1057||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1058||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1059||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1060||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1061||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1062||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1063||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1064||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN115||@N: Removing instance slavestage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s(verilog)) because it does not drive other instances.||teste.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1065||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis||BN362||@N: Removing sequential instance iFLASHOEN (in view: COREMEMCTRL_LIB.CoreMemCtrl_Z1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||teste.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1066||corememctrl.v(1808);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/1808
Implementation;Synthesis||BN362||@N: Removing sequential instance iFLASHWEN (in view: COREMEMCTRL_LIB.CoreMemCtrl_Z1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||teste.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1067||corememctrl.v(1808);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/1808
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||teste.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1068||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||teste.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1069||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||teste.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1070||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||teste.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1071||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||teste.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1072||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1073||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1074||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1075||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1076||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) because it does not drive other instances.||teste.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1077||coreahblite_slavestage.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/87
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1078||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1079||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1080||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1081||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||teste.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1082||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist teste ||teste.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1083||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock teste_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 290 sequential elements including CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.iHready. This clock has no specified timing constraint which may adversely impact design performance. ||teste.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1121||corememctrl.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/695
Implementation;Synthesis||MT530||@W:Found inferred clock teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including teste_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||teste.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1122||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||MT530||@W:Found inferred clock led_blink|reg_counter_inferred_clock[20] which controls 4 sequential elements including led_blink_0.john_counter[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||teste.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1123||led_blink.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\led_blink.v'/linenumber/66
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||teste.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1125||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1227||teste_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1228||teste_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1229||teste_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.teste_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||teste.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1230||teste_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\teste_sb\FABOSC_0\teste_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance teste_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance teste_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1231||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance teste_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance teste_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1232||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance teste_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance teste_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1233||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance teste_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance teste_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1234||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BZ173||@N: ROM pipeline_rd (in view: COREMEMCTRL_LIB.CoreMemCtrl_Z1(verilog)) mapped in logic.||teste.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1235||corememctrl.v(950);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/950
Implementation;Synthesis||MO106||@N: Found ROM pipeline_rd (in view: COREMEMCTRL_LIB.CoreMemCtrl_Z1(verilog)) with 11 words by 1 bit.||teste.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1236||corememctrl.v(950);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/950
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.ssram_read_buzy_next because it is equivalent to instance CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.pipeline_rd_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1252||corememctrl.v(1678);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/1678
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1253||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1254||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||teste.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1255||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||MO231||@N: Found counter in view:work.Ram_intferface(verilog) instance next_data[7:0] ||teste.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1283||ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||MO231||@N: Found counter in view:work.Ram_intferface(verilog) instance expected_data[7:0] ||teste.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1284||ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||MO231||@N: Found counter in view:work.Ram_intferface(verilog) instance counter[15:0] ||teste.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1285||ram_interface.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1289||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[6] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1290||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[13] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1291||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[14] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1292||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[15] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1293||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1294||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1295||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1296||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1297||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1298||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1299||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1300||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1301||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1302||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1303||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1304||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1305||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.HsizeReg[2] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1306||corememctrl.v(403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/403
Implementation;Synthesis||BN132||@W:Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1315||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1316||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1317||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1318||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1319||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[2] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1320||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[10] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1321||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1322||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||teste.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1326||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[5] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1327||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif2_core (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1337||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif1_core (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1339||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif0_core (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1341||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1343||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1345||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1347||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1349||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1351||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1353||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1354||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1355||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1356||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1357||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1358||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1359||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1360||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1361||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1362||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1363||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.ddr_settled (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1364||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.release_sdif3_core (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1366||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1368||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1369||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1370||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1371||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1372||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1373||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1374||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1375||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[4] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1376||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[3] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1377||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[2] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1378||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[1] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1379||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[0] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1380||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance teste_sb_0.CORERESETP_0.sm0_state[5] (in view: work.teste(verilog)) because it does not drive other instances.||teste.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1381||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX271||@N: Replicating instance CoreMemCtrl_C0_0.CoreMemCtrl_C0_0.HsizeReg[1] (in view: work.teste(verilog)) with 11 loads 1 time to improve timing.||teste.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1393||corememctrl.v(403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vlog\core\corememctrl.v'/linenumber/403
Implementation;Synthesis||FP130||@N: Promoting Net teste_sb_0.POWER_ON_RESET_N on CLKINT  I_545 ||teste.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1405||null;null
Implementation;Synthesis||FP130||@N: Promoting Net teste_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_546 ||teste.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1406||null;null
Implementation;Synthesis||FP130||@N: Promoting Net led_blink_0.reg_counter[20] on CLKINT  I_547 ||teste.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1407||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||teste.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1435||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||teste.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1436||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||teste.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1437||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock teste_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net teste_sb_0.CCC_0.GL0_net.||teste.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1449||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net teste_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.||teste.srr(1450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1450||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock led_blink|reg_counter_inferred_clock[20] with period 10.00ns. Please declare a user-defined clock on net led_blink_0.reg_counter_0[20].||teste.srr(1451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\teste.srr'/linenumber/1451||null;null
Implementation;Place and Route;RootName:teste
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||teste_layout_log.log;liberoaction://open_report/file/teste_layout_log.log||(null);(null)
