0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.sim/sim_1/behav/xsim/glbl.v,1622629459,verilog,,,,glbl,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/imports/new/tb_mm_multiplier_2.v,1623989848,verilog,,,,tb_mm_multiplier,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v,1623936823,verilog,,C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/imports/new/tb_mm_multiplier_2.v,,my_pe,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/integer_MAC.v,1623989741,verilog,,C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v,,integer_MAC,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v,1623989916,verilog,,C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v,,mm_multiplier,,,,,,,,
