Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 4591017a4e434a96a6309c344a27ae7b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot teste_behav xil_defaultlib.teste -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.mipspkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria [memoria_default]
Compiling architecture behavioral of entity xil_defaultlib.mips [mips_default]
Compiling architecture rtl of entity xil_defaultlib.teste
Built simulation snapshot teste_behav
