

================================================================
== Vitis HLS Report for 'ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s'
================================================================
* Date:           Thu Mar 25 14:57:16 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.133 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1925|     1925| 12.834 us | 12.834 us |  1925|  1925|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                   |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                      Instance                     |               Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_422  |xFSuppressionRad1_1_5_ap_uint_8_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret2_xfExtractPixels_1_12_5_s_fu_435          |xfExtractPixels_1_12_5_s           |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret3_xfExtractPixels_1_12_5_s_fu_440          |xfExtractPixels_1_12_5_s           |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret4_xfExtractPixels_1_12_5_s_fu_446          |xfExtractPixels_1_12_5_s           |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop  |     1923|     1923|         5|          1|          1|  1920|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%write_index_0 = alloca i32"   --->   Operation 8 'alloca' 'write_index_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%read_index_0 = alloca i32"   --->   Operation 9 'alloca' 'read_index_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i32 %buf1, i32 %buf2, i64, i64, i64"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %thresh_48, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_harris_mat_420, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read312"   --->   Operation 13 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read210"   --->   Operation 14 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%flag_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %flag_offset"   --->   Operation 15 'read' 'flag_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bottom_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %bottom"   --->   Operation 16 'read' 'bottom_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mid_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %mid"   --->   Operation 17 'read' 'mid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tp_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %tp"   --->   Operation 18 'read' 'tp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read111"   --->   Operation 19 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%row_ind_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %row_ind"   --->   Operation 20 'read' 'row_ind_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_width"   --->   Operation 21 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 22 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 23 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8"   --->   Operation 24 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 25 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 26 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.65ns)   --->   "%store_ln88 = store i32 %p_read_8, i32 %read_index_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:88]   --->   Operation 27 'store' 'store_ln88' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "%store_ln88 = store i32 %p_read, i32 %write_index_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:88]   --->   Operation 28 'store' 'store_ln88' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%br_ln88 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:88]   --->   Operation 29 'br' 'br_ln88' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = phi i11, void %.lr.ph324, i11 %add_ln695, void %bb"   --->   Operation 30 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.94ns)   --->   "%icmp_ln88 = icmp_eq  i11 %empty, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:88]   --->   Operation 31 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln695 = add i11 %empty, i11"   --->   Operation 32 'add' 'add_ln695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split, void %._crit_edge.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:88]   --->   Operation 33 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 34 'specpipeline' 'specpipeline_ln93' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln93' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 36 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %flag_offset_read, void %bb433, void %bb434" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 37 'br' 'br_ln93' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%read_index_0_load = load i32 %read_index_0, void %store_ln88" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 38 'load' 'read_index_0_load' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.01ns)   --->   "%add_ln93 = add i32 %read_index_0_load, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 39 'add' 'add_ln93' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.58ns)   --->   "%switch_ln324 = switch i2 %row_ind_read, void %branch2, i2, void %branch0, i2, void %branch1"   --->   Operation 40 'switch' 'switch_ln324' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.58>
ST_2 : Operation 41 [1/1] (0.65ns)   --->   "%store_ln93 = store i32 %add_ln93, i32 %read_index_0, void %store_ln88, i32 %read_index_0_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 41 'store' 'store_ln93' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.65>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln93 = br void %bb433" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:93]   --->   Operation 42 'br' 'br_ln93' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 44 [1/1] (1.83ns)   --->   "%tmp_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %thresh_48" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp_V' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i11 %empty"   --->   Operation 45 'zext' 'zext_ln538' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64, i64 %zext_ln538"   --->   Operation 46 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%buf1_addr = getelementptr i32 %buf1, i64, i64 %zext_ln538"   --->   Operation 47 'getelementptr' 'buf1_addr' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%buf2_addr = getelementptr i32 %buf2, i64, i64 %zext_ln538"   --->   Operation 48 'getelementptr' 'buf2_addr' <Predicate = (!icmp_ln88 & flag_offset_read)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln324 = store i32 %tmp_V, i11 %buf1_addr"   --->   Operation 49 'store' 'store_ln324' <Predicate = (!icmp_ln88 & flag_offset_read & row_ind_read == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb43423"   --->   Operation 50 'br' 'br_ln324' <Predicate = (!icmp_ln88 & flag_offset_read & row_ind_read == 1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln324 = store i32 %tmp_V, i11 %buf_addr"   --->   Operation 51 'store' 'store_ln324' <Predicate = (!icmp_ln88 & flag_offset_read & row_ind_read == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb43423"   --->   Operation 52 'br' 'br_ln324' <Predicate = (!icmp_ln88 & flag_offset_read & row_ind_read == 0)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln324 = store i32 %tmp_V, i11 %buf2_addr"   --->   Operation 53 'store' 'store_ln324' <Predicate = (!icmp_ln88 & flag_offset_read & row_ind_read != 0 & row_ind_read != 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb43423"   --->   Operation 54 'br' 'br_ln324' <Predicate = (!icmp_ln88 & flag_offset_read & row_ind_read != 0 & row_ind_read != 1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln538_4 = zext i11 %empty"   --->   Operation 55 'zext' 'zext_ln538_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr i32 %buf_r, i64, i64 %zext_ln538_4"   --->   Operation 56 'getelementptr' 'buf_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (1.23ns)   --->   "%buf_load = load i11 %buf_addr_1, void %store_ln324"   --->   Operation 57 'load' 'buf_load' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%buf1_addr_1 = getelementptr i32 %buf1, i64, i64 %zext_ln538_4"   --->   Operation 58 'getelementptr' 'buf1_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (1.23ns)   --->   "%buf1_load = load i11 %buf1_addr_1, void %store_ln324"   --->   Operation 59 'load' 'buf1_load' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%buf2_addr_1 = getelementptr i32 %buf2, i64, i64 %zext_ln538_4"   --->   Operation 60 'getelementptr' 'buf2_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.23ns)   --->   "%buf2_load = load i11 %buf2_addr_1, void %store_ln324"   --->   Operation 61 'load' 'buf2_load' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 62 [1/1] (0.94ns)   --->   "%icmp_ln874 = icmp_eq  i11 %empty, i11"   --->   Operation 62 'icmp' 'icmp_ln874' <Predicate = (!icmp_ln88)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln874, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:104]   --->   Operation 63 'br' 'br_ln104' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%l00_buf3_0 = phi i32, void %.lr.ph324, i32 %call_ret2, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 64 'phi' 'l00_buf3_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%l10_buf_0 = phi i32, void %.lr.ph324, i32 %l10_buf5_0, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:99]   --->   Operation 65 'phi' 'l10_buf_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%l10_buf5_0 = phi i32, void %.lr.ph324, i32 %call_ret3, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:99]   --->   Operation 66 'phi' 'l10_buf5_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%l20_buf78_0 = phi i32, void %.lr.ph324, i32 %call_ret4, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:100]   --->   Operation 67 'phi' 'l20_buf78_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%l00_buf4_0 = phi i32 %p_read_14, void %.lr.ph324, i32 %call_ret2, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 68 'phi' 'l00_buf4_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%l10_buf6_0 = phi i32 %p_read_13, void %.lr.ph324, i32 %call_ret3, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:99]   --->   Operation 69 'phi' 'l10_buf6_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%l20_buf8_0 = phi i32 %p_read_12, void %.lr.ph324, i32 %call_ret4, void %bb" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:100]   --->   Operation 70 'phi' 'l20_buf8_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%Array_0 = phi i8 %p_read_11, void %.lr.ph324, i8 %select_ln874, void %bb"   --->   Operation 71 'phi' 'Array_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%P0_0 = phi i8 %p_read_10, void %.lr.ph324, i8, void %bb"   --->   Operation 72 'phi' 'P0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 %p_read_9, void %.lr.ph324, i16, void %bb"   --->   Operation 73 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (1.23ns)   --->   "%buf_load = load i11 %buf_addr_1, void %store_ln324"   --->   Operation 74 'load' 'buf_load' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 75 [1/2] (1.23ns)   --->   "%buf1_load = load i11 %buf1_addr_1, void %store_ln324"   --->   Operation 75 'load' 'buf1_load' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 76 [1/2] (1.23ns)   --->   "%buf2_load = load i11 %buf2_addr_1, void %store_ln324"   --->   Operation 76 'load' 'buf2_load' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 77 [1/1] (0.40ns)   --->   "%buf0_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %buf_load, i32 %buf1_load, i32 %buf2_load, i2 %tp_read"   --->   Operation 77 'mux' 'buf0_V' <Predicate = (!icmp_ln88)> <Delay = 0.40> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.40ns)   --->   "%buf1_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %buf_load, i32 %buf1_load, i32 %buf2_load, i2 %mid_read"   --->   Operation 78 'mux' 'buf1_V' <Predicate = (!icmp_ln88)> <Delay = 0.40> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.40ns)   --->   "%buf2_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %buf_load, i32 %buf1_load, i32 %buf2_load, i2 %bottom_read"   --->   Operation 79 'mux' 'buf2_V' <Predicate = (!icmp_ln88)> <Delay = 0.40> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%call_ret2 = call i32 @xfExtractPixels<1, 12, 5>, i32 %buf0_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 80 'call' 'call_ret2' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%call_ret3 = call i32 @xfExtractPixels<1, 12, 5>, i32 %buf1_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:99]   --->   Operation 81 'call' 'call_ret3' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%call_ret4 = call i32 @xfExtractPixels<1, 12, 5>, i32 %buf2_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:100]   --->   Operation 82 'call' 'call_ret4' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 83 [1/1] (1.27ns)   --->   "%call_ret = call i1 @xFSuppressionRad1<1, 5, ap_uint<8> >, i32 %l00_buf3_0, i32 %l10_buf_0, i32 %l10_buf5_0, i32 %call_ret3, i32 %l20_buf78_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:102]   --->   Operation 83 'call' 'call_ret' <Predicate = (!icmp_ln88)> <Delay = 1.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 84 [1/1] (0.17ns)   --->   "%select_ln874 = select i1 %call_ret, i8, i8"   --->   Operation 84 'select' 'select_ln874' <Predicate = (!icmp_ln88)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%write_index_0_load = load i32 %write_index_0, void %store_ln88" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:110]   --->   Operation 85 'load' 'write_index_0_load' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %i_op_assign, i3"   --->   Operation 86 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%select_ln550 = select i1 %call_ret, i32, i32"   --->   Operation 87 'select' 'select_ln550' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%zext_ln550 = zext i19 %shl_ln"   --->   Operation 88 'zext' 'zext_ln550' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%shl_ln785 = shl i32 %select_ln550, i32 %zext_ln550"   --->   Operation 89 'shl' 'shl_ln785' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%trunc_ln785 = trunc i32 %shl_ln785"   --->   Operation 90 'trunc' 'trunc_ln785' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.20ns) (out node of the LUT)   --->   "%or_ln1353 = or i8 %trunc_ln785, i8 %P0_0"   --->   Operation 91 'or' 'or_ln1353' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 1.20> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.01ns)   --->   "%add_ln110 = add i32, i32 %write_index_0_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:110]   --->   Operation 92 'add' 'add_ln110' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.65ns)   --->   "%store_ln110 = store i32 %add_ln110, i32 %write_index_0, i32 %write_index_0_load, void %store_ln88" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:110]   --->   Operation 93 'store' 'store_ln110' <Predicate = (!icmp_ln88 & !icmp_ln874)> <Delay = 0.65>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 94 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %out_harris_mat_420, i8 %or_ln1353" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 94 'write' 'write_ln167' <Predicate = (!icmp_ln874)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln874)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%write_index_0_load_1 = load i32 %write_index_0, void %store_ln88"   --->   Operation 96 'load' 'write_index_0_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%read_index_0_load_1 = load i32 %read_index_0, void %store_ln88"   --->   Operation 97 'load' 'read_index_0_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%newret = insertvalue i320, i8 %P0_0"   --->   Operation 98 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i320 %newret, i16 %i_op_assign"   --->   Operation 99 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i320 %newret2, i32 %read_index_0_load_1"   --->   Operation 100 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i320 %newret4, i32 %write_index_0_load_1"   --->   Operation 101 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i320 %newret6, i32 %l00_buf3_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 102 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i320 %newret8, i32 %l10_buf_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 103 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i320 %newret1, i32 %l10_buf5_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 104 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i320 %newret3, i32 %l20_buf78_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 105 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i320 %newret5, i32 %l00_buf4_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 106 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i320 %newret7, i32 %l10_buf6_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 107 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i320 %newret9, i32 %l20_buf8_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 108 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%newret11 = insertvalue i320 %newret10, i8 %Array_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 109 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln98 = ret i320 %newret11" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:98]   --->   Operation 110 'ret' 'ret_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ thresh_48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_harris_mat_420]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row_ind]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read111]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bottom]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flag_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read210]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read312]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
write_index_0          (alloca           ) [ 01111111]
read_index_0           (alloca           ) [ 01111111]
specmemcore_ln0        (specmemcore      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
p_read                 (read             ) [ 00000000]
p_read_8               (read             ) [ 00000000]
flag_offset_read       (read             ) [ 00111110]
bottom_read            (read             ) [ 00111110]
mid_read               (read             ) [ 00111110]
tp_read                (read             ) [ 00111110]
p_read_9               (read             ) [ 01111110]
row_ind_read           (read             ) [ 00111110]
img_width_read         (read             ) [ 00111110]
p_read_10              (read             ) [ 01111110]
p_read_11              (read             ) [ 01111110]
p_read_12              (read             ) [ 01111110]
p_read_13              (read             ) [ 01111110]
p_read_14              (read             ) [ 01111110]
store_ln88             (store            ) [ 00000000]
store_ln88             (store            ) [ 00000000]
br_ln88                (br               ) [ 01111110]
empty                  (phi              ) [ 00111110]
icmp_ln88              (icmp             ) [ 00111110]
add_ln695              (add              ) [ 01111110]
br_ln88                (br               ) [ 00000000]
specpipeline_ln93      (specpipeline     ) [ 00000000]
speclooptripcount_ln93 (speclooptripcount) [ 00000000]
specloopname_ln93      (specloopname     ) [ 00000000]
br_ln93                (br               ) [ 00000000]
read_index_0_load      (load             ) [ 00000000]
add_ln93               (add              ) [ 00000000]
switch_ln324           (switch           ) [ 00000000]
store_ln93             (store            ) [ 00000000]
br_ln93                (br               ) [ 00000000]
br_ln0                 (br               ) [ 01111110]
tmp_V                  (read             ) [ 00000000]
zext_ln538             (zext             ) [ 00000000]
buf_addr               (getelementptr    ) [ 00000000]
buf1_addr              (getelementptr    ) [ 00000000]
buf2_addr              (getelementptr    ) [ 00000000]
store_ln324            (store            ) [ 00000000]
br_ln324               (br               ) [ 00000000]
store_ln324            (store            ) [ 00000000]
br_ln324               (br               ) [ 00000000]
store_ln324            (store            ) [ 00000000]
br_ln324               (br               ) [ 00000000]
zext_ln538_4           (zext             ) [ 00000000]
buf_addr_1             (getelementptr    ) [ 00100100]
buf1_addr_1            (getelementptr    ) [ 00100100]
buf2_addr_1            (getelementptr    ) [ 00100100]
icmp_ln874             (icmp             ) [ 00100110]
br_ln104               (br               ) [ 00000000]
l00_buf3_0             (phi              ) [ 00111101]
l10_buf_0              (phi              ) [ 00111101]
l10_buf5_0             (phi              ) [ 01111111]
l20_buf78_0            (phi              ) [ 00111101]
l00_buf4_0             (phi              ) [ 00111101]
l10_buf6_0             (phi              ) [ 00111101]
l20_buf8_0             (phi              ) [ 00111101]
Array_0                (phi              ) [ 00111101]
P0_0                   (phi              ) [ 00111101]
i_op_assign            (phi              ) [ 00111101]
buf_load               (load             ) [ 00000000]
buf1_load              (load             ) [ 00000000]
buf2_load              (load             ) [ 00000000]
buf0_V                 (mux              ) [ 00000000]
buf1_V                 (mux              ) [ 00000000]
buf2_V                 (mux              ) [ 00000000]
call_ret2              (call             ) [ 01111110]
call_ret3              (call             ) [ 01111110]
call_ret4              (call             ) [ 01111110]
call_ret               (call             ) [ 00000000]
select_ln874           (select           ) [ 01111110]
write_index_0_load     (load             ) [ 00000000]
shl_ln                 (bitconcatenate   ) [ 00000000]
select_ln550           (select           ) [ 00000000]
zext_ln550             (zext             ) [ 00000000]
shl_ln785              (shl              ) [ 00000000]
trunc_ln785            (trunc            ) [ 00000000]
or_ln1353              (or               ) [ 00100010]
add_ln110              (add              ) [ 00000000]
store_ln110            (store            ) [ 00000000]
write_ln167            (write            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
write_index_0_load_1   (load             ) [ 00000000]
read_index_0_load_1    (load             ) [ 00000000]
newret                 (insertvalue      ) [ 00000000]
newret2                (insertvalue      ) [ 00000000]
newret4                (insertvalue      ) [ 00000000]
newret6                (insertvalue      ) [ 00000000]
newret8                (insertvalue      ) [ 00000000]
newret1                (insertvalue      ) [ 00000000]
newret3                (insertvalue      ) [ 00000000]
newret5                (insertvalue      ) [ 00000000]
newret7                (insertvalue      ) [ 00000000]
newret9                (insertvalue      ) [ 00000000]
newret10               (insertvalue      ) [ 00000000]
newret11               (insertvalue      ) [ 00000000]
ret_ln98               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="thresh_48">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresh_48"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_harris_mat_420">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_harris_mat_420"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_width">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="row_ind">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_ind"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read111">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read111"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tp">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tp"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mid">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mid"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bottom">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="flag_offset">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flag_offset"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read210">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read210"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read312">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read312"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfExtractPixels<1, 12, 5>"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFSuppressionRad1<1, 5, ap_uint<8> >"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="write_index_0_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_index_0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="read_index_0_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_index_0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_8_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="flag_offset_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flag_offset_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bottom_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bottom_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mid_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mid_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tp_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tp_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_9_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="row_ind_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_ind_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="img_width_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="11" slack="0"/>
<pin id="173" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_read_10_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_read_11_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_read_12_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_read_13_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_read_14_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_V_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln167_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="1"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="buf_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="11" slack="0"/>
<pin id="223" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="buf1_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="11" slack="0"/>
<pin id="230" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_addr/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="buf2_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="11" slack="0"/>
<pin id="237" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf2_addr/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="0"/>
<pin id="245" dir="0" index="4" bw="11" slack="0"/>
<pin id="246" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
<pin id="248" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/3 buf1_load/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="0"/>
<pin id="256" dir="0" index="4" bw="11" slack="0"/>
<pin id="257" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="0"/>
<pin id="259" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/3 buf_load/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="0"/>
<pin id="267" dir="0" index="4" bw="11" slack="0"/>
<pin id="268" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
<pin id="270" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/3 buf2_load/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="buf_addr_1_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="11" slack="0"/>
<pin id="277" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_1/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="buf1_addr_1_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="11" slack="0"/>
<pin id="285" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_addr_1/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="buf2_addr_1_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="11" slack="0"/>
<pin id="293" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf2_addr_1/4 "/>
</bind>
</comp>

<comp id="297" class="1005" name="empty_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="1"/>
<pin id="299" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="11" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="l00_buf3_0_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l00_buf3_0 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="l00_buf3_0_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="4"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l00_buf3_0/5 "/>
</bind>
</comp>

<comp id="321" class="1005" name="l10_buf_0_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l10_buf_0 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="l10_buf_0_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="4"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l10_buf_0/5 "/>
</bind>
</comp>

<comp id="333" class="1005" name="l10_buf5_0_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l10_buf5_0 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="l10_buf5_0_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="4"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l10_buf5_0/5 "/>
</bind>
</comp>

<comp id="346" class="1005" name="l20_buf78_0_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l20_buf78_0 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="l20_buf78_0_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="4"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="32" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l20_buf78_0/5 "/>
</bind>
</comp>

<comp id="358" class="1005" name="l00_buf4_0_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l00_buf4_0 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="l00_buf4_0_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="4"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l00_buf4_0/5 "/>
</bind>
</comp>

<comp id="368" class="1005" name="l10_buf6_0_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l10_buf6_0 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="l10_buf6_0_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="4"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l10_buf6_0/5 "/>
</bind>
</comp>

<comp id="378" class="1005" name="l20_buf8_0_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l20_buf8_0 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="l20_buf8_0_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="4"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l20_buf8_0/5 "/>
</bind>
</comp>

<comp id="388" class="1005" name="Array_0_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="1"/>
<pin id="390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Array_0 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="Array_0_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="4"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="8" slack="0"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Array_0/5 "/>
</bind>
</comp>

<comp id="398" class="1005" name="P0_0_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="P0_0 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="P0_0_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="4"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="1" slack="3"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="P0_0/5 "/>
</bind>
</comp>

<comp id="410" class="1005" name="i_op_assign_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="1"/>
<pin id="412" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="i_op_assign_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="4"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="1" slack="3"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="32" slack="0"/>
<pin id="426" dir="0" index="3" bw="32" slack="0"/>
<pin id="427" dir="0" index="4" bw="32" slack="0"/>
<pin id="428" dir="0" index="5" bw="32" slack="0"/>
<pin id="429" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="call_ret2_xfExtractPixels_1_12_5_s_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="call_ret3_xfExtractPixels_1_12_5_s_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="call_ret4_xfExtractPixels_1_12_5_s_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_index_0_load/2 read_index_0_load_1/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="4"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_index_0_load/5 write_index_0_load_1/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln88_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln88_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln88_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="0" index="1" bw="11" slack="1"/>
<pin id="470" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln695_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln93_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln93_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln538_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="1"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln538_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="2"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_4/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln874_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="11" slack="2"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="buf0_V_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="32" slack="0"/>
<pin id="513" dir="0" index="3" bw="32" slack="0"/>
<pin id="514" dir="0" index="4" bw="2" slack="4"/>
<pin id="515" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="buf0_V/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="buf1_V_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="32" slack="0"/>
<pin id="525" dir="0" index="3" bw="32" slack="0"/>
<pin id="526" dir="0" index="4" bw="2" slack="4"/>
<pin id="527" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="buf1_V/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="buf2_V_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="32" slack="0"/>
<pin id="537" dir="0" index="3" bw="32" slack="0"/>
<pin id="538" dir="0" index="4" bw="2" slack="4"/>
<pin id="539" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="buf2_V/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln874_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln874/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="shl_ln_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="19" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="0"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln550_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="9" slack="0"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln550/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln550_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="19" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln550/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="shl_ln785_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="19" slack="0"/>
<pin id="576" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln785/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln785_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln785/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln1353_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1353/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln110_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln110_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="4"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="newret_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="320" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="1"/>
<pin id="603" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="newret2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="320" slack="0"/>
<pin id="608" dir="0" index="1" bw="16" slack="1"/>
<pin id="609" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="newret4_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="320" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="newret6_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="320" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="newret8_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="320" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="1"/>
<pin id="627" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="newret1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="320" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="1"/>
<pin id="633" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="newret3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="320" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="1"/>
<pin id="639" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret3/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="newret5_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="320" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="1"/>
<pin id="645" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret5/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="newret7_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="320" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="1"/>
<pin id="651" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret7/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="newret9_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="320" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret9/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="newret10_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="320" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="1"/>
<pin id="663" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret10/7 "/>
</bind>
</comp>

<comp id="666" class="1004" name="newret11_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="320" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="1"/>
<pin id="669" dir="1" index="2" bw="320" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret11/7 "/>
</bind>
</comp>

<comp id="672" class="1005" name="write_index_0_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="write_index_0 "/>
</bind>
</comp>

<comp id="679" class="1005" name="read_index_0_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_index_0 "/>
</bind>
</comp>

<comp id="686" class="1005" name="flag_offset_read_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="flag_offset_read "/>
</bind>
</comp>

<comp id="690" class="1005" name="bottom_read_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="4"/>
<pin id="692" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="bottom_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="mid_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="4"/>
<pin id="697" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="mid_read "/>
</bind>
</comp>

<comp id="700" class="1005" name="tp_read_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="4"/>
<pin id="702" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tp_read "/>
</bind>
</comp>

<comp id="705" class="1005" name="p_read_9_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="4"/>
<pin id="707" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="710" class="1005" name="row_ind_read_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="1"/>
<pin id="712" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="row_ind_read "/>
</bind>
</comp>

<comp id="714" class="1005" name="img_width_read_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="11" slack="1"/>
<pin id="716" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="p_read_10_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="4"/>
<pin id="721" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="724" class="1005" name="p_read_11_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="4"/>
<pin id="726" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="729" class="1005" name="p_read_12_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="4"/>
<pin id="731" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="734" class="1005" name="p_read_13_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="4"/>
<pin id="736" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="739" class="1005" name="p_read_14_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="4"/>
<pin id="741" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="744" class="1005" name="icmp_ln88_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="748" class="1005" name="add_ln695_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="0"/>
<pin id="750" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="753" class="1005" name="buf_addr_1_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="11" slack="1"/>
<pin id="755" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_1 "/>
</bind>
</comp>

<comp id="758" class="1005" name="buf1_addr_1_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="11" slack="1"/>
<pin id="760" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf1_addr_1 "/>
</bind>
</comp>

<comp id="763" class="1005" name="buf2_addr_1_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="11" slack="1"/>
<pin id="765" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf2_addr_1 "/>
</bind>
</comp>

<comp id="768" class="1005" name="icmp_ln874_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln874 "/>
</bind>
</comp>

<comp id="772" class="1005" name="call_ret2_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="call_ret2 "/>
</bind>
</comp>

<comp id="778" class="1005" name="call_ret3_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="call_ret3 "/>
</bind>
</comp>

<comp id="784" class="1005" name="call_ret4_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="call_ret4 "/>
</bind>
</comp>

<comp id="790" class="1005" name="select_ln874_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln874 "/>
</bind>
</comp>

<comp id="795" class="1005" name="or_ln1353_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="1"/>
<pin id="797" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1353 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="58" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="64" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="66" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="88" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="110" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="90" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="90" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="90" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="249"><net_src comp="206" pin="2"/><net_sink comp="240" pin=4"/></net>

<net id="250"><net_src comp="226" pin="3"/><net_sink comp="240" pin=2"/></net>

<net id="260"><net_src comp="206" pin="2"/><net_sink comp="251" pin=4"/></net>

<net id="261"><net_src comp="219" pin="3"/><net_sink comp="251" pin=2"/></net>

<net id="271"><net_src comp="206" pin="2"/><net_sink comp="262" pin=4"/></net>

<net id="272"><net_src comp="233" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="278"><net_src comp="4" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="90" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="286"><net_src comp="6" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="90" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="294"><net_src comp="8" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="90" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="301" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="313" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="325" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="344"><net_src comp="333" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="338" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="350" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="367"><net_src comp="361" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="377"><net_src comp="371" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="387"><net_src comp="381" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="397"><net_src comp="391" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="401"><net_src comp="92" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="94" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="421"><net_src comp="414" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="430"><net_src comp="100" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="313" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="325" pin="4"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="338" pin="4"/><net_sink comp="422" pin=3"/></net>

<net id="434"><net_src comp="350" pin="4"/><net_sink comp="422" pin=5"/></net>

<net id="439"><net_src comp="98" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="98" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="440" pin="2"/><net_sink comp="422" pin=4"/></net>

<net id="450"><net_src comp="98" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="461"><net_src comp="128" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="122" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="301" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="301" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="70" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="451" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="297" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="499"><net_src comp="297" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="507"><net_src comp="297" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="68" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="516"><net_src comp="96" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="251" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="240" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="519"><net_src comp="262" pin="3"/><net_sink comp="509" pin=3"/></net>

<net id="520"><net_src comp="509" pin="5"/><net_sink comp="435" pin=1"/></net>

<net id="528"><net_src comp="96" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="251" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="240" pin="3"/><net_sink comp="521" pin=2"/></net>

<net id="531"><net_src comp="262" pin="3"/><net_sink comp="521" pin=3"/></net>

<net id="532"><net_src comp="521" pin="5"/><net_sink comp="440" pin=1"/></net>

<net id="540"><net_src comp="96" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="251" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="240" pin="3"/><net_sink comp="533" pin=2"/></net>

<net id="543"><net_src comp="262" pin="3"/><net_sink comp="533" pin=3"/></net>

<net id="544"><net_src comp="533" pin="5"/><net_sink comp="446" pin=1"/></net>

<net id="550"><net_src comp="422" pin="6"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="102" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="92" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="104" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="414" pin="4"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="106" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="422" pin="6"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="108" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="52" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="553" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="561" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="402" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="38" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="454" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="112" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="398" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="410" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="451" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="454" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="309" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="321" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="333" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="346" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="358" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="368" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="378" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="388" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="114" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="682"><net_src comp="118" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="689"><net_src comp="134" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="140" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="533" pin=4"/></net>

<net id="698"><net_src comp="146" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="521" pin=4"/></net>

<net id="703"><net_src comp="152" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="509" pin=4"/></net>

<net id="708"><net_src comp="158" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="713"><net_src comp="164" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="170" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="722"><net_src comp="176" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="727"><net_src comp="182" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="732"><net_src comp="188" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="737"><net_src comp="194" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="742"><net_src comp="200" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="747"><net_src comp="467" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="472" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="756"><net_src comp="273" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="761"><net_src comp="281" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="766"><net_src comp="289" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="771"><net_src comp="503" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="435" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="781"><net_src comp="440" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="787"><net_src comp="446" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="793"><net_src comp="545" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="798"><net_src comp="583" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="212" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_harris_mat_420 | {6 }
	Port: buf_r | {3 }
	Port: buf1 | {3 }
	Port: buf2 | {3 }
 - Input state : 
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : thresh_48 | {3 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : buf_r | {4 5 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : buf1 | {4 5 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : buf2 | {4 5 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : p_read2 | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : p_read5 | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : p_read8 | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : p_read9 | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : p_read10 | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : img_width | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : row_ind | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : p_read111 | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : tp | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : mid | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : bottom | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : flag_offset | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : p_read210 | {1 }
	Port: ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920> : p_read312 | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln88 : 1
		add_ln695 : 1
		br_ln88 : 2
		add_ln93 : 1
		store_ln93 : 2
	State 3
		buf_addr : 1
		buf1_addr : 1
		buf2_addr : 1
		store_ln324 : 2
		store_ln324 : 2
		store_ln324 : 2
	State 4
		buf_addr_1 : 1
		buf_load : 2
		buf1_addr_1 : 1
		buf1_load : 2
		buf2_addr_1 : 1
		buf2_load : 2
		br_ln104 : 1
	State 5
		buf0_V : 1
		buf1_V : 1
		buf2_V : 1
		call_ret2 : 2
		call_ret3 : 2
		call_ret4 : 2
		call_ret : 3
		select_ln874 : 4
		shl_ln : 1
		select_ln550 : 4
		zext_ln550 : 2
		shl_ln785 : 5
		trunc_ln785 : 6
		or_ln1353 : 7
		add_ln110 : 1
		store_ln110 : 2
	State 6
	State 7
		newret2 : 1
		newret4 : 2
		newret6 : 3
		newret8 : 4
		newret1 : 5
		newret3 : 6
		newret5 : 7
		newret7 : 8
		newret9 : 9
		newret10 : 10
		newret11 : 11
		ret_ln98 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|
|          |                  add_ln695_fu_472                 |    0    |    18   |
|    add   |                  add_ln93_fu_478                  |    0    |    39   |
|          |                  add_ln110_fu_589                 |    0    |    39   |
|----------|---------------------------------------------------|---------|---------|
|          | call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_422 |    0    |    86   |
|   call   |     call_ret2_xfExtractPixels_1_12_5_s_fu_435     |    0    |    0    |
|          |     call_ret3_xfExtractPixels_1_12_5_s_fu_440     |    0    |    0    |
|          |     call_ret4_xfExtractPixels_1_12_5_s_fu_446     |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|    shl   |                  shl_ln785_fu_573                 |    0    |    54   |
|----------|---------------------------------------------------|---------|---------|
|          |                   buf0_V_fu_509                   |    0    |    13   |
|    mux   |                   buf1_V_fu_521                   |    0    |    13   |
|          |                   buf2_V_fu_533                   |    0    |    13   |
|----------|---------------------------------------------------|---------|---------|
|   icmp   |                  icmp_ln88_fu_467                 |    0    |    13   |
|          |                 icmp_ln874_fu_503                 |    0    |    13   |
|----------|---------------------------------------------------|---------|---------|
|  select  |                select_ln874_fu_545                |    0    |    2    |
|          |                select_ln550_fu_561                |    0    |    9    |
|----------|---------------------------------------------------|---------|---------|
|    or    |                  or_ln1353_fu_583                 |    0    |    8    |
|----------|---------------------------------------------------|---------|---------|
|          |                 p_read_read_fu_122                |    0    |    0    |
|          |                p_read_8_read_fu_128               |    0    |    0    |
|          |            flag_offset_read_read_fu_134           |    0    |    0    |
|          |              bottom_read_read_fu_140              |    0    |    0    |
|          |                mid_read_read_fu_146               |    0    |    0    |
|          |                tp_read_read_fu_152                |    0    |    0    |
|          |                p_read_9_read_fu_158               |    0    |    0    |
|   read   |              row_ind_read_read_fu_164             |    0    |    0    |
|          |             img_width_read_read_fu_170            |    0    |    0    |
|          |               p_read_10_read_fu_176               |    0    |    0    |
|          |               p_read_11_read_fu_182               |    0    |    0    |
|          |               p_read_12_read_fu_188               |    0    |    0    |
|          |               p_read_13_read_fu_194               |    0    |    0    |
|          |               p_read_14_read_fu_200               |    0    |    0    |
|          |                 tmp_V_read_fu_206                 |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   write  |              write_ln167_write_fu_212             |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                 zext_ln538_fu_489                 |    0    |    0    |
|   zext   |                zext_ln538_4_fu_496                |    0    |    0    |
|          |                 zext_ln550_fu_569                 |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|bitconcatenate|                   shl_ln_fu_553                   |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   trunc  |                 trunc_ln785_fu_579                |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                   newret_fu_600                   |    0    |    0    |
|          |                   newret2_fu_606                  |    0    |    0    |
|          |                   newret4_fu_612                  |    0    |    0    |
|          |                   newret6_fu_618                  |    0    |    0    |
|          |                   newret8_fu_624                  |    0    |    0    |
|insertvalue|                   newret1_fu_630                  |    0    |    0    |
|          |                   newret3_fu_636                  |    0    |    0    |
|          |                   newret5_fu_642                  |    0    |    0    |
|          |                   newret7_fu_648                  |    0    |    0    |
|          |                   newret9_fu_654                  |    0    |    0    |
|          |                  newret10_fu_660                  |    0    |    0    |
|          |                  newret11_fu_666                  |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   Total  |                                                   |    0    |   320   |
|----------|---------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     Array_0_reg_388    |    8   |
|      P0_0_reg_398      |    8   |
|    add_ln695_reg_748   |   11   |
|   bottom_read_reg_690  |    2   |
|   buf1_addr_1_reg_758  |   11   |
|   buf2_addr_1_reg_763  |   11   |
|   buf_addr_1_reg_753   |   11   |
|    call_ret2_reg_772   |   32   |
|    call_ret3_reg_778   |   32   |
|    call_ret4_reg_784   |   32   |
|      empty_reg_297     |   11   |
|flag_offset_read_reg_686|    1   |
|   i_op_assign_reg_410  |   16   |
|   icmp_ln874_reg_768   |    1   |
|    icmp_ln88_reg_744   |    1   |
| img_width_read_reg_714 |   11   |
|   l00_buf3_0_reg_309   |   32   |
|   l00_buf4_0_reg_358   |   32   |
|   l10_buf5_0_reg_333   |   32   |
|   l10_buf6_0_reg_368   |   32   |
|    l10_buf_0_reg_321   |   32   |
|   l20_buf78_0_reg_346  |   32   |
|   l20_buf8_0_reg_378   |   32   |
|    mid_read_reg_695    |    2   |
|    or_ln1353_reg_795   |    8   |
|    p_read_10_reg_719   |    8   |
|    p_read_11_reg_724   |    8   |
|    p_read_12_reg_729   |   32   |
|    p_read_13_reg_734   |   32   |
|    p_read_14_reg_739   |   32   |
|    p_read_9_reg_705    |   16   |
|  read_index_0_reg_679  |   32   |
|  row_ind_read_reg_710  |    2   |
|  select_ln874_reg_790  |    8   |
|     tp_read_reg_700    |    2   |
|  write_index_0_reg_672 |   32   |
+------------------------+--------+
|          Total         |   637  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_240  |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_251  |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_262  |  p0  |   2  |  11  |   22   ||    9    |
|    empty_reg_297    |  p0  |   2  |  11  |   22   ||    9    |
|  l00_buf3_0_reg_309 |  p0  |   2  |  32  |   64   ||    9    |
|  l10_buf_0_reg_321  |  p0  |   2  |  32  |   64   ||    9    |
|  l10_buf5_0_reg_333 |  p0  |   2  |  32  |   64   ||    9    |
| l20_buf78_0_reg_346 |  p0  |   2  |  32  |   64   ||    9    |
|     P0_0_reg_398    |  p0  |   2  |   8  |   16   ||    9    |
| i_op_assign_reg_410 |  p0  |   2  |  16  |   32   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   392  ||   6.56  ||    90   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   320  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   90   |
|  Register |    -   |   637  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   637  |   410  |
+-----------+--------+--------+--------+
