INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/ADD_step1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_step1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/ADD_step2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_step2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/ADD_step3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_step3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/MUL_step1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_step1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/adder_13b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_13b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/adder_5b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_5b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/left_shift.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/mul_multicycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_multicycle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/s_to_u.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s_to_u
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/sysarr_FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysarr_FIFO
WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/sysarr_FIFO.sv:26]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/sysarr_MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysarr_MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/sysarr_OUT_FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysarr_OUT_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/sysarr_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysarr_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/sysarr_control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysarr_control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/systolic_array.sv" into library xil_defaultlib
WARNING: [VRFC 10-8904] direction for signal 'clk' in modport changed to output because it was specified as input [../../../../../systolic_array_if.vh:27]
INFO: [VRFC 10-311] analyzing module systolic_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/u_to_s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_to_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/tb_systolic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array
WARNING: [VRFC 10-3609] overwriting previous definition of module 'systolic_array' [C:/Users/abhil/SOCET_UVM/UVM---Tensor-Core/UVM/systolic_array.sv:13]
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [../../../../../comparator.svh:39]
INFO: [VRFC 10-311] analyzing module tb_systolic
