// Seed: 2078742100
module module_0 ();
  logic id_1;
  ;
  assign id_1 = id_1;
  logic id_2;
  ;
  assign id_2 = 1;
  wire [1 'b0 : 1] id_3;
  for (id_4 = 1; -1; id_2 = id_2) assign id_2 = -1;
  assign id_4 = id_1;
  integer id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd28
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  inout wire _id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  initial begin : LABEL_0
    wait (-1) id_2[id_3] <= -1'b0;
  end
endmodule
