Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr 27 13:42:22 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: VSync/HS/Can_write_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.618        0.000                      0                   13        0.260        0.000                      0                   13        3.000        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  pixelClock_clk_wiz_0  {0.000 19.863}     39.725          25.173          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
  pixelClock_clk_wiz_0       36.618        0.000                      0                   13        0.260        0.000                      0                   13       19.363        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixelClock_clk_wiz_0
  To Clock:  pixelClock_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.618ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 1.070ns (36.290%)  route 1.878ns (63.710%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.190 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.608    -0.932    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.419    -0.513 f  VSync/HS/HCounter_reg[4]/Q
                         net (fo=5, routed)           1.273     0.760    VSync/HS/HCounter[4]
    SLICE_X69Y117        LUT5 (Prop_lut5_I4_O)        0.325     1.085 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=3, routed)           0.605     1.690    VSync/HS/HCounter[9]_i_2_n_0
    SLICE_X68Y118        LUT6 (Prop_lut6_I0_O)        0.326     2.016 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.016    VSync/HS/HCounter_0[5]
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.486    38.190    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism              0.577    38.767    
                         clock uncertainty           -0.164    38.603    
    SLICE_X68Y118        FDRE (Setup_fdre_C_D)        0.031    38.634    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                 36.618    

Slack (MET) :             36.883ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 1.070ns (39.487%)  route 1.640ns (60.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.192 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.608    -0.932    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.419    -0.513 f  VSync/HS/HCounter_reg[4]/Q
                         net (fo=5, routed)           1.273     0.760    VSync/HS/HCounter[4]
    SLICE_X69Y117        LUT5 (Prop_lut5_I4_O)        0.325     1.085 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=3, routed)           0.367     1.452    VSync/HS/HCounter[9]_i_2_n_0
    SLICE_X68Y117        LUT6 (Prop_lut6_I2_O)        0.326     1.778 r  VSync/HS/HCounter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.778    VSync/HS/HCounter_0[9]
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.488    38.192    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[9]/C
                         clock pessimism              0.601    38.793    
                         clock uncertainty           -0.164    38.629    
    SLICE_X68Y117        FDRE (Setup_fdre_C_D)        0.031    38.660    VSync/HS/HCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.660    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                 36.883    

Slack (MET) :             36.897ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.070ns (40.083%)  route 1.599ns (59.917%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.190 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.608    -0.932    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.419    -0.513 f  VSync/HS/HCounter_reg[4]/Q
                         net (fo=5, routed)           1.273     0.760    VSync/HS/HCounter[4]
    SLICE_X69Y117        LUT5 (Prop_lut5_I4_O)        0.325     1.085 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=3, routed)           0.326     1.411    VSync/HS/HCounter[9]_i_2_n_0
    SLICE_X68Y118        LUT6 (Prop_lut6_I5_O)        0.326     1.737 r  VSync/HS/HCounter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.737    VSync/HS/HCounter_0[8]
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.486    38.190    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[8]/C
                         clock pessimism              0.577    38.767    
                         clock uncertainty           -0.164    38.603    
    SLICE_X68Y118        FDRE (Setup_fdre_C_D)        0.031    38.634    VSync/HS/HCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                          -1.737    
  -------------------------------------------------------------------
                         slack                                 36.897    

Slack (MET) :             37.088ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.866ns (34.333%)  route 1.656ns (65.667%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.190 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.608    -0.932    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.419    -0.513 f  VSync/HS/HCounter_reg[4]/Q
                         net (fo=5, routed)           0.871     0.358    VSync/HS/HCounter[4]
    SLICE_X69Y117        LUT6 (Prop_lut6_I0_O)        0.297     0.655 r  VSync/HS/HCounter[7]_i_2/O
                         net (fo=2, routed)           0.785     1.440    VSync/HS/HCounter[7]_i_2_n_0
    SLICE_X68Y118        LUT3 (Prop_lut3_I1_O)        0.150     1.590 r  VSync/HS/HCounter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.590    VSync/HS/HCounter_0[7]
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.486    38.190    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[7]/C
                         clock pessimism              0.577    38.767    
                         clock uncertainty           -0.164    38.603    
    SLICE_X68Y118        FDRE (Setup_fdre_C_D)        0.075    38.678    VSync/HS/HCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.678    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                 37.088    

Slack (MET) :             37.128ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/Sync_reg/S
                            (rising edge-triggered cell FDSE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.580ns (29.258%)  route 1.402ns (70.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.192 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -0.934    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 f  VSync/HS/HCounter_reg[6]/Q
                         net (fo=7, routed)           1.015     0.537    VSync/HS/HCounter[6]
    SLICE_X69Y117        LUT6 (Prop_lut6_I0_O)        0.124     0.661 r  VSync/HS/Sync_i_1/O
                         net (fo=1, routed)           0.387     1.048    VSync/HS/Sync_i_1_n_0
    SLICE_X69Y117        FDSE                                         r  VSync/HS/Sync_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.488    38.192    VSync/HS/CLK
    SLICE_X69Y117        FDSE                                         r  VSync/HS/Sync_reg/C
                         clock pessimism              0.577    38.769    
                         clock uncertainty           -0.164    38.605    
    SLICE_X69Y117        FDSE (Setup_fdse_C_S)       -0.429    38.176    VSync/HS/Sync_reg
  -------------------------------------------------------------------
                         required time                         38.176    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 37.128    

Slack (MET) :             37.199ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.716ns (30.872%)  route 1.603ns (69.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.192 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.608    -0.932    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.419    -0.513 r  VSync/HS/HCounter_reg[4]/Q
                         net (fo=5, routed)           1.273     0.760    VSync/HS/HCounter[4]
    SLICE_X69Y117        LUT5 (Prop_lut5_I4_O)        0.297     1.057 r  VSync/HS/HCounter[4]_i_1/O
                         net (fo=1, routed)           0.330     1.387    VSync/HS/HCounter_0[4]
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.488    38.192    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
                         clock pessimism              0.601    38.793    
                         clock uncertainty           -0.164    38.629    
    SLICE_X68Y117        FDRE (Setup_fdre_C_D)       -0.043    38.586    VSync/HS/HCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 37.199    

Slack (MET) :             37.354ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.840ns (37.946%)  route 1.374ns (62.054%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.190 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.608    -0.932    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.419    -0.513 f  VSync/HS/HCounter_reg[4]/Q
                         net (fo=5, routed)           0.871     0.358    VSync/HS/HCounter[4]
    SLICE_X69Y117        LUT6 (Prop_lut6_I0_O)        0.297     0.655 r  VSync/HS/HCounter[7]_i_2/O
                         net (fo=2, routed)           0.503     1.158    VSync/HS/HCounter[7]_i_2_n_0
    SLICE_X68Y118        LUT2 (Prop_lut2_I0_O)        0.124     1.282 r  VSync/HS/HCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.282    VSync/HS/HCounter_0[6]
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.486    38.190    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[6]/C
                         clock pessimism              0.577    38.767    
                         clock uncertainty           -0.164    38.603    
    SLICE_X68Y118        FDRE (Setup_fdre_C_D)        0.032    38.635    VSync/HS/HCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.635    
                         arrival time                          -1.282    
  -------------------------------------------------------------------
                         slack                                 37.354    

Slack (MET) :             37.985ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/Can_write_reg/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.580ns (36.717%)  route 1.000ns (63.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.190 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.608    -0.932    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  VSync/HS/HCounter_reg[9]/Q
                         net (fo=5, routed)           1.000     0.524    VSync/HS/HCounter[9]
    SLICE_X68Y118        LUT3 (Prop_lut3_I2_O)        0.124     0.648 r  VSync/HS/Can_write_i_1/O
                         net (fo=1, routed)           0.000     0.648    VSync/HS/Can_write_i_1_n_0
    SLICE_X68Y118        FDRE                                         r  VSync/HS/Can_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.486    38.190    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/Can_write_reg/C
                         clock pessimism              0.577    38.767    
                         clock uncertainty           -0.164    38.603    
    SLICE_X68Y118        FDRE (Setup_fdre_C_D)        0.029    38.632    VSync/HS/Can_write_reg
  -------------------------------------------------------------------
                         required time                         38.632    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                 37.985    

Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.580ns (36.268%)  route 1.019ns (63.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.192 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.608    -0.932    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  VSync/HS/HCounter_reg[0]/Q
                         net (fo=7, routed)           1.019     0.543    VSync/HS/HCounter[0]
    SLICE_X68Y117        LUT1 (Prop_lut1_I0_O)        0.124     0.667 r  VSync/HS/HCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.667    VSync/HS/HCounter_0[0]
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.488    38.192    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[0]/C
                         clock pessimism              0.601    38.793    
                         clock uncertainty           -0.164    38.629    
    SLICE_X68Y117        FDRE (Setup_fdre_C_D)        0.029    38.658    VSync/HS/HCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             38.004ns  (required time - arrival time)
  Source:                 VSync/HS/HCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_clk_wiz_0 rise@39.725ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.192 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.608    -0.932    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.419    -0.513 r  VSync/HS/HCounter_reg[1]/Q
                         net (fo=6, routed)           0.886     0.373    VSync/HS/HCounter[1]
    SLICE_X68Y117        LUT2 (Prop_lut2_I1_O)        0.327     0.700 r  VSync/HS/HCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.700    VSync/HS/HCounter_0[1]
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.488    38.192    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[1]/C
                         clock pessimism              0.601    38.793    
                         clock uncertainty           -0.164    38.629    
    SLICE_X68Y117        FDRE (Setup_fdre_C_D)        0.075    38.704    VSync/HS/HCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 38.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/Sync_reg/D
                            (rising edge-triggered cell FDSE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.853%)  route 0.140ns (38.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.555    -0.609    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  VSync/HS/HCounter_reg[7]/Q
                         net (fo=7, routed)           0.140    -0.341    VSync/HS/HCounter[7]
    SLICE_X69Y117        LUT5 (Prop_lut5_I1_O)        0.099    -0.242 r  VSync/HS/Sync_i_2/O
                         net (fo=1, routed)           0.000    -0.242    VSync/HS/p_1_in
    SLICE_X69Y117        FDSE                                         r  VSync/HS/Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.826    -0.847    VSync/HS/CLK
    SLICE_X69Y117        FDSE                                         r  VSync/HS/Sync_reg/C
                         clock pessimism              0.253    -0.594    
    SLICE_X69Y117        FDSE (Hold_fdse_C_D)         0.092    -0.502    VSync/HS/Sync_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.295%)  route 0.177ns (48.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.555    -0.609    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  VSync/HS/HCounter_reg[8]/Q
                         net (fo=6, routed)           0.177    -0.292    VSync/HS/HCounter[8]
    SLICE_X68Y118        LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    VSync/HS/HCounter_0[5]
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.825    -0.848    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism              0.239    -0.609    
    SLICE_X68Y118        FDRE (Hold_fdre_C_D)         0.092    -0.517    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.761%)  route 0.195ns (51.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.555    -0.609    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  VSync/HS/HCounter_reg[5]/Q
                         net (fo=6, routed)           0.195    -0.273    VSync/HS/HCounter[5]
    SLICE_X68Y117        LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  VSync/HS/HCounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    VSync/HS/HCounter_0[9]
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.826    -0.847    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[9]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X68Y117        FDRE (Hold_fdre_C_D)         0.092    -0.502    VSync/HS/HCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.555    -0.609    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=7, routed)           0.184    -0.284    VSync/HS/HCounter[6]
    SLICE_X68Y118        LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  VSync/HS/HCounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VSync/HS/HCounter_0[6]
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.825    -0.848    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[6]/C
                         clock pessimism              0.239    -0.609    
    SLICE_X68Y118        FDRE (Hold_fdre_C_D)         0.092    -0.517    VSync/HS/HCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/Can_write_reg/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.194%)  route 0.217ns (53.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.555    -0.609    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  VSync/HS/HCounter_reg[8]/Q
                         net (fo=6, routed)           0.217    -0.252    VSync/HS/HCounter[8]
    SLICE_X68Y118        LUT3 (Prop_lut3_I0_O)        0.045    -0.207 r  VSync/HS/Can_write_i_1/O
                         net (fo=1, routed)           0.000    -0.207    VSync/HS/Can_write_i_1_n_0
    SLICE_X68Y118        FDRE                                         r  VSync/HS/Can_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.825    -0.848    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/Can_write_reg/C
                         clock pessimism              0.239    -0.609    
    SLICE_X68Y118        FDRE (Hold_fdre_C_D)         0.091    -0.518    VSync/HS/Can_write_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.231ns (53.751%)  route 0.199ns (46.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.556    -0.608    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  VSync/HS/HCounter_reg[1]/Q
                         net (fo=6, routed)           0.199    -0.281    VSync/HS/HCounter[1]
    SLICE_X68Y117        LUT4 (Prop_lut4_I2_O)        0.103    -0.178 r  VSync/HS/HCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    VSync/HS/HCounter_0[3]
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.826    -0.847    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[3]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X68Y117        FDRE (Hold_fdre_C_D)         0.107    -0.501    VSync/HS/HCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.026%)  route 0.218ns (53.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.556    -0.608    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  VSync/HS/HCounter_reg[0]/Q
                         net (fo=7, routed)           0.109    -0.358    VSync/HS/HCounter[0]
    SLICE_X69Y117        LUT5 (Prop_lut5_I2_O)        0.045    -0.313 r  VSync/HS/HCounter[4]_i_1/O
                         net (fo=1, routed)           0.109    -0.204    VSync/HS/HCounter_0[4]
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.826    -0.847    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X68Y117        FDRE (Hold_fdre_C_D)         0.076    -0.532    VSync/HS/HCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.227ns (53.317%)  route 0.199ns (46.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.556    -0.608    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  VSync/HS/HCounter_reg[1]/Q
                         net (fo=6, routed)           0.199    -0.281    VSync/HS/HCounter[1]
    SLICE_X68Y117        LUT3 (Prop_lut3_I0_O)        0.099    -0.182 r  VSync/HS/HCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    VSync/HS/HCounter_0[2]
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.826    -0.847    VSync/HS/CLK
    SLICE_X68Y117        FDRE                                         r  VSync/HS/HCounter_reg[2]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X68Y117        FDRE (Hold_fdre_C_D)         0.092    -0.516    VSync/HS/HCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.150%)  route 0.200ns (46.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.555    -0.609    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  VSync/HS/HCounter_reg[7]/Q
                         net (fo=7, routed)           0.200    -0.281    VSync/HS/HCounter[7]
    SLICE_X68Y118        LUT6 (Prop_lut6_I4_O)        0.099    -0.182 r  VSync/HS/HCounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    VSync/HS/HCounter_0[8]
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.825    -0.848    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[8]/C
                         clock pessimism              0.239    -0.609    
    SLICE_X68Y118        FDRE (Hold_fdre_C_D)         0.092    -0.517    VSync/HS/HCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_clk_wiz_0 rise@0.000ns - pixelClock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.183ns (40.483%)  route 0.269ns (59.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.555    -0.609    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  VSync/HS/HCounter_reg[6]/Q
                         net (fo=7, routed)           0.269    -0.199    VSync/HS/HCounter[6]
    SLICE_X68Y118        LUT3 (Prop_lut3_I0_O)        0.042    -0.157 r  VSync/HS/HCounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    VSync/HS/HCounter_0[7]
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.825    -0.848    VSync/HS/CLK
    SLICE_X68Y118        FDRE                                         r  VSync/HS/HCounter_reg[7]/C
                         clock pessimism              0.239    -0.609    
    SLICE_X68Y118        FDRE (Hold_fdre_C_D)         0.107    -0.502    VSync/HS/HCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.345    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelClock_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y118    VSync/HS/Can_write_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y117    VSync/HS/HCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y117    VSync/HS/HCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y117    VSync/HS/HCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y117    VSync/HS/HCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y117    VSync/HS/HCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y118    VSync/HS/HCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X68Y118    VSync/HS/HCounter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y118    VSync/HS/Can_write_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y118    VSync/HS/HCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y118    VSync/HS/HCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y118    VSync/HS/HCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y118    VSync/HS/HCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y117    VSync/HS/HCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y117    VSync/HS/HCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y117    VSync/HS/HCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y117    VSync/HS/HCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y117    VSync/HS/HCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y117    VSync/HS/HCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y117    VSync/HS/HCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y117    VSync/HS/HCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y117    VSync/HS/HCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y117    VSync/HS/HCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y117    VSync/HS/HCounter_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X69Y117    VSync/HS/Sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y118    VSync/HS/Can_write_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y118    VSync/HS/Can_write_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y117    VSync/HS/HCounter_reg[0]/C



