diff -Naur linux-2.6.34/arch/arm/mach-kore3/include/mach/pnx8492.h linux-2.6.34_new/arch/arm/mach-kore3/include/mach/pnx8492.h
--- linux-2.6.34/arch/arm/mach-kore3/include/mach/pnx8492.h	2013-03-26 23:01:36.536125000 +0530
+++ linux-2.6.34_new/arch/arm/mach-kore3/include/mach/pnx8492.h	2013-03-26 22:25:18.896962900 +0530
@@ -94,6 +94,8 @@
 
 #define MMIO_CLOCK_BASE          (ARM_A9_HOST_MMIO_BASE + 0x6a000)
 
+#define MMIO_AO_CLOCK_BASE       (ARM_A9_HOST_MMIO_BASE + 0xb8000)
+
 #define MMIO_GLB_BASE            (ARM_A9_HOST_MMIO_BASE + 0xbb000)
 
 #define  GPIO_PIN_MUX_REG_0      (MMIO_GLB_BASE + 0x100)
@@ -163,12 +165,15 @@
 #define IPXXXX_GPIO_PORT_0			MMIO_GPIO_PORT0
 
 /* GMAC0 Clock Registers */
-#define APOLLO_CLK_GMAC0_AHBCLK     		(MMIO_CLOCK_BASE + 0x03C0)
-#define APOLLO_CLK_GMAC0_PHY_TX     		(MMIO_CLOCK_BASE + 0x03C4)
-#define APOLLO_CLK_GMAC0_PHY_RX     		(MMIO_CLOCK_BASE + 0x03C8)
-#define APOLLO_CLK_GMAC0_RMII       		(MMIO_CLOCK_BASE + 0x03CC)
-#define APOLLO_CLK_GMAC0_TXCLK_OUT  		(MMIO_CLOCK_BASE + 0x03D0)
-
+#define APOLLO_CLK_GMAC0_AHBCLK     		(MMIO_AO_CLOCK_BASE + 0x00C4)
+#define APOLLO_CLK_GMAC0_AHBCLK_MASK            0x00000006
+#define APOLLO_CLK_GMAC0_PHY_TX     		(MMIO_AO_CLOCK_BASE + 0x00C8)
+#define APOLLO_CLK_GMAC0_PHY_RX     		(MMIO_AO_CLOCK_BASE + 0x00CC)
+
+/* GMAC1 Clock Registers */
+#define APOLLO_CLK_GMAC1_AHBCLK     		(MMIO_AO_CLOCK_BASE + 0x00D4)
+#define APOLLO_CLK_GMAC1_PHY_TX     		(MMIO_AO_CLOCK_BASE + 0x00D8)
+#define APOLLO_CLK_GMAC1_PHY_RX     		(MMIO_AO_CLOCK_BASE + 0x00DC)
 
 /* GPIO registers */
 #define GPIO_0_15_MODE_CTL0			*(volatile unsigned long *)(IPXXXX_GPIO_PORT_0 + 0x000)
diff -Naur linux-2.6.34/arch/arm/mach-krome/include/mach/pnx8492.h linux-2.6.34_new/arch/arm/mach-krome/include/mach/pnx8492.h
--- linux-2.6.34/arch/arm/mach-krome/include/mach/pnx8492.h	2013-03-26 23:01:36.639127000 +0530
+++ linux-2.6.34_new/arch/arm/mach-krome/include/mach/pnx8492.h	2013-03-26 22:24:29.756023400 +0530
@@ -98,6 +98,8 @@
 
 #define MMIO_CLOCK_BASE          (ARM_A9_HOST_MMIO_BASE + 0x6a000)
 
+#define MMIO_AO_CLOCK_BASE       (ARM_A9_HOST_MMIO_BASE + 0xb8000)
+
 #define MMIO_GLB_BASE            (ARM_A9_HOST_MMIO_BASE + 0xbb000)
 
 #define  GPIO_PIN_MUX_REG_0      (MMIO_GLB_BASE + 0x100)
@@ -181,18 +183,15 @@
 #define IPA051_PCI_PORT_0			MMIO_PCI_PORT0
 
 /* GMAC0 Clock Registers */
-#define APOLLO_CLK_GMAC0_AHBCLK     		(MMIO_CLOCK_BASE + 0x03C0)
-#define APOLLO_CLK_GMAC0_PHY_TX     		(MMIO_CLOCK_BASE + 0x03C4)
-#define APOLLO_CLK_GMAC0_PHY_RX     		(MMIO_CLOCK_BASE + 0x03C8)
-#define APOLLO_CLK_GMAC0_RMII       		(MMIO_CLOCK_BASE + 0x03CC)
-#define APOLLO_CLK_GMAC0_TXCLK_OUT  		(MMIO_CLOCK_BASE + 0x03D0)
+#define APOLLO_CLK_GMAC0_AHBCLK     		(MMIO_AO_CLOCK_BASE + 0x00C4)
+#define APOLLO_CLK_GMAC0_AHBCLK_MASK            0x00000006
+#define APOLLO_CLK_GMAC0_PHY_TX     		(MMIO_AO_CLOCK_BASE + 0x00C8)
+#define APOLLO_CLK_GMAC0_PHY_RX     		(MMIO_AO_CLOCK_BASE + 0x00CC)
 
 /* GMAC1 Clock Registers */
-#define APOLLO_CLK_GMAC1_AHBCLK     		(MMIO_CLOCK_BASE + 0x03D4)
-#define APOLLO_CLK_GMAC1_PHY_TX     		(MMIO_CLOCK_BASE + 0x03D8)
-#define APOLLO_CLK_GMAC1_PHY_RX     		(MMIO_CLOCK_BASE + 0x03DC)
-#define APOLLO_CLK_GMAC1_RMII       		(MMIO_CLOCK_BASE + 0x03E0)
-#define APOLLO_CLK_GMAC1_TXCLK_OUT  		(MMIO_CLOCK_BASE + 0x03E4)
+#define APOLLO_CLK_GMAC1_AHBCLK     		(MMIO_AO_CLOCK_BASE + 0x00D4)
+#define APOLLO_CLK_GMAC1_PHY_TX     		(MMIO_AO_CLOCK_BASE + 0x00D8)
+#define APOLLO_CLK_GMAC1_PHY_RX     		(MMIO_AO_CLOCK_BASE + 0x00DC)
 
 /* GPIO registers */
 #define GPIO_0_15_MODE_CTL0			*(volatile unsigned long *)(IPXXXX_GPIO_PORT_0 + 0x000)
diff -Naur linux-2.6.34/arch/arm/mach-kronos/include/mach/pnx8492.h linux-2.6.34_new/arch/arm/mach-kronos/include/mach/pnx8492.h
--- linux-2.6.34/arch/arm/mach-kronos/include/mach/pnx8492.h	2013-03-26 23:01:35.897126000 +0530
+++ linux-2.6.34_new/arch/arm/mach-kronos/include/mach/pnx8492.h	2013-03-26 22:24:51.521787700 +0530
@@ -97,6 +97,8 @@
 
 #define MMIO_CLOCK_BASE          (ARM_A9_HOST_MMIO_BASE + 0x6a000)
 
+#define MMIO_AO_CLOCK_BASE       (ARM_A9_HOST_MMIO_BASE + 0xb8000)
+
 #define MMIO_GLB_BASE            (ARM_A9_HOST_MMIO_BASE + 0xbb000)
 
 #define  GPIO_PIN_MUX_REG_0      (MMIO_GLB_BASE + 0x100)
@@ -169,18 +171,15 @@
 #define IPA051_PCI_PORT_0			MMIO_PCI_PORT0
 
 /* GMAC0 Clock Registers */
-#define APOLLO_CLK_GMAC0_AHBCLK     		(MMIO_CLOCK_BASE + 0x03C0)
-#define APOLLO_CLK_GMAC0_PHY_TX     		(MMIO_CLOCK_BASE + 0x03C4)
-#define APOLLO_CLK_GMAC0_PHY_RX     		(MMIO_CLOCK_BASE + 0x03C8)
-#define APOLLO_CLK_GMAC0_RMII       		(MMIO_CLOCK_BASE + 0x03CC)
-#define APOLLO_CLK_GMAC0_TXCLK_OUT  		(MMIO_CLOCK_BASE + 0x03D0)
+#define APOLLO_CLK_GMAC0_AHBCLK     		(MMIO_AO_CLOCK_BASE + 0x00C4)
+#define APOLLO_CLK_GMAC0_AHBCLK_MASK            0x00000006
+#define APOLLO_CLK_GMAC0_PHY_TX     		(MMIO_AO_CLOCK_BASE + 0x00C8)
+#define APOLLO_CLK_GMAC0_PHY_RX     		(MMIO_AO_CLOCK_BASE + 0x00CC)
 
 /* GMAC1 Clock Registers */
-#define APOLLO_CLK_GMAC1_AHBCLK     		(MMIO_CLOCK_BASE + 0x03D4)
-#define APOLLO_CLK_GMAC1_PHY_TX     		(MMIO_CLOCK_BASE + 0x03D8)
-#define APOLLO_CLK_GMAC1_PHY_RX     		(MMIO_CLOCK_BASE + 0x03DC)
-#define APOLLO_CLK_GMAC1_RMII       		(MMIO_CLOCK_BASE + 0x03E0)
-#define APOLLO_CLK_GMAC1_TXCLK_OUT  		(MMIO_CLOCK_BASE + 0x03E4)
+#define APOLLO_CLK_GMAC1_AHBCLK     		(MMIO_AO_CLOCK_BASE + 0x00D4)
+#define APOLLO_CLK_GMAC1_PHY_TX     		(MMIO_AO_CLOCK_BASE + 0x00D8)
+#define APOLLO_CLK_GMAC1_PHY_RX     		(MMIO_AO_CLOCK_BASE + 0x00DC)
 
 /* GPIO registers */
 #define GPIO_0_15_MODE_CTL0			*(volatile unsigned long *)(IPXXXX_GPIO_PORT_0 + 0x000)
diff -Naur linux-2.6.34/drivers/net/LIPP_6300ETH/comps/tmbslPhyMYSTI110E/inc/tmbslPhyMYSTI110E.h linux-2.6.34_new/drivers/net/LIPP_6300ETH/comps/tmbslPhyMYSTI110E/inc/tmbslPhyMYSTI110E.h
--- linux-2.6.34/drivers/net/LIPP_6300ETH/comps/tmbslPhyMYSTI110E/inc/tmbslPhyMYSTI110E.h	2013-03-26 23:01:32.894372000 +0530
+++ linux-2.6.34_new/drivers/net/LIPP_6300ETH/comps/tmbslPhyMYSTI110E/inc/tmbslPhyMYSTI110E.h	2013-03-26 22:26:57.600719600 +0530
@@ -212,6 +212,10 @@
 #define TMBSL_PHYMYSTI110E_PHYSTS_SPEED_100_HD (0x8)
 #define TMBSL_PHYMYSTI110E_PHYSTS_SPEED_100_FD (0x18)
 
+#define TMBSL_PHYMYSTI110E_POWERDN_TRUE_PWRDN_MASK (0x1)
+#define TMBSL_PHYMYSTI110E_POWERDN_TRUE_PWRDN_EN (0x1)
+#define TMBSL_PHYMYSTI110E_POWERDN_TRUE_PWRDN_CLR (0x0)
+
 //Structure Declarations
 //-----------------------------------------------------------------------------
 //	Typedefinition
diff -Naur linux-2.6.34/drivers/net/LIPP_6300ETH/comps/tmbslPhyMYSTI110E/src/tmbslPhyMYSTI110E.c linux-2.6.34_new/drivers/net/LIPP_6300ETH/comps/tmbslPhyMYSTI110E/src/tmbslPhyMYSTI110E.c
--- linux-2.6.34/drivers/net/LIPP_6300ETH/comps/tmbslPhyMYSTI110E/src/tmbslPhyMYSTI110E.c	2013-03-26 23:01:34.785245000 +0530
+++ linux-2.6.34_new/drivers/net/LIPP_6300ETH/comps/tmbslPhyMYSTI110E/src/tmbslPhyMYSTI110E.c	2013-03-26 22:27:08.835166500 +0530
@@ -48,6 +48,8 @@
 #define AUTO_NEG_DELAY_MULTIPLIER (300)
 #endif
 
+#include <mach/pnx8492.h>
+
 /* Defines */
 
 #define PHY_TIMEOUT                 (100000)
@@ -371,6 +373,9 @@
 
    /* LED Direct Control Register (this is not a register in MYSTI110E) */
    tmbslPhyMYSTI110ELedcr = 0x18,
+   
+   /* Vender specific register for power down control */
+   tmbslPhyMYSTI110PowerDnCtrl = 24,
 
    /* Control / Status Indication Register */
    tmbslPhyMYSTI110ECtrlStatusInd  = 27,
@@ -775,6 +780,7 @@
     tmErrorCode_t ethStatus=TM_OK;
     UInt16 bmcr = 0;
 
+#if (defined (CONFIG_ARCH_APOLLO) )
     ethStatus = tmbslPhyMYSTI110ERead(ethUnitId, tmbslPhyMYSTI110EBmcr, &bmcr);
 
     if(ethStatus != TM_OK)
@@ -803,6 +809,42 @@
         return TMBSL_ERR_PHY_NOT_SUPPORTED;
     }
 
+#endif
+
+   #if (defined (CONFIG_ARCH_KRONOS) || defined (CONFIG_ARCH_KROME) || defined (CONFIG_ARCH_KORE3) ) 
+   ethStatus = tmbslPhyMYSTI110ERead(ethUnitId, tmbslPhyMYSTI110PowerDnCtrl, &bmcr);
+
+    if(ethStatus != TM_OK)
+    {
+        return ethStatus;
+    }
+
+    if( (phyPowerState == tmPowerOn) || (phyPowerState == tmPowerOff) )
+    {
+        if(phyPowerState == tmPowerOff)
+        {
+            /* Move AHB clock to XTAL */
+            writel ( (readl (APOLLO_CLK_GMAC0_AHBCLK) & ~(APOLLO_CLK_GMAC0_AHBCLK_MASK)) | 0x0, APOLLO_CLK_GMAC0_AHBCLK);
+            
+            bmcr = (bmcr & ~(TMBSL_PHYMYSTI110E_POWERDN_TRUE_PWRDN_MASK) ) | TMBSL_PHYMYSTI110E_POWERDN_TRUE_PWRDN_EN;
+        }
+        else
+        {
+            /* Move AHB clock back to SRC */
+            writel ( (readl (APOLLO_CLK_GMAC0_AHBCLK) & ~(APOLLO_CLK_GMAC0_AHBCLK_MASK)) | 0x2, APOLLO_CLK_GMAC0_AHBCLK);
+            bmcr = (bmcr & ~(TMBSL_PHYMYSTI110E_POWERDN_TRUE_PWRDN_MASK) ) | TMBSL_PHYMYSTI110E_POWERDN_TRUE_PWRDN_CLR;
+        }
+
+        ethStatus = tmbslPhyMYSTI110EWrite(ethUnitId,tmbslPhyMYSTI110PowerDnCtrl,bmcr);
+
+        return ethStatus;
+      }
+    else
+    {
+        return TMBSL_ERR_PHY_NOT_SUPPORTED;
+    }
+    #endif
+
 }
 
 //-----------------------------------------------------------------------------
diff -Naur linux-2.6.34/drivers/net/LIPP_6300ETH/src/gmac_drv.c linux-2.6.34_new/drivers/net/LIPP_6300ETH/src/gmac_drv.c
--- linux-2.6.34/drivers/net/LIPP_6300ETH/src/gmac_drv.c	2013-03-26 23:01:36.919046000 +0530
+++ linux-2.6.34_new/drivers/net/LIPP_6300ETH/src/gmac_drv.c	2013-03-26 22:27:53.476077200 +0530
@@ -2608,6 +2608,25 @@
 
                 break;
 
+            case ETH_TRUE_POWER_DOWN:
+
+                lipp_6300Eth_stop(dev);
+
+
+                spin_lock(&priv->lock);
+		/*Below operation also disables GMAC & DMA */
+		tmhwLIPP6100Eth_SetPowerState(priv->hwUnitNum,tmPowerOff);
+
+		gpPhyInterface[priv->hwUnitNum]->setPowerStateFunc(priv->hwUnitNum,tmPowerOff);
+
+                spin_unlock(&priv->lock);
+
+	        dev->flags &= ~IFF_UP;
+                priv->power_down = 1;
+
+
+                break;
+
             #ifdef __LIPP_6300ETH_DEBUG__
             case  ETH_GMAC_DEBUG:
 
@@ -4590,7 +4609,7 @@
 
     GMAC_PRINT_DBG("lipp_6300Eth_suspend called for %s\n", dev->name);
     
-	if (!dev || !netif_running(dev))
+	if (!dev || !netif_running(dev) || priv->power_down)
     	return 0;
     
 	if (state.event == PM_EVENT_SUSPEND)
@@ -4607,10 +4626,13 @@
 		** in next step
 		*/
                 spin_lock(&priv->lock);
-		gpPhyInterface[priv->hwUnitNum]->setPowerStateFunc(priv->hwUnitNum,tmPowerOff);
 
 		/*Below operation also disables GMAC & DMA */
 		tmhwLIPP6100Eth_SetPowerState(priv->hwUnitNum,tmPowerOff);
+
+                /* Power down PHY */
+		gpPhyInterface[priv->hwUnitNum]->setPowerStateFunc(priv->hwUnitNum,tmPowerOff);
+
                 spin_unlock(&priv->lock);
 
 		/* Free all the tx & rx buffers,DMA descriptors, deletes the PHY timer,
@@ -4636,7 +4658,7 @@
 
     GMAC_PRINT_DBG("lipp_6300Eth_resume called for %s\n", dev->name);
 
-	if (!netif_running(dev))
+	if (!netif_running(dev) || priv->power_down)
 		return 0;
 
     if(priv->shutdown)
diff -Naur linux-2.6.34/drivers/net/LIPP_6300ETH/src/gmac_drv.h linux-2.6.34_new/drivers/net/LIPP_6300ETH/src/gmac_drv.h
--- linux-2.6.34/drivers/net/LIPP_6300ETH/src/gmac_drv.h	2013-03-26 23:01:36.802062000 +0530
+++ linux-2.6.34_new/drivers/net/LIPP_6300ETH/src/gmac_drv.h	2013-03-26 22:27:57.851105200 +0530
@@ -693,6 +693,7 @@
     __u32 clk_csr_val;  /* Clock used for reading & writing PHY registers */
 
     __u32 shutdown;
+    __u32 power_down;
 
     lipp_6300Eth_Counters_t counters;
 
diff -Naur linux-2.6.34/include/net/LIPP_6300ETH/gmac_ioctl.h linux-2.6.34_new/include/net/LIPP_6300ETH/gmac_ioctl.h
--- linux-2.6.34/include/net/LIPP_6300ETH/gmac_ioctl.h	2013-03-26 23:01:36.772092000 +0530
+++ linux-2.6.34_new/include/net/LIPP_6300ETH/gmac_ioctl.h	2013-03-26 22:50:23.750343900 +0530
@@ -42,6 +42,8 @@
 
 #define ETH_DRV_RMON_READ64 (SIOCDEVPRIVATE+14)
 
+#define ETH_TRUE_POWER_DOWN (SIOCDEVPRIVATE+16)
+
 /*----------------------------------------------------------------------------
 ** Macros for MMC statistics counters 
 **---------------------------------------------------------------------------*/
diff -Naur linux-2.6.34/net/core/dev.c linux-2.6.34_new/net/core/dev.c
--- linux-2.6.34/net/core/dev.c	2010-05-17 02:47:36.000000000 +0530
+++ linux-2.6.34_new/net/core/dev.c	2013-03-26 22:29:01.757764200 +0530
@@ -4633,7 +4633,7 @@
 	 */
 	default:
 		if ((cmd >= SIOCDEVPRIVATE &&
-		    cmd <= SIOCDEVPRIVATE + 15) ||
+		    cmd <= SIOCDEVPRIVATE + 16) ||
 		    cmd == SIOCBONDENSLAVE ||
 		    cmd == SIOCBONDRELEASE ||
 		    cmd == SIOCBONDSETHWADDR ||
@@ -4827,7 +4827,7 @@
 	default:
 		if (cmd == SIOCWANDEV ||
 		    (cmd >= SIOCDEVPRIVATE &&
-		     cmd <= SIOCDEVPRIVATE + 15)) {
+		     cmd <= SIOCDEVPRIVATE + 16)) {
 			dev_load(net, ifr.ifr_name);
 			rtnl_lock();
 			ret = dev_ifsioc(net, &ifr, cmd);
