m255
cModel Technology
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test\simu
Eaudio_clk
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1142858966
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test\after_synthesis_simu
FF:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/audio_clk_synthesis.vhd
l0
L40
VLf`Og5XZGfdLcSBUJ_ETF2
OX;C;5.7g;15
31
o-work work -93 -explicit -O0
tExplicit T
Astructure
DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3
DE unisim muxf5 ^4He2L;bK08g3nOX:GfAU2
DE unisim bufg K1R[=PG7I`RAZhVzoBm`H3
DE unisim ibuf >ZXEbW5`7hz8zP2>EdhaN1
DE unisim bufgp l;Ul5Xeb6?DfZIhIYUS:92
DE unisim fdpe NXd;z;BQB<0N`;Oaa]f7Z2
DE unisim fdc ;KHMf@W6T[mi9RTb@`88m2
DE unisim lut3_d NbmfdNS2M5m4NBndDSn;h0
DE unisim ld k>ZL_560az^KG[o_hg]GM3
DE unisim lut4_d gL`PjYRR6nmY2;GYCSi<T2
DE unisim lut2_d d=7kVkCJK>Gnh[RfhDlNW3
DE unisim lut3_l 2`;LNJ57J@gN:zU>c2:613
DE unisim inv [cU`k4QoEcIo_>YIQz;dI3
DE unisim obuf 9]4m0l[jW0O4me1^E[C542
DE unisim lut1_l =D@@mgF8WkFn49Z7eS`=h2
DE unisim muxcy 893iDhQaJ[Dj6MKKWA8@@3
DE unisim fdce g0L1FhBg_k`bbZefUPONH3
DE unisim vcc j5_NQRL:z@=6kj:U?VSii1
DE unisim lut4 fXh=bc>4imGaDF87FX=[i2
DE unisim lut3 UANQhWTbo8SB<F>1`4?iM2
DE unisim lut1 L2ZD?UHZ?DB@_Vl;GWQXb3
DE unisim lut2_l WDm;gajk5aogYCJT4@:Ll2
DE unisim lut2 WBKZG1kA5b1c`7c84HRQC1
DE unisim xorcy I:5UXoEn>N<8ndlMMabF`0
DE unisim lut4_l 67bBE`z2c<=l@WE<inCZ22
DE unisim gnd TV6m^Jc32j6:c1^1H^8LP2
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work audio_clk Lf`Og5XZGfdLcSBUJ_ETF2
l675
L52
Vg98MMagg07mWG371DA^>^2
OX;C;5.7g;15
31
M4 ieee std_logic_1164
M3 unisim vcomponents
M2 ieee vital_timing
M1 ieee vital_primitives
o-work work -93 -explicit -O0
tExplicit T
Ppack_even_parity_bit
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1142859075
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test\after_synthesis_simu
FF:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/pack_even_parity_bit.vhd
l0
L23
VW:<mD[:2=DH<NT?1=5UY;1
OX;C;5.7g;15
31
b1
M1 ieee std_logic_1164
o-work work -93 -explicit -O0
tExplicit T
Bbody
DB work pack_even_parity_bit W:<mD[:2=DH<NT?1=5UY;1
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
l0
L23
VW:<mD[:2=DH<NT?1=5UY;1
OX;C;5.7g;15
31
M1 ieee std_logic_1164
o-work work -93 -explicit -O0
tExplicit T
nbody
Estimuli
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1134567563
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test\after_synthesis_simu
FF:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/stimuli.vhd
l0
L6
VakQ[_OLh1I<@:WTDE`nFF0
OX;C;5.7g;15
31
o-work work -93 -explicit -O0
tExplicit T
Abehavioral
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work stimuli akQ[_OLh1I<@:WTDE`nFF0
l23
L21
VT38_MKoUWVUWNZEoKVKbL1
OX;C;5.7g;15
31
M3 ieee std_logic_1164
M2 ieee std_logic_arith
M1 ieee std_logic_unsigned
o-work work -93 -explicit -O0
tExplicit T
Ctest
DE work audio_clk Lf`Og5XZGfdLcSBUJ_ETF2
DE work stimuli akQ[_OLh1I<@:WTDE`nFF0
DA work testbench a B5O>=UBG_^2MgWEiXIDSE1
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work testbench <J7kMiZf<<0ZiMiSC]R[50
w1142858091
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test\after_synthesis_simu
FF:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/testbench.vhd
l0
L0
VczBhNPBUiPa9W9jPQPR=80
OX;C;5.7g;15
31
M5 ieee std_logic_1164
M4 ieee std_logic_unsigned
M3 ieee std_logic_arith
M2 unisim vcomponents
M1 ieee vital_timing
aa
etestbench
o-work work -93 -explicit -O0
tExplicit T
Etestbench
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1142858091
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test\after_synthesis_simu
FF:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/after_synthesis_simu/testbench.vhd
l0
L8
V<J7kMiZf<<0ZiMiSC]R[50
OX;C;5.7g;15
31
o-work work -93 -explicit -O0
tExplicit T
Aa
DE work audio_clk Lf`Og5XZGfdLcSBUJ_ETF2
DE work stimuli akQ[_OLh1I<@:WTDE`nFF0
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work testbench <J7kMiZf<<0ZiMiSC]R[50
l47
L11
VB5O>=UBG_^2MgWEiXIDSE1
OX;C;5.7g;15
31
M5 ieee std_logic_1164
M4 ieee std_logic_unsigned
M3 ieee std_logic_arith
M2 unisim vcomponents
M1 ieee vital_timing
o-work work -93 -explicit -O0
tExplicit T
