
================================================================================
Timing constraint: Autotimespec constraint for clock net clk
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39239 paths analyzed, 1504 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.084ns.
--------------------------------------------------------------------------------
Slack:                  -0.564 (requirement - (data path - clock path skew + uncertainty))
  Source:               TETRIS_GAME/move_cntr_8 (FF)
  Destination:          TETRIS_GAME/BIG_WR_ADDR_3 (FF)
  Requirement:          10.520
  Data Path Delay:      11.084 (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.520ns
  Clock Uncertainty:    0.000

  Maximum Data Path: TETRIS_GAME/move_cntr_8 to TETRIS_GAME/BIG_WR_ADDR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.XQ      Tcko                  0.591   TETRIS_GAME/move_cntr<8>
                                                       TETRIS_GAME/move_cntr_8
    SLICE_X48Y26.G4      net (fanout=24)       1.485   TETRIS_GAME/move_cntr<8>
    SLICE_X48Y26.COUT    Topcyg                1.131   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>3
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_lut<3>2
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>_2
    SLICE_X48Y27.CIN     net (fanout=1)        0.000   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>3
    SLICE_X48Y27.COUT    Tbyp                  0.130   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>1
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<4>_1
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>_0
    SLICE_X48Y28.CIN     net (fanout=1)        0.000   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>1
    SLICE_X48Y28.COUT    Tbyp                  0.130   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_lut<7>
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<6>_0
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<7>
    SLICE_X50Y39.G2      net (fanout=15)       1.825   TETRIS_GAME/BIG_WR_ADDR_cmp_le0000
    SLICE_X50Y39.Y       Tilo                  0.759   N176
                                                       TETRIS_GAME/BIG_WR_EN_or00001
    SLICE_X48Y15.G3      net (fanout=8)        1.357   TETRIS_GAME/BIG_WR_EN_or0000
    SLICE_X48Y15.Y       Tilo                  0.759   TETRIS_GAME/BIG_WR_ADDR_mux0000<5>35
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<2>314
    SLICE_X50Y16.F4      net (fanout=1)        0.349   TETRIS_GAME/BIG_WR_ADDR_mux0000<2>314
    SLICE_X50Y16.X       Tilo                  0.759   N60
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<2>337
    SLICE_X49Y21.SR      net (fanout=3)        0.899   N60
    SLICE_X49Y21.CLK     Tsrck                 0.910   TETRIS_GAME/BIG_WR_ADDR<3>
                                                       TETRIS_GAME/BIG_WR_ADDR_3
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.514 (requirement - (data path - clock path skew + uncertainty))
  Source:               TETRIS_GAME/move_cntr_9 (FF)
  Destination:          TETRIS_GAME/BIG_WR_ADDR_1 (FF)
  Requirement:          10.520
  Data Path Delay:      11.031 (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.089 - 0.092)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.520ns
  Clock Uncertainty:    0.000

  Maximum Data Path: TETRIS_GAME/move_cntr_9 to TETRIS_GAME/BIG_WR_ADDR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.YQ      Tcko                  0.587   TETRIS_GAME/move_cntr<8>
                                                       TETRIS_GAME/move_cntr_9
    SLICE_X50Y31.F3      net (fanout=21)       1.566   TETRIS_GAME/move_cntr<9>
    SLICE_X50Y31.X       Tilo                  0.759   TETRIS_GAME/currentrow_not0002218
                                                       TETRIS_GAME/currentrow_not0002218
    SLICE_X48Y24.F2      net (fanout=1)        0.860   TETRIS_GAME/currentrow_not0002218
    SLICE_X48Y24.X       Tilo                  0.759   N295
                                                       TETRIS_GAME/currentrow_not00022152_SW0
    SLICE_X36Y20.G3      net (fanout=1)        0.891   N295
    SLICE_X36Y20.Y       Tilo                  0.759   N01
                                                       TETRIS_GAME/BIG_WR_ADDR_and00021
    SLICE_X36Y20.F4      net (fanout=11)       0.102   TETRIS_GAME/BIG_WR_ADDR_and0002
    SLICE_X36Y20.X       Tilo                  0.759   N01
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<2>15
    SLICE_X36Y15.F1      net (fanout=25)       0.828   N01
    SLICE_X36Y15.X       Tilo                  0.759   N375
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<1>78_SW0
    SLICE_X38Y13.F1      net (fanout=1)        0.445   N375
    SLICE_X38Y13.X       Tilo                  0.759   TETRIS_GAME/BIG_WR_ADDR_mux0000<1>78
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<1>78
    SLICE_X39Y13.SR      net (fanout=1)        0.288   TETRIS_GAME/BIG_WR_ADDR_mux0000<1>78
    SLICE_X39Y13.CLK     Tsrck                 0.910   TETRIS_GAME/BIG_WR_ADDR<1>
                                                       TETRIS_GAME/BIG_WR_ADDR_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.382 (requirement - (data path - clock path skew + uncertainty))
  Source:               TETRIS_GAME/move_cntr_8 (FF)
  Destination:          TETRIS_GAME/BIG_WR_ADDR_9 (FF)
  Requirement:          10.520
  Data Path Delay:      10.879 (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.069 - 0.092)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.520ns
  Clock Uncertainty:    0.000

  Maximum Data Path: TETRIS_GAME/move_cntr_8 to TETRIS_GAME/BIG_WR_ADDR_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.XQ      Tcko                  0.591   TETRIS_GAME/move_cntr<8>
                                                       TETRIS_GAME/move_cntr_8
    SLICE_X48Y26.G4      net (fanout=24)       1.485   TETRIS_GAME/move_cntr<8>
    SLICE_X48Y26.COUT    Topcyg                1.131   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>3
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_lut<3>2
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>_2
    SLICE_X48Y27.CIN     net (fanout=1)        0.000   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>3
    SLICE_X48Y27.COUT    Tbyp                  0.130   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>1
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<4>_1
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>_0
    SLICE_X48Y28.CIN     net (fanout=1)        0.000   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>1
    SLICE_X48Y28.COUT    Tbyp                  0.130   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_lut<7>
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<6>_0
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<7>
    SLICE_X36Y16.G1      net (fanout=15)       2.108   TETRIS_GAME/BIG_WR_ADDR_cmp_le0000
    SLICE_X36Y16.Y       Tilo                  0.759   TETRIS_GAME/BIG_WR_ADDR_mux0000<1>15
                                                       TETRIS_GAME/BIG_WR_ADDR_and00001
    SLICE_X39Y11.F4      net (fanout=7)        0.616   TETRIS_GAME/BIG_WR_ADDR_and0000
    SLICE_X39Y11.X       Tilo                  0.704   TETRIS_GAME/BIG_WR_ADDR_mux0000<9>11
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<9>11
    SLICE_X38Y17.F3      net (fanout=2)        0.529   TETRIS_GAME/BIG_WR_ADDR_mux0000<9>11
    SLICE_X38Y17.X       Tif5x                 1.152   TETRIS_GAME/BIG_WR_ADDR_mux0000<9>27
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<9>27_G
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<9>27
    SLICE_X38Y26.SR      net (fanout=1)        0.634   TETRIS_GAME/BIG_WR_ADDR_mux0000<9>27
    SLICE_X38Y26.CLK     Tsrck                 0.910   TETRIS_GAME/BIG_WR_ADDR<9>
                                                       TETRIS_GAME/BIG_WR_ADDR_9
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.382 (requirement - (data path - clock path skew + uncertainty))
  Source:               TETRIS_GAME/move_cntr_8 (FF)
  Destination:          TETRIS_GAME/BIG_WR_ADDR_9 (FF)
  Requirement:          10.520
  Data Path Delay:      10.879 (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.069 - 0.092)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.520ns
  Clock Uncertainty:    0.000

  Maximum Data Path: TETRIS_GAME/move_cntr_8 to TETRIS_GAME/BIG_WR_ADDR_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.XQ      Tcko                  0.591   TETRIS_GAME/move_cntr<8>
                                                       TETRIS_GAME/move_cntr_8
    SLICE_X48Y26.G4      net (fanout=24)       1.485   TETRIS_GAME/move_cntr<8>
    SLICE_X48Y26.COUT    Topcyg                1.131   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>3
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_lut<3>2
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>_2
    SLICE_X48Y27.CIN     net (fanout=1)        0.000   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>3
    SLICE_X48Y27.COUT    Tbyp                  0.130   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>1
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<4>_1
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>_0
    SLICE_X48Y28.CIN     net (fanout=1)        0.000   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>1
    SLICE_X48Y28.COUT    Tbyp                  0.130   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_lut<7>
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<6>_0
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<7>
    SLICE_X36Y16.G1      net (fanout=15)       2.108   TETRIS_GAME/BIG_WR_ADDR_cmp_le0000
    SLICE_X36Y16.Y       Tilo                  0.759   TETRIS_GAME/BIG_WR_ADDR_mux0000<1>15
                                                       TETRIS_GAME/BIG_WR_ADDR_and00001
    SLICE_X39Y11.F4      net (fanout=7)        0.616   TETRIS_GAME/BIG_WR_ADDR_and0000
    SLICE_X39Y11.X       Tilo                  0.704   TETRIS_GAME/BIG_WR_ADDR_mux0000<9>11
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<9>11
    SLICE_X38Y17.G3      net (fanout=2)        0.529   TETRIS_GAME/BIG_WR_ADDR_mux0000<9>11
    SLICE_X38Y17.X       Tif5x                 1.152   TETRIS_GAME/BIG_WR_ADDR_mux0000<9>27
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<9>27_F
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<9>27
    SLICE_X38Y26.SR      net (fanout=1)        0.634   TETRIS_GAME/BIG_WR_ADDR_mux0000<9>27
    SLICE_X38Y26.CLK     Tsrck                 0.910   TETRIS_GAME/BIG_WR_ADDR<9>
                                                       TETRIS_GAME/BIG_WR_ADDR_9
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.382 (requirement - (data path - clock path skew + uncertainty))
  Source:               TETRIS_GAME/move_cntr_9 (FF)
  Destination:          TETRIS_GAME/BIG_WR_ADDR_1 (FF)
  Requirement:          10.520
  Data Path Delay:      10.899 (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.089 - 0.092)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.520ns
  Clock Uncertainty:    0.000

  Maximum Data Path: TETRIS_GAME/move_cntr_9 to TETRIS_GAME/BIG_WR_ADDR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.YQ      Tcko                  0.587   TETRIS_GAME/move_cntr<8>
                                                       TETRIS_GAME/move_cntr_9
    SLICE_X50Y31.F3      net (fanout=21)       1.566   TETRIS_GAME/move_cntr<9>
    SLICE_X50Y31.X       Tilo                  0.759   TETRIS_GAME/currentrow_not0002218
                                                       TETRIS_GAME/currentrow_not0002218
    SLICE_X48Y24.F2      net (fanout=1)        0.860   TETRIS_GAME/currentrow_not0002218
    SLICE_X48Y24.X       Tilo                  0.759   N295
                                                       TETRIS_GAME/currentrow_not00022152_SW0
    SLICE_X36Y20.G3      net (fanout=1)        0.891   N295
    SLICE_X36Y20.Y       Tilo                  0.759   N01
                                                       TETRIS_GAME/BIG_WR_ADDR_and00021
    SLICE_X36Y20.F4      net (fanout=11)       0.102   TETRIS_GAME/BIG_WR_ADDR_and0002
    SLICE_X36Y20.X       Tilo                  0.759   N01
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<2>15
    SLICE_X38Y13.G3      net (fanout=25)       1.118   N01
    SLICE_X38Y13.Y       Tilo                  0.759   TETRIS_GAME/BIG_WR_ADDR_mux0000<1>78
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<6>211
    SLICE_X38Y13.F3      net (fanout=1)        0.023   TETRIS_GAME/BIG_WR_ADDR_mux0000<6>211/O
    SLICE_X38Y13.X       Tilo                  0.759   TETRIS_GAME/BIG_WR_ADDR_mux0000<1>78
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<1>78
    SLICE_X39Y13.SR      net (fanout=1)        0.288   TETRIS_GAME/BIG_WR_ADDR_mux0000<1>78
    SLICE_X39Y13.CLK     Tsrck                 0.910   TETRIS_GAME/BIG_WR_ADDR<1>
                                                       TETRIS_GAME/BIG_WR_ADDR_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.369 (requirement - (data path - clock path skew + uncertainty))
  Source:               TETRIS_GAME/move_cntr_9 (FF)
  Destination:          TETRIS_GAME/BIG_WR_DATA_4 (FF)
  Requirement:          10.520
  Data Path Delay:      10.889 (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.520ns
  Clock Uncertainty:    0.000

  Maximum Data Path: TETRIS_GAME/move_cntr_9 to TETRIS_GAME/BIG_WR_DATA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.YQ      Tcko                  0.587   TETRIS_GAME/move_cntr<8>
                                                       TETRIS_GAME/move_cntr_9
    SLICE_X50Y31.F3      net (fanout=21)       1.566   TETRIS_GAME/move_cntr<9>
    SLICE_X50Y31.X       Tilo                  0.759   TETRIS_GAME/currentrow_not0002218
                                                       TETRIS_GAME/currentrow_not0002218
    SLICE_X48Y24.F2      net (fanout=1)        0.860   TETRIS_GAME/currentrow_not0002218
    SLICE_X48Y24.X       Tilo                  0.759   N295
                                                       TETRIS_GAME/currentrow_not00022152_SW0
    SLICE_X36Y20.G3      net (fanout=1)        0.891   N295
    SLICE_X36Y20.Y       Tilo                  0.759   N01
                                                       TETRIS_GAME/BIG_WR_ADDR_and00021
    SLICE_X36Y20.F4      net (fanout=11)       0.102   TETRIS_GAME/BIG_WR_ADDR_and0002
    SLICE_X36Y20.X       Tilo                  0.759   N01
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<2>15
    SLICE_X50Y33.G1      net (fanout=25)       1.509   N01
    SLICE_X50Y33.X       Tif5x                 1.152   TETRIS_GAME/BIG_WR_DATA_mux0000<4>10
                                                       TETRIS_GAME/BIG_WR_DATA_mux0000<4>102
                                                       TETRIS_GAME/BIG_WR_DATA_mux0000<4>10_f5
    SLICE_X49Y32.F4      net (fanout=1)        0.349   TETRIS_GAME/BIG_WR_DATA_mux0000<4>10
    SLICE_X49Y32.CLK     Tfck                  0.837   TETRIS_GAME/BIG_WR_DATA<4>
                                                       TETRIS_GAME/BIG_WR_DATA_mux0000<4>481
                                                       TETRIS_GAME/BIG_WR_DATA_4
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.364 (requirement - (data path - clock path skew + uncertainty))
  Source:               TETRIS_GAME/move_cntr_9 (FF)
  Destination:          TETRIS_GAME/BIG_WR_DATA_4 (FF)
  Requirement:          10.520
  Data Path Delay:      10.884 (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.520ns
  Clock Uncertainty:    0.000

  Maximum Data Path: TETRIS_GAME/move_cntr_9 to TETRIS_GAME/BIG_WR_DATA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.YQ      Tcko                  0.587   TETRIS_GAME/move_cntr<8>
                                                       TETRIS_GAME/move_cntr_9
    SLICE_X50Y31.F3      net (fanout=21)       1.566   TETRIS_GAME/move_cntr<9>
    SLICE_X50Y31.X       Tilo                  0.759   TETRIS_GAME/currentrow_not0002218
                                                       TETRIS_GAME/currentrow_not0002218
    SLICE_X48Y24.F2      net (fanout=1)        0.860   TETRIS_GAME/currentrow_not0002218
    SLICE_X48Y24.X       Tilo                  0.759   N295
                                                       TETRIS_GAME/currentrow_not00022152_SW0
    SLICE_X36Y20.G3      net (fanout=1)        0.891   N295
    SLICE_X36Y20.Y       Tilo                  0.759   N01
                                                       TETRIS_GAME/BIG_WR_ADDR_and00021
    SLICE_X36Y20.F4      net (fanout=11)       0.102   TETRIS_GAME/BIG_WR_ADDR_and0002
    SLICE_X36Y20.X       Tilo                  0.759   N01
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<2>15
    SLICE_X50Y33.F1      net (fanout=25)       1.504   N01
    SLICE_X50Y33.X       Tif5x                 1.152   TETRIS_GAME/BIG_WR_DATA_mux0000<4>10
                                                       TETRIS_GAME/BIG_WR_DATA_mux0000<4>101
                                                       TETRIS_GAME/BIG_WR_DATA_mux0000<4>10_f5
    SLICE_X49Y32.F4      net (fanout=1)        0.349   TETRIS_GAME/BIG_WR_DATA_mux0000<4>10
    SLICE_X49Y32.CLK     Tfck                  0.837   TETRIS_GAME/BIG_WR_DATA<4>
                                                       TETRIS_GAME/BIG_WR_DATA_mux0000<4>481
                                                       TETRIS_GAME/BIG_WR_DATA_4
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.315 (requirement - (data path - clock path skew + uncertainty))
  Source:               TETRIS_GAME/move_cntr_8 (FF)
  Destination:          TETRIS_GAME/BIG_WR_ADDR_2 (FF)
  Requirement:          10.520
  Data Path Delay:      10.835 (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.520ns
  Clock Uncertainty:    0.000

  Maximum Data Path: TETRIS_GAME/move_cntr_8 to TETRIS_GAME/BIG_WR_ADDR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.XQ      Tcko                  0.591   TETRIS_GAME/move_cntr<8>
                                                       TETRIS_GAME/move_cntr_8
    SLICE_X48Y26.G4      net (fanout=24)       1.485   TETRIS_GAME/move_cntr<8>
    SLICE_X48Y26.COUT    Topcyg                1.131   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>3
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_lut<3>2
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>_2
    SLICE_X48Y27.CIN     net (fanout=1)        0.000   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>3
    SLICE_X48Y27.COUT    Tbyp                  0.130   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>1
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<4>_1
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>_0
    SLICE_X48Y28.CIN     net (fanout=1)        0.000   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>1
    SLICE_X48Y28.COUT    Tbyp                  0.130   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_lut<7>
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<6>_0
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<7>
    SLICE_X50Y39.G2      net (fanout=15)       1.825   TETRIS_GAME/BIG_WR_ADDR_cmp_le0000
    SLICE_X50Y39.Y       Tilo                  0.759   N176
                                                       TETRIS_GAME/BIG_WR_EN_or00001
    SLICE_X48Y15.G3      net (fanout=8)        1.357   TETRIS_GAME/BIG_WR_EN_or0000
    SLICE_X48Y15.Y       Tilo                  0.759   TETRIS_GAME/BIG_WR_ADDR_mux0000<5>35
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<2>314
    SLICE_X50Y16.F4      net (fanout=1)        0.349   TETRIS_GAME/BIG_WR_ADDR_mux0000<2>314
    SLICE_X50Y16.X       Tilo                  0.759   N60
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<2>337
    SLICE_X50Y22.SR      net (fanout=3)        0.650   N60
    SLICE_X50Y22.CLK     Tsrck                 0.910   TETRIS_GAME/BIG_WR_ADDR<2>
                                                       TETRIS_GAME/BIG_WR_ADDR_2
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.310 (requirement - (data path - clock path skew + uncertainty))
  Source:               TETRIS_GAME/move_cntr_8 (FF)
  Destination:          TETRIS_GAME/BIG_WR_ADDR_4 (FF)
  Requirement:          10.520
  Data Path Delay:      10.830 (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.520ns
  Clock Uncertainty:    0.000

  Maximum Data Path: TETRIS_GAME/move_cntr_8 to TETRIS_GAME/BIG_WR_ADDR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.XQ      Tcko                  0.591   TETRIS_GAME/move_cntr<8>
                                                       TETRIS_GAME/move_cntr_8
    SLICE_X48Y26.G4      net (fanout=24)       1.485   TETRIS_GAME/move_cntr<8>
    SLICE_X48Y26.COUT    Topcyg                1.131   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>3
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_lut<3>2
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>_2
    SLICE_X48Y27.CIN     net (fanout=1)        0.000   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<3>3
    SLICE_X48Y27.COUT    Tbyp                  0.130   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>1
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<4>_1
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>_0
    SLICE_X48Y28.CIN     net (fanout=1)        0.000   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<5>1
    SLICE_X48Y28.COUT    Tbyp                  0.130   TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_lut<7>
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<6>_0
                                                       TETRIS_GAME/Mcompar_BIG_WR_ADDR_cmp_le0003_cy<7>
    SLICE_X50Y39.G2      net (fanout=15)       1.825   TETRIS_GAME/BIG_WR_ADDR_cmp_le0000
    SLICE_X50Y39.Y       Tilo                  0.759   N176
                                                       TETRIS_GAME/BIG_WR_EN_or00001
    SLICE_X48Y15.G3      net (fanout=8)        1.357   TETRIS_GAME/BIG_WR_EN_or0000
    SLICE_X48Y15.Y       Tilo                  0.759   TETRIS_GAME/BIG_WR_ADDR_mux0000<5>35
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<2>314
    SLICE_X50Y16.F4      net (fanout=1)        0.349   TETRIS_GAME/BIG_WR_ADDR_mux0000<2>314
    SLICE_X50Y16.X       Tilo                  0.759   N60
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<2>337
    SLICE_X51Y19.SR      net (fanout=3)        0.645   N60
    SLICE_X51Y19.CLK     Tsrck                 0.910   TETRIS_GAME/BIG_WR_ADDR<4>
                                                       TETRIS_GAME/BIG_WR_ADDR_4
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.191 (requirement - (data path - clock path skew + uncertainty))
  Source:               TETRIS_GAME/move_cntr_9 (FF)
  Destination:          TETRIS_GAME/BIG_WR_DATA_5 (FF)
  Requirement:          10.520
  Data Path Delay:      10.711 (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.520ns
  Clock Uncertainty:    0.000

  Maximum Data Path: TETRIS_GAME/move_cntr_9 to TETRIS_GAME/BIG_WR_DATA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.YQ      Tcko                  0.587   TETRIS_GAME/move_cntr<8>
                                                       TETRIS_GAME/move_cntr_9
    SLICE_X50Y31.F3      net (fanout=21)       1.566   TETRIS_GAME/move_cntr<9>
    SLICE_X50Y31.X       Tilo                  0.759   TETRIS_GAME/currentrow_not0002218
                                                       TETRIS_GAME/currentrow_not0002218
    SLICE_X48Y24.F2      net (fanout=1)        0.860   TETRIS_GAME/currentrow_not0002218
    SLICE_X48Y24.X       Tilo                  0.759   N295
                                                       TETRIS_GAME/currentrow_not00022152_SW0
    SLICE_X36Y20.G3      net (fanout=1)        0.891   N295
    SLICE_X36Y20.Y       Tilo                  0.759   N01
                                                       TETRIS_GAME/BIG_WR_ADDR_and00021
    SLICE_X36Y20.F4      net (fanout=11)       0.102   TETRIS_GAME/BIG_WR_ADDR_and0002
    SLICE_X36Y20.X       Tilo                  0.759   N01
                                                       TETRIS_GAME/BIG_WR_ADDR_mux0000<2>15
    SLICE_X49Y35.G4      net (fanout=25)       1.454   N01
    SLICE_X49Y35.X       Tif5x                 1.025   TETRIS_GAME/BIG_WR_DATA_mux0000<5>10
                                                       TETRIS_GAME/BIG_WR_DATA_mux0000<5>102
                                                       TETRIS_GAME/BIG_WR_DATA_mux0000<5>10_f5
    SLICE_X48Y34.SR      net (fanout=1)        0.280   TETRIS_GAME/BIG_WR_DATA_mux0000<5>10
    SLICE_X48Y34.CLK     Tsrck                 0.910   TETRIS_GAME/BIG_WR_DATA<5>
                                                       TETRIS_GAME/BIG_WR_DATA_5
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------


1 constraint not met.



