{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651823756729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651823756729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  6 01:55:56 2022 " "Processing started: Fri May  6 01:55:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651823756729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823756729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823756729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651823764177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651823764177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/soc_system_passthrough.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough-rtl " "Found design unit 1: soc_system_passthrough-rtl" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771925 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough " "Found entity 1: soc_system_passthrough" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_rst_controller-rtl " "Found design unit 1: soc_system_passthrough_rst_controller-rtl" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771927 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_rst_controller " "Found entity 1: soc_system_passthrough_rst_controller" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_rst_controller_002-rtl " "Found design unit 1: soc_system_passthrough_rst_controller_002-rtl" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771930 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_rst_controller_002 " "Found entity 1: soc_system_passthrough_rst_controller_002" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0 " "Found entity 1: soc_system_passthrough_mm_interconnect_0" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_passthrough_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_mux_002" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771959 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_mux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_demux_001" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_demux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_mux_001" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_mux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_demux_002" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_demux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771982 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771982 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771982 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771982 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651823771987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651823771992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823771998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823771998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772007 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651823772014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651823772014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_004_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772015 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router_004 " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router_004" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651823772018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651823772019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772020 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router_003 " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router_003" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651823772022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651823772022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772023 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router_002 " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router_002" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651823772025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651823772025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772025 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_system_id " "Found entity 1: soc_system_passthrough_system_id" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_jtag_master " "Found entity 1: soc_system_passthrough_jtag_master" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_jtag_master_p2b_adapter " "Found entity 1: soc_system_passthrough_jtag_master_p2b_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_jtag_master_b2p_adapter " "Found entity 1: soc_system_passthrough_jtag_master_b2p_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772057 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772057 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772057 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772057 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772057 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772057 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_jtag_master_timing_adt " "Found entity 1: soc_system_passthrough_jtag_master_timing_adt" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772074 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772074 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps " "Found entity 1: soc_system_passthrough_hps" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps_hps_io " "Found entity 1: soc_system_passthrough_hps_hps_io" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps_hps_io_border " "Found entity 1: soc_system_passthrough_hps_hps_io_border" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps_fpga_interfaces " "Found entity 1: soc_system_passthrough_hps_fpga_interfaces" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_clk_reset_inputs-rtl " "Found design unit 1: soc_system_passthrough_clk_reset_inputs-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772176 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_clk_reset_inputs " "Found entity 1: soc_system_passthrough_clk_reset_inputs" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_audio_mini_leds " "Found entity 1: soc_system_passthrough_audio_mini_leds" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_audio_mini_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_ad1939_subsystem-rtl " "Found design unit 1: soc_system_passthrough_ad1939_subsystem-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772180 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_ad1939_subsystem " "Found entity 1: soc_system_passthrough_ad1939_subsystem" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_ad1939_mclk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_ad1939_mclk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll " "Found entity 1: soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/ad1939_hps_audio_mini.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/ad1939_hps_audio_mini.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad1939_hps_audio_mini-behavioral " "Found design unit 1: ad1939_hps_audio_mini-behavioral" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772186 ""} { "Info" "ISGN_ENTITY_NAME" "1 ad1939_hps_audio_mini " "Found entity 1: ad1939_hps_audio_mini" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel2serial-rtl " "Found design unit 1: parallel2serial-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772188 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel2serial " "Found entity 1: parallel2serial" {  } { { "soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/parallel2serial.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel-rtl " "Found design unit 1: serial2parallel-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772190 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial2parallel " "Found entity 1: serial2parallel" {  } { { "soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/serial2parallel.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/delay_signal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/delay_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_signal-delay_architecture " "Found design unit 1: delay_signal-delay_architecture" {  } { { "soc_system_passthrough/synthesis/submodules/delay_signal.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/delay_signal.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772192 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_signal " "Found entity 1: delay_signal" {  } { { "soc_system_passthrough/synthesis/submodules/delay_signal.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/delay_signal.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/pitchshiftprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/pitchshiftprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pitchshiftprocessor-pitchshiftprocessor_arch " "Found design unit 1: pitchshiftprocessor-pitchshiftprocessor_arch" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772194 ""} { "Info" "ISGN_ENTITY_NAME" "1 pitchshiftprocessor " "Found entity 1: pitchshiftprocessor" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/pitchshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/pitchshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pitchShift-rtl " "Found design unit 1: pitchShift-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772197 ""} { "Info" "ISGN_ENTITY_NAME" "1 pitchShift " "Found entity 1: pitchShift" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/pitchshift_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/pitchshift_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pitchShift_tc-rtl " "Found design unit 1: pitchShift_tc-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772199 ""} { "Info" "ISGN_ENTITY_NAME" "1 pitchShift_tc " "Found entity 1: pitchShift_tc" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShift_tc.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/dualportram_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/dualportram_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRAM_generic-rtl " "Found design unit 1: DualPortRAM_generic-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772201 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM_generic " "Found entity 1: DualPortRAM_generic" {  } { { "soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/DualPortRAM_generic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/ast2lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/ast2lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ast2lr-behavioral " "Found design unit 1: ast2lr-behavioral" {  } { { "soc_system_passthrough/synthesis/submodules/ast2lr.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/ast2lr.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772203 ""} { "Info" "ISGN_ENTITY_NAME" "1 ast2lr " "Found entity 1: ast2lr" {  } { { "soc_system_passthrough/synthesis/submodules/ast2lr.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/ast2lr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/lr2ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/lr2ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lr2ast-behavioral " "Found design unit 1: lr2ast-behavioral" {  } { { "soc_system_passthrough/synthesis/submodules/lr2ast.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/lr2ast.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772205 ""} { "Info" "ISGN_ENTITY_NAME" "1 lr2ast " "Found entity 1: lr2ast" {  } { { "soc_system_passthrough/synthesis/submodules/lr2ast.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/lr2ast.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10nano_audiomini_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10nano_audiomini_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10nano_audiomini_system-de10nano_arch " "Found design unit 1: de10nano_audiomini_system-de10nano_arch" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 226 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772208 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10nano_audiomini_system " "Found entity 1: de10nano_audiomini_system" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651823772208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651823772208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651823772211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10Nano_AudioMini_System " "Elaborating entity \"DE10Nano_AudioMini_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651823772316 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inmp621_mic_clk DE10Nano_AudioMini_System.vhd(141) " "VHDL Signal Declaration warning at DE10Nano_AudioMini_System.vhd(141): used implicit default value for signal \"inmp621_mic_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651823772318 "|DE10Nano_AudioMini_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough soc_system_passthrough:u0 " "Elaborating entity \"soc_system_passthrough\" for hierarchy \"soc_system_passthrough:u0\"" {  } { { "DE10Nano_AudioMini_System.vhd" "u0" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/DE10Nano_AudioMini_System.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651823772321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pitchshiftprocessor soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0 " "Elaborating entity \"pitchshiftprocessor\" for hierarchy \"soc_system_passthrough:u0\|pitchshiftprocessor:pitch_shift_0\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "pitch_shift_0" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651823772326 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_data_sink pitchShiftProcessor.vhd(65) " "Verilog HDL or VHDL warning at pitchShiftProcessor.vhd(65): object \"right_data_sink\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651823772328 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "right_data_source pitchShiftProcessor.vhd(67) " "VHDL Signal Declaration warning at pitchShiftProcessor.vhd(67): used implicit default value for signal \"right_data_source\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651823772328 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|pitchshiftprocessor:pitch_shift_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avalon_mm_write pitchShiftProcessor.vhd(76) " "VHDL Process Statement warning at pitchShiftProcessor.vhd(76): signal \"avalon_mm_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" "" { Text "C:/Users/Ronnel/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Final_Proj/pitchshiftQuartus/soc_system_passthrough/synthesis/submodules/pitchShiftProcessor.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 16