[VIC]
N_4_0_cascade_=ltout:in0
clk_out_RNI3LEM_cascade_=ltout:in0
counter_RNISR1F_2_cascade_=ltout:in0
switch_clk_1MHz_inst.G_31_1_cascade_=ltout:in0
switch_clk_1MHz_inst.N_116_cascade_=ltout:in0
switch_clk_1MHz_inst.counter_statlde_0_cascade_=ltout:in1
switch_clk_1MHz_inst.current_state_RNO_4Z0Z_0_cascade_=ltout:in2
switch_clk_1MHz_inst.current_state_RNO_8Z0Z_0_cascade_=ltout:in3
switch_clk_1MHz_inst.current_state_cnv_0_1_cascade_=ltout:in2
switch_clk_1MHz_inst.current_state_ns_0_a3_1_4_0_cascade_=ltout:in0
switch_clk_2MHz_inst.G_31_0_a4_0_5_cascade_=ltout:in1
switch_clk_2MHz_inst.G_31_0_a4_1_1_cascade_=ltout:in0
switch_clk_2MHz_inst.G_31_0_a4_1_6_cascade_=ltout:in1
switch_clk_2MHz_inst.N_114_0_cascade_=ltout:in1
switch_clk_2MHz_inst.N_91_li_cascade_=ltout:in3
switch_clk_2MHz_inst.N_92_0_cascade_=ltout:in2
switch_clk_2MHz_inst.SEL_0_RNI98MZ0Z31_cascade_=ltout:in1
switch_clk_2MHz_inst.SEL_0_RNIC97QZ0Z_0_cascade_=ltout:in1
switch_clk_2MHz_inst.SEL_0_RNIC97QZ0_cascade_=ltout:in2
switch_clk_2MHz_inst.counter_din_3_i_0_2_cascade_=ltout:in3
switch_clk_2MHz_inst.counter_idlelde_2_cascade_=ltout:in1
switch_clk_2MHz_inst.counter_statlde_0_cascade_=ltout:in1
