library verilog;
use verilog.vl_types.all;
entity FIRFilter is
    port(
        clock           : in     vl_logic;
        reset           : in     vl_logic;
        x               : in     vl_logic_vector(9 downto 0);
        y               : out    vl_logic_vector(9 downto 0)
    );
end FIRFilter;
