[Inputs]
clk
=opcode_in[3:0]=
=data1_in[7:0]=
=data2_in[7:0]=
=ra_in[1:0]=
=input_port_in[7:0]=
[Outputs]
mem_op
io_op
wb_op
=data1_out[7:0]=
=data2_out[7:0]=
=ra_out[1:0]=
=alu_mode_out[2:0]=
[BiDir]
