

================================================================
== Vitis HLS Report for 'test_array'
================================================================
* Date:           Mon Jul  5 15:31:41 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        test_array
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.272 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      619|      619|  6.190 us|  6.190 us|  620|  620|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_init_buffer    |      100|      100|         1|          -|          -|   100|        no|
        |- conv_layer1_label2  |      516|      516|        76|         63|          1|     8|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1135|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|     355|     349|    -|
|Memory           |        0|     -|     544|      68|    -|
|Multiplexer      |        -|     -|       -|     631|    -|
|Register         |        -|     -|    1173|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     5|    2072|    2183|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U1  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U3     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U2   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  355|  349|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |    Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------+---------+----+----+-----+------+-----+------+-------------+
    |bias_U          |bias          |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_0_0_U  |weight_0_0_0  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_0_1_U  |weight_0_0_1  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_0_2_U  |weight_0_0_2  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_0_3_U  |weight_0_0_3  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_1_0_U  |weight_0_1_0  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_1_1_U  |weight_0_1_1  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_1_2_U  |weight_0_1_2  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_1_3_U  |weight_0_1_3  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_2_0_U  |weight_0_2_0  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_2_1_U  |weight_0_2_1  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_2_2_U  |weight_0_2_2  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_2_3_U  |weight_0_2_3  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_3_0_U  |weight_0_3_0  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_3_1_U  |weight_0_3_1  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_3_2_U  |weight_0_3_2  |        0|  32|   4|    0|     8|   32|     1|          256|
    |weight_0_3_3_U  |weight_0_3_3  |        0|  32|   4|    0|     8|   32|     1|          256|
    +----------------+--------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |              |        0| 544|  68|    0|   136|  544|    17|         4352|
    +----------------+--------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln90_fu_437_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln97_fu_449_p2             |         +|   0|  0|  12|           4|           1|
    |and_ln34_10_fu_1043_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln34_11_fu_1094_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln34_12_fu_1145_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln34_13_fu_1196_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln34_14_fu_1253_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln34_15_fu_1304_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln34_1_fu_584_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln34_2_fu_635_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln34_3_fu_686_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln34_4_fu_737_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln34_5_fu_788_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln34_6_fu_839_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln34_7_fu_890_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln34_8_fu_941_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln34_9_fu_992_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln34_fu_533_p2             |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001      |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001      |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001      |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage32_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage35_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage36_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage39_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage40_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage43_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage44_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage47_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage48_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001      |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage51_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage52_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage55_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage56_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage59_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001      |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage60_11001     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001      |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001      |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_io            |       and|   0|  0|   2|           1|           1|
    |ap_block_state2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state67_io            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op99_read_state2  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_118_p3        |       and|   0|  0|   2|           1|           0|
    |icmp_ln34_10_fu_770_p2         |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_11_fu_776_p2         |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_12_fu_821_p2         |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_13_fu_827_p2         |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_14_fu_872_p2         |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_15_fu_878_p2         |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_16_fu_923_p2         |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_17_fu_929_p2         |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_18_fu_974_p2         |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_19_fu_980_p2         |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_1_fu_521_p2          |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_20_fu_1025_p2        |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_21_fu_1031_p2        |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_22_fu_1076_p2        |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_23_fu_1082_p2        |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_24_fu_1127_p2        |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_25_fu_1133_p2        |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_26_fu_1178_p2        |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_27_fu_1184_p2        |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_28_fu_1235_p2        |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_29_fu_1241_p2        |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_2_fu_566_p2          |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_30_fu_1286_p2        |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_31_fu_1292_p2        |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_3_fu_572_p2          |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_4_fu_617_p2          |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_5_fu_623_p2          |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_6_fu_668_p2          |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_7_fu_674_p2          |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_8_fu_719_p2          |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_9_fu_725_p2          |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_fu_515_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln90_fu_443_p2            |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln97_fu_455_p2            |      icmp|   0|  0|   9|           4|           5|
    |or_ln34_10_fu_1037_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln34_11_fu_1088_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln34_12_fu_1139_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln34_13_fu_1190_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln34_14_fu_1247_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln34_15_fu_1298_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln34_1_fu_578_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln34_2_fu_629_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln34_3_fu_680_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln34_4_fu_731_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln34_5_fu_782_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln34_6_fu_833_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln34_7_fu_884_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln34_8_fu_935_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln34_9_fu_986_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln34_fu_527_p2              |        or|   0|  0|   2|           1|           1|
    |select_ln174_10_fu_1049_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln174_11_fu_1100_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln174_12_fu_1151_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln174_13_fu_1202_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln174_14_fu_1259_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln174_15_fu_1310_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln174_1_fu_590_p3       |    select|   0|  0|  32|           1|          32|
    |select_ln174_2_fu_641_p3       |    select|   0|  0|  32|           1|          32|
    |select_ln174_3_fu_692_p3       |    select|   0|  0|  32|           1|          32|
    |select_ln174_4_fu_743_p3       |    select|   0|  0|  32|           1|          32|
    |select_ln174_5_fu_794_p3       |    select|   0|  0|  32|           1|          32|
    |select_ln174_6_fu_845_p3       |    select|   0|  0|  32|           1|          32|
    |select_ln174_7_fu_896_p3       |    select|   0|  0|  32|           1|          32|
    |select_ln174_8_fu_947_p3       |    select|   0|  0|  32|           1|          32|
    |select_ln174_9_fu_998_p3       |    select|   0|  0|  32|           1|          32|
    |select_ln174_fu_539_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|1135|         607|         646|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  307|         67|    1|         67|
    |ap_enable_reg_pp0_iter1                |    9|          2|    1|          2|
    |ap_phi_mux_indvars_iv16_phi_fu_389_p4  |    9|          2|    4|          8|
    |ap_sig_allocacmp_sum_load              |    9|          2|   32|         64|
    |empty_reg_374                          |    9|          2|    7|         14|
    |grp_fu_396_p0                          |   20|          4|   32|        128|
    |grp_fu_396_p1                          |   65|         16|   32|        512|
    |grp_fu_400_p0                          |   81|         17|   32|        544|
    |grp_fu_405_p0                          |   14|          3|   32|         96|
    |in_V_TDATA_blk_n                       |    9|          2|    1|          2|
    |indvars_iv16_reg_385                   |    9|          2|    4|          8|
    |out_V_TDATA_blk_n                      |    9|          2|    1|          2|
    |out_V_TDATA_int_regslice               |   81|         17|   32|        544|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  631|        138|  211|       1991|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln97_reg_1331                 |   4|   0|    4|          0|
    |ap_CS_fsm                         |  66|   0|   66|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |bias_load_reg_1425                |  32|   0|   32|          0|
    |bias_load_reg_1425_pp0_iter1_reg  |  32|   0|   32|          0|
    |empty_reg_374                     |   7|   0|    7|          0|
    |icmp_ln97_reg_1336                |   1|   0|    1|          0|
    |icmp_ln97_reg_1336_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvars_iv16_reg_385              |   4|   0|    4|          0|
    |mul_0_3_reg_1515                  |  32|   0|   32|          0|
    |mul_1_1_reg_1520                  |  32|   0|   32|          0|
    |mul_1_2_reg_1525                  |  32|   0|   32|          0|
    |mul_1_3_reg_1530                  |  32|   0|   32|          0|
    |mul_2_1_reg_1535                  |  32|   0|   32|          0|
    |mul_2_2_reg_1540                  |  32|   0|   32|          0|
    |mul_2_3_reg_1550                  |  32|   0|   32|          0|
    |mul_3_1_reg_1555                  |  32|   0|   32|          0|
    |mul_3_2_reg_1560                  |  32|   0|   32|          0|
    |mul_3_3_reg_1570                  |  32|   0|   32|          0|
    |reg_410                           |  32|   0|   32|          0|
    |reg_415                           |  32|   0|   32|          0|
    |reg_420                           |  32|   0|   32|          0|
    |reg_425                           |  32|   0|   32|          0|
    |reg_431                           |  32|   0|   32|          0|
    |sum                               |  32|   0|   32|          0|
    |weight_0_0_0_load_reg_1430        |  32|   0|   32|          0|
    |weight_0_0_1_load_reg_1435        |  32|   0|   32|          0|
    |weight_0_0_2_load_reg_1440        |  32|   0|   32|          0|
    |weight_0_0_3_load_reg_1445        |  32|   0|   32|          0|
    |weight_0_1_0_load_reg_1450        |  32|   0|   32|          0|
    |weight_0_1_1_load_reg_1455        |  32|   0|   32|          0|
    |weight_0_1_2_load_reg_1460        |  32|   0|   32|          0|
    |weight_0_1_3_load_reg_1465        |  32|   0|   32|          0|
    |weight_0_2_0_load_reg_1470        |  32|   0|   32|          0|
    |weight_0_2_1_load_reg_1475        |  32|   0|   32|          0|
    |weight_0_2_2_load_reg_1480        |  32|   0|   32|          0|
    |weight_0_2_3_load_reg_1485        |  32|   0|   32|          0|
    |weight_0_3_0_load_reg_1490        |  32|   0|   32|          0|
    |weight_0_3_1_load_reg_1495        |  32|   0|   32|          0|
    |weight_0_3_2_load_reg_1500        |  32|   0|   32|          0|
    |weight_0_3_3_load_reg_1505        |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1173|   0| 1173|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------+-----+-----+--------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_none|    test_array|  return value|
|ap_rst_n          |   in|    1|  ap_ctrl_none|    test_array|  return value|
|in_V_TDATA        |   in|   32|          axis|          in_V|       pointer|
|in_V_TVALID       |   in|    1|          axis|          in_V|       pointer|
|in_V_TREADY       |  out|    1|          axis|          in_V|       pointer|
|out_V_TDATA       |  out|   32|          axis|         out_V|       pointer|
|out_V_TVALID      |  out|    1|          axis|         out_V|       pointer|
|out_V_TREADY      |   in|    1|          axis|         out_V|       pointer|
|test_val2         |  out|   32|        ap_vld|     test_val2|       pointer|
|test_val2_ap_vld  |  out|    1|        ap_vld|     test_val2|       pointer|
|test_bias         |  out|   32|        ap_vld|     test_bias|       pointer|
|test_bias_ap_vld  |  out|    1|        ap_vld|     test_bias|       pointer|
+------------------+-----+-----+--------------+--------------+--------------+

