Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 20 20:03:19 2022
| Host         : DESKTOP-7Q8KQ0A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file v1_control_sets_placed.rpt
| Design       : v1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              88 |           27 |
| Yes          | No                    | No                     |              50 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------------+-----------------------+------------------+----------------+--------------+
|         Clock Signal         |               Enable Signal               |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-------------------------------------------+-----------------------+------------------+----------------+--------------+
|  u_mytank_control/mytank_sht |                                           |                       |                2 |              2 |         1.00 |
|  clock/CLK                   |                                           |                       |                1 |              2 |         2.00 |
|  clock/clk_8Hz_reg_0         |                                           |                       |                1 |              2 |         2.00 |
|  clock/trigger               |                                           |                       |                1 |              2 |         2.00 |
|  u1/show_data_reg[3]_i_2_n_0 |                                           |                       |                2 |              4 |         2.00 |
|  clk_1khz_BUFG               |                                           | u1/clear              |                3 |              4 |         1.33 |
|  clock/CLK                   | u_mytank_control/x_rel_pos_out[4]_i_1_n_0 |                       |                2 |              5 |         2.50 |
|  clock/CLK                   | u_mytank_control/y_rel_pos_out[4]_i_1_n_0 |                       |                2 |              5 |         2.50 |
|  clk_1khz_BUFG               |                                           | u2/col_reg[3]_i_1_n_0 |                3 |              5 |         1.67 |
|  clock/clk_8Hz_reg_0         | u_myshell/x_shell_pos_out[5]_i_1_n_0      |                       |                3 |              6 |         2.00 |
|  clock/clk_8Hz_reg_0         | u_myshell/y_shell_pos_out[5]_i_1_n_0      |                       |                3 |              6 |         2.00 |
|  clk_1khz_BUFG               | u2/E[0]                                   |                       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG               |                                           |                       |                7 |              7 |         1.00 |
|  A/inst/clk_out1             | u_driver_VGA/vcnt                         |                       |                3 |             10 |         3.33 |
|  A/inst/clk_out1             |                                           |                       |                4 |             11 |         2.75 |
|  clock/trigger               | out                                       |                       |                2 |             12 |         6.00 |
|  clock/clk_100hz             |                                           |                       |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG               |                                           | clock/cnt[24]_i_1_n_0 |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG               |                                           | clock/clear           |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG               |                                           | clock/clk_8Hz_i_1_n_0 |                8 |             29 |         3.62 |
|  clk_1khz_BUFG               |                                           |                       |                9 |             30 |         3.33 |
+------------------------------+-------------------------------------------+-----------------------+------------------+----------------+--------------+


