// Seed: 1812223722
module module_0;
  bit id_1, id_2;
  always @(posedge id_1 or posedge $display(1)) id_1 <= id_1;
endmodule
module module_1;
  initial id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    output uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wand id_4,
    output tri id_5,
    output wire id_6,
    input wand id_7,
    output uwire id_8,
    input wand id_9,
    input uwire id_10,
    output tri id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wand id_14,
    output supply1 id_15,
    output supply1 id_16,
    input supply0 id_17,
    input uwire id_18,
    output wire id_19,
    input wor id_20,
    input uwire id_21,
    input supply1 id_22,
    output wand id_23,
    id_27 = -1,
    output wor id_24,
    input supply0 id_25
);
  wire id_28;
  xor primCall (
      id_1,
      id_10,
      id_12,
      id_13,
      id_14,
      id_17,
      id_18,
      id_2,
      id_20,
      id_21,
      id_22,
      id_25,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_7,
      id_9
  );
  id_29(
      -1 - 1 < id_2
  );
  wire id_30, id_31;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  wire id_32;
  assign id_5 = -1;
  wire id_33;
endmodule
