Cheng, K.-T. and Jou, J. Y. 1990. Functional test generation for finite state machines. In Proceedings of International Test Conference. 162--168.
Chockler, H., Kupferman, O., Kurshan, R. P., and Vardi, M. Y. 2001. A practical approach to coverage in model checking. In Proceedings of the International Conference on Computer-Aided Verification. 66--78.
Edmund M. Clarke , E. Allen Emerson, Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic, Logic of Programs, Workshop, p.52-71, May 01, 1981
Dahbura, A. T., Uyar, M. Ü., and Yau, C. W. 1989. An optimal test sequence for the JTAG/IEEE P1149.1 test access port controller. In Proceedings of the International Test Conference. 55--62.
Samuel Eilenberg, Automata, Languages, and Machines, Academic Press, Inc., Orlando, FL, 1974
F. Fallah , P. Ashar , S. Devadas, Functional vector generation for sequential HDL models under an observability-based code coverage metric, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.6, p.919-923, December 2002[doi>10.1109/TVLSI.2002.808438]
F. Ferrandi , F. Fummi , E. Macii , M. Poncino , D. Sciuto, Symbolic optimization of interacting controllers based on redundancy identification and removal, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.7, p.760-772, November 2006[doi>10.1109/43.851991]
Ghosh, A., Devadas, S., and Newton, A. R. 1991. Test generation and verification for highly sequential circuits. IEEE Trans. Comput.-Aided Des. Integrated Circ. Syst. 10, 652--667.
S. Gören , F. J. Ferguson, Checking Sequence Generation for Asynchronous Sequential Elements, Proceedings of the 1999 IEEE International Test Conference, p.406, September 28-30, 1999
Sezer Gören , F. Joel Ferguson, Testing Finite State Machines Based on a Structural Coverage Metric, Proceedings of the 2002 IEEE International Test Conference, p.773, October 07-10, 2002
Hennie, F. C. 1964. Fault detecting experiments for sequential circuits. In Proceedings of International Symposium on Switching Circuit Theory and Logic Design. 95--110.
M. Holcombe, X-machines as a basis for dynamic system specification, Software Engineering Journal, v.3 n.2, p.69-76, March 1988[doi>10.1049/sej.1988.0009]
Ipate, F. and Holcombe, M. 1998. Specification and testing generalized machines: A presentation and a case study. Softw. Test. Verification and Reliability 8, 61--81.
Kembel, R. W. and Truestedt, H. L. 1997. Fibre Channel Arbitrated Loop. Northwest Learning.
Lee, D. and Yannakakis, M. 1996. Principles and methods of testing finite state machines---A survey. Proc. IEEE 84, 1090--1123.
Orna Lichtenstein , Amir Pnueli, Checking that finite state concurrent programs satisfy their linear specification, Proceedings of the 12th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.97-107, January 14-16, 1985, New Orleans, Louisiana, USA[doi>10.1145/318593.318622]
Makar, S. R. 1996. Checking experiments for scan chain latches and flip-flops. Ph.D. Dissertation, Department of Electrical Engineering, Stanford University.
Moore, E. F. 1956. Gedanken Experiments on sequential machines. In Automata Studies. Princeton University Press, 34, 129--153.
A. Petrenko , G. v. Bochmann , M. Yao, On fault coverage of tests for finite state specifications, Computer Networks and ISDN Systems, v.29 n.1, p.81-106, Dec. 1996[doi>10.1016/S0169-7552(96)00019-0]
Irith Pomeranz , Sudhakar M. Reddy, On achieving a complete fault coverage for sequential machines using the transition fault model, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.341-346, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127691]
Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
Shen, Y.-N., Lombardi, F., and Dahbura, A. T. 1992. Protocol conformance testing using multiple UIO sequences. IEEE Trans. Commun. 40, 1282--1287.
Deepinder P. Sidhu , Ting-kau Leung, Formal Methods for Protocol Testing: A Detailed Study, IEEE Transactions on Software Engineering, v.15 n.4, p.413-426, April 1989[doi>10.1109/32.16602]
Sun, X., Shen, Y., Feng, C., and Lombardi. 1997. Protocol Conformance Testing Using Unique Input/Output Sequences. World Scientific Publishing, River Edge, NJ.
Jean-Pierre Queille , Joseph Sifakis, Specification and verification of concurrent systems in CESAR, Proceedings of the 5th Colloquium on International Symposium on Programming, p.337-351, April 06-08, 1982
Uyar, M.Ü., Fecko, M. A., Duale, A. Y., Amer, P. D., and Sethi, A. S. 2001. A formal approach to development of network protocols: Theory and application to a wireless standard. In Proceedings of the Concordia Prestigious Workshop on Communication Software Engineering.
Chia-Chih Yen , Jing-Yang Jou , Kuang-Chien Chen, A Divide-and-Conquer-Based Algorithm for Automatic Simulation Vector Generation, IEEE Design & Test, v.21 n.2, p.111-120, March 2004[doi>10.1109/MDT.2004.1277903]
