// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1ns / 1ps

module SneakySnake_bit_partset_128ns_128ns_2ns_32ns_128_1_1 (sel,din,value,dout);

parameter ADDRWIDTH = 32;
parameter DATAWIDTH = 128;
parameter DATA1WIDTH = 2;


input [ADDRWIDTH-1:0] sel;
input [DATAWIDTH-1:0] din;
input [DATA1WIDTH-1:0] value;
output [DATAWIDTH-1:0] dout;

reg [DATAWIDTH+DATA1WIDTH-1:0] din_tmp;

wire [DATAWIDTH-1:0] dout_tmp;



always @ (*) 
begin
    din_tmp = { 2'b00 , din };
    din_tmp[sel+DATA1WIDTH-1 -: DATA1WIDTH] = value;
end

assign dout_tmp = din_tmp[DATAWIDTH-1:0];




assign dout = dout_tmp;




endmodule
