
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003609                       # Number of seconds simulated
sim_ticks                                  3609163356                       # Number of ticks simulated
final_tick                               533180507610                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61721                       # Simulator instruction rate (inst/s)
host_op_rate                                    78112                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 109920                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892556                       # Number of bytes of host memory used
host_seconds                                 32834.33                       # Real time elapsed on the host
sim_insts                                  2026561867                       # Number of instructions simulated
sim_ops                                    2564751478                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       242816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        59648                       # Number of bytes read from this memory
system.physmem.bytes_read::total               313088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       110976                       # Number of bytes written to this memory
system.physmem.bytes_written::total            110976                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          466                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2446                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             867                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  867                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1560472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     67277642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1383146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16526822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                86748082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1560472                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1383146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2943618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30748400                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30748400                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30748400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1560472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     67277642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1383146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16526822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              117496483                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8655069                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086368                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534408                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206410                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1261380                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194026                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300809                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8814                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16790083                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086368                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494835                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039191                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        750637                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633435                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91827                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8494585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.424579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4900478     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354272      4.17%     61.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335647      3.95%     65.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          314971      3.71%     69.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261342      3.08%     72.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187294      2.20%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135592      1.60%     76.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209992      2.47%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794997     21.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8494585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356597                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.939913                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474887                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       716916                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435007                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42006                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825766                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496092                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3883                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19958575                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10503                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825766                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3655822                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         355261                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79977                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289336                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288420                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19367931                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           49                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156822                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81415                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26853992                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90224235                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90224235                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10058846                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3612                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1893                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702031                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899553                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015953                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23690                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       421280                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18052631                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14608521                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23374                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5721793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17494523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          257                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8494585                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.719745                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840226                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3012871     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711332     20.15%     55.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1358229     15.99%     71.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816914      9.62%     81.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       833614      9.81%     91.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380882      4.48%     95.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243832      2.87%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67157      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69754      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8494585                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63553     58.32%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20823     19.11%     77.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24595     22.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12013687     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200570      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545123     10.58%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847547      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14608521                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.687857                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108971                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007459                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37843971                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23778162                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14236810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14717492                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45670                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667193                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233985                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825766                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         267436                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13949                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18056140                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83608                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899553                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015953                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1887                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9534                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1460                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238566                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14368100                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466796                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240420                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300802                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018737                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834006                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.660079                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14247565                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14236810                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202316                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24901532                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.644910                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369548                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5817825                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205541                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7668819                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.595968                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.114425                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3079208     40.15%     40.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049142     26.72%     66.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849987     11.08%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431087      5.62%     83.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449391      5.86%     89.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226774      2.96%     92.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155381      2.03%     94.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89697      1.17%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338152      4.41%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7668819                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338152                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25387528                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36940368                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 160484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.865507                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.865507                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.155392                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.155392                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64947679                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19481804                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18726617                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8655069                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3211636                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2616720                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217473                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1312013                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1251518                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          339330                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9716                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3367770                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17525946                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3211636                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1590848                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3886188                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1117798                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        472389                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1649988                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88411                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8624710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.514023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.325841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4738522     54.94%     54.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          403281      4.68%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          400981      4.65%     64.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          498236      5.78%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          155221      1.80%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          195697      2.27%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163814      1.90%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          151149      1.75%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1917809     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8624710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371070                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.024934                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3531525                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       445119                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3714601                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35413                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        898045                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       543442                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          309                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20899976                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1838                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        898045                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3691748                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49638                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       209242                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3587522                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       188508                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20181908                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        116895                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        50711                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28332289                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94040340                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94040340                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17600515                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10731770                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3751                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1996                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           517672                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1871877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       968676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8812                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       343826                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18974747                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3762                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15279741                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31750                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6323253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19110671                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          190                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8624710                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.771624                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907157                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3052335     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1782659     20.67%     56.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1221937     14.17%     70.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       838429      9.72%     79.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       819939      9.51%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       400867      4.65%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       377097      4.37%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60328      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71119      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8624710                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          97080     75.77%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16236     12.67%     88.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14814     11.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12773636     83.60%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191203      1.25%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1746      0.01%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1512578      9.90%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       800578      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15279741                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765409                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128130                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008386                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39344072                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25301887                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14854151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15407871                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18655                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       723078                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239353                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        898045                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26281                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4492                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18978513                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41256                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1871877                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       968676                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1982                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3525                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122906                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       254383                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15017130                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1412202                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       262611                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2187486                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2144804                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            775284                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735068                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14871492                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14854151                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9649572                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27237539                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.716237                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354275                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10237894                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12620238                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6358267                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219073                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7726664                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633336                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161707                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3035246     39.28%     39.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2112506     27.34%     66.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       858761     11.11%     77.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       465897      6.03%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       411667      5.33%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168390      2.18%     91.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       189544      2.45%     93.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       110587      1.43%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       374066      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7726664                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10237894                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12620238                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1878122                       # Number of memory references committed
system.switch_cpus1.commit.loads              1148799                       # Number of loads committed
system.switch_cpus1.commit.membars               1774                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1831446                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11360699                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       260836                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       374066                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26330921                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38855934                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  30359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10237894                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12620238                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10237894                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845395                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845395                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182878                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182878                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67405940                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20647330                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19299930                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3568                       # number of misc regfile writes
system.l20.replacements                          1941                       # number of replacements
system.l20.tagsinuse                      8190.959706                       # Cycle average of tags in use
system.l20.total_refs                          629527                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10133                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.126419                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           28.078131                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    39.694934                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   938.667755                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7184.518887                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003428                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.114583                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.877016                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         8486                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8487                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1888                       # number of Writeback hits
system.l20.Writeback_hits::total                 1888                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8534                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8535                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8534                       # number of overall hits
system.l20.overall_hits::total                   8535                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1897                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1941                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1897                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1941                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1897                       # number of overall misses
system.l20.overall_misses::total                 1941                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4856371                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    174679946                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      179536317                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4856371                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    174679946                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       179536317                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4856371                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    174679946                       # number of overall miss cycles
system.l20.overall_miss_latency::total      179536317                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10383                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10428                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1888                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1888                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10431                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10476                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10431                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10476                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.182702                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.186133                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.181862                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.185281                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.181862                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.185281                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 110372.068182                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92082.206642                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92496.814529                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 110372.068182                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92082.206642                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92496.814529                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 110372.068182                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92082.206642                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92496.814529                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 526                       # number of writebacks
system.l20.writebacks::total                      526                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1897                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1941                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1897                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1941                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1897                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1941                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4532314                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    160592744                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    165125058                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4532314                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    160592744                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    165125058                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4532314                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    160592744                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    165125058                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.182702                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.186133                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.181862                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.185281                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.181862                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.185281                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 103007.136364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84656.164470                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 85072.157651                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 103007.136364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84656.164470                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 85072.157651                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 103007.136364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84656.164470                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 85072.157651                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           504                       # number of replacements
system.l21.tagsinuse                      8190.550802                       # Cycle average of tags in use
system.l21.total_refs                          323994                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8695                       # Sample count of references to valid blocks.
system.l21.avg_refs                         37.262105                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          393.948196                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.587024                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   249.664921                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7510.350661                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.048089                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004466                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.030477                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.916791                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999823                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3529                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3530                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1094                       # number of Writeback hits
system.l21.Writeback_hits::total                 1094                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           40                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   40                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3569                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3570                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3569                       # number of overall hits
system.l21.overall_hits::total                   3570                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          466                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  505                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          466                       # number of demand (read+write) misses
system.l21.demand_misses::total                   505                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          466                       # number of overall misses
system.l21.overall_misses::total                  505                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5700351                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     41542067                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       47242418                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5700351                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     41542067                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        47242418                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5700351                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     41542067                       # number of overall miss cycles
system.l21.overall_miss_latency::total       47242418                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3995                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4035                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1094                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1094                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           40                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               40                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4035                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4075                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4035                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4075                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.116646                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.125155                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115489                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.123926                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115489                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.123926                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 146162.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 89146.066524                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 93549.342574                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 146162.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 89146.066524                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 93549.342574                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 146162.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 89146.066524                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 93549.342574                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 341                       # number of writebacks
system.l21.writebacks::total                      341                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          466                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             505                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          466                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              505                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          466                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             505                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5406163                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     37913364                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     43319527                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5406163                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     37913364                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     43319527                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5406163                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     37913364                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     43319527                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116646                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.125155                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115489                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.123926                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115489                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.123926                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138619.564103                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81359.150215                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 85781.241584                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 138619.564103                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 81359.150215                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 85781.241584                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 138619.564103                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 81359.150215                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 85781.241584                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               577.653605                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642062                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709286.795222                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.634299                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.019306                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065119                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860608                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925727                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633368                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633368                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633368                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633368                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633368                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633368                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           67                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           67                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           67                       # number of overall misses
system.cpu0.icache.overall_misses::total           67                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7395105                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7395105                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7395105                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7395105                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7395105                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7395105                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633435                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633435                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633435                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633435                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633435                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 110374.701493                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 110374.701493                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 110374.701493                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 110374.701493                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 110374.701493                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 110374.701493                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5070591                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5070591                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5070591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5070591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5070591                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5070591                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112679.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 112679.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 112679.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 112679.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 112679.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 112679.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10431                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174375708                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10687                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16316.619070                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.226936                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.773064                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899324                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100676                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130937                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130937                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778482                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778482                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1762                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1762                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1909419                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1909419                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1909419                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1909419                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36585                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36585                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36748                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36748                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36748                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36748                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1358104838                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1358104838                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5047053                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5047053                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1363151891                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1363151891                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1363151891                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1363151891                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167522                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167522                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1946167                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1946167                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1946167                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1946167                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031336                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031336                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018882                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018882                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018882                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018882                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37121.903458                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37121.903458                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30963.515337                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30963.515337                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37094.587216                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37094.587216                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37094.587216                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37094.587216                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1888                       # number of writebacks
system.cpu0.dcache.writebacks::total             1888                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26202                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26202                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26317                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26317                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26317                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26317                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10383                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10383                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10431                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10431                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    255498390                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    255498390                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       845090                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       845090                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    256343480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    256343480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    256343480                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    256343480                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005360                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005360                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005360                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005360                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24607.376481                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24607.376481                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 17606.041667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17606.041667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24575.158662                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24575.158662                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24575.158662                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24575.158662                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.125440                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007982678                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1984217.870079                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.125440                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061098                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.811098                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1649930                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1649930                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1649930                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1649930                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1649930                       # number of overall hits
system.cpu1.icache.overall_hits::total        1649930                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7499911                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7499911                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7499911                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7499911                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7499911                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7499911                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1649988                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1649988                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1649988                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1649988                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1649988                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1649988                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 129308.810345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 129308.810345                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 129308.810345                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 129308.810345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 129308.810345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 129308.810345                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5838331                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5838331                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5838331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5838331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5838331                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5838331                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145958.275000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145958.275000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 145958.275000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145958.275000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 145958.275000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145958.275000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4035                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148910018                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4291                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34702.870660                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.288923                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.711077                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872222                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127778                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1107108                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1107108                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       725465                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        725465                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1922                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1922                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1784                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1784                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1832573                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1832573                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1832573                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1832573                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7786                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7786                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          174                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7960                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7960                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7960                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7960                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    232056033                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    232056033                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6067553                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6067553                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    238123586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    238123586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    238123586                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    238123586                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1114894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1114894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       725639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       725639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1784                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1784                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1840533                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1840533                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1840533                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1840533                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006984                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006984                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000240                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004325                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004325                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004325                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004325                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29804.268302                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29804.268302                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34870.994253                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34870.994253                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29915.023367                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29915.023367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29915.023367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29915.023367                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1094                       # number of writebacks
system.cpu1.dcache.writebacks::total             1094                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3791                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3791                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          134                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          134                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3925                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3925                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3925                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3925                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3995                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3995                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           40                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4035                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4035                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4035                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4035                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     74662221                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     74662221                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       984096                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       984096                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     75646317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     75646317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     75646317                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     75646317                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003583                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003583                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002192                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002192                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002192                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002192                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18688.916395                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18688.916395                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24602.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24602.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18747.538290                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18747.538290                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18747.538290                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18747.538290                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
