// megafunction wizard: %RAM: 2-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: bram.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 18.1.0 Build 625 09/12/2018 SJ Lite Edition
// ************************************************************


//Copyright (C) 2018  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details.


//altsyncram ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK0" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_INPUT_B="BYPASS" CLOCK_ENABLE_OUTPUT_B="BYPASS" DEVICE_FAMILY="MAX 10" INIT_FILE="BRAM.mif" NUMWORDS_A=65536 NUMWORDS_B=65536 OPERATION_MODE="DUAL_PORT" OUTDATA_ACLR_B="NONE" OUTDATA_REG_B="UNREGISTERED" POWER_UP_UNINITIALIZED="FALSE" RDCONTROL_REG_B="CLOCK0" READ_DURING_WRITE_MODE_MIXED_PORTS="OLD_DATA" WIDTH_A=8 WIDTH_B=8 WIDTH_BYTEENA_A=1 WIDTHAD_A=16 WIDTHAD_B=16 address_a address_b clock0 data_a q_b rden_b wren_a
//VERSION_BEGIN 18.1 cbx_altera_syncram_nd_impl 2018:09:12:13:04:24:SJ cbx_altsyncram 2018:09:12:13:04:24:SJ cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_stratixiii 2018:09:12:13:04:24:SJ cbx_stratixv 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="MAX 10" LPM_DECODES=8 LPM_WIDTH=3 data enable eq
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 8 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  bram_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [2:0]  data;
	input   enable;
	output   [7:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [2:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [2:0]  data_wire;
	wire  enable_wire;
	wire  [7:0]  eq_node;
	wire  [7:0]  eq_wire;
	wire  [3:0]  w_anode535w;
	wire  [3:0]  w_anode552w;
	wire  [3:0]  w_anode562w;
	wire  [3:0]  w_anode572w;
	wire  [3:0]  w_anode582w;
	wire  [3:0]  w_anode592w;
	wire  [3:0]  w_anode602w;
	wire  [3:0]  w_anode612w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[7:0],
		eq_wire = {w_anode612w[3], w_anode602w[3], w_anode592w[3], w_anode582w[3], w_anode572w[3], w_anode562w[3], w_anode552w[3], w_anode535w[3]},
		w_anode535w = {(w_anode535w[2] & (~ data_wire[2])), (w_anode535w[1] & (~ data_wire[1])), (w_anode535w[0] & (~ data_wire[0])), enable_wire},
		w_anode552w = {(w_anode552w[2] & (~ data_wire[2])), (w_anode552w[1] & (~ data_wire[1])), (w_anode552w[0] & data_wire[0]), enable_wire},
		w_anode562w = {(w_anode562w[2] & (~ data_wire[2])), (w_anode562w[1] & data_wire[1]), (w_anode562w[0] & (~ data_wire[0])), enable_wire},
		w_anode572w = {(w_anode572w[2] & (~ data_wire[2])), (w_anode572w[1] & data_wire[1]), (w_anode572w[0] & data_wire[0]), enable_wire},
		w_anode582w = {(w_anode582w[2] & data_wire[2]), (w_anode582w[1] & (~ data_wire[1])), (w_anode582w[0] & (~ data_wire[0])), enable_wire},
		w_anode592w = {(w_anode592w[2] & data_wire[2]), (w_anode592w[1] & (~ data_wire[1])), (w_anode592w[0] & data_wire[0]), enable_wire},
		w_anode602w = {(w_anode602w[2] & data_wire[2]), (w_anode602w[1] & data_wire[1]), (w_anode602w[0] & (~ data_wire[0])), enable_wire},
		w_anode612w = {(w_anode612w[2] & data_wire[2]), (w_anode612w[1] & data_wire[1]), (w_anode612w[0] & data_wire[0]), enable_wire};
endmodule //bram_decode


//lpm_mux DEVICE_FAMILY="MAX 10" LPM_SIZE=8 LPM_WIDTH=8 LPM_WIDTHS=3 data result sel
//VERSION_BEGIN 18.1 cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ  VERSION_END

//synthesis_resources = lut 40 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  bram_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [63:0]  data;
	output   [7:0]  result;
	input   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [63:0]  data;
	tri0   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [7:0]  result_node;
	wire  [2:0]  sel_ffs_wire;
	wire  [2:0]  sel_node;
	wire  [3:0]  w_data1000w;
	wire  [3:0]  w_data1001w;
	wire  [7:0]  w_data1047w;
	wire  [3:0]  w_data1069w;
	wire  [3:0]  w_data1070w;
	wire  [7:0]  w_data1116w;
	wire  [3:0]  w_data1138w;
	wire  [3:0]  w_data1139w;
	wire  [7:0]  w_data631w;
	wire  [3:0]  w_data653w;
	wire  [3:0]  w_data654w;
	wire  [7:0]  w_data702w;
	wire  [3:0]  w_data724w;
	wire  [3:0]  w_data725w;
	wire  [7:0]  w_data771w;
	wire  [3:0]  w_data793w;
	wire  [3:0]  w_data794w;
	wire  [7:0]  w_data840w;
	wire  [3:0]  w_data862w;
	wire  [3:0]  w_data863w;
	wire  [7:0]  w_data909w;
	wire  [3:0]  w_data931w;
	wire  [3:0]  w_data932w;
	wire  [7:0]  w_data978w;
	wire  [1:0]  w_sel1002w;
	wire  [1:0]  w_sel1071w;
	wire  [1:0]  w_sel1140w;
	wire  [1:0]  w_sel655w;
	wire  [1:0]  w_sel726w;
	wire  [1:0]  w_sel795w;
	wire  [1:0]  w_sel864w;
	wire  [1:0]  w_sel933w;

	assign
		result = result_node,
		result_node = {((sel_node[2] & (((w_data1139w[1] & w_sel1140w[0]) & (~ (((w_data1139w[0] & (~ w_sel1140w[1])) & (~ w_sel1140w[0])) | (w_sel1140w[1] & (w_sel1140w[0] | w_data1139w[2]))))) | ((((w_data1139w[0] & (~ w_sel1140w[1])) & (~ w_sel1140w[0])) | (w_sel1140w[1] & (w_sel1140w[0] | w_data1139w[2]))) & (w_data1139w[3] | (~ w_sel1140w[0]))))) | ((~ sel_node[2]) & (((w_data1138w[1] & w_sel1140w[0]) & (~ (((w_data1138w[0] & (~ w_sel1140w[1])) & (~ w_sel1140w[0])) | (w_sel1140w[1] & (w_sel1140w[0] | w_data1138w[2]))))) | ((((w_data1138w[0] & (~ w_sel1140w[1])) & (~ w_sel1140w[0])) | (w_sel1140w[1] & (w_sel1140w[0] | w_data1138w[2]))) & (w_data1138w[3] | (~ w_sel1140w[0])))))), ((sel_node[2] & (((w_data1070w[1] & w_sel1071w[0]) & (~ (((w_data1070w[0] & (~ w_sel1071w[1])) & (~ w_sel1071w[0])) | (w_sel1071w[1] & (w_sel1071w[0] | w_data1070w[2]))))) | ((((w_data1070w[0] & (~ w_sel1071w[1])) & (~ w_sel1071w[0])) | (w_sel1071w[1] & (w_sel1071w[0] | w_data1070w[2]))) & (w_data1070w[3] | (~ w_sel1071w[0]))))) | ((~ sel_node[2]) & (((w_data1069w[1] & w_sel1071w[0]) & (~ (((w_data1069w[0] & (~ w_sel1071w[1])) & (~ w_sel1071w[0])) | (w_sel1071w[1] & (w_sel1071w[0] | w_data1069w[2]))))) | ((((w_data1069w[0] & (~ w_sel1071w[1])) & (~ w_sel1071w[0])) | (w_sel1071w[1] & (w_sel1071w[0] | w_data1069w[2]))) & (w_data1069w[3] | (~ w_sel1071w[0])))))), ((sel_node[2] & (((w_data1001w[1] & w_sel1002w[0]) & (~ (((w_data1001w[0] & (~ w_sel1002w[1])) & (~ w_sel1002w[0])) | (w_sel1002w[1] & (w_sel1002w[0] | w_data1001w[2]))))) | ((((w_data1001w[0] & (~ w_sel1002w[1])) & (~ w_sel1002w[0])) | (w_sel1002w[1] & (w_sel1002w[0] | w_data1001w[2]))) & (w_data1001w[3] | (~ w_sel1002w[0]))))) | ((~ sel_node[2]) & (((w_data1000w[1] & w_sel1002w[0]) & (~ (((w_data1000w[0] & (~ w_sel1002w[1])) & (~ w_sel1002w[0])) | (w_sel1002w[1] & (w_sel1002w[0] | w_data1000w[2]))))) | ((((w_data1000w[0] & (~ w_sel1002w[1])) & (~ w_sel1002w[0])) | (w_sel1002w[1] & (w_sel1002w[0] | w_data1000w[2]))) & (w_data1000w[3] | (~ w_sel1002w[0])))))), ((sel_node[2] & (((w_data932w[1]
 & w_sel933w[0]) & (~ (((w_data932w[0] & (~ w_sel933w[1])) & (~ w_sel933w[0])) | (w_sel933w[1] & (w_sel933w[0] | w_data932w[2]))))) | ((((w_data932w[0] & (~ w_sel933w[1])) & (~ w_sel933w[0])) | (w_sel933w[1] & (w_sel933w[0] | w_data932w[2]))) & (w_data932w[3] | (~ w_sel933w[0]))))) | ((~ sel_node[2]) & (((w_data931w[1] & w_sel933w[0]) & (~ (((w_data931w[0] & (~ w_sel933w[1])) & (~ w_sel933w[0])) | (w_sel933w[1] & (w_sel933w[0] | w_data931w[2]))))) | ((((w_data931w[0] & (~ w_sel933w[1])) & (~ w_sel933w[0])) | (w_sel933w[1] & (w_sel933w[0] | w_data931w[2]))) & (w_data931w[3] | (~ w_sel933w[0])))))), ((sel_node[2] & (((w_data863w[1] & w_sel864w[0]) & (~ (((w_data863w[0] & (~ w_sel864w[1])) & (~ w_sel864w[0])) | (w_sel864w[1] & (w_sel864w[0] | w_data863w[2]))))) | ((((w_data863w[0] & (~ w_sel864w[1])) & (~ w_sel864w[0])) | (w_sel864w[1] & (w_sel864w[0] | w_data863w[2]))) & (w_data863w[3] | (~ w_sel864w[0]))))) | ((~ sel_node[2]) & (((w_data862w[1] & w_sel864w[0]) & (~ (((w_data862w[0] & (~ w_sel864w[1])) & (~ w_sel864w[0])) | (w_sel864w[1] & (w_sel864w[0] | w_data862w[2]))))) | ((((w_data862w[0] & (~ w_sel864w[1])) & (~ w_sel864w[0])) | (w_sel864w[1] & (w_sel864w[0] | w_data862w[2]))) & (w_data862w[3] | (~ w_sel864w[0])))))), ((sel_node[2] & (((w_data794w[1] & w_sel795w[0]) & (~ (((w_data794w[0] & (~ w_sel795w[1])) & (~ w_sel795w[0])) | (w_sel795w[1] & (w_sel795w[0] | w_data794w[2]))))) | ((((w_data794w[0] & (~ w_sel795w[1])) & (~ w_sel795w[0])) | (w_sel795w[1] & (w_sel795w[0] | w_data794w[2]))) & (w_data794w[3] | (~ w_sel795w[0]))))) | ((~ sel_node[2]) & (((w_data793w[1] & w_sel795w[0]) & (~ (((w_data793w[0] & (~ w_sel795w[1])) & (~ w_sel795w[0])) | (w_sel795w[1] & (w_sel795w[0] | w_data793w[2]))))) | ((((w_data793w[0] & (~ w_sel795w[1])) & (~ w_sel795w[0])) | (w_sel795w[1] & (w_sel795w[0] | w_data793w[2]))) & (w_data793w[3] | (~ w_sel795w[0])))))), ((sel_node[2] & (((w_data725w[1] & w_sel726w[0]) & (~ (((w_data725w[0] & (~ w_sel726w[1])) & (~ w_sel726w[0])) | (w_sel726w[1] & (w_sel726w[0] | w_data725w[2]))))) | (((
(w_data725w[0] & (~ w_sel726w[1])) & (~ w_sel726w[0])) | (w_sel726w[1] & (w_sel726w[0] | w_data725w[2]))) & (w_data725w[3] | (~ w_sel726w[0]))))) | ((~ sel_node[2]) & (((w_data724w[1] & w_sel726w[0]) & (~ (((w_data724w[0] & (~ w_sel726w[1])) & (~ w_sel726w[0])) | (w_sel726w[1] & (w_sel726w[0] | w_data724w[2]))))) | ((((w_data724w[0] & (~ w_sel726w[1])) & (~ w_sel726w[0])) | (w_sel726w[1] & (w_sel726w[0] | w_data724w[2]))) & (w_data724w[3] | (~ w_sel726w[0])))))), ((sel_node[2] & (((w_data654w[1] & w_sel655w[0]) & (~ (((w_data654w[0] & (~ w_sel655w[1])) & (~ w_sel655w[0])) | (w_sel655w[1] & (w_sel655w[0] | w_data654w[2]))))) | ((((w_data654w[0] & (~ w_sel655w[1])) & (~ w_sel655w[0])) | (w_sel655w[1] & (w_sel655w[0] | w_data654w[2]))) & (w_data654w[3] | (~ w_sel655w[0]))))) | ((~ sel_node[2]) & (((w_data653w[1] & w_sel655w[0]) & (~ (((w_data653w[0] & (~ w_sel655w[1])) & (~ w_sel655w[0])) | (w_sel655w[1] & (w_sel655w[0] | w_data653w[2]))))) | ((((w_data653w[0] & (~ w_sel655w[1])) & (~ w_sel655w[0])) | (w_sel655w[1] & (w_sel655w[0] | w_data653w[2]))) & (w_data653w[3] | (~ w_sel655w[0]))))))},
		sel_ffs_wire = {sel[2:0]},
		sel_node = {sel_ffs_wire[2], sel[1:0]},
		w_data1000w = w_data978w[3:0],
		w_data1001w = w_data978w[7:4],
		w_data1047w = {data[62], data[54], data[46], data[38], data[30], data[22], data[14], data[6]},
		w_data1069w = w_data1047w[3:0],
		w_data1070w = w_data1047w[7:4],
		w_data1116w = {data[63], data[55], data[47], data[39], data[31], data[23], data[15], data[7]},
		w_data1138w = w_data1116w[3:0],
		w_data1139w = w_data1116w[7:4],
		w_data631w = {data[56], data[48], data[40], data[32], data[24], data[16], data[8], data[0]},
		w_data653w = w_data631w[3:0],
		w_data654w = w_data631w[7:4],
		w_data702w = {data[57], data[49], data[41], data[33], data[25], data[17], data[9], data[1]},
		w_data724w = w_data702w[3:0],
		w_data725w = w_data702w[7:4],
		w_data771w = {data[58], data[50], data[42], data[34], data[26], data[18], data[10], data[2]},
		w_data793w = w_data771w[3:0],
		w_data794w = w_data771w[7:4],
		w_data840w = {data[59], data[51], data[43], data[35], data[27], data[19], data[11], data[3]},
		w_data862w = w_data840w[3:0],
		w_data863w = w_data840w[7:4],
		w_data909w = {data[60], data[52], data[44], data[36], data[28], data[20], data[12], data[4]},
		w_data931w = w_data909w[3:0],
		w_data932w = w_data909w[7:4],
		w_data978w = {data[61], data[53], data[45], data[37], data[29], data[21], data[13], data[5]},
		w_sel1002w = sel_node[1:0],
		w_sel1071w = sel_node[1:0],
		w_sel1140w = sel_node[1:0],
		w_sel655w = sel_node[1:0],
		w_sel726w = sel_node[1:0],
		w_sel795w = sel_node[1:0],
		w_sel864w = sel_node[1:0],
		w_sel933w = sel_node[1:0];
endmodule //bram_mux

//synthesis_resources = lut 48 M9K 64 reg 3 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  bram_altsyncram
	( 
	address_a,
	address_b,
	clock0,
	data_a,
	q_b,
	rden_b,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [15:0]  address_a;
	input   [15:0]  address_b;
	input   clock0;
	input   [7:0]  data_a;
	output   [7:0]  q_b;
	input   rden_b;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [15:0]  address_b;
	tri1   clock0;
	tri1   [7:0]  data_a;
	tri1   rden_b;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[2:0]	address_reg_b;
	wire  [7:0]   wire_decode2_eq;
	wire  [7:0]   wire_mux3_result;
	wire  [0:0]   wire_ram_block1a_0portbdataout;
	wire  [0:0]   wire_ram_block1a_1portbdataout;
	wire  [0:0]   wire_ram_block1a_2portbdataout;
	wire  [0:0]   wire_ram_block1a_3portbdataout;
	wire  [0:0]   wire_ram_block1a_4portbdataout;
	wire  [0:0]   wire_ram_block1a_5portbdataout;
	wire  [0:0]   wire_ram_block1a_6portbdataout;
	wire  [0:0]   wire_ram_block1a_7portbdataout;
	wire  [0:0]   wire_ram_block1a_8portbdataout;
	wire  [0:0]   wire_ram_block1a_9portbdataout;
	wire  [0:0]   wire_ram_block1a_10portbdataout;
	wire  [0:0]   wire_ram_block1a_11portbdataout;
	wire  [0:0]   wire_ram_block1a_12portbdataout;
	wire  [0:0]   wire_ram_block1a_13portbdataout;
	wire  [0:0]   wire_ram_block1a_14portbdataout;
	wire  [0:0]   wire_ram_block1a_15portbdataout;
	wire  [0:0]   wire_ram_block1a_16portbdataout;
	wire  [0:0]   wire_ram_block1a_17portbdataout;
	wire  [0:0]   wire_ram_block1a_18portbdataout;
	wire  [0:0]   wire_ram_block1a_19portbdataout;
	wire  [0:0]   wire_ram_block1a_20portbdataout;
	wire  [0:0]   wire_ram_block1a_21portbdataout;
	wire  [0:0]   wire_ram_block1a_22portbdataout;
	wire  [0:0]   wire_ram_block1a_23portbdataout;
	wire  [0:0]   wire_ram_block1a_24portbdataout;
	wire  [0:0]   wire_ram_block1a_25portbdataout;
	wire  [0:0]   wire_ram_block1a_26portbdataout;
	wire  [0:0]   wire_ram_block1a_27portbdataout;
	wire  [0:0]   wire_ram_block1a_28portbdataout;
	wire  [0:0]   wire_ram_block1a_29portbdataout;
	wire  [0:0]   wire_ram_block1a_30portbdataout;
	wire  [0:0]   wire_ram_block1a_31portbdataout;
	wire  [0:0]   wire_ram_block1a_32portbdataout;
	wire  [0:0]   wire_ram_block1a_33portbdataout;
	wire  [0:0]   wire_ram_block1a_34portbdataout;
	wire  [0:0]   wire_ram_block1a_35portbdataout;
	wire  [0:0]   wire_ram_block1a_36portbdataout;
	wire  [0:0]   wire_ram_block1a_37portbdataout;
	wire  [0:0]   wire_ram_block1a_38portbdataout;
	wire  [0:0]   wire_ram_block1a_39portbdataout;
	wire  [0:0]   wire_ram_block1a_40portbdataout;
	wire  [0:0]   wire_ram_block1a_41portbdataout;
	wire  [0:0]   wire_ram_block1a_42portbdataout;
	wire  [0:0]   wire_ram_block1a_43portbdataout;
	wire  [0:0]   wire_ram_block1a_44portbdataout;
	wire  [0:0]   wire_ram_block1a_45portbdataout;
	wire  [0:0]   wire_ram_block1a_46portbdataout;
	wire  [0:0]   wire_ram_block1a_47portbdataout;
	wire  [0:0]   wire_ram_block1a_48portbdataout;
	wire  [0:0]   wire_ram_block1a_49portbdataout;
	wire  [0:0]   wire_ram_block1a_50portbdataout;
	wire  [0:0]   wire_ram_block1a_51portbdataout;
	wire  [0:0]   wire_ram_block1a_52portbdataout;
	wire  [0:0]   wire_ram_block1a_53portbdataout;
	wire  [0:0]   wire_ram_block1a_54portbdataout;
	wire  [0:0]   wire_ram_block1a_55portbdataout;
	wire  [0:0]   wire_ram_block1a_56portbdataout;
	wire  [0:0]   wire_ram_block1a_57portbdataout;
	wire  [0:0]   wire_ram_block1a_58portbdataout;
	wire  [0:0]   wire_ram_block1a_59portbdataout;
	wire  [0:0]   wire_ram_block1a_60portbdataout;
	wire  [0:0]   wire_ram_block1a_61portbdataout;
	wire  [0:0]   wire_ram_block1a_62portbdataout;
	wire  [0:0]   wire_ram_block1a_63portbdataout;
	wire  [15:0]  address_a_wire;
	wire  [2:0]  address_b_sel;
	wire  [15:0]  address_b_wire;

	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		if (rden_b == 1'b1)   address_reg_b <= address_b_sel;
	bram_decode   decode2
	( 
	.data(address_a_wire[15:13]),
	.enable(wren_a),
	.eq(wire_decode2_eq));
	bram_mux   mux3
	( 
	.data({wire_ram_block1a_63portbdataout[0], wire_ram_block1a_62portbdataout[0], wire_ram_block1a_61portbdataout[0], wire_ram_block1a_60portbdataout[0], wire_ram_block1a_59portbdataout[0], wire_ram_block1a_58portbdataout[0], wire_ram_block1a_57portbdataout[0], wire_ram_block1a_56portbdataout[0], wire_ram_block1a_55portbdataout[0], wire_ram_block1a_54portbdataout[0], wire_ram_block1a_53portbdataout[0], wire_ram_block1a_52portbdataout[0], wire_ram_block1a_51portbdataout[0], wire_ram_block1a_50portbdataout[0], wire_ram_block1a_49portbdataout[0], wire_ram_block1a_48portbdataout[0], wire_ram_block1a_47portbdataout[0], wire_ram_block1a_46portbdataout[0], wire_ram_block1a_45portbdataout[0], wire_ram_block1a_44portbdataout[0], wire_ram_block1a_43portbdataout[0], wire_ram_block1a_42portbdataout[0], wire_ram_block1a_41portbdataout[0], wire_ram_block1a_40portbdataout[0], wire_ram_block1a_39portbdataout[0], wire_ram_block1a_38portbdataout[0], wire_ram_block1a_37portbdataout[0], wire_ram_block1a_36portbdataout[0], wire_ram_block1a_35portbdataout[0], wire_ram_block1a_34portbdataout[0], wire_ram_block1a_33portbdataout[0], wire_ram_block1a_32portbdataout[0], wire_ram_block1a_31portbdataout[0], wire_ram_block1a_30portbdataout[0], wire_ram_block1a_29portbdataout[0], wire_ram_block1a_28portbdataout[0], wire_ram_block1a_27portbdataout[0], wire_ram_block1a_26portbdataout[0], wire_ram_block1a_25portbdataout[0], wire_ram_block1a_24portbdataout[0], wire_ram_block1a_23portbdataout[0], wire_ram_block1a_22portbdataout[0], wire_ram_block1a_21portbdataout[0], wire_ram_block1a_20portbdataout[0], wire_ram_block1a_19portbdataout[0], wire_ram_block1a_18portbdataout[0], wire_ram_block1a_17portbdataout[0], wire_ram_block1a_16portbdataout[0], wire_ram_block1a_15portbdataout[0], wire_ram_block1a_14portbdataout[0], wire_ram_block1a_13portbdataout[0], wire_ram_block1a_12portbdataout[0], wire_ram_block1a_11portbdataout[0], wire_ram_block1a_10portbdataout[0], wire_ram_block1a_9portbdataout[0], wire_ram_block1a_8portbdataout[0], wire_ram_block1a_7portbdataout[0]
, wire_ram_block1a_6portbdataout[0], wire_ram_block1a_5portbdataout[0], wire_ram_block1a_4portbdataout[0], wire_ram_block1a_3portbdataout[0], wire_ram_block1a_2portbdataout[0], wire_ram_block1a_1portbdataout[0], wire_ram_block1a_0portbdataout[0]}),
	.result(wire_mux3_result),
	.sel(address_reg_b));
	fiftyfivenm_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_0portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "none",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.init_file = "BRAM.mif",
		ram_block1a_0.init_file_layout = "port_b",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mem_init0 = 2048'h3C953883BCAF585F27887DCC7074EE901897FF48766E0BBCDE9336FC3DFCB5BCFDA3F63AA56BC517DD398E8A5451842E203E435C5EB458BDCAC3F0A8001DA94E732FFEF19048C297019B8513E521D45AF28427AFB0CFE7FDFE0B396E4BDC9D8E52F76E31D22C72D28D5D4F403F682F5FCF2B65B080DF5BBFAFC9E8D8928BD3790879A0932842FFE2FE527C641E7711253B425AB16A827E0784C23D2F421F11EE3A96F27310074360E55594802A2F4B99B44BE0A04B150B700EEC075C1A2426EB86198DE46FE3885C1FFB155B6989AFC680DCEC106429AD97E14B12D2A81EF33174D15637F8F4722EA96282F8170E3E9C78511F7E7D7AFE43890B0F479349393C,
		ram_block1a_0.mem_init1 = 2048'hCA93E0E57DA8030000B174163AA56114A0C1DCCD83650759A3B15542A50B6A6F85D835B79D81E778F48595FC97D5312DDA5469E06C43EAA7D989307E3CDB0E1954364391A4661191DEEA26DB327C23044A45101625E0D92188047DA7BC7933D6B827529CD5E2A64128837571EB0C4C58CFB923CFB35C72269586C96B399CC9710D233EA8C375696BF3874D1971B39B4C2F2BD01F7278A1E3729B8EB342E7057548FBA3ACA18EF9AF49F0319B42A605E45AF9D53DDF3DE61B535841A88D8F560A2046039CB59FECA998840EF32445B8450191B7B7B936740B429B9E86E9675750A13B5A3B446E82F466CDD75D2FF40767EB5D06A10E7FF2EBF503C92D0CD0F6A4,
		ram_block1a_0.mem_init2 = 2048'h5393F417CA4D71D2C3B429ED480995AED49B872BAB219AF2612534EE66B7E691BA8ACB895C59B59B71D5BBB2DDBDB4DD63F06B176A0C888B94B2EB6BA299A1DB6DE68D321278F8DE789364717A0F0A9E6D141C04FE9899E0DB360CEE44CDE1382E0411E12FBC91162F980C62362FF1F666A8794D5B2DE69FA67AD077A1A03DC5DE39B3EDA53DA84E66041D2B5F5A82AA90BB71A1849C1042BA2533DE43D0D7A305E30428887AEE73E9C8C43AC30116024F1B41ABDC36BA37B5B4A8A2A98D71B51523C27391D470809D4FD4BA08142C4E1F9643C961DBC1D3CE91C0405A494C2964778729FE34F920649B820127CC4FEB47B3C9A34446F4181B8344255B45E9C6,
		ram_block1a_0.mem_init3 = 2048'h9E20922BB3B487B5E44465E2902F2CFC2E97949A8AD44266B6E78558D83433F39C9F6480905CF7170A8FF64C8A0DD54B8C8F1ED7C99762DE212FCE19A6E1D94C45862C43FAFD25420800FE78683A63875CADA52C766A24C71C1B34C8DF3813F40CBE7B57E73D9236DDE68FF3BEA734F78AB3F50A68E36E3FEA877D1FF01964B1A69863796CAAE9F3F0AC002DA79963A6BB49EB8387CC1B8458547DAC5BA97EDC0BEDD99E85C8A7EE3DB501571029FB834057AEF5CE0F84BDD62F214E1FF2AA9EEBD319572386EC0DB4DE8EB64BA3B0342AE3DF21A3C495376CBFE91231DD2487F0EE94CF6DBACCB504B1E2EF828480C44C8EBB308F4F67FBE6450022D092FCC1,
		ram_block1a_0.mixed_port_feed_through_mode = "old",
		ram_block1a_0.operation_mode = "dual_port",
		ram_block1a_0.port_a_address_width = 13,
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 8191,
		ram_block1a_0.port_a_logical_ram_depth = 65536,
		ram_block1a_0.port_a_logical_ram_width = 8,
		ram_block1a_0.port_b_address_clear = "none",
		ram_block1a_0.port_b_address_clock = "clock0",
		ram_block1a_0.port_b_address_width = 13,
		ram_block1a_0.port_b_data_out_clear = "none",
		ram_block1a_0.port_b_data_width = 1,
		ram_block1a_0.port_b_first_address = 0,
		ram_block1a_0.port_b_first_bit_number = 0,
		ram_block1a_0.port_b_last_address = 8191,
		ram_block1a_0.port_b_logical_ram_depth = 65536,
		ram_block1a_0.port_b_logical_ram_width = 8,
		ram_block1a_0.port_b_read_enable_clock = "clock0",
		ram_block1a_0.power_up_uninitialized = "false",
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_1portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "none",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.init_file = "BRAM.mif",
		ram_block1a_1.init_file_layout = "port_b",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mem_init0 = 2048'h1FB413C77128F0489A5C34909CBA62C94E3F0FDF3F18E3CC7E95BFB8D4A97E594CC893D24F8B4D54490B98F0C9811FA807D766310D49394AE31DF5417042EC14D1676E394AFFE5A838AB575D634269FD50A9267C4BE7C17CFED182A921C1EC77F0073B8E8C3065D46C2540EB8BE9E5FC99CBCB94CFC58DE181A552F75C28B4727DB7B1DBC58527BCF5F3C92AAD4DC963A5AB6BFB274761099A664824C0A4E003B9594C7B0CC7967EA86A50E7AEB5539AA3B0D3DBFE1C26BA6FCAF85F2434F04483E2BF9388EC7D96998A6E1667B7784D83802853292F378AE00266E1C465C0F50AC22DC0423503084164F32F2C459C1E024054401C3BBB820C29E34650C0749E,
		ram_block1a_1.mem_init1 = 2048'hC8C264226B08340B3EE753D0001BF1070843098E8F23375C81AD023F7B413E0904BFC6C50CE153B96E995EA2A70F8C970DBB5991DE826865EFBDF2A5E4FA2603E67B47F33243EDE0067C72C0C31507FD5FE35C321206D3FC2705EDF34993B79811D3265261DD859911B5CBD9625598FE2BDA367891F1BD47C69A775CDEE55A8FB745427B32AB5EA15CA7D71DBF2E526D263DB5387542F54E67B5D49E5A872E57D50DB35021ECF32F46BB12A18A919FF60C4ED5513928ED68A2302D0314159ABD3E3025374340A29D1BCA427CB671969875F641D8027C6EE79F996B293C3F8BC72C727E8721B3142EAA1B66768596AE9B1AFC83EE66FA6C2C8B2F70D2A9A3A32F,
		ram_block1a_1.mem_init2 = 2048'h8384B195E8ED0E8C043CB31704A87A2C35386B7580D16CA87A8D75A5DBA93A236069AA4B0F9F1BD363AFE2DC3EBFBEA8985A6C6717AB264CBAEE2413495B5A6B6F316F6BE7FCEA5C268ECD9469CAB3F80133A152DEBEE36D331B43CFCC058900832A268F043BBCAF39C7AF9201CF97C58BB7261DFA0307FCDD66651A461BE4F01185BF775DE99B2ABB1FB0D1D4F14BB10763D248936BDB0B24BFD6390C8DE9905BF944B495AC3FC8921FD9E70245494D04F4D1A22D2041C404B31FF515651CD85EC209E06908FE98F3FBFA6F71AD7237CF4969CE4E0729F47F3D7DE22B9D02CCB5A88CB2C4EDC714F76563EDF55CD41154F265509C397214F34F7B14C8D2F9F5,
		ram_block1a_1.mem_init3 = 2048'h3E55345E78B94AE12D3D35CA53E492A20D143A6F9A3C1CD695F9479DDADB0D86A9EDC657824F7752E2D0636FF440B1A74BEB441374C4601E6B7704F5B701B4804948CF0D12530F2AD97F545D5C8AA4FA3469FD33078740844FF41ACBCCC048C50E7BE1BD97811654A2E44DF882E0E8BD9F1468305997DDDB4404850EE01ADE1B836FBB122B6278D25F5D883035DDE8873BAD1793154DBB6124B1BF9E897F282027D64D6B874BAB5C3D30F155682A271EB22142696D4C0C7982A0BB4AD822630162CC448CAD4714E5A84091965879DB7421DDFD1E7D43B8C1CDC17F0CB48A544267A95B1FA59A7FCB55F9EF7C1494964BFFB163D487B60A07022C46BB1BC1D663,
		ram_block1a_1.mixed_port_feed_through_mode = "old",
		ram_block1a_1.operation_mode = "dual_port",
		ram_block1a_1.port_a_address_width = 13,
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 8191,
		ram_block1a_1.port_a_logical_ram_depth = 65536,
		ram_block1a_1.port_a_logical_ram_width = 8,
		ram_block1a_1.port_b_address_clear = "none",
		ram_block1a_1.port_b_address_clock = "clock0",
		ram_block1a_1.port_b_address_width = 13,
		ram_block1a_1.port_b_data_out_clear = "none",
		ram_block1a_1.port_b_data_width = 1,
		ram_block1a_1.port_b_first_address = 0,
		ram_block1a_1.port_b_first_bit_number = 1,
		ram_block1a_1.port_b_last_address = 8191,
		ram_block1a_1.port_b_logical_ram_depth = 65536,
		ram_block1a_1.port_b_logical_ram_width = 8,
		ram_block1a_1.port_b_read_enable_clock = "clock0",
		ram_block1a_1.power_up_uninitialized = "false",
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_2portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "none",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.init_file = "BRAM.mif",
		ram_block1a_2.init_file_layout = "port_b",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mem_init0 = 2048'h9D8496304D526D278DDED58F7A028C6872993D7B770B1EB7B6CFA77705543CE8028DDFFE26839826B5E3834171746EEAB1FB78FFDA10C076819BF2CF89C13D99F124FCFFC75058F65356CE98EC03A267E05F54FCFD9064749CD84B835C95A6809C61D9B7F8C7E8CC006733221D203F109D8EC6BCF84268374CE3288C36D9EBCCB442B9B0FB3E0868B66B2634035FAF5F0876E3D0D9388AC702F2A03E4E073FE710D167579B78EE5E00F6AB2B2784C1260E7F1B78EAE3FE1296F68135E26A35522E7FF7A03917163E3FF29EB493E8BD522AFDD7E046D67469966A9C292C7E8E6EAE39DC229EC888632708966C041E9203AEB89C755CC22003832880A8D7F9B363,
		ram_block1a_2.mem_init1 = 2048'h4956078A4740147C1EB479D7090BAB7D1AC307A6B640F326F7D2107E17C9FEBBD2BCC6BB97C020E797FA14DEDCC97939DEB0A6BF48627BFF1ECA48DFDC73793DF1337CBF9902CAB9F1AB61204ABC7940D96363F9396216B9EF22620140B9D5B22F036E1C58B1BDB9CFC2D22352BCE8E74ED3D5F70889305EB1E739766E1EEAFDA84EF57789F2777E37D23ECDEEDEC25D2D762AB748CB4BF6B1826F4A6D4B38DAFC363C20D86FDB9E2990A31D07AC5A9BC1377AB6C3211FA16521AE3E2E385A5DCFD36A6343CB9B39103DAD6506B32F0EE1337D3F98D78302D5E18D878F3B077A95B39F8B1DD8935FEF7DABB1556A0A85863C92E89A033357796DA63551B31089,
		ram_block1a_2.mem_init2 = 2048'hEF81937BB0CD09AD34B407EBDBC854E6293040E2B7D100899D45957E10C988FA5864C8FA37CF19E01D047B8A13A930F7BE66939607CF1360D441A7CA809D4E093F23F14D178823F04C61850CF08C4A6B2333FBC0BE8A534217A1F9F255CFB3F421225A10E7EBE59C1C71D5E98B9DA2CC2DBE5B30194C1E7F168CBD0A2B6DEB77DFADF9B012F492CE794031C03E274BB71F27D0889FD5CBC27A60CDE0C685799039B15B7D9C70D346517CAFEAF1FD744504F059EE18F0EEE321F4B9E9D31BBC7B1C23CA0610D1EB0EA554A9F954452C449CDF4E364DC1D8E34FD6EBF7980D58B0C69E151E8DFEF80303AEEDF0E4483607DAE47FEAD1537468039C71EBCF046383,
		ram_block1a_2.mem_init3 = 2048'h1E3CC60578C3DBE73F9B0A7BB39C8F340F647F25207E9F8E751FEE7CEF812E0E996FA5B1303FB1E7E3F8CA7D470D4E4F9F682731ED9ED5FF8ADED937F1B377191DF0D672E215BB83277C8531E633888940D1F8BDFCF5B462A77F2125E62D396736C3C33CF17C967061EE3C87865D9F12BAEB182B4E773C18962FA45FEC6443F6A6A3DE0B15ECA065360D7BF1D8732FE615666CE063CF837F3A007E57C2D3EFA101706D4FE3CDA34F21017E9B7FD4E13E92A052EE3BC860011510FA7B9FF372BE0270444F1BC5703699F07E2F1FF6A31752404D3F1BC4B03728303E9871C34BA34B913FF30A7A96012BF10FF055C227A34F411BFBAA66000DA2648EC050CECFA3,
		ram_block1a_2.mixed_port_feed_through_mode = "old",
		ram_block1a_2.operation_mode = "dual_port",
		ram_block1a_2.port_a_address_width = 13,
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 8191,
		ram_block1a_2.port_a_logical_ram_depth = 65536,
		ram_block1a_2.port_a_logical_ram_width = 8,
		ram_block1a_2.port_b_address_clear = "none",
		ram_block1a_2.port_b_address_clock = "clock0",
		ram_block1a_2.port_b_address_width = 13,
		ram_block1a_2.port_b_data_out_clear = "none",
		ram_block1a_2.port_b_data_width = 1,
		ram_block1a_2.port_b_first_address = 0,
		ram_block1a_2.port_b_first_bit_number = 2,
		ram_block1a_2.port_b_last_address = 8191,
		ram_block1a_2.port_b_logical_ram_depth = 65536,
		ram_block1a_2.port_b_logical_ram_width = 8,
		ram_block1a_2.port_b_read_enable_clock = "clock0",
		ram_block1a_2.power_up_uninitialized = "false",
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_3portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "none",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.init_file = "BRAM.mif",
		ram_block1a_3.init_file_layout = "port_b",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mem_init0 = 2048'hE3852FC842039E5880230A700F0A9AF0829EF34070D318D0B12A673006482AF0FFF211C1FFCB1A51BF765C0042481AE3B200B703D85B1A80B1EE24000A3E2911F2DF8703DF803A0021FE0CEAE389A871FF7F0F0301802282BE6C0405031BAC108367865000001A3C00D80C8443AE23F08A7DF053003C02110058003EF809AFFECF058657007C0218B74003BC295F6F7FDB05DCD0007C03F88D4D05BC68076FE0DBBED057640006419F4905B8D8630107CB80B4F8E000060489E5101611EDB547CB8078D822000FC9A0651117306DBD47CF6210187F04B61429F5110223EB801FCF2613FBFE02C214BFCB966A246B5A03CF27DC4A7C00DAD380D70616B00D7B63,
		ram_block1a_3.mem_init1 = 2048'hC23BF9DC00601860C7705437100A2180933C91D8DB601878E674350001C8705FDE43590019E0FBF9EE64F90084C84B37924FFF00130373F9C024ED01FD7A4B37BFCD3F006003F35B0014CFF1833C4B1CA29D3C236001F3FB10ECC4108138DF9A82FD0A0320F1A1DB300C2410933CD0DFA4FD8020C0F12F98901C45651F3CD2DDB06988E0C0431838100C440E9F3EEB0D7059C0A080830811345C700D3FF3383FBB59C0FF00279C7E944C3C7E4580187FA359B037006A1C609CCA304605001A4DB9BF20379F089879E812100445F3C68FBE1F3227D81C1CFC261210447F3D86CFDE1FE6535D03F840141A200005FC8785DDFD2AB7E1035840F68A2CC001B18C87,
		ram_block1a_3.mem_init2 = 2048'hE67FF40390CD0C0C1324F00320CF5FEEA4CBA43FF7C100881D55E2CC10CB69FAF69B2F1B77BF19CC8A547CA8105539FF409D771767EF00400351D8A830F549C1C1DC779377FBE3C08B51FAAE64E47EFFD3CC76C27C8A434C08519E084E35B7F4D3DD368306EBF21C0311FA0A303DB6C4DF5936E01A001F5C0FE05AFA81BDBCD7E74AFD0010DC9B2A22A0782090A8DB9727C4541793FC24CA2380F000B80059B03FD2DE3D9051E24A2E80B00EA10250BC02D3A1AF1451F1FB5A28180AA11E4C581AFDB23C1870F362DAA8400A22042045FA413C04446CF18B3688C007E80C001F9263E00400FDF36802F8C600044D4882BF19881C907C986002B8540028016102,
		ram_block1a_3.mem_init3 = 2048'hF1F8B9DE14FD6BE301DD0C2EEFDA813EE0FB80FE3E7A1FC9F9DCC42AFEDC2D0EF6F01BF23C7B3103ED58C0CFF659CD73E6F7E6727D9A451BF4DCF07FACDAF99F64FCC67FE2690D0580DC8478A9D8649F6FFDFFC3FEF30243805D20FEA98D359BA9FFFCD31FF8565188CD309EC3FDB5EF2DFF27F456F7BC6F9D8C881EA97C81EF35FFF7F40DEEA0651D2F040079FF79F7A6FFA55F07CC032D61A1001E44F379DDB6F3A4F387C9A33D20A00019BFF0774FA5A3BBD313C810010B21008B9FFC724C31FFBDF013C4F0056861608F1FFFF34773FFB2C01047B008186120A835FF47E322BF700003FBEA008C2110C015F007E32EFF702383E6060005B408001009CFE3,
		ram_block1a_3.mixed_port_feed_through_mode = "old",
		ram_block1a_3.operation_mode = "dual_port",
		ram_block1a_3.port_a_address_width = 13,
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 8191,
		ram_block1a_3.port_a_logical_ram_depth = 65536,
		ram_block1a_3.port_a_logical_ram_width = 8,
		ram_block1a_3.port_b_address_clear = "none",
		ram_block1a_3.port_b_address_clock = "clock0",
		ram_block1a_3.port_b_address_width = 13,
		ram_block1a_3.port_b_data_out_clear = "none",
		ram_block1a_3.port_b_data_width = 1,
		ram_block1a_3.port_b_first_address = 0,
		ram_block1a_3.port_b_first_bit_number = 3,
		ram_block1a_3.port_b_last_address = 8191,
		ram_block1a_3.port_b_logical_ram_depth = 65536,
		ram_block1a_3.port_b_logical_ram_width = 8,
		ram_block1a_3.port_b_read_enable_clock = "clock0",
		ram_block1a_3.power_up_uninitialized = "false",
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_4portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "none",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.init_file = "BRAM.mif",
		ram_block1a_4.init_file_layout = "port_b",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mem_init0 = 2048'h7F85BFFF5FFFFF7F8F84233FFFFAFD087E9FFF7F6FFFFBF7BF8C273FCBB87D087FFFDFFFFFEFFB77BF7C1C0F8FB87D1B33FFFFFFD87FFBFEB374340FCBFFD5E873FFFFFFDFFFFBFE33740CFBE28E54887FFF7FFFFE7FE3FEBE6610F2029E50E91FE7FFF7FEFFFBFC006610F302AFDFEF1FFFFFF7FFFFFBF1006610FFFFF7DFE17F77BFF7FFFFFBF8B76613EBEEA15F607B77FFF0FFFFFBFF8F6211EBAFF95FFF7BFFF777FFFFFE7F8F6211EFFFFFFEFF6FFFB7F8FBFFFE3E8FE6106A2FF54ABF6FFFFFD83BFFFFFFBFC6106A2FF542BF6FFFDFD87FFFD7F7BFC6107E3FF77FFF6FBFDFFBFEFBE377BFCE966E3C77EB836FBFDC7B7CFBFBD380FA0606E875CAE3,
		ram_block1a_4.mem_init1 = 2048'h4BFFFFFF7FFFFFFFFFF877F719F51E9F1BFF9FFFFFFFFF7FD7F8377E18374FFC5EFFDFFF3D7FFF7EDFF81FFE9D377AD45EFFFFFF7FFD7F7EFFF80FFFFD857AD47FFF7FFFFFFDFFFAFFE80FF9E3C37AFF7BFF7FFFFFFFFFDAFFE80C19E1C7EE153BFF7DDFFFEDBDFBFF884C19F3C0E9506FFFF7FFFF6D3FFF5F984D7DFFC0EB523F6FFFFFFFFF7FDFDF984FF57FC2FB72FF7FFFBFFFEF6FF7F7884FF5FFFF38407F7FFFFFFF4BFFFEF7880FFFC78C1840677FFFF7FF4FFFE0F78C0FC5870C1A727FFF6FF7FFCF7BF9F81C2FC7C7FFFF407FFF7FFFF8FFFFFFFC1C2FC7FFC3FF005FFFFFDB7DFFFF7FFC14033FF502FF4A5FFDBBFFFFFF7F7FFF84033FF14FFF7F,
		ram_block1a_4.mem_init2 = 2048'h6FFFF7DF7F22FFFFF005E7FFFFFABFDE2DFBE7FF783EFCFBFD64E7FFEFFAF7CA7EFBEFFBF870E5BFEF657FBBEFFAA7CF7EFFFFF7F860FFAFE7211FBBFF3AD7FE7FFFFFFFE077EC2FEF211FBFAB2BFD0073FFFFFEE3764CAFFF211FFB8BFBD40B73FF7FBFFB37FFFFFF217FFBFEA3D53B7FFF7FFDE7FFEFBFFFD0FFFAFEA3DFE87FEFFFDFEF6F6BEEDBD0F9E0EFBFD4A8BFE7D6DF6C6FFFCEDBD059E0FF85D6AFBFF3DFFD6FEFFD4EFFD019EEE6875FFD86F3F8EFEFEFFFFFDFF099EEE69FFFB99EFFFBFFEBEFFFFE5FF0E1EE67FDD3257EDF7FFFFFFFFD7FFFB0E1E7EFF5F3FF76FFF7FFFF6FFFFFFB90E7E1E3B5FF9D7FFDFFFFEFEFFEFFFB9077E1EFFF5E9D,
		ram_block1a_4.mem_init3 = 2048'h7FFCFFDFEF04F414FF1D3FF77E5D7EA16FFFFFFFAD97A03FFF1DF7F71F5FEE91FFFFFFF3AFFE8FFFEF19F3F017D50EFC7FFFE673FC17FCA7FF9DFF405D573FFCFDFCC67FE3FEB4BFFF9ECB47D557EAFCFFFDFFFFFF04BFFDFF9E6FF1D5723BFC3FFFFFFFEE0FE9EFFB0E7F51FF02BBF03FFF3FFFAF09C3FFEF4EFF51D503FFF037FFFFDFFE10DFE56F4E7FFF450F87F037FFEDDFE433FCED7FC07FE17F0387FE37F3EDFF64346CFF3DC07FE7FC008F7C37A3FBFFFC35FFF31F407BF75C0F8A7FB3FFFDFFFC3BFFF7EC007FB3DC000B77F3FFFFFFFFB9BFFFEC003FB4F600BFD3E3BF7FFFEF85FDFFEC001FFCD60FE7D3EFFF7BFF6F99F5FFE0050EFCD3FA2FD3,
		ram_block1a_4.mixed_port_feed_through_mode = "old",
		ram_block1a_4.operation_mode = "dual_port",
		ram_block1a_4.port_a_address_width = 13,
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 8191,
		ram_block1a_4.port_a_logical_ram_depth = 65536,
		ram_block1a_4.port_a_logical_ram_width = 8,
		ram_block1a_4.port_b_address_clear = "none",
		ram_block1a_4.port_b_address_clock = "clock0",
		ram_block1a_4.port_b_address_width = 13,
		ram_block1a_4.port_b_data_out_clear = "none",
		ram_block1a_4.port_b_data_width = 1,
		ram_block1a_4.port_b_first_address = 0,
		ram_block1a_4.port_b_first_bit_number = 4,
		ram_block1a_4.port_b_last_address = 8191,
		ram_block1a_4.port_b_logical_ram_depth = 65536,
		ram_block1a_4.port_b_logical_ram_width = 8,
		ram_block1a_4.port_b_read_enable_clock = "clock0",
		ram_block1a_4.power_up_uninitialized = "false",
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_5portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "none",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.init_file = "BRAM.mif",
		ram_block1a_5.init_file_layout = "port_b",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mem_init0 = 2048'h007A4000A000008030703CC0000500070160008080000408407838C03007A0050080200000000488408803F0300780044C000000278004014C8823F0300002060C04000020000401CC8813041C7003060000800000001C0151981F0CFC6003066018000800000403FF981F0CFC400000680000080000040EFF981F0000000000008840080000040748981C10100080800488000B0000040070981E1010008000141008880000018070981E100000000010004807040001C0701C1F81C0020000100000A7C4000000403C1F81C00200001000202780000808403C1F81C00000001040200401041C08403499998380047C104023048304040C7F0409F90782041C,
		ram_block1a_5.mem_init1 = 2048'h2400000080000000000008086600C060640060800000000000004801E600800021002000820000000000600162008408210000008000800000007000020084080000800000000004000070061C0084000400800000001004000073E61E0000700400802000824205006073E60C030420000008000002C0002070728200030420009000000000800020707402000104000080004000109008087070020000C7800080000000900001087030003873E780188010080090001F0870303838F3E580000080080010040607E0303838000030000080000704000003E0303800000030200000248000008003E03CC00A010030200244800000808000703CC00E000000,
		ram_block1a_5.mem_init2 = 2048'h10000821000000000F85180000040001520418000000030402C5180000040005010410040000020010C5804400000000010000080010001018C1E04400002000000000000000101010C1E040101000000C0000010001B01000C1E004300088000C0080400020000000C18004004000000000800000000000000080050040000000108020000004110400861F0040204040182920000000310400A61F00782040400C2002000000B10000E61118782002790C0692000000002020E61118600006610004000400000120209E1198020C1A012080004000020000609E1810020C0009000800000000000460981E1802006000020000000000000460081E10008060,
		ram_block1a_5.mem_init3 = 2048'h0003002000020008001EC000002000401000000040104000001E0800002010608000000C40084100101A0C40082230000000198C02600240009E008002200000020339801E004240009F3080022001000002000004084000009F90000200C0004000001000000000048F8020000040004800C00000000008008F0020020000004800002000010052808F800082000000480012201800001280018000800C0000480C120018022000C0018001000F0080485C04000002000CE081800020000580480002000000000813818040200004880C000000000040001381C043080000041C408000100000001381E0032800180C10008000120008001F85F0032C04100C,
		ram_block1a_5.mixed_port_feed_through_mode = "old",
		ram_block1a_5.operation_mode = "dual_port",
		ram_block1a_5.port_a_address_width = 13,
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 8191,
		ram_block1a_5.port_a_logical_ram_depth = 65536,
		ram_block1a_5.port_a_logical_ram_width = 8,
		ram_block1a_5.port_b_address_clear = "none",
		ram_block1a_5.port_b_address_clock = "clock0",
		ram_block1a_5.port_b_address_width = 13,
		ram_block1a_5.port_b_data_out_clear = "none",
		ram_block1a_5.port_b_data_width = 1,
		ram_block1a_5.port_b_first_address = 0,
		ram_block1a_5.port_b_first_bit_number = 5,
		ram_block1a_5.port_b_last_address = 8191,
		ram_block1a_5.port_b_logical_ram_depth = 65536,
		ram_block1a_5.port_b_logical_ram_width = 8,
		ram_block1a_5.port_b_read_enable_clock = "clock0",
		ram_block1a_5.power_up_uninitialized = "false",
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_6portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "none",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.init_file = "BRAM.mif",
		ram_block1a_6.init_file_layout = "port_b",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mem_init0 = 2048'hFFFFFFFFFFFFFFFFBFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFDFFFFFFFFFFEFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF837FFFBFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFEFFFFFFFFF81FFFFFEFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFBFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFC9FFFBFFFFFFFFFFFFF7FFFFFFFDFFFFC0FFFFFFFFFFF,
		ram_block1a_6.mem_init1 = 2048'hEFFFFFFFFFFFFFFFFFE07FFF7FFFFFFFFFFFFFFFFFFFFF7FF7E07F7FFFFFFFFFFFFFFFFFBFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFBFFFFFFFFFFFFFFFFFE07FFFFFFFFDFFEFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFBFFFFFFFFFFFFFFFFFF07FFFFFFFFF7FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFBFFFFFFFFFFFEFFFFFDFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFDFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFF,
		ram_block1a_6.mem_init2 = 2048'hFFFFFFFFFFEFFFFFFF85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFF7FFFFFFFFFDFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE07FFFFFFFFFFF,
		ram_block1a_6.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF7FFF7FFFFFFFFFFFFFFFFFFFF7FF8FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFEFFFFD81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FBFFFFFFFFFFFBFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFF7FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFBFFFFFFFFFFFF85FEFFFFFFFFFF,
		ram_block1a_6.mixed_port_feed_through_mode = "old",
		ram_block1a_6.operation_mode = "dual_port",
		ram_block1a_6.port_a_address_width = 13,
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 8191,
		ram_block1a_6.port_a_logical_ram_depth = 65536,
		ram_block1a_6.port_a_logical_ram_width = 8,
		ram_block1a_6.port_b_address_clear = "none",
		ram_block1a_6.port_b_address_clock = "clock0",
		ram_block1a_6.port_b_address_width = 13,
		ram_block1a_6.port_b_data_out_clear = "none",
		ram_block1a_6.port_b_data_width = 1,
		ram_block1a_6.port_b_first_address = 0,
		ram_block1a_6.port_b_first_bit_number = 6,
		ram_block1a_6.port_b_last_address = 8191,
		ram_block1a_6.port_b_logical_ram_depth = 65536,
		ram_block1a_6.port_b_logical_ram_width = 8,
		ram_block1a_6.port_b_read_enable_clock = "clock0",
		ram_block1a_6.power_up_uninitialized = "false",
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_7portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "none",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.init_file = "BRAM.mif",
		ram_block1a_7.init_file_layout = "port_b",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mem_init0 = 2048'h0000000000000000000FC0000000000000000000000000000007C0000000200000800000000000000007E0000000000000000000000000000007C0000000000000040000000000000007E0000000000000000000000000001007E0000000000000000000000000000007E0000000000008000000000000000007E0000000000000000000000000000007E0000000000000000000000000000007E0000000000010100000000000000007E0000000000000000000000000000003E0000000000000000080000000000003E0000000000000000000000000000003E0000000000000000000000000000003E0080000000000000000000000000003F00000000000,
		ram_block1a_7.mem_init1 = 2048'h0000000000000000001F8000000000000000008000000000001F8000000000000000000000000000001F8000000000000000000000000000001F8000000000000000000000000000001F8000000000000000000000001000000F8000000000100000000000800001001F8000000000000000000000000000000F8000000000000000000000000000000F8400000000000000000000000000000F8000000000000000000000000000000FC000000000000000100000000000000FC000000000000000000000000000000FC000000000000000000000040000000FC000000000000000000000000000000FC000000000000000008000000000000FC00000000000,
		ram_block1a_7.mem_init2 = 2048'h0000000100000000007A0000000000000000000000000000003A0000000000000000000000000000003A0000000000000000000000000000003E0000000000000000000000000000003E0000000000000000000000000000003E0000000080000000000000200000003E0000000000000000000000000000003F0000000000000000800000000000003F0000000000000000000000000000003F0000000000000000000000000000003F0000000000000000008200000000001F0000000000000000000000000000001F0000000000000000000040000000001F0000000000000000000000000000001F0000000000000000000000000000001F800000000000,
		ram_block1a_7.mem_init3 = 2048'h000000000000000000E0000000000000000000000010000000E0000000000000800000000008010000E40040000000000000000000000000006000000000000000000000020000000060000000000000000000000400000000600000000000000000001000000000007000000000000008000000000000080070000000000000000000000000004000700000000000000000000000000000007E0000000000000000000000002000007E0001000000000000000000000000007E0000000000000000000000000000007E0000000000000000000000000000007E0000000000000000000000000000007E0000000000000000000002000000007A000000000000,
		ram_block1a_7.mixed_port_feed_through_mode = "old",
		ram_block1a_7.operation_mode = "dual_port",
		ram_block1a_7.port_a_address_width = 13,
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 8191,
		ram_block1a_7.port_a_logical_ram_depth = 65536,
		ram_block1a_7.port_a_logical_ram_width = 8,
		ram_block1a_7.port_b_address_clear = "none",
		ram_block1a_7.port_b_address_clock = "clock0",
		ram_block1a_7.port_b_address_width = 13,
		ram_block1a_7.port_b_data_out_clear = "none",
		ram_block1a_7.port_b_data_width = 1,
		ram_block1a_7.port_b_first_address = 0,
		ram_block1a_7.port_b_first_bit_number = 7,
		ram_block1a_7.port_b_last_address = 8191,
		ram_block1a_7.port_b_logical_ram_depth = 65536,
		ram_block1a_7.port_b_logical_ram_width = 8,
		ram_block1a_7.port_b_read_enable_clock = "clock0",
		ram_block1a_7.power_up_uninitialized = "false",
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_8portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "none",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.init_file = "BRAM.mif",
		ram_block1a_8.init_file_layout = "port_b",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mem_init0 = 2048'hE90724FF74A819AFA4B1B31FD6A13187D6A91CDFA0BFCA01E932FA5172F7204D4ED5494FF2725E06CEC75621CC04453D65FC543E68104DAFED5A85E75CD150EDF7B4551C43B8AEE277DE0D390361E185066C9F50A5FF5AE240103DAA0B006BCD1F2B1965E5B3F48D46C412B6C573E4588451AE61462A58E174C27AFCF62631FDB48BD1BCF06E9AD7AB034F3EBFBB49168AAF70A3290FCD7E0F2DD91ED1E40D180105907E285CC528908BF402559F62A43000EEEF321AE3253E6343E1B8247E390D14256AF916F68A3919F8E380281B9A32CB8C47D12A7E59143D8A85E0FB897EA81F8B6F3485BF8640C46C36837CBF3945A1916B0F9199A4B606A37A05C0DA4B,
		ram_block1a_8.mem_init1 = 2048'h5B7E6B45AAB96885930FE220F0A3B7794CF742DEBF34428D8B0DD894F5D337EA1C8B8A91A264D06EBB451D724C49DED3A5676E9886883D2721944C2AC6CD7476125A47181AB555C61311F3D4019D31148FB29FA5B37F8C6767A2529FEBF170145A11DADD1EDC9649FA3E946DC5A8B54E65635CF7EB0691D1515972F2116B12668C1836549D0ED59C6573D639B6334C4E6C91DD7C72C8651B9AA9773F14994EB6F8B8D3D0FDC67435CE648834836E12A2CA1E4DABAEFF67EC8870E33D5CF589B87872EADB1E72DE0D7F221BD02E9C44084EBC3659BA4C7909D24F18A1E4A99644591C3787DF612D7B867E2FB1AB538DE3F482C207C49148E473AB9641E3151DDF,
		ram_block1a_8.mem_init2 = 2048'hF28BE5CBA72FAC362AD42A4F2BF481CE60CDE43F62AE4211843B4CD05D1AED3EDCF09974F3194729E91CB4EDDD787C5FD72FF5B32DB5CEA53B1FC8F8101FE4B6DD88E52A97D492C063B984CD4BE0C14B12773B98BA34731E5272186380DE42F1EC83C64560D842F0C173AA61C0904D72139CEA52EF08262554E9A5C323EFF07E3D9C38178B17517C07882B67B62021EB0B2F27FBA860065E4E7CECB754242DBEFC62F56D4DC256F2A72FE8BA66E1C56EFA6850F26FA723865E58470E81286202E6268A2EF46A8604ECF6F11A2BA4374AA5DACF58D6D831BE2BD659C6BD30A0709D871FB56E45E24F1FE8D938EA40897A3257C7B4F9683777A1E6F5E80C9F1803,
		ram_block1a_8.mem_init3 = 2048'h1D3953A8FF5464240737C95172DC86CC83B2D9A427C93F9988419E52E508537B961E7609B6FE783E334C3926F8E5849D086C1EC4ECC67075570D5AC0F44ADEF596C770E375FB327B2F26CCE909333082D22C37DC4005E5AA247F965794FDD90B4FAF519BE4BFEF3DF0DD2C5C11DD262EFACBD86C4801771BD4C06B139E975FEAFD4B8DE53DBE02EAE39C45B7D5D3553B1E7B5E652C43F80C711857B631CB705C5435D7FE6F6712B389998862EF932382BBE77B896E6C4B3EDDC9041672C78AFCAEF1268F7D251DFEE3AC3C5C7C2830384EC1C21592BD461391DCE5FCF42115C14B4734BB43797B27F5991719822F980F606A9ACADCD50B76FB6F922C5A381044,
		ram_block1a_8.mixed_port_feed_through_mode = "old",
		ram_block1a_8.operation_mode = "dual_port",
		ram_block1a_8.port_a_address_width = 13,
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 8192,
		ram_block1a_8.port_a_first_bit_number = 0,
		ram_block1a_8.port_a_last_address = 16383,
		ram_block1a_8.port_a_logical_ram_depth = 65536,
		ram_block1a_8.port_a_logical_ram_width = 8,
		ram_block1a_8.port_b_address_clear = "none",
		ram_block1a_8.port_b_address_clock = "clock0",
		ram_block1a_8.port_b_address_width = 13,
		ram_block1a_8.port_b_data_out_clear = "none",
		ram_block1a_8.port_b_data_width = 1,
		ram_block1a_8.port_b_first_address = 8192,
		ram_block1a_8.port_b_first_bit_number = 0,
		ram_block1a_8.port_b_last_address = 16383,
		ram_block1a_8.port_b_logical_ram_depth = 65536,
		ram_block1a_8.port_b_logical_ram_width = 8,
		ram_block1a_8.port_b_read_enable_clock = "clock0",
		ram_block1a_8.power_up_uninitialized = "false",
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_9portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "none",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.init_file = "BRAM.mif",
		ram_block1a_9.init_file_layout = "port_b",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mem_init0 = 2048'h45683967BB2C1C5184E7A0DE795AB1235DB26F92883D72E032A4F03A7F1ED77D46C6E914E5E0ED3E929DA638D71B54D27D8961916D6EACEC6139B449226BE3F162C2C41D6AC576238233C3E3B7FA67184CEC6D83BDF9CC2608AC0F0D179BE569B0AE0D5165D552053B22F31654D3294178100AFC22CF3B8C34E6DBD24760688BCD51ACAD0E3FF362B2A320228682EB1FFD580C0988979F6ED5AC0CD03EF9F66FCFA006191790A53A8E8ABF2E7285470DC38D2C70B708A1D2ECCD2413751590773BCB59733566E21AFBECAB7D7685FC95FAF4869F4FAEA8D5BA0E65522CDCAE7B550290B1E5560AF8B73F2AB4AE83C3372D24C12BF1B24AF701B9A19EE918ECC0,
		ram_block1a_9.mem_init1 = 2048'hB4EE084990CF71BF4F4FB4260454B0539AC6333464B42DFC46EAD965533C9E2D4C0EF71C9793835CB4C775CAFA7D306F342DA014F997F6BED41542315FF98EAAF66B5F97967253FF48EB9532B0DE94D0BF21F2464BAF8847F1C3DBEA127854617FBF5BC5016B3C181DD366547C0A61066301B1231F950D9B73929C7DECD15389CC2AE20F13FCEB5C4C887B0FCD3550B391E0FEE2C604D49830C765F0666D4F7B0814FE4C8C0047AD6258F4EDE3BE6FBEFAE5957CF207BD542AAAA847A75E4ECAAC2FB500B45ABAA12EE9DEB2FA0EBA49E613701AFB393F9DD243C135CE8E63BDDB615C1DE948142BC7DBAE37F45B6C17A670AC90CA6D51F7F54E24254283C4CD,
		ram_block1a_9.mem_init2 = 2048'h17927213D949C42EFD6BF5CF949AB17D3147CB84984068AA9EDB0F8FDF5FC3C17C06A917FF6B101E000014258DF87D9F35FF986F05A6B7BFEB870588414DBD8959FC1E9CCC130EE4CC2665F88B527A7DC074DBB2AFDFE421B840D14D9333950AC30A366AFFEBFB179A86CD831BBCDDFBA41BD1C32E3D84F28909C4FBC5E4106423B18C1FD517D31DF357246F85281BC31B15F7F12DCD3582AAD18FE24B379A68021B8EEEA934319BD477B43DCB31F3A14C05548CF1EE2A3E642E3498C6096E73AE825AC21A20D152AF827C3DABB88A603CDDB53265FD95B2C643CFCED097640606D1026C1C2A09B651BC00D6CEA39DD4145035D29633BBDD2DF214C985182300,
		ram_block1a_9.mem_init3 = 2048'h462E4E5B54EEAE2827629DACA69A246C407ECE4C2A67B3A55F2761CA892DD1CB81DE66DE73E997D605AEB0E8347447CE5E2DBF34DA856868716F9074E2F627F64C077E914ACE13A37C4FD4EEA223B58B57CFEF12D72A4254706062E2A6E7578C09026A5F01A1668584E3F02A0EC18BA8D2DAA250AF85810C384A5DC70E11A248BD48D014761C009FF06A6AE6A44440A89C1F619C13580A26CD1CB4361232188B901AD49A884096BACB8622AA1265E8C190CFBE1FE64FCE9313979CD991BD5B280180F328DF7D7C38FCBC3664940BC1FF1F7E65DF5053B0D43C06E28CC44A37F5F7FFF85B0C8E31FF462032C1FA79330D6075F33E8C9B5FF97880A108C2C00A44,
		ram_block1a_9.mixed_port_feed_through_mode = "old",
		ram_block1a_9.operation_mode = "dual_port",
		ram_block1a_9.port_a_address_width = 13,
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 8192,
		ram_block1a_9.port_a_first_bit_number = 1,
		ram_block1a_9.port_a_last_address = 16383,
		ram_block1a_9.port_a_logical_ram_depth = 65536,
		ram_block1a_9.port_a_logical_ram_width = 8,
		ram_block1a_9.port_b_address_clear = "none",
		ram_block1a_9.port_b_address_clock = "clock0",
		ram_block1a_9.port_b_address_width = 13,
		ram_block1a_9.port_b_data_out_clear = "none",
		ram_block1a_9.port_b_data_width = 1,
		ram_block1a_9.port_b_first_address = 8192,
		ram_block1a_9.port_b_first_bit_number = 1,
		ram_block1a_9.port_b_last_address = 16383,
		ram_block1a_9.port_b_logical_ram_depth = 65536,
		ram_block1a_9.port_b_logical_ram_width = 8,
		ram_block1a_9.port_b_read_enable_clock = "clock0",
		ram_block1a_9.power_up_uninitialized = "false",
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_10portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "none",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.init_file = "BRAM.mif",
		ram_block1a_10.init_file_layout = "port_b",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mem_init0 = 2048'h3EE186D1874C41D0181FE8870C7A00093DA32AA7895B82D00EDB78121940AA730EEDB77CEF1ABD0FECFE2B1F2FE009794981717F891352188D4EAAD0644C0DED3B8947F5EB0C3FDFAC41EA50F38BF0165BB21DCCD33C840EE83F042C07EE33748F906ECE7624A13E9A37169855A859397F08089FF392E1779B353F29E65EC4B7F9098CAF92A65CBED9F610C7F3794762FB058C0FAADE50043AFF32CE92944C74CB1900205B23654C49DF24BEB67260F50B094E400FF14AEFDC1981AB8889EB75033039680B1509810B5E0D2B05A3E84DD300E2084D15B1D74C9FAF230F033721CD817028C3A7CFEEF61A04DD986AFC625E1CE7311BD995E9F59F4B6A56EA7D0A,
		ram_block1a_10.mem_init1 = 2048'h7DF374B2870CFAACA417021921F8C1C898BBF8FB07C7EA03874924CB21F1700CE34D930F68F36630B4026CFEF3727CCCCC300B1EE98FE54193D0C13C0A008813CD94A8000450DAE1A7C38B0D452B9A0DAB6FEE781520BC7FEF322E05F3977DFE2240C7F97E8455D8041175B7C38E5B2D9CFD8E257EF46338F26A333FC4D3325B8E1B1CCC21F83FA3E0C78380BF34E04B80618D50B80054E7BA7E198107131F181786020E0B00649C6DCF5ECF03BB406994A2FC0AEE0EE2346B9829B3A01A51D30976D8FC2C874780513CBFE715C214094D92BF06C9D5682054BD4975B980A7B64770FC80C5FD9B85C7236E236521130E96B392D5DE46C1FC7926AF03129A0726,
		ram_block1a_10.mem_init2 = 2048'h346C03AEFFF23BB57018200180D70181BBB0A3ECFEF1B3F14144B86020150081BCF96561FF748B5FDFBF6B9A721A02E1F5F89C7505B9DBBFDC3F3EBFBFF66ABA19F71816001D32E3FFBED5BFCBFBEF7D047FAC22441DE0183471711F83F7C501C40BA5B2C00984209811E2130B90C501079BAFDA11CB8E2102273B11121808B6F389BC5E32E3C3C3042F4F6543D31992D369FAB9FDEC95FCB13F7C2A6FCF1B93F96C511AFEA517E2EB8167C2ED0913EBFBF63E2DF3B1120B7F57DF998749825BA0F9EC16124529456FEBDC197B07EE280ED166FF88E7690DA19DB82053CF7FF37B2317FDA913FE012937F71F74D61E30CDAE818065FFB7E4AAEDFEC94E3483C4,
		ram_block1a_10.mem_init3 = 2048'h85EF8FFB1FBB564DC77DBE1D6B078FD3C1F8CFEF27BE3F381F7CF9FAED77BA344DDE77FE2B977FB90FFDCFC5F9A7A7313FADBF7A2F5F85406FFC2E9FF5D9890931C6FEFA7E7F0A054FFFFA90555D1B756FDBFFDCDFFB18067BFFC087519EFB71A60EFBDCE57F4001F89F3A37D99EAC5782CDBBFC3DFE070FF3A9BAFF586F0D573D4F1FDDF7E0066F8386ABE1D59FEFF71DD8FBFF4FA006B672E73FA94FFDABD10055E2FE4FC06642769929BC9FFFBBC7DB86F31F69F3FE021EE50D879FFF9A7E1880050F60F14C08FDBEFDAC840B937FF0C0F05F6E17C0280C02E0CD044A574528002D7B7C1C4000244022D80408338DC79803FEFC6160042B008041221D8084,
		ram_block1a_10.mixed_port_feed_through_mode = "old",
		ram_block1a_10.operation_mode = "dual_port",
		ram_block1a_10.port_a_address_width = 13,
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 8192,
		ram_block1a_10.port_a_first_bit_number = 2,
		ram_block1a_10.port_a_last_address = 16383,
		ram_block1a_10.port_a_logical_ram_depth = 65536,
		ram_block1a_10.port_a_logical_ram_width = 8,
		ram_block1a_10.port_b_address_clear = "none",
		ram_block1a_10.port_b_address_clock = "clock0",
		ram_block1a_10.port_b_address_width = 13,
		ram_block1a_10.port_b_data_out_clear = "none",
		ram_block1a_10.port_b_data_width = 1,
		ram_block1a_10.port_b_first_address = 8192,
		ram_block1a_10.port_b_first_bit_number = 2,
		ram_block1a_10.port_b_last_address = 16383,
		ram_block1a_10.port_b_logical_ram_depth = 65536,
		ram_block1a_10.port_b_logical_ram_width = 8,
		ram_block1a_10.port_b_read_enable_clock = "clock0",
		ram_block1a_10.power_up_uninitialized = "false",
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_11portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "none",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.init_file = "BRAM.mif",
		ram_block1a_11.init_file_layout = "port_b",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mem_init0 = 2048'h2FFD27888E4C9DE9AC73F817F18B8BFE2DBFF6C88847F2FBEC73E7E3F88EF9B11EFFBF9CEE4AE3F5EA702FF1ECC7DB3B747B3F1C0C4CDEF92BF3AF5C697FFBEF567BC919EE39F92729FDE6DD1EBDC71F367B93E88179ECF761BA14954EDFC79DFE5B726B9779EDE7F3B706FF9C7FEF59FED876FC125DE87FF0B703FFA1BEECDE7EF9F36C72B9D8FEF9B213E115FFEF467CFDF3CC2BD9F86E79B8121EF6FCE07C4CFDF7FF923FE36A489C393EF7FE13FCFCCDF7BFABFFDBEA4D1A043DF9E0FB714CFFA0BBBF09DB87C8180CBB77A2F85E8DFF3FDBE33987D3C85832330FF2CF7AA3FFFFFB01B95FE1F15F01AA8FFEFF7AA1F8A8FA1B9D1FEBF1DD020EC7BEFD2A,
		ram_block1a_11.mem_init1 = 2048'h84E300EEFF0BE8BC1B10E3FF0D002057E12304FE7F001880000761CF0100B1838990240E780410800B0EE1CE0CBDA0238BC1B41FE6749287AFDC4500FCFFD7EEBE61B0020F8FB4E7A7C3850CF9FC7FEFEAFE31800E3FE467E746060C33E7FDBE63C11F808F1F4C2804A48E08404EFF6F01C1C05B0F0C5C0021FA4AF00CD09245F00640727000801813B07A8F800CC0C5FFBC01FCC9FFAB405B881880F8042166FFD9CC8EF87F8707478AB9D0FC443E727FD9CA0ACE7FDBA989C1E9DC3FE5BE5CE659F8020C6DFBBDAB795FDBEF11F0FEA2ADF89CCF6F09BCC474091673F3EF4ABEAFE61EC561999ED77A36531372F7FBA76F2218C747C5CBAD623F67F5DBFFFB,
		ram_block1a_11.mem_init2 = 2048'hBFE7FC71008DCE420007E01E610AC160B1F77C73018FCC46603FC81FE0080060BEFFFFFE008FFCE0607F807FE0070060B5FF9FFEFE4FBC41607983FFE003102799F71F9FFBEF7F1FE058B97FD40720FD80778FBBFFEFEDF82F17BDFF9C0F0A81800387BBFFFB8DE09BF62FF314700A81C013839B3FFB8CE183E6FFF31FF0CFBC8401401F33F3C1C187E77F6701F0CFF8A49100B921EE8580BFFE7C2261FCCE7887102208202607827F3E6400E1FAC6688788231A2820920EFFBE446A87F9D7B8DF0C3731C99C90C40F2243EA0B8FD3EB3FAEFF01DB1C8080E00807F3209F5FE333EE1F03DBFC01EC63280FE333913FE004EF817E93F86FEFB2100F35C36C2250,
		ram_block1a_11.mem_init3 = 2048'h7BDFF004F001F976077C861C66018CC07FCF2010FC01C2C61F7C019AED6198007DE19901FC70E0D00FFC0181F9E787017FD24186F1F0FE804FFC0081F1DF83017FF9C1378184FC014FFFC080111F33013FFDC0334004E00073FFC086119E73016FED84231E008001F09F383E199E2F077D37C423DE00010FF008387F187F0F4743B7E622C800000F80002861945FCFE763E7F602F000004600003C21067F8BC17C6DFF01A000080202602820067F8BC17FFFEBE01000000212040C00007FAA78BFBF1FF080028208F03D0C0B038BA0787FFFF6A081E00E00038110AA03AA1442EFFFE79483E18E001B87C2A601E8F06AE7FFFC01038C8E021007401E03E0C063,
		ram_block1a_11.mixed_port_feed_through_mode = "old",
		ram_block1a_11.operation_mode = "dual_port",
		ram_block1a_11.port_a_address_width = 13,
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 8192,
		ram_block1a_11.port_a_first_bit_number = 3,
		ram_block1a_11.port_a_last_address = 16383,
		ram_block1a_11.port_a_logical_ram_depth = 65536,
		ram_block1a_11.port_a_logical_ram_width = 8,
		ram_block1a_11.port_b_address_clear = "none",
		ram_block1a_11.port_b_address_clock = "clock0",
		ram_block1a_11.port_b_address_width = 13,
		ram_block1a_11.port_b_data_out_clear = "none",
		ram_block1a_11.port_b_data_width = 1,
		ram_block1a_11.port_b_first_address = 8192,
		ram_block1a_11.port_b_first_bit_number = 3,
		ram_block1a_11.port_b_last_address = 16383,
		ram_block1a_11.port_b_logical_ram_depth = 65536,
		ram_block1a_11.port_b_logical_ram_width = 8,
		ram_block1a_11.port_b_read_enable_clock = "clock0",
		ram_block1a_11.power_up_uninitialized = "false",
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_12portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "none",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.init_file = "BRAM.mif",
		ram_block1a_12.init_file_layout = "port_b",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mem_init0 = 2048'hBFFDBFED7FB3F81E1D7C9FEFFE2BFC01BDBFFEEF79BF11021D7C1F8BFA2F7C0E9EFFFFFF1FBA1F061F7FD78FEE3E5CFAFDFB7FFFF5BF2607DE7B57BA6EE67CEEFFFBCFFD97FE07D1DE791F3BF826141FFFFB9FECFFFE32D19E3BF57A286014FD7FDB7E6FF8FE33D80C34F7603B801FB97FD87EFFFDE637800E34FE601F811C3F7FF9FFEFFC8627010731DC7F8F861FBF7FFDFFCFA5E60799873BDDFE8F651F854FFDF7FF9DC61E9DB71BFF5E8E67FC057FCDFFFFBE063A1DB29FC75F807FF48FFFFFB9FBACFE3A7FB69FCFDD0645F7B97FFFBFDBFEBE7E2FB49FFFD57015F09D6FFFFFFBFC3EDE1F0D9F3D5F101D009D6FFCEFFBE664961C0D1D3BF7587D02F5,
		ram_block1a_12.mem_init1 = 2048'h84E300EEFF0FF8BC1F1FE3FF0DF0E1DF802300FE7F041880070F61CF01F0F18F8000000E78041080270E61CE00FCE00F8000001EE004908727DC410000CCC60E80000000000090E727C3810001CC060C9600000200208067E70A020003C7043D1C3E20020000200804480000700E00AC7E3E3F80800320E00005840033100D817FFDBF818E0760E0207F84707FC35F3D7FDFFE833600E098248FE67FFFFF9E3C7FFFFFF33780F8DC9BFF663FFFFF9F3C7FFFFFF730801CDBDEFD763FCFFE1F206F7FFFFFF29E1C7BDE7DE03C0FCA1F086FBFFFFF379EF27BF37776E80F0A10017FFFFFFF3D9E8278F07159ECFB8B800137FFBBFD3FB8DE18DE69D8FFFB1B8001,
		ram_block1a_12.mem_init2 = 2048'h481800000000000000002000000201004E080000000000000000080000000000430001000000000000000000000000004A0070000000000100000080000000406608E0600400800000010200200010037F88704400001207C00802006000307EFFFC7844000C721F6408100CE01F307E7FEC7C64C004721E7C18000CE00F30437FFEFFE0CC0C3E3E78188098FE0F30077FFEFF46FE137A7F400183DD9E0331877F7FFFF7DFDBF87D80C19BFF1E0739977FFFFFF7DFDFFDF180C1BBF7780639E77FFFFFFFFFFFFFBBF0DDBFF7F4703FE7BFFFFFFFFFFFFFFF7FFFFFFFFF50BFFFB3EF1FFFFFFFFFFFFFDFFFFFFF5FFFFC84EF81FEF7FFFFFFBEFFFFFDCFFCE3DC,
		ram_block1a_12.mem_init3 = 2048'h0000000010000080077C861C66018CC000001000200002001F7C019AED61980002000000000000100FFC0181F9E7870100000001000000004FFC0081F1DF830100000000000000014FFFC080111F3301000000004000000073FFC086119E73011010000000000001F09F383E199E2F07000000000000010FF008387F187F0F47010000000000000F80002861945FCFE7000000000000000600003C21067F8BC1038200001000000202002820067F8BC1000004008000000212040C00007F8A784040E00000000008F03C0C08000B8078000009000000000000000088000A14401000181000000000000002800008300818000000000000000000000002000000,
		ram_block1a_12.mixed_port_feed_through_mode = "old",
		ram_block1a_12.operation_mode = "dual_port",
		ram_block1a_12.port_a_address_width = 13,
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 8192,
		ram_block1a_12.port_a_first_bit_number = 4,
		ram_block1a_12.port_a_last_address = 16383,
		ram_block1a_12.port_a_logical_ram_depth = 65536,
		ram_block1a_12.port_a_logical_ram_width = 8,
		ram_block1a_12.port_b_address_clear = "none",
		ram_block1a_12.port_b_address_clock = "clock0",
		ram_block1a_12.port_b_address_width = 13,
		ram_block1a_12.port_b_data_out_clear = "none",
		ram_block1a_12.port_b_data_width = 1,
		ram_block1a_12.port_b_first_address = 8192,
		ram_block1a_12.port_b_first_bit_number = 4,
		ram_block1a_12.port_b_last_address = 16383,
		ram_block1a_12.port_b_logical_ram_depth = 65536,
		ram_block1a_12.port_b_logical_ram_width = 8,
		ram_block1a_12.port_b_read_enable_clock = "clock0",
		ram_block1a_12.power_up_uninitialized = "false",
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_13portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "none",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.init_file = "BRAM.mif",
		ram_block1a_13.init_file_layout = "port_b",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mem_init0 = 2048'h4002401200000000007880000010000042000110060008040278000404100000610000000005000000780000100020040204800002000100007C0001100000100004301200000008007E0000004008E00004601301000008003C0A0010000802002401900000000000300A000000000600278100000000000030020000000300000600100040000001342000000000000002003050000000013C2001000200023002000060000000011C0081000000020032000042000400011C3880060000010000460440000400011C3000800800000000402400400000031C0008800800001000000402402800021CC200600000001003100400026000021EC00020000000,
		ram_block1a_13.mem_init1 = 2048'h84E300EEFF0FF8BC1F1FE3FF0DF0E1DF802300FE7F041880070F61CF01F0F18F8000000E78041080270E61CE00FCE00F8000001EE004908727DC410000CCC60E80000000000090E727C3810001CC060C8200000000208067E702020003C7043C000000000000000804000000400E002C000000000000000000000000001000010000000000000000000000000000400100000000000000000070000000000000000000000000000401F000000000000000000000010000000AF20000000000001080000001000000027200000004000810000000000004004A7880000004000000000000020064000A7C8000000400004800440200002000026C000000040000,
		ram_block1a_13.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFB3EF1FFFFFFFFFFFFFFFFFFFFFDFFFFC84EF81FEF7FFFFFFBEFFFFFDCFFCE3DC,
		ram_block1a_13.mem_init3 = 2048'hFFFFFFFFFFFFFFFFF88379E399FE733FFFFFFFFFFFFFFFFFE083FE65129E67FFFFFFFFFFFFFFFFFFF003FE7E06187CFEFFFFFFFFFFFFFFFDB003FF7E0E207CFEFFFFFFFFFFFFFFFEB0003F7FEEE0CCFEFFFFFFFFDFFFFFFF8C003F79EE618CFEFFFFFFFFFFFFFFFE0FE0C7C1E661D0F8FFFFFFFFFFFFFEF00FE7C780E781F0B8FFFFFFFFFFFFFFF07FFED7BE6B803018FFFFFFFFFFFFFFF9FFFFC7DEF980743EFFFFFFFFFFFFFFFDFDFFD7DFF980743EFFFFFFFFFFFFFFFDEDFBF3FFFF807587FFFFFFFFFFFFFFFF0FC3F3F7FFF47B87FFFFFFFFFFFFFEFFFFFFFF77FFF5EBBFFFFFFFFFFFFFFFFFFFFFFD7FFFF7CFF7FFFFFFFFFFFFFFFFFBFFFFFFFDFFFFFF,
		ram_block1a_13.mixed_port_feed_through_mode = "old",
		ram_block1a_13.operation_mode = "dual_port",
		ram_block1a_13.port_a_address_width = 13,
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 8192,
		ram_block1a_13.port_a_first_bit_number = 5,
		ram_block1a_13.port_a_last_address = 16383,
		ram_block1a_13.port_a_logical_ram_depth = 65536,
		ram_block1a_13.port_a_logical_ram_width = 8,
		ram_block1a_13.port_b_address_clear = "none",
		ram_block1a_13.port_b_address_clock = "clock0",
		ram_block1a_13.port_b_address_width = 13,
		ram_block1a_13.port_b_data_out_clear = "none",
		ram_block1a_13.port_b_data_width = 1,
		ram_block1a_13.port_b_first_address = 8192,
		ram_block1a_13.port_b_first_bit_number = 5,
		ram_block1a_13.port_b_last_address = 16383,
		ram_block1a_13.port_b_logical_ram_depth = 65536,
		ram_block1a_13.port_b_logical_ram_width = 8,
		ram_block1a_13.port_b_read_enable_clock = "clock0",
		ram_block1a_13.power_up_uninitialized = "false",
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_14portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "none",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.init_file = "BRAM.mif",
		ram_block1a_14.init_file_layout = "port_b",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mem_init0 = 2048'hFFFFFFFFFFFFFDFFBC7FFFFFFFFBFFFFFFBFFFFFFFFFFBFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE3FFFFF7FFFFFFFFFFF7FFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFEFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFBFFFFFFFFFF,
		ram_block1a_14.mem_init1 = 2048'h7B1CFF1100F00743E0E01400F20F1E207FDCFF1180FBE77FF8F09E30F60F1E707FFFFFF187F3EF7FD8F19E31FF031EF07FFFFFE19FFB6F78D823BEFFFF3339F17FFFFFFFFFFF6F18D83C7EFFFE33F9F37FFFFFFFFFDF7F9818FDFFFFFC38FBC3FFFFFFFFFFFFFFFFFBFFFFFFFFF1FFD3FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFDFFFFFFFBFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFDFFFFF,
		ram_block1a_14.mem_init2 = 2048'h00000000000000000000200000000000000000000000000000000800000000000000010000000000000000000000000000001000000000010000008000000000000000000000000000000000000000010000000000000000000000000000000080000000000800000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200408000000000000000000000002000004C1060000000000000000000002000037B107E01080021004100000230031C23,
		ram_block1a_14.mem_init3 = 2048'h00000000100000000000000000000000000000002000020000000000000000000000000000000010000000000000040000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000080000000000000000000000000000000000000000100000100000000000000000000200000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000,
		ram_block1a_14.mixed_port_feed_through_mode = "old",
		ram_block1a_14.operation_mode = "dual_port",
		ram_block1a_14.port_a_address_width = 13,
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 8192,
		ram_block1a_14.port_a_first_bit_number = 6,
		ram_block1a_14.port_a_last_address = 16383,
		ram_block1a_14.port_a_logical_ram_depth = 65536,
		ram_block1a_14.port_a_logical_ram_width = 8,
		ram_block1a_14.port_b_address_clear = "none",
		ram_block1a_14.port_b_address_clock = "clock0",
		ram_block1a_14.port_b_address_width = 13,
		ram_block1a_14.port_b_data_out_clear = "none",
		ram_block1a_14.port_b_data_width = 1,
		ram_block1a_14.port_b_first_address = 8192,
		ram_block1a_14.port_b_first_bit_number = 6,
		ram_block1a_14.port_b_last_address = 16383,
		ram_block1a_14.port_b_logical_ram_depth = 65536,
		ram_block1a_14.port_b_logical_ram_width = 8,
		ram_block1a_14.port_b_read_enable_clock = "clock0",
		ram_block1a_14.power_up_uninitialized = "false",
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_15portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "none",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.init_file = "BRAM.mif",
		ram_block1a_15.init_file_layout = "port_b",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mem_init0 = 2048'h0000000000000000018080000000000000000000000000000180000000000000000000000000000001800000000000000000000000000000018000000000000000000010000000000180000000000000000000000100000001C0000000000000000000000000000001C8020000000000000000000000000001C8020000000000000000000000000000C8000000000000000000000000000000C0000000000000000000000000000000E0000000000000000000000200000000E0000000000001000000000000000000E0000000000000000000000000000000E0000000000000000000000000080000E0000000000000000000000000000000E0000000000000,
		ram_block1a_15.mem_init1 = 2048'h000000000000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000002000000000000000000020000000000000000000000000800000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000900000000000000000000000000000001A0000000000008000000000000000041800000000000000000000000000000018000000000000000000000000000000180000000000000,
		ram_block1a_15.mem_init2 = 2048'h00000000000000000000200000000000000000000000000000000800000000000000010000000000000000000000000000001000000000010000008000000000000000000000000000000000000000010000000000000000000000000000000080000000000800000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200008000000000000000000000000000000000000000000000000000000000000000000000000021000000000000000000,
		ram_block1a_15.mem_init3 = 2048'h00000000100000000000000000000000000000002000020000000000000000000000000000000010000000000000040000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000080000000000000000000000000000000000000000100000100000000000000000000200000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000,
		ram_block1a_15.mixed_port_feed_through_mode = "old",
		ram_block1a_15.operation_mode = "dual_port",
		ram_block1a_15.port_a_address_width = 13,
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 8192,
		ram_block1a_15.port_a_first_bit_number = 7,
		ram_block1a_15.port_a_last_address = 16383,
		ram_block1a_15.port_a_logical_ram_depth = 65536,
		ram_block1a_15.port_a_logical_ram_width = 8,
		ram_block1a_15.port_b_address_clear = "none",
		ram_block1a_15.port_b_address_clock = "clock0",
		ram_block1a_15.port_b_address_width = 13,
		ram_block1a_15.port_b_data_out_clear = "none",
		ram_block1a_15.port_b_data_width = 1,
		ram_block1a_15.port_b_first_address = 8192,
		ram_block1a_15.port_b_first_bit_number = 7,
		ram_block1a_15.port_b_last_address = 16383,
		ram_block1a_15.port_b_logical_ram_depth = 65536,
		ram_block1a_15.port_b_logical_ram_width = 8,
		ram_block1a_15.port_b_read_enable_clock = "clock0",
		ram_block1a_15.power_up_uninitialized = "false",
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_16portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "none",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.init_file = "BRAM.mif",
		ram_block1a_16.init_file_layout = "port_b",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mem_init0 = 2048'h2E560781A0144765B25AB5B3B3E5AB90E6E7132EEB07ECC76E8DF1BB79D752829A135E25A122CA8625347F7E7E4688135E1B8656466040785B894B683F5E49A84D85268052B07676F9B6DC40A28BB85F4E85839D47B1944475001C40985EAA2DE12DCFACB10E6A9D8AD575F2D810B220E11FDDA9B8D82B5AC5BD442B9A77D04DE7F6AC3FBE850E80EC22DC0566A90B0924F4AA4D0B92EE35EBB9DE0BEF292CAA05ADFF9C2F46B20D426842CEC0D4463916D5D22FD41CC707E42542925D95E7C3971AA7E03F79C7DB98EDD696D7E02EDE97DE439BEF2766CA8FDA4DF04DDB7C07E5C98D8AC18B1319BCC78992CC4B31A4E5E1E103098FEE56C18F78DD948E36A9,
		ram_block1a_16.mem_init1 = 2048'h35020A1D5F6CB9D94570DFE9F802F9D53D153FC291F8F28054D077687E14DD8A64C42F021AF5BE31D06DF24144491AEAE0D2AC59EB6A46833AC5B6434A3E6D02E071819BAA66E73058E3646443B9C9EBBF7A1105B2E5F562EA3EF9D641DC0FFB43F86349E2694FB65FB4146B548ED355978F9F40CA906A14739F85DC5ADA319AC5449767D8F16BC049C8144E976660FBE57838D6B02DBCDA7C7512C6F09DE0A1E5370A07EB9278A0729FEE9275DE7E21DC6E8085B8B8F3E73650955C8E68474898B2DAEC6B01CA886432F8004EFABD22CB1C87D7929BA21A4A81D80782C50888429CB1D24FDE26C19E6DD5BF563362517005EA030747C0DC0CB0D1F953E0E8C8,
		ram_block1a_16.mem_init2 = 2048'h335966975B702492FBDE2BA6DB388059D7F53C8A37290E1A6E8FCF9F2D1DDAD2329878B80C63701F71DED28122DC241721A802DEE89ABC72C4FDCF216BA0F2BB6FC34CD3EA1EE03DF8909514CD3CF27BEA70F22D3D8DCA9CB3C7E01C2733B5286B5EFAF05356E2D3FC96E9CCF6D41ECE767CA2093D69F4E63918908E7755DC59A454D7CDA77431A8DD0D202B2367F88B7A0210D364D8C5263D77C89F835F27FFB24D66062CD80C367A19CF5D9C9DEA2BFCC2152C1D5EB611A4F137CE9D08071DAC0EBE8AE85650A9B5C91445295008CE7E0BC9FB7715EBAFE670ADF59E477CCC05877B61AE765B6023E5EBFAA811817AAF6B50E376D9D69348431ED90FC82342,
		ram_block1a_16.mem_init3 = 2048'h8E11EE18F4EBB3BA1F5318B855074E99ECEFFE01B530D469E93677FEFDB1C5E5EA6A07C3EC6BCD583EF3CB669BC1F1C70C5F8523946C4C6BF2F3842351E5C925269027FE0CD09F20A6338367B1E0C4D0B8B63C6B0E29BF819C47A4DEB78F190144B58E7C1D30E5CDCD2382E083B27D934F0A2B93376E602B6495BB4F91478E9376A9AB0A69B62B3B2E740BBAB7CA20587A6EBD3DA0C51B4331D68502E4B796AAC82FE7B08D5DCBA06C320645B7E37E9288DB2B985630F4EE37A98EB9EEA9A818AC1D9E7E1BD8525F1CC98F9CBA04FEC2E9355FC23FC6F059FD1A34D4CE2A389010F82B3EF086CF7247ECE0138DE2AEAE98489FD8B1117BF34D9C31F4AB6016AE,
		ram_block1a_16.mixed_port_feed_through_mode = "old",
		ram_block1a_16.operation_mode = "dual_port",
		ram_block1a_16.port_a_address_width = 13,
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 16384,
		ram_block1a_16.port_a_first_bit_number = 0,
		ram_block1a_16.port_a_last_address = 24575,
		ram_block1a_16.port_a_logical_ram_depth = 65536,
		ram_block1a_16.port_a_logical_ram_width = 8,
		ram_block1a_16.port_b_address_clear = "none",
		ram_block1a_16.port_b_address_clock = "clock0",
		ram_block1a_16.port_b_address_width = 13,
		ram_block1a_16.port_b_data_out_clear = "none",
		ram_block1a_16.port_b_data_width = 1,
		ram_block1a_16.port_b_first_address = 16384,
		ram_block1a_16.port_b_first_bit_number = 0,
		ram_block1a_16.port_b_last_address = 24575,
		ram_block1a_16.port_b_logical_ram_depth = 65536,
		ram_block1a_16.port_b_logical_ram_width = 8,
		ram_block1a_16.port_b_read_enable_clock = "clock0",
		ram_block1a_16.power_up_uninitialized = "false",
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_17portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "none",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.init_file = "BRAM.mif",
		ram_block1a_17.init_file_layout = "port_b",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mem_init0 = 2048'h8F75481761444D1D9A3FAF4310B77E292B9F1C6F3976E54C235FA643EEBE67004650CF984454C71714D202BDB7BF6B695FF2CE8C195E28CDA68007BA0FF8CDADDC9B6E06C4B0580BBD5EFBA5708FBD72DD27852B0829560663122420C36849D6DE8435603E0E629216469D38737F6920A226DC7B3CFCA202DA03BFD05B5EBA9119AE1EB035F9A85A8C032DEC52E5DD8CA2A805B725FF66CFFF8ABFEF22CCF084AFB9CBF76C7978AF9F901CA137615B46216D749C85E53ABC91FB05D5FC3D31B028A4885B6DA6DB3D03962798B24F78BD28C72B805EFFD5C2F088B0F99C9CC2133B95A030BBB9071959EB31151D3C13CC3B9FB419E0BBBB9650A37087B47E79F8,
		ram_block1a_17.mem_init1 = 2048'hC25284CD88F43A9AB3D401C62FE1F1186B6EE90A7C6CDCB5B2CAB0AC2EB4546EEA583696F2906A464A46393E991F6F4A2A4121CFA0A363C235FE3538599FA61AC582383EC443047E000B33BFFD1526E96959E1E1E822FE3F296A6C37FF96439C91ABCB843767D0D63091302A4F3705D02BC43B4F9B794AA80E93403F8DF0A5E6674F534B5A7BA3CB12AF440CD95DBD29E6330F8914D416AD7900D5A56B6C411300C42F4059A48CEFA2F45D5E0FF26A32ECD6E78959670B77EA309C97B75E843FDC63CDFF04DF8B78FF7AADA2772B92C9D54DA2201749371D07BB84E2BB2AEA77F0419EF729DDB9E532A189015855BFBC0C89EAD479C473EE020C87455B07BA08,
		ram_block1a_17.mem_init2 = 2048'h9C36020B74C806242CF0CFF588991B5269FACBE314D827606200397C168FE84A17FFCFB50FC072536C41271D1C16538045936FD185F0DEBC8BBECBD30580A84F50DB0D5617F54469C7963B50FF0A459CFED0540D3ED40E73D2D4DE1FEC0A3EE0DFC15C71542C51F208942ADACC2791D196D68766CE35FBB010FEC05247782E578EBD18AC5FE9F90B11E6DD119CAE3B91539AB1D7537B372B326CD5F9F24AC19096034563558E52088C26F96361052D59CAC2B67C8D0047C41766B7F939BA847C8EB9D636F9020B11F3D2F3D3FE5686AC04F435F9ADB52DB0B3A62DEA5472A2F21F9908FD771739140C4633EC127718DFD57B902F7F47AF9F57444930E3AAB12E,
		ram_block1a_17.mem_init3 = 2048'h32043B4BE71D7EDCD459DCB5E2A0AF3A5335E39B8EC21EE83FDFCAFA83B9366AC1C81F938CA3616D2D5B10BF0505E611D79E037F21276C9EF4999D106E9DC706720FE790F1BE935CEF3DC8816D4B4762880FC0B5EE4594FDFECA8B0E2D4B3A2E720C40606ECC78527C9C902F4708DB66EF2A5FA36EF69FBF3A6B5081F9392107EF68063A104270EEDECA6BAA2C38A9D7444E6959D7015092A1FA17242D898F02DBA26AABCF8B18EB83BA866DCE1F262B0CAFFEC01903EFF4DD28C1FF3E8DE52359BF5AC5D10857605E49E0EAFE025988DC6741FDC1035B7E0A8B65D40EF72E5DD847F061B49B7089069051AC8880F44ED47F734BB5E11E078BB009878A430862,
		ram_block1a_17.mixed_port_feed_through_mode = "old",
		ram_block1a_17.operation_mode = "dual_port",
		ram_block1a_17.port_a_address_width = 13,
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 16384,
		ram_block1a_17.port_a_first_bit_number = 1,
		ram_block1a_17.port_a_last_address = 24575,
		ram_block1a_17.port_a_logical_ram_depth = 65536,
		ram_block1a_17.port_a_logical_ram_width = 8,
		ram_block1a_17.port_b_address_clear = "none",
		ram_block1a_17.port_b_address_clock = "clock0",
		ram_block1a_17.port_b_address_width = 13,
		ram_block1a_17.port_b_data_out_clear = "none",
		ram_block1a_17.port_b_data_width = 1,
		ram_block1a_17.port_b_first_address = 16384,
		ram_block1a_17.port_b_first_bit_number = 1,
		ram_block1a_17.port_b_last_address = 24575,
		ram_block1a_17.port_b_logical_ram_depth = 65536,
		ram_block1a_17.port_b_logical_ram_width = 8,
		ram_block1a_17.port_b_read_enable_clock = "clock0",
		ram_block1a_17.power_up_uninitialized = "false",
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_18portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "none",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.init_file = "BRAM.mif",
		ram_block1a_18.init_file_layout = "port_b",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mem_init0 = 2048'h8DF6F8E84007EA623215713C78378297AD61D3E4677CA258E24F7ACC1F720A35FE956FC43CA78009F4FADD84377205A415FF0406C06ECA1BC8DCDC8DF3C1622F02781E0ED8E06A19DBC31FC08D406CEA13671707E829C2120713C00BF837DC9F6FEB7A283C0EA24A136AC892493644D343BA7D283FBCEA10132AC30C378F90B24BBA906C3FC1A00EB1B2CD714BFFD128F6B3002C2FD7C40572B4C9756B4F40B8FB31CB2C0F07F6ED42BAEA2B62C4BEA925FDE0BB6FF9F1E9F8FEEFBD61F34B096DBC082747FFCBE8C3FFC03403A0C215697D2BB79BFEABD276EFC82930E6F19B6CFBA3E520BC730DC78ECA444826E0106CF8C3B3BFBA3FC82FA30329BEC7C86C,
		ram_block1a_18.mem_init1 = 2048'h66569858384C10C4F32387C7E8EBD49A6DFFE45B394C34DEF227DFAE16BF5B454C83F9DB99D1E86642CB8F3E7B8A7A93008F1D92144280E23F5BF3387874F8C30CCCD9D6A9023038184FDEA3C87FF9AB04049D4B2942CC3D08AFDCA5C87FE45D90D4B86A99A100CD2015ACB5813EEC3062E8CCC881517AD9BA21B836E1FBCF03D468F448018AD4A2B41D8FDCB17CEFE6D15CA0088A55554DC8C52F5033C07961C018B01F4397D759FA432FBC0CEDB0A03D19484143CF1C69FACE4F16827D4F220D7D106B5D97A8788B6D5F0348D55EE121337DFF911BD822AA2176BD032F6785253E1C9B1607A0A780BF5DF000EB7B791CFED8988004289207965EB803076851,
		ram_block1a_18.mem_init2 = 2048'h73FEA14FC720064D073637F4DC9054B5E2F7E05FC0200FC9940631D9D4A1CEA42FF3E8F1C82877A01A460974EB337DE038EB66B18898B0AD5AF709F56245EE162CB705260008D82C52DFC1B384CC0E74DEA45DD28148A3A808CF781D8589850B9FB1759F48285A3003CFCADEB0D5AAD7DAA42EAF02B619A6CE87C035A3F5E62872D77AC70F0C090D41FF1F3FE0767468673D32A0002DF624635F61DFC202FE6F8C3CFBC303A80A805D8B615573BDDBBEFCBFBCCD672810E1256BBFDE5B5D2B04BC17FFE70F2C0609A3EFEFD65A17A3B3A02FF980538CC88BFD4335F7C27F875DD13F729C5113DE2B0B0323F1E07B0DE66DDDF13A4D6B04C343338FEFE6AC54B6,
		ram_block1a_18.mem_init3 = 2048'hFE4CCCE69F0CF401EB392CCA53409E2FBF747D2EC73D805F18FFEAA64DBF2665B95A9FAADD14B832D679AA924CF45E7C6B0D87864D31C628F83B4835C6D3C72E2AAC00E001AB3764E6BDE0AA388F3DE9C8AE18FE108834A121CC4023B8DBF9AD46AC3F639902E086740F0090B8B83F90D6AAF8A688092085A9AE509E0AF89DF1DAE8252FC403A0B0CD0FE9842FAA61BD53D0FA1A20042010080D893019AF47A0DAA3F1FF280A2811800D867407FFE01D9EAFD17F2803600A489E410D4682F69D1B8FC1BF680DD081267FE1BC460CAF9C8F5771FF7803148C2B7CF597C8FB6E8EF3FEBFECF8829C012536D18F4C8E5B9DFF7EBFCF7998160DB336C9FB4C06479D,
		ram_block1a_18.mixed_port_feed_through_mode = "old",
		ram_block1a_18.operation_mode = "dual_port",
		ram_block1a_18.port_a_address_width = 13,
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 16384,
		ram_block1a_18.port_a_first_bit_number = 2,
		ram_block1a_18.port_a_last_address = 24575,
		ram_block1a_18.port_a_logical_ram_depth = 65536,
		ram_block1a_18.port_a_logical_ram_width = 8,
		ram_block1a_18.port_b_address_clear = "none",
		ram_block1a_18.port_b_address_clock = "clock0",
		ram_block1a_18.port_b_address_width = 13,
		ram_block1a_18.port_b_data_out_clear = "none",
		ram_block1a_18.port_b_data_width = 1,
		ram_block1a_18.port_b_first_address = 16384,
		ram_block1a_18.port_b_first_bit_number = 2,
		ram_block1a_18.port_b_last_address = 24575,
		ram_block1a_18.port_b_logical_ram_depth = 65536,
		ram_block1a_18.port_b_logical_ram_width = 8,
		ram_block1a_18.port_b_read_enable_clock = "clock0",
		ram_block1a_18.power_up_uninitialized = "false",
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_19portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "none",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.init_file = "BRAM.mif",
		ram_block1a_19.init_file_layout = "port_b",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mem_init0 = 2048'h8FF647C040078C58B212310FF0F06698AFFE216460A72078A25A2DFFF3B5E61880127DC3FC7F0038B99713BBFBB5E4096DF83302C03508E9BF1D13BFF7C194C17C078702DF2028E9AE0F070D7C762B9460678E00102980E03557007A78460BF06CEF8038240E983E1327006AF8479CEC604DED38248080301367074102F040B204BDA03B24BD823EBEF70E029200C128ADBCB8FC34BBC7C5F2F18A02B2B0D0A7A4B17BFC0007F6ECC2F10B4763DCC019367D5047E5FDF7E8701D0F69A9830119363C702765FFC528639D00E8CB92001D321D3BA7E4FB3DC2568D08FDC8940E7332D9B006DBBDB50960B101BD87B4C40832D83FF1DFBF250FFFA587E836F4CC60,
		ram_block1a_19.mem_init1 = 2048'h7C3B7E5E47641CC02B5413D80F158AE576006E7C5D6C1BD8EA540A2FFF41AEE432007F245DF0E0405A1452BFFFF5B60A3200FD245B0308C401445AB98641340A3301B921700338DAE84451CE7E4034480681BE137001E07BF804582C7E41303892018C1260610C9EF01E082C1E01283004E18857C051651B1A0A0BDA9EC72920246198D74073988110160FF00E4339D02071C097C10D1C1B7C0E0FF88C0F86E13B71C0DF804F9838661C0F80383FC7A01F71B00180841C20661B0F9136BFF0903B93903F9D9C8838077A0F81FC0C19913E13B027D1101CC10C3A06BB8CC269B53E13E6435F07E8E504B21DCFFF027902237E4247E00448C1F0131307FCFA6B28,
		ram_block1a_19.mem_init2 = 2048'h7601E4132810058C00580FF7DC58A010E60C241F4810000806680915E84CD60131082F114060700C8828F1DDFC0087004218E611108093048898095D54923628420C85DA8003C01498B8015DE09B85148E0FD4828230120C00E86015E00E4C008F0F3483A110579000E812D4C14A49288E1A67F0034819000728100F724A4520461B7C30002C09E90148671F71561020C7DFB41F0C2C092C23C8C1DF437AA0203A5FFE030C211308221CC15BDEBDA4F97ADDC40D0CA119F95D7CAFDCD6E1A0A33EE1863C08A10B61D93CF7DCD7E95C0152618E02082F01E3879435F85F8158BF036285068C1113600BC435FFFF81BE831A3807DC006CE8C343B41BFFFF568AC3,
		ram_block1a_19.mem_init3 = 2048'h91C8B7DB6D8EA0043DA50F56AE597ECA90FB869B0784E04F0D22C170FCE3DA9096D5E7870F84C6C4092781DDFCAE329C0693800382C4B4CCE0E7F07FE2063726C7B018FC1E3CE582C6E160EA90140E6067B21F020104E2014011E0FC9057CA2C69B0201FE805C0200C50BC9EBA44CA10E9B6277C0900403C28F0DC9EB2043C11EDF42DD4320240634CD0E58E5655881165DF21C7780380402050813E795CAE20EDA029C3700C08714050867C380C89B129AC3943EC04100283D1410EF97309B2ACB819C08C0BD0016E10814FF9F000307E48BE008F8310019A10D567FC00980032C1F0130C83EC009418F14FFF7FA0043E81F0130D8016000418F1FFFE0EB000,
		ram_block1a_19.mixed_port_feed_through_mode = "old",
		ram_block1a_19.operation_mode = "dual_port",
		ram_block1a_19.port_a_address_width = 13,
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 16384,
		ram_block1a_19.port_a_first_bit_number = 3,
		ram_block1a_19.port_a_last_address = 24575,
		ram_block1a_19.port_a_logical_ram_depth = 65536,
		ram_block1a_19.port_a_logical_ram_width = 8,
		ram_block1a_19.port_b_address_clear = "none",
		ram_block1a_19.port_b_address_clock = "clock0",
		ram_block1a_19.port_b_address_width = 13,
		ram_block1a_19.port_b_data_out_clear = "none",
		ram_block1a_19.port_b_data_width = 1,
		ram_block1a_19.port_b_first_address = 16384,
		ram_block1a_19.port_b_first_bit_number = 3,
		ram_block1a_19.port_b_last_address = 24575,
		ram_block1a_19.port_b_logical_ram_depth = 65536,
		ram_block1a_19.port_b_logical_ram_width = 8,
		ram_block1a_19.port_b_read_enable_clock = "clock0",
		ram_block1a_19.power_up_uninitialized = "false",
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_20portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "none",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.init_file = "BRAM.mif",
		ram_block1a_20.init_file_layout = "port_b",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mem_init0 = 2048'h0C080000A00410804263CDCFF0F065682C0000A480243C80522BC00FCFF065E800104C0003A41CC0401BF04FCFF067F985F800013FA414084291F04FC7C1FCF880000001202014084283E0010107D4E9801800000029BC01C98BFF770507F4E98C900020240E8401ECBBFF760507FCFF80000D202480840FECBBF84103FE70AD8030402024818401402BF057C3FE7137203040232493C0050229F457E3FE70BF203103230007F12C3229F45763DCFFF9A47D080001FDF0280005F07C3999FEF9A43C000081FFC12803A5FF7D1B98FFFDA01D0B8000FB21CA16B5F77C189CFFF3A099800000B929010085F004183CF180A098003500BB210000A1F610387CF9E0,
		ram_block1a_20.mem_init1 = 2048'h80000180800400A025078BC009FF3F9F80001180820C00A02407822E1DFF3FE781000000829013388407A23E19FF33E1810002008002F3B8C147A238007F31E1800006000002C3040847A008607F31EB80000020000003A50807ABCA607F3197140000210002E3800077FBCA003C399D80100060003280002A63F81880FC398F84901020800000982077FFFA807C39FF80800060009484004077FFFA800C005E80800020009400076A67FF80000C001F8480003E0014001F6A63FFAB8A0C003F80002000028494030083FFBBC00C194E800000000E0000000BC3F68380EE694A80000024800430250343E10FF0FE79CF80000420000790000063EFCFF0FE6BF8,
		ram_block1a_20.mem_init2 = 2048'h80001800100008001FDF17F4DC15E030100018203000038418CF1111FC01DE30C004100E3010738010CF0111FC079F308104130E60F09014105FE91144C7BE3F8100720160703014005FE111D4CF87EB010022416003F210000F8011D40E67FF000092400203A00C000F82D0C11E63FF010190000000161C000F8000731E673F8100812000400612064F810071161F3F80004920004000D7244F27C043028F3FC180003E0040E2F3000F274047C58FF9810002320040E002256F01CD4781A3E1C50000000440F002A12F69C547F9F3E1890000040440F2808167ABE047F9F3FF88000800007CE0000D67A9E1E7F9BF9D800A0800800010A3454783E1E7FE3F9D,
		ram_block1a_20.mem_init3 = 2048'h00330024000A4008003EC0208023FF95000000646A024040F03C0C00E283C39F0020007C60724003F03D4C1FE28CC39F80607FFC7E72424B00BD00BFE0ACC7258043FF03FE40434106BE502A3AAC0E638043E001FE084040809F500E3ADF0E2F8043C00006080041809F00AE38FC0E1F0041C00006018043A43F50AE38FC3C1E0003D2200C03801FC01F618EBCF0F81E882016201C00003FC01F013EB9F0FE23005C16001C0A080CE01F067C03F0F832C05006801002000FE01FC10CC3F3F833C04806001008200C949F010CC3FFF830808000001002E000119F1504C2FFF8308C400000130200001F9F110CC3FFE0348000002012001A001F9F01FCC203E030,
		ram_block1a_20.mixed_port_feed_through_mode = "old",
		ram_block1a_20.operation_mode = "dual_port",
		ram_block1a_20.port_a_address_width = 13,
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 16384,
		ram_block1a_20.port_a_first_bit_number = 4,
		ram_block1a_20.port_a_last_address = 24575,
		ram_block1a_20.port_a_logical_ram_depth = 65536,
		ram_block1a_20.port_a_logical_ram_width = 8,
		ram_block1a_20.port_b_address_clear = "none",
		ram_block1a_20.port_b_address_clock = "clock0",
		ram_block1a_20.port_b_address_width = 13,
		ram_block1a_20.port_b_data_out_clear = "none",
		ram_block1a_20.port_b_data_width = 1,
		ram_block1a_20.port_b_first_address = 16384,
		ram_block1a_20.port_b_first_bit_number = 4,
		ram_block1a_20.port_b_last_address = 24575,
		ram_block1a_20.port_b_logical_ram_depth = 65536,
		ram_block1a_20.port_b_logical_ram_width = 8,
		ram_block1a_20.port_b_read_enable_clock = "clock0",
		ram_block1a_20.power_up_uninitialized = "false",
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_21portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "none",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.init_file = "BRAM.mif",
		ram_block1a_21.init_file_layout = "port_b",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mem_init0 = 2048'h8C00000000040000020C010FF0F067F8AC000024002420000204000FCFF067F880104C00002400000014100FCFF067F985F80000002400080216100FC7C1FCF98000000000200008020400010107FCF98000000000298000010400730107FCF98C800020240E8000002400720107FCFF80000D20248080000024004103FE70BF803000202481800000240047C3FE713FA03000202493C00502268047E3FE70BFA03103200007F02C0226004763DCFFF9A47D000001FDF0280002007C3999FFF9A43C000001FFC1280386007C1B98FFFDA01D0B8000FB21C21682007C189CFFF3A099800000B9210100820004183CF180A098003100BB210000A20600387CF9E0,
		ram_block1a_21.mem_init1 = 2048'h8000000000040080211803C009FF3F9F80000000000C00802018022E1DFF3FE780000000009000000018023E19FF33E3800000000002008001580238007F31E3800000000002000008580008607F31EB800000000000002108180808607F319F900000000000008000180808003C399D80000040001000000A1C081880FC398F840010000000008000080FF8807C39FF800000000004040040080FF8800C007F800000000004000062080F80000C003F8400000000040000620C0F83820C003F8000000000848000000C0F83C00C19CF8000000000000000080C068380EE69CF8000000000042025000C010FF0FE79CF8000000000040000000C030FF0FE6BF8,
		ram_block1a_21.mem_init2 = 2048'h8000000000000000002007F4DC11E030800000000000000000300111FC01DE30800000000000700000300111FC079F3080000200008090040020091144C7BE3F800000000000000400200111C4CF87FF800000000000020000300011C40E67FF8000100000000000003002D0C11E63FF800000000000100000300000731E673F80000000000000000070010071161F3F8000000000000004207001C043028F3F80000002000002000030014047858FF98000000000000000055001CC4781A3E18400000000000000811061C447F9F3E18000000000000080811821E047F9F3FF8000000000100000090821E1E7F9BF9F8008000000000083411803E1E7FE3F9F,
		ram_block1a_21.mem_init3 = 2048'h800000000008000000C000008003FF9F800000000200004000C00000E083C39F800000000000000000C1001FE08CC39F80000000000000080041003FE08CC72780000000000001000640402A388C0E6380020000000000000060400E38DF0E2F80000000000000000060008E38FC0E1F80000000000000002040508E38FC3C1F80000000000200004060618E3CF0F81F80000000000000000060013E39F0FE2380000000000808000060067C03F0F83380000000000000020060410CC3F3F83380080000000800000460010CC3FFF830800000000002000000601504C2FFF83080400000000200000460110CC3FFE0348000000000001200006001FCC203E030,
		ram_block1a_21.mixed_port_feed_through_mode = "old",
		ram_block1a_21.operation_mode = "dual_port",
		ram_block1a_21.port_a_address_width = 13,
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 16384,
		ram_block1a_21.port_a_first_bit_number = 5,
		ram_block1a_21.port_a_last_address = 24575,
		ram_block1a_21.port_a_logical_ram_depth = 65536,
		ram_block1a_21.port_a_logical_ram_width = 8,
		ram_block1a_21.port_b_address_clear = "none",
		ram_block1a_21.port_b_address_clock = "clock0",
		ram_block1a_21.port_b_address_width = 13,
		ram_block1a_21.port_b_data_out_clear = "none",
		ram_block1a_21.port_b_data_width = 1,
		ram_block1a_21.port_b_first_address = 16384,
		ram_block1a_21.port_b_first_bit_number = 5,
		ram_block1a_21.port_b_last_address = 24575,
		ram_block1a_21.port_b_logical_ram_depth = 65536,
		ram_block1a_21.port_b_logical_ram_width = 8,
		ram_block1a_21.port_b_read_enable_clock = "clock0",
		ram_block1a_21.power_up_uninitialized = "false",
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_22portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "none",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.init_file = "BRAM.mif",
		ram_block1a_22.init_file_layout = "port_b",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mem_init0 = 2048'h8C000000000400000200010FF0F067F8AC000024002420000200000FCFF067F880104C00002400000010100FCFF067F985F80000002400080210100FC7C1FCF98000000000200008020000010107FCF98000000000298000010000730107FCF98C800020240E8000002000720107FCFF80000D20248080000020004103FE70BF803000202481800000200047C3FE713FA03000202493C00502208047E3FE70BFA03103200007F02C0220004763DCFFF9A47D000001FDF0280000007C3999FFF9A43C000001FFC1280384007C1B98FFFDA01D0B8000FB21C21680007C189CFFF3A099800000B9210100800004183CF180A098003100BB210000A00600387CF9E0,
		ram_block1a_22.mem_init1 = 2048'h8000000000040080210003C009FF3F9F80000000000C00802000022E1DFF3FE780000000009000000000023E19FF33E3800000000002008001400238007F31E3800000000002000008400008607F31EB800000000000002108000808607F319F900000000000008000100808003C399D80000040001000000A00081880FC398F840010000000008000000FF8807C39FF800000000004040040000FF8800C007F800000000004000062000F80000C003F840000000004000062000F83820C003F800000000084800000000F83C00C19CF80000000000000000800068380EE69CF80000000000420250000010FF0FE79CF80000000000400000000030FF0FE6BF8,
		ram_block1a_22.mem_init2 = 2048'h8000000000000000000007F4DC11E030800000000000000000000111FC01DE30800000000000700000000111FC079F3080000200008090040000091144C7BE3F800000000000000400000111C4CF87FF800000000000020000000011C40E67FF8000100000000000000002D0C11E63FF800000000000100000000000731E673F80000000000000000040010071161F3F8000000000000004204001C043028F3F80000002000002000000014047858FF98000000000000000054001CC4781A3E18400000000000000810061C447F9F3E18000000000000080810021E047F9F3FF8000000000100000090021E1E7F9BF9F8008000000000083410003E1E7FE3F9F,
		ram_block1a_22.mem_init3 = 2048'h8000000000080000000000008003FF9F800000000200004000000000E083C39F80000000000000000001001FE08CC39F80000000000000080001003FE08CC72780000000000001000600402A388C0E6380020000000000000000400E38DF0E2F80000000000000000000008E38FC0E1F80000000000000002000508E38FC3C1F80000000000200004000618E3CF0F81F80000000000000000000013E39F0FE2380000000000808000000067C03F0F83380000000000000020000410CC3F3F83380080000000800000400010CC3FFF830800000000002000000001504C2FFF83080400000000200000400110CC3FFE0348000000000001200000001FCC203E030,
		ram_block1a_22.mixed_port_feed_through_mode = "old",
		ram_block1a_22.operation_mode = "dual_port",
		ram_block1a_22.port_a_address_width = 13,
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 16384,
		ram_block1a_22.port_a_first_bit_number = 6,
		ram_block1a_22.port_a_last_address = 24575,
		ram_block1a_22.port_a_logical_ram_depth = 65536,
		ram_block1a_22.port_a_logical_ram_width = 8,
		ram_block1a_22.port_b_address_clear = "none",
		ram_block1a_22.port_b_address_clock = "clock0",
		ram_block1a_22.port_b_address_width = 13,
		ram_block1a_22.port_b_data_out_clear = "none",
		ram_block1a_22.port_b_data_width = 1,
		ram_block1a_22.port_b_first_address = 16384,
		ram_block1a_22.port_b_first_bit_number = 6,
		ram_block1a_22.port_b_last_address = 24575,
		ram_block1a_22.port_b_logical_ram_depth = 65536,
		ram_block1a_22.port_b_logical_ram_width = 8,
		ram_block1a_22.port_b_read_enable_clock = "clock0",
		ram_block1a_22.power_up_uninitialized = "false",
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_23portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "none",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.init_file = "BRAM.mif",
		ram_block1a_23.init_file_layout = "port_b",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mem_init0 = 2048'h73FFFFFFFFFBFFFFFDFFFEF00F0F980753FFFFDBFFDBDFFFFDFFFFF0300F98077EEFB3FFFFDBFFFFFFEFEFF0300F98067E07FFFFFFDBFFF7FDEFEFF0393E03067FFFFFFFFFDFFFF7FDFFFFFEFEF803067FFFFFFFFFD77FFFFFFFFF8CFEF80306737FFFDFDBF17FFFFFDFFF8CFEF803007FFFF2DFDBFF7FFFFFDFFFBEFC018F407FCFFFDFDB7E7FFFFFDFFFB83C018FC07FCFFFDFDB7C3FFBFDDFFFB81C018F405FCEFCDFEFF80FD3FDDFFFB89C2300061382FFFFFE000FD7FFFFFF83C66600065BC3FFFFFE003FDFFC7FFF83E46700125FE2F47FFF04DE39E97FFF83E763000C5F663FFFFBC6DEFEFF7FFFFBE7C30E7F5F67FFCEFF44DEFFFF5FF9FFD683061F,
		ram_block1a_23.mem_init1 = 2048'h7FFFFFDFFFFBFF7FDEFFFC3FF600C0607FFFFFFFFFF3FF7FDFFFFDD1E600C0187FFFFFFFFF6FFFFFFFFFFDC1E600CC1C7FFFFFFFFFFDFF7FFEBFFDC7FF80CE1C7FFFFFFFFFFDFFFFF7BFFFF79F80CE147FFFFFFFFBFFFFDEF7FFF7F79F80CE6067FFFFFFFFFFFFFFFFFFF7F7FFC3C6607FFFFFFFFFEFFFFFF5FFF7E77F03C7707BFFFFFFFFFFFF7FFFFFF0077F83C6007FFFFFFFFFF9FBFFBFFFF0077FF3FF807FFFFFFFFFFBFFFF9DFFF07F7FF3FFC07BFFFFFFFFFBFFFF9DFFF07C7DF3FFC07FFFFFFFFF7B7FFBFFFFF0783FF3E6307FFFFFFFFFFBFFFFF7FFF97C7F0196307FFFFFFFFFFBFFDBFFFFFEF00F0186307FFFFFFFFFFBFBFFFFFFFCF00F019407,
		ram_block1a_23.mem_init2 = 2048'h7FFFFFDFFFFFFFFFFFFFF90B23EE1FDF7FFFFFFFFFFFFFFFFEFFFEEE03FE21CF7FFFFFFFFFFF8FFFFFFFFEEE03F860CF7FFFFFFFFDFFFFFBFFFFF6EEBB3861C07FFFFFFFFFFFFDFBFFFFFEEE3B3078007FFFFFFFFFFFFFFFFFFFFFEE3BF198007FFFFFFFFFFFFFFFFFFFFD2F3EE19C007FFFFFFFFFFFEFFFFFFFF7FF8CE198C07FFFFFFFFFFFFFFFFFBFFEFF8EE9E0C07FFFFFFFFFFFFFFBDFBFFE3FB0FD70C07FFFFFFFFFFFFDFFFFFFFE3FB87A70067FFFFFFFFFFFFFFFFABFBE3BB87E5C1E7FFFFFFFFFFFFFFF7EFF9E3BB8060C1E7FFFFFFFFFFFFF7F7EFFDE1FB8060C007FFFFFFFFFEFFFFFF6EFDE1E180640607FFFFFFFFFFFFFFCBEFFFC1E1801C060,
		ram_block1a_23.mem_init3 = 2048'h7FFFFFFFFFF7FFFFFFFFFFFF7FFC00607FFFFFFFFDFFFFBFFFFFFFFF1F7C3C607FFFFFFFFFFFFFFFFFFFFFE01F733C607FFFFFFFFFFFFFFFFFFEFFC01F7338C87FFFFFFFFFFFFEFFF9FFBFD5C773F59C7FFFFFFFFFFFFFFFFFFFBFF1C720F1D07FFFFF7FFFFFFFFFFFFFFF71C703F1E07FFFFFFFFFFFFFFFDFFFAF71C703C3E07FFFFFFFFFFDFFFFBFFF9E71C30F07E07FFFFFFFFFFFFFFFFFFFFEC1C60F01DC7FFFFFFFFFF7FFFFFFFFF983FC0F07CC7FFFFFFFFFFFFFFDFFFFBEF33C0C07CC7FFFDFFFFFFFFFFFFAFFFEF33C0007CF7FFFFFFFFFFDFFFFFFFFEAFB3C0006CF7FFFFFFFFFFDFFFFFFFFEEF33C001FCF7FFFFFFFFFFFEDFFFFFFFE033DFC1FCF,
		ram_block1a_23.mixed_port_feed_through_mode = "old",
		ram_block1a_23.operation_mode = "dual_port",
		ram_block1a_23.port_a_address_width = 13,
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 16384,
		ram_block1a_23.port_a_first_bit_number = 7,
		ram_block1a_23.port_a_last_address = 24575,
		ram_block1a_23.port_a_logical_ram_depth = 65536,
		ram_block1a_23.port_a_logical_ram_width = 8,
		ram_block1a_23.port_b_address_clear = "none",
		ram_block1a_23.port_b_address_clock = "clock0",
		ram_block1a_23.port_b_address_width = 13,
		ram_block1a_23.port_b_data_out_clear = "none",
		ram_block1a_23.port_b_data_width = 1,
		ram_block1a_23.port_b_first_address = 16384,
		ram_block1a_23.port_b_first_bit_number = 7,
		ram_block1a_23.port_b_last_address = 24575,
		ram_block1a_23.port_b_logical_ram_depth = 65536,
		ram_block1a_23.port_b_logical_ram_width = 8,
		ram_block1a_23.port_b_read_enable_clock = "clock0",
		ram_block1a_23.power_up_uninitialized = "false",
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_24portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "none",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.init_file = "BRAM.mif",
		ram_block1a_24.init_file_layout = "port_b",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mem_init0 = 2048'h3C2FA4FD7D39D8AC18A707FF146BBADA6EE99B495C1B14021AFB91337D2A2E1169111F78075A28EDA757EF6D8F9B23A1737AAD2136163F1E72567E2AA28E5E107C3156BB9C354A981344655C2576CFD4EAE0BE96553A1DD8A499E8A810D7DF308326063A3C61163762BB8451CAC92C6418559FF22755A6603D3B75F617DC5DC11CC67A59D98553BFB8B85A94625B303220A379C427F96E6ED1F91E7671725417852A8DDBA25519E13FF5B2D7DCD699C0F0D0F3AAD4321522581415641B7FC763CDBE48DEC12FFE866E6AD64973554C9453C9B69BFA14D253E588625EDBCCD6A66A5B9E1FBAC1AF27F55EA4257B697E51C23B9327E78BD6635D13357CA14E6F69,
		ram_block1a_24.mem_init1 = 2048'h8160DB35AC498C9370C605D8DF3E486CB83DE6C1C0A7F2A9E4074B4D875C3DA280CE3A2B3D8D997DF3FE3F4CC9F280DE1A7B316093AB3D77A2C260BF6CE1FCC34B85EB0BD57116C0F9DB001C0ECDBF496042DFA206AEDC0B47836691B7EF17F581B9497CF72D379C38A1F54A7576307DE17C3449A99B6EBC4484B268AA4B2A3AE7E0860DCABB675BEC62528B9430D25B0919F827953C78F3C3748F15CB36E18BD008A0F4F3922A8E18CF1FCD13795DA9C5C1040F5BBD6F0D83F58F1F3E9C1FD32E4AC9D4874C37EA5A9419162DAA296750B1A3876DF71AC6F9E3113D2B52B92F23007B007FD56564FB7B34C021813D6E101C1A08D929597B040F6DF4C8DC0BB7,
		ram_block1a_24.mem_init2 = 2048'h4472AFF13128D2F1FEF3CF7F63B439E838057A8F00FC95D4FACED2EFA51F17C4BEF9E7D3FA8D658EA78C670956C6DCEBB8E7779A53CCB553DD25672E5BC196B688698D67E7ED78B95FCE88B8D40497649817DBAECD3E9F125CE0F384801461B8FCDC5B69363C4B2718594A2074FD4CD565ABE77AAF5A1B8E49950E906E084BE0C790BB409981FFBC54602CF9BDC72FF6503D94257BEFA9D7A8B0B2FF617CFCB6C713881F6D1EBC461B314BF5D5F9A7947ECA8DD20722304EE4D75D44A1779A1CB93D6D269CBB2190D90EA3441D9BF4A4E62F4872A2CE4438D14098838759D9BCEC1A3E0F2E43F2754917C687639CEC7990A31D770A8B9CA8CFAD29C3D4EF37E4,
		ram_block1a_24.mem_init3 = 2048'h27996997E223E0D32FC954F2F12382323E67BF665B6546DEE76EC499BE777ECC0FF0D5E63A955022F08E382CB4B9386ED5799D543D3A02630FA9E6B2B9072521D97AB8EBFB2A2F84AEAC5044257E211E9C3E773CF9696603C6BF8CCC09796EB578250A1CEB0BCE4D03559EFF5A0984FD4FC399EFD0DE7506F1FB6FC6383E35FD6074886B7EFFCD3887E95D0F9F8B23B4B10B23D2FC6FF88C7E25E0A8C1F08950F84C6CCD7B637A935E6A65DCCBA7079A979420C005CC85142196FBA2324783BEB468AFE8C33DF4C435EBA35906D3319455D1C63AA151923F5CE47F3818DE94889DAC18644D257CA6B5B9C1C64931A01CF23C498238D2FC4FCB6E101A423FCC4F,
		ram_block1a_24.mixed_port_feed_through_mode = "old",
		ram_block1a_24.operation_mode = "dual_port",
		ram_block1a_24.port_a_address_width = 13,
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 24576,
		ram_block1a_24.port_a_first_bit_number = 0,
		ram_block1a_24.port_a_last_address = 32767,
		ram_block1a_24.port_a_logical_ram_depth = 65536,
		ram_block1a_24.port_a_logical_ram_width = 8,
		ram_block1a_24.port_b_address_clear = "none",
		ram_block1a_24.port_b_address_clock = "clock0",
		ram_block1a_24.port_b_address_width = 13,
		ram_block1a_24.port_b_data_out_clear = "none",
		ram_block1a_24.port_b_data_width = 1,
		ram_block1a_24.port_b_first_address = 24576,
		ram_block1a_24.port_b_first_bit_number = 0,
		ram_block1a_24.port_b_last_address = 32767,
		ram_block1a_24.port_b_logical_ram_depth = 65536,
		ram_block1a_24.port_b_logical_ram_width = 8,
		ram_block1a_24.port_b_read_enable_clock = "clock0",
		ram_block1a_24.power_up_uninitialized = "false",
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_25portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "none",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.init_file = "BRAM.mif",
		ram_block1a_25.init_file_layout = "port_b",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mem_init0 = 2048'hAE8FCE9A3E24FAB1C4A905A9051E3E3AAA4D73732805A6822FEC54430E1AD82AF07D34B414584EA7ADCD9D22C880BF96F0723130A750656C08F942B87425EF07F139210E8AD836041BA2603EBEECA4EDB89FAB743EF9754430E0C5B1EC841C586CD8D93AB7944CC7C9EFFC6B5E9E0EA53C6FECCBD19A9CCCA0ECB26C9E7DAB4BBD2FE49DFC3E84827C6DB1C4520535EF992BE65CF5EFFE77C5AD25F96871F69F34C5F4633FE781B50289F2D877922DB53CCAC207B778A3D4DFADFCF5A009E091C4A6AE202D09105FD23C41B20E8D6F65C47F6BE06FFB768E359CE36BDCCF2B1FC8856BE02291126BA71978DA69D743E330F41D0BE03A534BB9D8669CBBB2753C,
		ram_block1a_25.mem_init1 = 2048'h910F0001747F11ABF9895FFD7BAC2644A8E774D23B8861C7DCE7B47CD93F52523074B8B10E1E19A9C2B91FFE7070129EB1B792FB0D97F57E57D3EF4DD802AC27698F76EC6FCDBD795A13EB29CE1684D92F406DBDCCD7F70CCDC4161C5671EE067DC0D52D03B33D54FE124771B3A7118B1C8D79DDA20B9CAF88A9E8E846733332BBB23A29596F9610D07A00F1EF5A12B0109FC059A4CCCE271352EDF072987ECAA05DC42163921598B9D3E6C503BCD214C084398AEB7E42CBD0EB98C3973C0F238BAF06C3B0909B433943B1A914F9AC7E97DE931A774D3D5BA7C737B3CA2C721AFCEC37D24910442FA4762221FA2334357D6202A0CD32428CCC95782C644B87BA,
		ram_block1a_25.mem_init2 = 2048'h83E8F256614EE810DD6FF478AADA0086080811D39A6D02EF1AE09D60789F50065207737BBA15CF6FB97F8467E5816D347D70EAD8C82E029237A23D983AB25D8A99F38BABB3FF66DBD1A092FFEF6D9255C81A6554421A8419B690361012DA4B4A259F931D3FEB07FF47B96DCD9189D299C782C8FCD0209FBC627E7E877A0B2E1AD8430F9E2897581D03372707F43836286FE597947E4A300C0F58D23A2EFCBA97190B646C8D7065E6D0985BC78206032CF4B8D2141A9129CD85593C8F6EBAB87F2AEFF0CDE4BE0CEC268D8C74752747385978649345EA5830E84470A7D7A34876D4C4E611DFD01A7DBA1406021BBC6F0AC18FFF95E8BBFF777CCCFCD84F6BDAE5,
		ram_block1a_25.mem_init3 = 2048'h66119BECD7BD4A843E838914C846245EBFCE976CD5E675E4D9012378F4235D0B101044B8782C4307E4AAB325CA324EA8D7307E8CE619F47CC10B2901643076DDE971DAE8BE5CE3DCFD4FC528E0A124E494D3D3CDF8F3FFF8D36069ADC4A0E0498505C69CFB5859F976EB27CE9F10A17564551FACA0A17D35FC4E5701DC43E8552002686FEB03CDD80F7F72C169D2146C9290C0521C8C0A213CFBED48E47B678B97D4BA4213BC015D82105461302E9ED92B233D3E67D87B7E304926AE7382A1687E787AEB02858C00E8FFB45A11DC3FD76091BF9A5D3B25C0B026F937C694C4904A403C77FCAE33FFA600F307BF695CE2578FBD40B09E5CC98083201C44C6E7B8,
		ram_block1a_25.mixed_port_feed_through_mode = "old",
		ram_block1a_25.operation_mode = "dual_port",
		ram_block1a_25.port_a_address_width = 13,
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 24576,
		ram_block1a_25.port_a_first_bit_number = 1,
		ram_block1a_25.port_a_last_address = 32767,
		ram_block1a_25.port_a_logical_ram_depth = 65536,
		ram_block1a_25.port_a_logical_ram_width = 8,
		ram_block1a_25.port_b_address_clear = "none",
		ram_block1a_25.port_b_address_clock = "clock0",
		ram_block1a_25.port_b_address_width = 13,
		ram_block1a_25.port_b_data_out_clear = "none",
		ram_block1a_25.port_b_data_width = 1,
		ram_block1a_25.port_b_first_address = 24576,
		ram_block1a_25.port_b_first_bit_number = 1,
		ram_block1a_25.port_b_last_address = 32767,
		ram_block1a_25.port_b_logical_ram_depth = 65536,
		ram_block1a_25.port_b_logical_ram_width = 8,
		ram_block1a_25.port_b_read_enable_clock = "clock0",
		ram_block1a_25.power_up_uninitialized = "false",
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_26portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "none",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.init_file = "BRAM.mif",
		ram_block1a_26.init_file_layout = "port_b",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mem_init0 = 2048'h9FEE8036FB44413006A8027E8845F110886E39B9F563251202EC13C9957B5D36E8547DA3F33ABC2EC2C1EDAE271F1DBA847332203F3BD29895F1AE399437FD0CF9307C18F70CDFC3B4284AF183B080F1FFA1ABB70D3CB4535C3A24606115D366DFC0197B6824AD43513F1B0D511BA99E7F67FAD3AE826508103C08B884BCB5F4F927F8F1CEA6580185B8FFBD49038581FB267FAC99372E98C4F9E56EC1F848E7FFAEFDABE4C43A1434DD36AFA39F2F0637CB9DAFB00155131B5D0DCFD87DFEF6C7969784A49C1434D55839E9024B7D2ED67F9980D2C4E610B4383D08EACBB2A627441F80B9A6D8B400BC046AEBD27CA1AF3CF946FA56829A0538C113E5D0F435,
		ram_block1a_26.mem_init1 = 2048'h830D8482E38C9AA8A4975DFFA5904E20475AA3BF03B3E63F854102FCDE31E1DE30E9082BFB08806E084566C18CBF945537F2BB7A96701BFE6FE9E1337C3D4A12A42E2917899D6518581C1EC405176A04CB10DC39F1F0CB7723B1F5EFF7A89DF8A07F21619D3454DCE57E8B4BCFB9442CFF8EEE7FC2F862EC6217D8D039121D96C26C1CEA75FCD65F6D5D837740D1E3B47FFE9146E607A10787B79180FCBE205760491A509B6DDB42D5605CC21C554F945152EA8F04F1A0BFA619A9BE3FA580E58A8735BBCF0246C25774013B9010D837DC632301AE126862216580BC32F77E50E3812242A66ADB81E1FB907AEE86C2CECF83DDBA2344C0345494386D9ECDBB54,
		ram_block1a_26.mem_init2 = 2048'h5BF37FDA7DF33F93501800318B287EFCCC0F93EF9EF3DBCDC55F200000AA6F78D10707659A1F9B4F9FBF7BD9189DFD3E8208FE12200E241237E0FEBFF544354726048CCACC0AAD071041B0BFCFD678CB73E5F7597BE77FC7CECEA87002F7AEFEF9DF9C9FFFF683CFFC289DE00071C79CC786439EC00994AD60114E8A960C172D903443A61A63CB43040F40FACD0B1DAE087666BD8FEE91FEB03E6E3DB1301B0447132D1AFEA507F9EF26CC05193CE3F76C8C8505125F103F0179D7DEEFBCE457DB04DE140925FA10841EAC712D4354680DF1E1D0770ADF7658A173CD53A4A9F30722981656C4107A83600EC3A2CA71C4C87E7A7D0D706BC4EC200904D9475CDE,
		ram_block1a_26.mem_init3 = 2048'h25C1CB807385F165C00341F2519F8FC17DC887702DC584F90083063EE47D36304DD05621DC6CC3791106303FC5E22B11B6B03C0DF7BCED430007E023171E0900B7719AED3E841A253000046FD65E8B01ACD7D3CEF8C31801260034F5E659CB002E04829FE05E660685E0C20FE4D9AE02944759AC52FF84F80C46430067FA07422006884983FC34978C78441F71FBAFB391A784564CF3F94F4C05D668647BB2D1806E348123BF0F1F60E17C61602ED3DFCB490E81179BCF7E3E9D2E29E202CC7E1907F2B08271CC00FDFD7C3786205357EFAE8DE58317C0000C22F9FE072164205FFFD28F803C40006440E3DE02F78080AFA7EE3ECC60633457000051A7E49AC0,
		ram_block1a_26.mixed_port_feed_through_mode = "old",
		ram_block1a_26.operation_mode = "dual_port",
		ram_block1a_26.port_a_address_width = 13,
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 24576,
		ram_block1a_26.port_a_first_bit_number = 2,
		ram_block1a_26.port_a_last_address = 32767,
		ram_block1a_26.port_a_logical_ram_depth = 65536,
		ram_block1a_26.port_a_logical_ram_width = 8,
		ram_block1a_26.port_b_address_clear = "none",
		ram_block1a_26.port_b_address_clock = "clock0",
		ram_block1a_26.port_b_address_width = 13,
		ram_block1a_26.port_b_data_out_clear = "none",
		ram_block1a_26.port_b_data_width = 1,
		ram_block1a_26.port_b_first_address = 24576,
		ram_block1a_26.port_b_first_bit_number = 2,
		ram_block1a_26.port_b_last_address = 32767,
		ram_block1a_26.port_b_logical_ram_depth = 65536,
		ram_block1a_26.port_b_logical_ram_width = 8,
		ram_block1a_26.port_b_read_enable_clock = "clock0",
		ram_block1a_26.power_up_uninitialized = "false",
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_27portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "none",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.init_file = "BRAM.mif",
		ram_block1a_27.init_file_layout = "port_b",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mem_init0 = 2048'h2FF3384909BB83F613D811B0F18E74103873F84E03A02FC6119C0FF1FCB5A40F786F3CC001B51D2A17B22DA0EC9864857D897E83C5B32106C7812FD4F90804F114CBF2EC85C626D8D540989D1A894801167A3620728626598943EA99A8CA18603E1BE4AFE0861E534C43F06E986040207EBF86C061A213880E40FCFEC3035261FEDF874240462700034713E3A7F85A38FCDF804F01072909434608FEA7C71300F86B0274290402018166343FFE63AD01480F667024003105ABE60739E19F0C0D0879265F247E300CE16003BB7DFD8E870980265B6E063E0881A03DBBCD1D3C0301BBF05B46C6B82F01A30EBCEC29800481F8B6DB05E4E20E01A40DE767A90AE0,
		ram_block1a_27.mem_init1 = 2048'h78117F1160F47747E46F41FF0D40AE73F99C7F1184BBEF7FFDF09C4C20C0A051C68FD0D58708896F40F31C30FFFDC033C7FCDB84F0048979C0379AFC7F3F57EEE18E4FFDE60291FFFFDFFBF30817EFEFD52EEC39EEEFA767E78BF1F3C8338DBE9E3E3D200E2F4C24E4CA0543FF83046F7E4FA00393005D9431B7823037EE600C83E240463000A9B813007AF8C0D73E8E002209FCD1FFFFB86248988000BAFE5E9F90CC80F47FE3BE2A52B9DCE011DE19BEF9DC7A307124DDF238E9DC20400187E4A9007E309204005289C11DEF200937B2FD04E21692FE010A944051F18487119E5F3A23189C26610EA249D419F407046E5FA04D19B83BF471E4A9C4F9960414,
		ram_block1a_27.mem_init2 = 2048'h8BEBFFDE7D723191DFF83FD195DD40618207938F9E70138D9FC03FE01F5D80E1920703019A10030FDF807FC11F7D02A1C00002640401981257997C801FFCFA9FC008707404059200F01903802FFCCFC1840838E6840DF23FE119130FE2F0DF80E6285FA6C00D8E2FFFDE321DE00EF7E2FFF5C3A7FFFB9D6DE3F6B17DE1FF374AD87703BF3BF3C9C187E77FFDFDFF342B486704BD23EC8180BFFF7E3FD1CC318340830E08242617807F3F4C05F1CC298363008232C980900C81B8440CEF4F2A4304082733DBDC918360C113820DCC8414FE0EF92E53E9A10F47D78BF220BFD61CB7EF98EE72C7EE6B1E57FEFF77995E2F80EF04FC6407F810092FF9FCD53F7EAF,
		ram_block1a_27.mem_init3 = 2048'h5BF1F47FEC7BFF7E0000381140018CC043FF689FFE3BFBC60000F858E4611C007DEFBADFDFE3DC400001CE41C1E20B01F7CFC2F4F9B7FE8030001E1D111E0301FF4FA525C1FFFC0200003A10101E2301FCF5EC23073CE0060A000284001863016FE7FD631BA180000800000E00182F077BBF6673F300020003A18080007A0F475FFEF1B6BC00026073878381007B8FE7EFBF8DAFF30006F0F3FF03961DFB83C1FC7C3CFF6C40FEE0FDFF839E99AEA3D96F7918FFF867FE81CDE3D1D79D82B078BF3F1AFFFDFDFDFF0F83F3E7FF8020506FBF86FFFF1FF1FFFC5EF667FFE00707CFFFCAFFFC3E71FFE478FC5FFDE0C367A7A7EFFEFC7271FDC7F83FF1F9F9C067,
		ram_block1a_27.mixed_port_feed_through_mode = "old",
		ram_block1a_27.operation_mode = "dual_port",
		ram_block1a_27.port_a_address_width = 13,
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 24576,
		ram_block1a_27.port_a_first_bit_number = 3,
		ram_block1a_27.port_a_last_address = 32767,
		ram_block1a_27.port_a_logical_ram_depth = 65536,
		ram_block1a_27.port_a_logical_ram_width = 8,
		ram_block1a_27.port_b_address_clear = "none",
		ram_block1a_27.port_b_address_clock = "clock0",
		ram_block1a_27.port_b_address_width = 13,
		ram_block1a_27.port_b_data_out_clear = "none",
		ram_block1a_27.port_b_data_width = 1,
		ram_block1a_27.port_b_first_address = 24576,
		ram_block1a_27.port_b_first_bit_number = 3,
		ram_block1a_27.port_b_last_address = 32767,
		ram_block1a_27.port_b_logical_ram_depth = 65536,
		ram_block1a_27.port_b_logical_ram_width = 8,
		ram_block1a_27.port_b_read_enable_clock = "clock0",
		ram_block1a_27.power_up_uninitialized = "false",
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_28portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "none",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.init_file = "BRAM.mif",
		ram_block1a_28.init_file_layout = "port_b",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mem_init0 = 2048'hC0004792060018280EF0083701D077EEC78007900E1F3C040EF4007201E187FF8780831C0E0F032C08F82A21119987818204811C020C070108FE2805015987018204011302380109186F068403D9E301800441DB80780588007C1E81F19FF360802403D010782D83407B0E0FC07FE0E08000013C104420080078009EC07FF0A10000003C31C00000017823806079F0F90000003070C128004178306161D9F3F90010000070020008017809A0799BAEF98030000048020F080A7838A07F9F0FFF8000402048000E03407C3C22F9E70FE58000402400780007023C02224FC73FA59000002402F86E20023CC3208FE3FFE71003002402027402003FC2018783FFFF,
		ram_block1a_28.mem_init1 = 2048'h8001000060041000240F41FF0DF0EFFF80000000000000000500004C00F0E1DF8910270000B366109800800000FCC01F880124010FFB660098000400800C460E9E71B0021FFF6E008020040CF024160CBEFF33C41F1FFC18187C0E0C3000743DFFFFFD5DFFDFDFFB1BFDFEBC3040FBAC7FCFE07FF3F8DF9BFFB7FBFFFFC19FC003E2406E71F89F1FDF007BFFC0EF9F7C8022017CC1FF1F27C300998000BA9F1C00000002C07F0326218099C00011BF5E0000000A017138052ACA89C03001E1791050F800010C18398AF20101F035E9C80000F81C010C0C38DAF88011F0F1FFEF0020C4180700E419DAFE80100CF07FFA802046120600E42C8CF820030CC03FEA,
		ram_block1a_28.mem_init2 = 2048'h83E3FFDE7D723191DFF83FF19FFF7FFF8007938F9E70138D9FC03FE01FFFFFFF900703019A10030F9F807FC11FFDFFBF800002000000001217807C801FFCFF9F8000000000000000100000800FFCCFC180000000000000000000000002F0CF80A000204000007010000000000000C78084083C40000462121C08000000000708A788FC40C40C363E78188000020004283798FB42DC137E7F400181C00E0300003FFCF3F7DFDBF87F80C1B3FA0E0310001FFF5FFFFFFFFFF3FEC7BBD3100011A07FFFFFFFFFFFFFFFFFFFFFFFF2303BE37FFFF9FE77EBFF7FDFF7FBFFFF703FE337EF98FE76C7FE7B9E77FEFFFF57FFF300EF00FC6407F8100C2FF9FCDDFFBF73,
		ram_block1a_28.mem_init3 = 2048'hFFF1FFFFFFFFFF7FFFFFFFEFB3FE733FFFFFEFFFFFFFFFFFFFFFFFEF1B9EE3FFFDFFFEFFDFEFDF7FFFFFFFFE3E1DF4FE77FFFEFCFFBFFFFFFFFFFFBEEEE1FCFE7F7FBFEDFFFFFFFFFFFFFFFFEFE1DCFE7CF7FFEFFFFFFFFFFDFFFF7BFFE79CFEEFE7FFFFFBFFFFFFFFFFFFF1FFE7D0F8FFFF7FFFF3FFFFFFFFFFFFFFFF85F0B8FFFEF9FFBFFFFFFFFFFFFFFEFF8470187FBF8DFFFFFFFFFFFFFFFFFFFB847C3E7C7C3CFF6FFFFFFFFFFFFFFFFFD17C26EF7918FF7FFFFFFFFFFFFFFFFFFD7F87BF3F1AFFFFFDFDFFFFFFFFFFFFFFFFAFEFBF86FFFF1FF1FFFC7EFFFFFFFFFBFFCFFFC2FFFC3E71FFE478FFDFFFFFFFFFA7A7EFFEFC7271FDC7F83FF1FFFFFFFF,
		ram_block1a_28.mixed_port_feed_through_mode = "old",
		ram_block1a_28.operation_mode = "dual_port",
		ram_block1a_28.port_a_address_width = 13,
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 24576,
		ram_block1a_28.port_a_first_bit_number = 4,
		ram_block1a_28.port_a_last_address = 32767,
		ram_block1a_28.port_a_logical_ram_depth = 65536,
		ram_block1a_28.port_a_logical_ram_width = 8,
		ram_block1a_28.port_b_address_clear = "none",
		ram_block1a_28.port_b_address_clock = "clock0",
		ram_block1a_28.port_b_address_width = 13,
		ram_block1a_28.port_b_data_out_clear = "none",
		ram_block1a_28.port_b_data_width = 1,
		ram_block1a_28.port_b_first_address = 24576,
		ram_block1a_28.port_b_first_bit_number = 4,
		ram_block1a_28.port_b_last_address = 32767,
		ram_block1a_28.port_b_logical_ram_depth = 65536,
		ram_block1a_28.port_b_logical_ram_width = 8,
		ram_block1a_28.port_b_read_enable_clock = "clock0",
		ram_block1a_28.power_up_uninitialized = "false",
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_29portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "none",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.init_file = "BRAM.mif",
		ram_block1a_29.init_file_layout = "port_b",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mem_init0 = 2048'h80000000000000200100003001C077FE80000000000024000104007001E187FF80000000000000280100282001998781800000000000000001002804011987018000000000000000118000840399E301800000000000040001800081E19FF3608000000000000C034183000FC07FE0E080000000000000080180009EC07FF0E18000000000000000008003806079F0F980000000000128004080006061D9F3F9800000002000000000800020799BAFF980000000000001000A800020799F0FFF80000000000000004000002279E70FE7800000000000000000C000224FC73FA7800000000080082000C000208FE3FFE7800000000000000200C000018783FFFF,
		ram_block1a_29.mem_init1 = 2048'h7FFEFFFF9FFBEFFFFBF0BE00F20F10007FFFFFFFFFBFFFFFFAFFFFFBFF0F1E207FFFFFFFFFBFFFFFFFFFFFFFFF0337E07FFFFFFFFFFFFFFFFFFFFFFFFFF3B9F17FFFFFFFFFFFFFFFFFFFFFFFFFFBF9F37FFFFFFDFFFFFF7FFFFFFFFFFFFFFBC37FFFFD7DFFFFDFFFFFFFFFFFFFFFFFD3FFCFE07FF3F8DF9FFFB7FBFFFFFFFFFF83E2406E71F89F1FDF007BFFC0FFFFFF8022017CC1FF1F27C300998000BAFFDF80000000C07F0326200099C00011FFDF8000000A00712005210889C03001E1FF800000000000000001000101F031E9FF800000000000080001000011F0F1FFFF8000000000000001012200100CF07FFE8000000000000024030020000CC03FFE,
		ram_block1a_29.mem_init2 = 2048'h83E3FFDE7D723191DFF83FF19FFF7FFF8007938F9E70138D9FC03FE01FFFFFFF900703019A10030F9F807FC11FFDFFBF800002000000001217807C801FFCFF9F8000000000000000100000800FFCCFC180000000000000000000000002F0CF80A000000000000000000000000000C78084000000000000000000000000000708800000000000000000000000000004280000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000601881400802008008000000000481067018938018461080100002040007B10FF079BF807EFF3D0060322000000,
		ram_block1a_29.mem_init3 = 2048'hFFF1FFFFFFFFFF7FFFFFFFFFF3FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFDFEFDF7FFFFFFFFFFFFFFFFFF7FFFEFCFFBFFFFFFFFFFFBFFFFFFFFFFF7FBFEDFFFFFFFFFFFFFFFFFFFFFFFFFCF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFEFE7FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFEF9FFBFFFFFFFFFFFFFFFFFFFFFFFFFBF8DFFFFFFFFFFFFFFFFFFFFFFFFFFFC7C3CFF6FFFFFFFFFFFFFFFFFFFFFFFEF7918FF7FFFFFFFFFFFFFFFFFFFFFFFBF3F1AFFFFFDFDFFFFFFFFFFFFFFFFFFEFBF86FFFF1FF1FFFC7EFFFFFFFFFFFFCFFFC2FFFC3E71FFE478FFDFFFFFFFFFA7A7EFFEFC7271FDC7F83FF1FFFFFFFF,
		ram_block1a_29.mixed_port_feed_through_mode = "old",
		ram_block1a_29.operation_mode = "dual_port",
		ram_block1a_29.port_a_address_width = 13,
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 24576,
		ram_block1a_29.port_a_first_bit_number = 5,
		ram_block1a_29.port_a_last_address = 32767,
		ram_block1a_29.port_a_logical_ram_depth = 65536,
		ram_block1a_29.port_a_logical_ram_width = 8,
		ram_block1a_29.port_b_address_clear = "none",
		ram_block1a_29.port_b_address_clock = "clock0",
		ram_block1a_29.port_b_address_width = 13,
		ram_block1a_29.port_b_data_out_clear = "none",
		ram_block1a_29.port_b_data_width = 1,
		ram_block1a_29.port_b_first_address = 24576,
		ram_block1a_29.port_b_first_bit_number = 5,
		ram_block1a_29.port_b_last_address = 32767,
		ram_block1a_29.port_b_logical_ram_depth = 65536,
		ram_block1a_29.port_b_logical_ram_width = 8,
		ram_block1a_29.port_b_read_enable_clock = "clock0",
		ram_block1a_29.power_up_uninitialized = "false",
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_30portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "none",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.init_file = "BRAM.mif",
		ram_block1a_30.init_file_layout = "port_b",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mem_init0 = 2048'h80000000000000200000003001C077FE80000000000024000004007001E187FF80000000000000280000282001998781800000000000000000002804011987018000000000000000100000840399E301800000000000040000000081E19FF3608000000000000C034003000FC07FE0E080000000000000080000009EC07FF0E18000000000000000000003806079F0F980000000000128004000006061D9F3F9800000002000000000000020799BAFF980000000000001000A000020799F0FFF80000000000000004000002279E70FE78000000000000000000000224FC73FA78000000000800820000000208FE3FFE78000000000000002000000018783FFFF,
		ram_block1a_30.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF7FFFFFFFFFFFFFFFFFFFFFFD7DFFFFDFFFFFFFFFFFFFFFFFFFFFCFE07FF3F8DF9FFFB7FBFFFFFFFFFF83E2406E71F89F1FDF007BFFC0FFFFFF8022017CC1FF1F27C300998000BAFFDF80000000C07F0326200099C00011FFDF8000000A00712005200889C03001E1FF800000000000000000000101F031E9FF800000000000080000000011F0F1FFFF8000000000000001002200100CF07FFE8000000000000024000020000CC03FFE,
		ram_block1a_30.mem_init2 = 2048'h7C1C0021A08DCE662007C00E600080007FF86C70618FEC72603FC01FE00000007FF8F6FE65EFFCF0607F803FE00200407FFFFDFFFFFFFFEDEC7F837FE00300607FFFFFFFFFFFFFFFEFFFFF7FF003307E7FFFFFFFFFFFFFFFFFFFFFFFFD0F307F7FFFFFFFFFFFFFFFFFFFFFFDFFFF387F7FFFFFFFFFFFFFFFFFFFFFFFFFFFF8F77FFFFFFFFFFFFFFFFFFFFFFFFFFFFBD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_30.mem_init3 = 2048'h000E0000000000800000000008000000000010000000004000000008000000000200010020102080000000000000000018000103004000000000000000000000008040120000000000000000000000000308001000000000000000000000000010180000040000000000000000000000000080000C000000000000000000000000010600400000000000000000000000004072000000000000010000000000000383C3009000000000000000000000001086E70080000000000000000000000040C0E5800002020000000000000000001040790000E00E00038120000000000030003D0003C18E001B8700200000000058181001038D8E023807C00E00000000,
		ram_block1a_30.mixed_port_feed_through_mode = "old",
		ram_block1a_30.operation_mode = "dual_port",
		ram_block1a_30.port_a_address_width = 13,
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 24576,
		ram_block1a_30.port_a_first_bit_number = 6,
		ram_block1a_30.port_a_last_address = 32767,
		ram_block1a_30.port_a_logical_ram_depth = 65536,
		ram_block1a_30.port_a_logical_ram_width = 8,
		ram_block1a_30.port_b_address_clear = "none",
		ram_block1a_30.port_b_address_clock = "clock0",
		ram_block1a_30.port_b_address_width = 13,
		ram_block1a_30.port_b_data_out_clear = "none",
		ram_block1a_30.port_b_data_width = 1,
		ram_block1a_30.port_b_first_address = 24576,
		ram_block1a_30.port_b_first_bit_number = 6,
		ram_block1a_30.port_b_last_address = 32767,
		ram_block1a_30.port_b_logical_ram_depth = 65536,
		ram_block1a_30.port_b_logical_ram_width = 8,
		ram_block1a_30.port_b_read_enable_clock = "clock0",
		ram_block1a_30.power_up_uninitialized = "false",
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_31portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "none",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.init_file = "BRAM.mif",
		ram_block1a_31.init_file_layout = "port_b",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mem_init0 = 2048'h7FFFFFFFFFFFFFDFFFFFFFCFFE3F88017FFFFFFFFFFFDBFFFFFBFF8BFE1E78007FFFFFFFFFFFFFD7FFFFD7DFFE2678FE7FFFFFBFFFFFFFFFFFFFD7FBFEE678FE7FFFFFFFFFFFFFFFFFEFFF7BFC661CFE7FFFFFFFFFFFFFFFFFFFFF7E1E600C9F7FFFFFFFFFFFF3F4BFFCFFF03F801F1F7FFFFFFFFFFFFFF7FFFFFF603F800F1E7FFFFFFFFFFFFFFFFFFFFC7F9F860F067FFFFFFFFFFFD7FFBFFFFFDF9E660C067FFFFFFFFFFFBBFFFFFFFFDF866650067FFFFFFFFFFBFEFFFDFFFFDF8660F0007FFFFFFFFFFFFFFFBF7FFFDD8618F01C7FFFFFFFFFFFFFFFFFFFFFDDB018C0187FFFFFFFFFFFF7DFFFFFFFDF701C00187FFFFFFFFFFFFFFDFDFFFFFE787C0000,
		ram_block1a_31.mem_init1 = 2048'h0000000000000000200000000000000000000000000000000000004800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000800000000000000000000000028200002000000000000000000000301F800C0720E000480400000000007C1DBF818E0760E020FF84003F0002007FDDFA833E00E0D83CFF667FFF4500207FFFFFFF3F80FCD9DFFF663FFFFE00207FFFFFFFFF8EDFFBDFF7763FCFFE1E017FFFFFFFFFFFFFFFFFFFFEFE0FCE16007FFFFFFFFFFFFFFFFFFFFFFE0F0E00007FFFFFFBFFFFFFFEFFFDFFEFF30F80017FFFFFFFFFFFFFDBFFFFDFFFF33F8001,
		ram_block1a_31.mem_init2 = 2048'h00000000200000000000000000000000000000000000000000000000000000001000020000000000000000010000000000000000000000000400000000000000000000000000000000000000000000400000000000000000000000000000000020000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000400000000004000000000000000000000000,
		ram_block1a_31.mem_init3 = 2048'h00000000000000000000000000000000000000000000004000000008000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_31.mixed_port_feed_through_mode = "old",
		ram_block1a_31.operation_mode = "dual_port",
		ram_block1a_31.port_a_address_width = 13,
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 24576,
		ram_block1a_31.port_a_first_bit_number = 7,
		ram_block1a_31.port_a_last_address = 32767,
		ram_block1a_31.port_a_logical_ram_depth = 65536,
		ram_block1a_31.port_a_logical_ram_width = 8,
		ram_block1a_31.port_b_address_clear = "none",
		ram_block1a_31.port_b_address_clock = "clock0",
		ram_block1a_31.port_b_address_width = 13,
		ram_block1a_31.port_b_data_out_clear = "none",
		ram_block1a_31.port_b_data_width = 1,
		ram_block1a_31.port_b_first_address = 24576,
		ram_block1a_31.port_b_first_bit_number = 7,
		ram_block1a_31.port_b_last_address = 32767,
		ram_block1a_31.port_b_logical_ram_depth = 65536,
		ram_block1a_31.port_b_logical_ram_width = 8,
		ram_block1a_31.port_b_read_enable_clock = "clock0",
		ram_block1a_31.power_up_uninitialized = "false",
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_32portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "none",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.init_file = "BRAM.mif",
		ram_block1a_32.init_file_layout = "port_b",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mem_init0 = 2048'h2D4CBF4A3509CEC43B5686CFEB5B7273BBA22436DA55FE1F56C7C25FDB428AC9A39F3C61114DC2149204A2EE9B4D0D881DD8EAB25503D5AE806A1F7000FFC60CB9EF38A0523F9DEEDE012EE3C7391E3167141FA87ECFFB2B8FD5CC8D3FC63BA31E1CC5D301E3D81B81D34F1F3ECCAF94B251C29CD4213729CE9456C6686C3592DDAC877CD9BCCA9319312F9F1C3083F41585FE3BA7696FC8EA3DC50A4C7270B9FBA2098757FFD475221DDE535F30D0C96BC37084A6299D8776E5B471831862095B94A090D07C178BEBE54D47C572694A7FC0704D08F011CA1D5B6AC2CEA631CF91EF0233322C34995F5368DB699685C591DFEA9BD0AC21D67120E35EEBA54C31,
		ram_block1a_32.mem_init1 = 2048'h9F47A30B54D1EAAEBC5FE394F12AF764A7DBF33492E39332611D0624C628E0A5CAE26BBC1E99DEB0F854F87A8DCC7BF2B3A23CDFFF1E7CB36FF2D14823C3B29897EB5288BF130D264D94DDDA4A5CB55B0CD6C3EABF6BEF01FDC4481293D1BE8D6657B7856198F263532D0D09A5B58C1D278969CE2F2D87D49EFB7906C83245AFB6FE98AC7FA1A5030710C0D07D3EBC48805E551BB008F3395CB05DBA784FF44652566F0C201B56655C229BB29EE602B5EE107D8D6BFF61C232E1A7E0F6DE30DF0B0825FCF8D64C80FF009B37E9466098EA6A6FCF7AA9B6BD3D2A3023E9B035E08FE40946445949190938D4412CD667CF8F1E65D01101D3611A4F03A1B0A049CE,
		ram_block1a_32.mem_init2 = 2048'h065974D6A0E593E209C129D69528AA46D92D692A8205E4E143B06887FF17A8F445ADC5C7D62B5BFB78E38449F6983540BCCACBD6A8D3E74C45B146972D32B454F252ABB3388E355D0FA7BA12F08FA1E746D09144AC7C67013003E83009EAF180C6D3CDDB4D3C22D4FFAA6E8CB5AF4E0CEA5DC7EB6CC2F456F4A8DFB6F68069BF68CE4AF52AFD180DCB152BA45B5152BCF6D459B0F3B87FD44B0D5D93884E48FE9A14B3585B38151DFDCBEA212E3DD9B9D0D48175CE217606E6A99CEA3283299C1754F53C56B064ECD34B54CB948E4CEE50C6C6A8EB0EA820AF971C74AF7B0308D3894111F4A3AED1A50F28129E2AA8AE7FC7A16B6331D79C6103113DC865DAAB,
		ram_block1a_32.mem_init3 = 2048'hE4E7B0EF89C177BA63F9AD1FB9E1A8180112C7A649F4A02AE5D7C6FDDC58B34DF15F31F43654011768FC7EC7B42E8D2E7361BF73F7665325FF303352A1BA1B5893809FD5F37304897E98F68FBFFA962D78B5F4F2FBCEC6E29066F4111CF047B4B218C4B31AD7CAB1D7235A2A4534339ED7D7740326FCFDD8751190D07928B11659D3B5D9D3E9053C1A2881EEDF5371B9CB3D8A7CD34898173488142663821135BF40EA76F1CF94E1DACF9541B88AE4127EB1680FAA4DCEDCBF98D8A9A020EE8FD0253A66714448509113A1A08EC0961A4479D41DBD38AF23D45ECDFF03ADA33F6543CB3F1D89329DD0DCF79C05978B6484F8CFF5774E1D8DEE0595DE9550445F,
		ram_block1a_32.mixed_port_feed_through_mode = "old",
		ram_block1a_32.operation_mode = "dual_port",
		ram_block1a_32.port_a_address_width = 13,
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 32768,
		ram_block1a_32.port_a_first_bit_number = 0,
		ram_block1a_32.port_a_last_address = 40959,
		ram_block1a_32.port_a_logical_ram_depth = 65536,
		ram_block1a_32.port_a_logical_ram_width = 8,
		ram_block1a_32.port_b_address_clear = "none",
		ram_block1a_32.port_b_address_clock = "clock0",
		ram_block1a_32.port_b_address_width = 13,
		ram_block1a_32.port_b_data_out_clear = "none",
		ram_block1a_32.port_b_data_width = 1,
		ram_block1a_32.port_b_first_address = 32768,
		ram_block1a_32.port_b_first_bit_number = 0,
		ram_block1a_32.port_b_last_address = 40959,
		ram_block1a_32.port_b_logical_ram_depth = 65536,
		ram_block1a_32.port_b_logical_ram_width = 8,
		ram_block1a_32.port_b_read_enable_clock = "clock0",
		ram_block1a_32.power_up_uninitialized = "false",
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_33portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "none",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.init_file = "BRAM.mif",
		ram_block1a_33.init_file_layout = "port_b",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mem_init0 = 2048'h91FBABA9EEB5BBF420CE91BBE8D1CB21811AD2AAFD3243442CEC1AB941E194FDF16075A605F9F89F1F3BFBCE63F11AA1E609390AE0BD8A13A937847D8F58BAD977678A74397F3D1322B3D4DDC0F515309829E51323A751A5B5381C99E9A3C42B612D588B68BB91ADE08B009B4EF775330FD9AE98E29D302C21CFA82E58D766DB864D5176FF41BDA11EC63BCD15F549A65D6F2A35D54636FC9E4C805D545FF08157FBF222C2402F5CBC66388ED160218EC40FDB9FBA0A5C3CF0151DAC339E0B5EC4569043A88FD415126DCF71CB338C1DC089064E5380D9C293CDCBB612B37125AF9D30409052181978965E9778C3DAFCAFDFBB012DD0441611CE505A00E0BE04,
		ram_block1a_33.mem_init1 = 2048'h5F92C7778B182B531B3A32505AFAE0E9DE3BF6477CA8AECDD424D418A542F060C95B3F16EDEF420A6CD1ABB8D082CA2E82DEC035AEC061087CDA0EBC796F6C4456759A53C22CF684FD2CA5180548685DFEF2905BE097F6A7269620DF8CE6C0D6F483AFCD22B680F9A34B6E4E4E1576C699F5BB4121C53F61749E96071324B300855B6BC3A58AF7F1664C4A3E45E542E8260C3A805AF785BAA693866197CAC66AC6F338489A5CBBA8BDD4036293F6E82223FE7A8F927F7375AFBD8E9E2344C6A542E578779B77E6768B3B2C20A070BC6308E55CB7A2B5C925DD7C30C12CB4027850EE80E622217959DCDE9E768DBB7B1B9C378D188ABEA964FE961C3A878CE234,
		ram_block1a_33.mem_init2 = 2048'h4E096D932D8D657B24782D3D9638D1C8ADED8B73656DC57CB3BADB9C4E24FC6F865523CA2C0FBA5615DA6295549EE714F7F25116767F328DD8241F78507DBC10FE6A5293266ACADBB22C136DE20AD478F4E0AFAADF2C7B6D9EC9B021C5AFFDF094FCB69D75F33FC9494946E1876CE21730EF3D276F891B1D643AEEA1DDB3E02BE60630474926D0D4F313BDD4CB4B708DF77A9C709E44AD30F30105398E5A17AD1E2FBCCC98A150D3632BDCC32E1DF8EB4AE41F9A31283E28EC8D84DB0B1CE2F882D6B115EE2C976BBF4AFE581AB455B02B898E91A5E77C27A62496F21B750756C21AF265358E8A64BFC4BDF84C7DE3AB8E32C0DF7A4F4DC46F3254084B3FE85E,
		ram_block1a_33.mem_init3 = 2048'h19AA6E3D9E4A9ADCDF6F0A1757E5E35B1E6FE3D8353D1F29C34FA7E3B1120C148A17AF804F75C0EC6A0847BEC4731710FA7F1881BF942EDC73C5FB37C9824210E4EB81A9EE5132A6071231CEE30FDF41E3EC8345E70BF9A1C7F1FBD0B5C4ED14C2F8999982836DD01065A1FAAA8E49527C93890A0E0B3F5679B689D69F6DD7A2E4F36E277F63C1CBEAFD683A5EAEFF513095D620BA4E3E9FD25D140424B1506A9B2BFCD3B4CB5960655B1B49C5E8C47B8F6760B9B2CB0C1E7F9D5DDFA4E1DFF7752FE4BD14C05692A144DCAE60F18D963757547F6CBC2DF6061E8CD07808390A6B030C18182EA43CBCE5705003FA40EF2E801352124709F2E3EF1D5F1EEA90A9,
		ram_block1a_33.mixed_port_feed_through_mode = "old",
		ram_block1a_33.operation_mode = "dual_port",
		ram_block1a_33.port_a_address_width = 13,
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 32768,
		ram_block1a_33.port_a_first_bit_number = 1,
		ram_block1a_33.port_a_last_address = 40959,
		ram_block1a_33.port_a_logical_ram_depth = 65536,
		ram_block1a_33.port_a_logical_ram_width = 8,
		ram_block1a_33.port_b_address_clear = "none",
		ram_block1a_33.port_b_address_clock = "clock0",
		ram_block1a_33.port_b_address_width = 13,
		ram_block1a_33.port_b_data_out_clear = "none",
		ram_block1a_33.port_b_data_width = 1,
		ram_block1a_33.port_b_first_address = 32768,
		ram_block1a_33.port_b_first_bit_number = 1,
		ram_block1a_33.port_b_last_address = 40959,
		ram_block1a_33.port_b_logical_ram_depth = 65536,
		ram_block1a_33.port_b_logical_ram_width = 8,
		ram_block1a_33.port_b_read_enable_clock = "clock0",
		ram_block1a_33.power_up_uninitialized = "false",
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_34portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "none",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.init_file = "BRAM.mif",
		ram_block1a_34.init_file_layout = "port_b",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mem_init0 = 2048'hBFFB56FFBF454153523A8E1C109473B0C3E4CE9FA6C42790DF775084213B6D5CB1FDA3E822D624C9C03BECEF63CBE5574E35C33E3C97C811EE4BA87113FAA02BCEE07BF0E0578A11789CF3D623853BDC5CDF96CCC4577634F51C6837FA01DBF0B16B3D6C883BC6E40D10F22E86B55EE4B3DC406B5D7D6E3DCD1448DAE80D9A883208DECA1B41A7AFDD88751E3BEF5E3E540B65CB034703C28D08F95E7A5C5E9D570CE4D93F07007A9F22D6D06CA77DC645B0E74348CFCC2987143128282FBEA145AB07DFCA4FDFC0BC4A40683525B2A5410420039741B3D668764155C813308B04FC2FDD2DC56BCDB87A5626A353DE1404BFC40BBF419A08110D51359170B088,
		ram_block1a_34.mem_init1 = 2048'h7A169B5238A00064FC6AAFD7D91BF513F1BBF251397067A2B6340398A3F223A83AFFF1208BC3D3DC798721BB252C2F1F75763C61146311DC909D987FD6132DDDFEF6FA60A50323BC08895280C6312DE763B5FCCE2760CFBF0FDABE7097D8B02182C5FDEB857240E4DF1B0374BEC972A0C016D34858B0CFA494B467E898D0427B369CF348583620AB87E765D65CD72263B398AF88A1D2B4769B63A1D22E0D00E860E3BF973DCA2466BDD1CC6214C6CED87CEFCFC721BD6C56A7A670FB4A56406A4F7FBDE43B1BDC8E012BA6C54EBAF965281FBCF8B85201FC56AE0F47C04F491A051F010A1FD9F9C44C9ABF41009519D1A04FF01F1F44B1E3F9A224B50984F8D1,
		ram_block1a_34.mem_init2 = 2048'h1DC8DCBF815A070E062F7BD4B7E20B125EE5DF27C6BA2E0C056CAF61EDE78522C3C9DCFBC798E4661AEDC7B4FB483778952AB7B7E7E0E4A434949E0946F221F991A6F5A53FE52FB072BEB25CB9839408C934F2105FE0248236D669FC9BEA5FE7C931D230762B841A7CD6BF3BC9F192ABE13553289C041CBA5644919030799AA0116D7B78FA0A37D9A658CEC02A70B958E0F51F706329FFF4A66230E54761654387B422FD6489E55338D4E1EFDCC6803EFF3594BEE801C8CBCA723DE6D822DAB8BFF7FD12EA010C63AFD0F7E4CB42DF82A45FC9385316D92BEA5405E7889307201CFE7B645F4BACCBAC04EBE64D9BCD176494E11A55A3476075C213E44FD1BD37,
		ram_block1a_34.mem_init3 = 2048'hE396C8761330D4061EC3A1ACCC529654E10E797FA1FE809827A1795DC34B2451E77D387BBA7686B58C66F16C44264F79515C78FAB4E77BE562EB23CC3417BD0B4B4F44CEF46A00C7B833275ECA0FC0EE4B4B78790A828682FED34FCC426C5533245F41B81E011630FA016F687ABC493B26749A2F1F00A6D568922F527CC85F6D3A34D92DC39298A95B80D5CC80725539EA71CD42E1F270029625340851BBB57A67DBEDD7F775214CDDA2BF48023CA6E561DF513E6D34603D56207D3500E52AE3EFEFC5FF873A303EE6BB5DE498FD2B22B98F643F8347D10BB0A23D94CE000F13BCC2AC34066939C598B92FE7A007B033F581BFFFCC11040D51BAA39BBDCC483B,
		ram_block1a_34.mixed_port_feed_through_mode = "old",
		ram_block1a_34.operation_mode = "dual_port",
		ram_block1a_34.port_a_address_width = 13,
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 32768,
		ram_block1a_34.port_a_first_bit_number = 2,
		ram_block1a_34.port_a_last_address = 40959,
		ram_block1a_34.port_a_logical_ram_depth = 65536,
		ram_block1a_34.port_a_logical_ram_width = 8,
		ram_block1a_34.port_b_address_clear = "none",
		ram_block1a_34.port_b_address_clock = "clock0",
		ram_block1a_34.port_b_address_width = 13,
		ram_block1a_34.port_b_data_out_clear = "none",
		ram_block1a_34.port_b_data_width = 1,
		ram_block1a_34.port_b_first_address = 32768,
		ram_block1a_34.port_b_first_bit_number = 2,
		ram_block1a_34.port_b_last_address = 40959,
		ram_block1a_34.port_b_logical_ram_depth = 65536,
		ram_block1a_34.port_b_logical_ram_width = 8,
		ram_block1a_34.port_b_read_enable_clock = "clock0",
		ram_block1a_34.power_up_uninitialized = "false",
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_35portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "none",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.init_file = "BRAM.mif",
		ram_block1a_35.init_file_layout = "port_b",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mem_init0 = 2048'hBC05B03F1FF962770C0D40700F2FCF87FC00CFFF1FE0400F807893B022839BEBB1FDCE18006043078D442CEE60439BF103FDC8390323EB1EA1847C703804AB3E03E07CF300788B1E31473F2CD13B372D1C8070F8E7F8C33AB75FA819D93FF72F5D907DE7EDC443E40153B190BC3B7D175FD00FE7FBFEFBE20153BC44160CB17D32F01FE6FFC27A601EDF0FA41FFE31D970F32720E7C4FBFE805F09E45E5EB17D737FAF20FFF8F84680751F6842003DC069FFAF001FF0241788CFD38217EABFE669FF87F81FF02FF7A017A84232E2BFE26D9DC7E813FAD23DA01FA3D5F86031802D25CFD920FA4236A723B9F9DEA015EB2D27C03E20FAFAF0110DB907F90375FF,
		ram_block1a_35.mem_init1 = 2048'h1B84828BB89FF39FD9E5F437C00AF57B91BB8389A29FF70311AF95E69002E1A318FF8000B21CC421984F9DC59410D52954F60341A4FD06213E07BD81FF83D7EB5EF6454087BD24A10617DFD18641D7E37BF640ED87FFFC020035F451D78046E7FAC777EC878C1341D084C555DEC1D4FFD9067B68BF0E1FC4F33833F578F0D5BF1B0E7328BFBC4747E06850053D37C46F1F0E3F683F7443D6DC2C20057FF3FFCF44623F203FFC47E1C608601D57CAF7BF606E4FF83F4D83C9DC7830BE014AFFAF466C4DCC38E72340F93460040DF146DE08EC4CD827E7E2FCA631E0043E05F6F721EC072DA0FD6E7CB6955C700C95E6FE8001B7381FF8265FF60DC0700F8504F0,
		ram_block1a_35.mem_init2 = 2048'h05C844BC91CFFB71E07F08282B361AD585E1C700B7EFFFF3E67F88F2013662F58EC5C4E4B78FFFB568FEB8A213F3E067AAE688E8879FE4FB42D400AABA986A31AEE288A45F9C1FFF58DE0CEE2B2BE8FFF0F0897D3DEF9FF3C8BE7E0A0A1BEBF7F0F0497C76EC0C4782BE1A0A3F91A6BFD0E4C90FFE87E3678FBE98709EB1A47F38F4837FF8D1E0C65BAFFE2084EFE9DF38E86750F3D3FF035BBF8001B8E7DDDF462840C2F0DF07A4FE1F400FAC03583A06281B80F45F0E0C681FEC0AA83F06E446D67B13F65F08FC293F660AA8075FFE259E403DF7120EBC6ABB1407E8060760759C7A6173B65C5F50CBFE01AC0E813D6486E803F393579F988D4403A800FD7D,
		ram_block1a_35.mem_init3 = 2048'hEF854818927B9FFDDCBF93AD5DD6805FEF0E7918DA7DFFF014FEC3D2115E2E5DEF1F3804D20DFFBE0FFCC37114F24D61691C0704CBFD30FE7CFDDC705D63FCFF790C3B0C1A034BFE20AFA849D56B399B7B0C007C10F9CFFC606EE0D141337CCBB61C01B810FB39EE68BFDC05434370EFB614580B10FF19948A2D8C1D410B91FDB2140A29CFFD3F92A83FCE31400E52E8B211FA209FFE7FB001B80BF1CF431287B707DA148BFEFEC202BE80B7C1C0038E370346FC13FFEFE08BFC42F943060F8F372FC23F1BFE0FE0F07FA2A85B010ECF313F443F10780EFDF07FA29801F406DC61021C3C13EE33FBECBC20F8400011FC65800FDCD3C7FBFFA5FEB8205C3A19F4,
		ram_block1a_35.mixed_port_feed_through_mode = "old",
		ram_block1a_35.operation_mode = "dual_port",
		ram_block1a_35.port_a_address_width = 13,
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 32768,
		ram_block1a_35.port_a_first_bit_number = 3,
		ram_block1a_35.port_a_last_address = 40959,
		ram_block1a_35.port_a_logical_ram_depth = 65536,
		ram_block1a_35.port_a_logical_ram_width = 8,
		ram_block1a_35.port_b_address_clear = "none",
		ram_block1a_35.port_b_address_clock = "clock0",
		ram_block1a_35.port_b_address_width = 13,
		ram_block1a_35.port_b_data_out_clear = "none",
		ram_block1a_35.port_b_data_width = 1,
		ram_block1a_35.port_b_first_address = 32768,
		ram_block1a_35.port_b_first_bit_number = 3,
		ram_block1a_35.port_b_last_address = 40959,
		ram_block1a_35.port_b_logical_ram_depth = 65536,
		ram_block1a_35.port_b_logical_ram_width = 8,
		ram_block1a_35.port_b_read_enable_clock = "clock0",
		ram_block1a_35.power_up_uninitialized = "false",
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_36portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "none",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.init_file = "BRAM.mif",
		ram_block1a_36.init_file_layout = "port_b",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mem_init0 = 2048'hBC01B03F1FFD63770F88033FFFFFFC4FFC00CE3F1FE463078FF033BFEFFBFC07B1FDCE38006463078F701CE1AFBBFC0E03FDC8380027EB1EA3700C7FFFFF57C603E078F0007F8B1E33700FFFF2BEC3C41C8070F8E7FFC33EB77018EAFABE03C61D807DE7EDFFC3E4017400EBBFBE83E81FD00FE7FFFFFBE001740CBFFFF3CFE032701FE6FFC3FBE01FFC0FEBBE014FE070732720E7C7FBFE8F7C09ABBFA1CFE2737FA720FFFFF87E8F541FAFFFFFC23F6DFFA7001BFFFC3F8FFC0FFE2FF7401F6DFF87D81BFFFFF7BFD8183E2FFF401F6D9DC7C813FBF3F7BFD81BABE7FFCE7F2DBDCFD920FB63F7BFFC07FFE7FFCE7F2DBFC03B20FBFBF011F20707E17FCE7F,
		ram_block1a_36.mem_init1 = 2048'h1B848203389FE39FF9D017F7D9F5CAE491BB8201209FE783319437FE99FDDE5C18FF8000209FC48139F01FFF9DFFFEDC54F6004124FF04813FF01FFFFFFCFE1C5EF6404087BF24A10FF05FD9E67EFE1C7BF640CC87FFFC230FF07C59F7FFFF70FAC777CC879C1061DF804D5DFEFDEF70D90673483F9C1FE4DFA07FFDF8CCEE701F0E73083FBC67E7CFF03FFDFDCFFF901F0E3F083F6467F6DFB06FFDFFFFFFD044623F003F6C67E0F7902FFFD7CEFFC0646E4FC03F6DE3C0F7B01F7DC34EFFD0466C4DC438E7E3C0F9380FC7CFFFFF3008EC4CD820E7E3FCFC380FC7FEFBFF3001EC010820FD6F7CFC981F7FFC7BFF308001B1181FFC277FFF88033FFF7BFF0F,
		ram_block1a_36.mem_init2 = 2048'h0DC8449C81CFF373E001EFFCBF33FBEF8DE1C70087EFFC73E7016FF3FD37FFCF8EC1C4E0878FFC776F817FB3EFFFFF4FBEE288E0878FE4EF67E99FBBFEFFF7CEBEE288A41F8C0FEF7FE19FFFEFEC7F00F0F0893C1DEC0FE3FFE1FFFBCFFD9C08F0F0493C74EC0C43FFE1FFFBFEAFD500F0E4490FFC87F063FFE17FF0EFAFDFC038E4025FF893F0C4FBE0FFE0FFFFF6E038E00650F393FF04FBE099E1FFE7D2E0062000C0F09F0704FFC0D9EFEB87D7C706201980F01F0E0CCFC0FDEEEFBFFD1D06D67913F21F0CFC8EC097EEEFFFAC1F249E4039F3120CBCEB80F5E7EFFFF49E749C726173920CDFF9B01FE1EBF77EA06484E0037393479FF9B097E1EFFFC2E0,
		ram_block1a_36.mem_init3 = 2048'hEF84481892799FF7DF81B38DDDD57FC0EF0E7918927DBFF00781F3DFF15DEFC2EF1F3800920DBFBC0F81F37FF4FE8EFE791C0000818D39BC7F80FF7FFDCF3FFC790C000C000309BE3F43EF77FDC7FFFC7B0C007C00F38FBE7F02AFDF7DFF7BFCB61C01B810F33FBE7B43BFCF7FFF7FF0B614180B10FE3F947B43FFDF7DF7EFF2B2140809C3FE3F807B43BFFF7CFEAFF6B211C80083FE7F8017437FFF7FF3EFFCB703C81483FDFFC21F43FFFFC3F0FFFC3703403C03FDEFF21FC13FFDC3E7F7FC372FC03F03FE0FF2E440FFACDBFEF7FF313F443F007E0FFFE440BF9CC3FBFFEF61020C3C006E33FFEC823FFCC3FFF1CF65800FDCC047F3FFE180BFFCDFFBF9CF,
		ram_block1a_36.mixed_port_feed_through_mode = "old",
		ram_block1a_36.operation_mode = "dual_port",
		ram_block1a_36.port_a_address_width = 13,
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 32768,
		ram_block1a_36.port_a_first_bit_number = 4,
		ram_block1a_36.port_a_last_address = 40959,
		ram_block1a_36.port_a_logical_ram_depth = 65536,
		ram_block1a_36.port_a_logical_ram_width = 8,
		ram_block1a_36.port_b_address_clear = "none",
		ram_block1a_36.port_b_address_clock = "clock0",
		ram_block1a_36.port_b_address_width = 13,
		ram_block1a_36.port_b_data_out_clear = "none",
		ram_block1a_36.port_b_data_width = 1,
		ram_block1a_36.port_b_first_address = 32768,
		ram_block1a_36.port_b_first_bit_number = 4,
		ram_block1a_36.port_b_last_address = 40959,
		ram_block1a_36.port_b_logical_ram_depth = 65536,
		ram_block1a_36.port_b_logical_ram_width = 8,
		ram_block1a_36.port_b_read_enable_clock = "clock0",
		ram_block1a_36.power_up_uninitialized = "false",
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_37portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "none",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.init_file = "BRAM.mif",
		ram_block1a_37.init_file_layout = "port_b",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mem_init0 = 2048'h3C01B03F1FFD63770F80233FFFFFFFFF7C00CE3F1FE463078FF813BFEFFBFFFF31FDCE38006463078F781CEFEFFBFFFF83FDC8380027EB1EA3781C7FFFFFFFFF83E078F0007F8B1E33781FFFF3BFFFFD9C8070F8E7FFC33EB77818FBFBBFFFFF9D807DE7EDFFC3E4017010FBBFBFFFFF9FD00FE7FFFFFBE001701CFFFFFFFFFFB2701FE6FFC3FBE01FF81FEFBFFF7FFFF0732720E7C7FBFE8F7819EFFFFFFFFFF37FA720FFFFF87E8F700FEFFFFFFFFFEDFFA7001BFFFC3F8FF80FFE3FFFFFFFEDFF87D81BFFFFF7BFDC087E3FFFFFFFED9DC7C813FBF3F7BFDC0BFFFFFFFFFFADBDCFD920FB63F7BFFC0FFFFFFFDFFFADBFC03B20FBFBF011FC0F07F97FFFFF,
		ram_block1a_37.mem_init1 = 2048'h9B848203389FE39FF9E077F7D9FFFFFF11BB8201209FE78331A477FE99FFFFFF98FF8000209FC48139E05FFF9DFFFFFFD4F6004124FF04813FE05FFFFFFFFFFFDEF6404087BF24A10FE01FD9E67FFFFFFBF640CC87FFFC230FE03C59F7FFFFFF7AC777CC879C1061DF900D5DFEFDFFFF590673483F9C1FE4DFB03FFDF8FCFFFF9F0E73083FBC67E7CFF03FFDFDFFFFFF9F0E3F083F6467F6DFB02FFDFFFFFFFFC4623F003F6C67E0F7902FFFD7CEFFFFE46E4FC03F6DE3C0F7B03FFFC34EFFFFC66C4DC438E7E3C0F9302FC7CFFFFFFF88EC4CD820E7E3FCFC302FC7FEFFFFFF81EC010820FD6F7CFC903F7FFCFFFFFF0001B1181FFC277FFF80233FFFFFFFFF,
		ram_block1a_37.mem_init2 = 2048'h8DC8449C81CFF373E040EFFCBF33FBFF0DE1C70087EFFC73E740EFF3FD37FFFF0EC1C4E0878FFC776FC0FFB3FFFFFF7F3EE288E0878FE4EF67C09FBBFEFFFFFF3EE288A41F8C0FEF7FC09FFFEFEFFFFF70F0893C1DEC0FE3FFC0FFFBCFFFFFFF70F0493C74EC0C43FFC0FFFBFFBFF7BF70E4490FFC87F063FFC0FFF0FFBFFFFFB8E4025FF893F0C4FBC07FE0FFFFFFFFB8E00650F393FF04FBC019E1FFE7DFFF862000C0F09F0704FFE059EFEF87DFFF86201980F01F0E0CCFE07DEEEFBFFFFD86D67913F21F0CFC8FE077EEEFFFFFFFA49E4039F3120CBCEBA075E7EFFFF7FEF49C726173920CDFF9A07FE1EFFFFFBFE484E0037393479FF9A057E1EFFFFFFF,
		ram_block1a_37.mem_init3 = 2048'h6F84481892799FF7DF03B38DDDD7FFDF6F0E7918927DBFF00703F3DFF15FEFDF6F1F3800920DBFBC0F03F37FF4FECFFFF91C0000818D39BC7F03FF7FFDCFFFFFF90C000C000309BE3F81EF7FFDCFFFFFFB0C007C00F38FBE7F80EFDF7DFF7FFF361C01B810F33FBE7B81FFCF7FFF7FFF3614180B10FE3F947B81FFDF7DFFFFFF32140809C3FE3F807B81FFFF7CFEFFFF3211C80083FE7F8017817FFF7FF3FFFF3703C81483FDFFC21F83FFFFC3F0FFFFB703403C03FDEFF21F817FFDC3E7FFFFB72FC03F03FE0FF2E401FFACDBFFFFFFB13F443F007E0FFFE401BF9CC3FFFFFFE1020C3C006E33FFECC13FFCC3FFF1FFE5800FDCC047F3FFE1C1BFFCDFFBF9FF,
		ram_block1a_37.mixed_port_feed_through_mode = "old",
		ram_block1a_37.operation_mode = "dual_port",
		ram_block1a_37.port_a_address_width = 13,
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 32768,
		ram_block1a_37.port_a_first_bit_number = 5,
		ram_block1a_37.port_a_last_address = 40959,
		ram_block1a_37.port_a_logical_ram_depth = 65536,
		ram_block1a_37.port_a_logical_ram_width = 8,
		ram_block1a_37.port_b_address_clear = "none",
		ram_block1a_37.port_b_address_clock = "clock0",
		ram_block1a_37.port_b_address_width = 13,
		ram_block1a_37.port_b_data_out_clear = "none",
		ram_block1a_37.port_b_data_width = 1,
		ram_block1a_37.port_b_first_address = 32768,
		ram_block1a_37.port_b_first_bit_number = 5,
		ram_block1a_37.port_b_last_address = 40959,
		ram_block1a_37.port_b_logical_ram_depth = 65536,
		ram_block1a_37.port_b_logical_ram_width = 8,
		ram_block1a_37.port_b_read_enable_clock = "clock0",
		ram_block1a_37.power_up_uninitialized = "false",
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_38portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "none",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.init_file = "BRAM.mif",
		ram_block1a_38.init_file_layout = "port_b",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mem_init0 = 2048'h43FE4FC0E0029C88F0701CC00000400003FF31C0E01B9CF870000C40100400004E0231C7FF9B9CF870000310100400007C0237C7FFD814E15C800380000000007C1F870FFF8074E1CC8000000C400002637F8F0718003CC14980070404400000627F821810003C1BFE880F0440400000602FF0184000041FFE880300000000004D8FE019003C041FE0000010000080000F8CD8DF1838040170800610000000000C8058DF020007817088001040000000120058FFE40003C070000001C000000012007827E400000840200781C000000012623037EC040C08402004000000000052423026DF049C08400000000000000052403FC4DF04040FEE0000F806800000,
		ram_block1a_38.mem_init1 = 2048'h647B7DFCC7601C6006000808260000006E447DFEDF60187CCE4408016600000067007FFFDF603B7ECE002000620000002309FFBEDB007B7EC0002000000000002109BFBF7800DB5EF0002006198000000409BF33780003DCF00003B608800000053988337863EF9E206032A20102000026F98CB7C063E01B204000020703000060F18CF7C0439818300000020204000060F1C0F7C09B980920401002000000403A9DC0FFC093981F08601000283100001B91B03FC0921C3F084000003CB100003993B23BC7181C3E06C01038300000007713B327FF181C0303C01038010000007E13FEF7DF02908303600080011000007FFE4EE7E003D88000701CC000000000,
		ram_block1a_38.mem_init2 = 2048'h7237BB637E300C8C1F80100300CC0400721E38FF7810038C1880100C02C80000713E3B1F787803889080004C00000080411D771F78701B109800404401000000411D775BE073F01080002000101000000F0F76C3E213F01C00000004300800000F0FB6C38B13B39C00000204004008000F1BB6F003780F9C0000000F00400000471BFDA0076C0F3B0400081F00000000671FF9AF0C6C00FB0400661E0018200079DFFF3F0F60F8FB000026101078200079DFE67F0FE0F1F33000021310400002792986EC0DE0F30370000C11100000005B41BFC60CEDF34314400A10100008000B638D9E8C6DF3200640001E100000001B7B1FFC8C6CB8600640081E10000000,
		ram_block1a_38.mem_init3 = 2048'h107BB7E76D86600820004C722228002010F186E76D82400FF8000C200E20102010E0C7FF6DF24043E0000C800A01300006E3FFFF7E72C643800000800230000006F3FFF3FFFCF641C00010800230000004F3FF83FF0C7041800110208200800049E3FE47EF0CC041840000308000800049EBE7F4EF01C06B84000020820001004DEBF7F63C01C07F840000008301000049EE37FE7C41907FE0008000800C000048FC37EB7C42003DE00200003C0F000048FCFFC3FC02100DE00080023C08000048D03FC0FC01F00D1B800053240000024EC0BBC0FF81F0001B8040633C0000001EFDFBC3FF91CC001200C0033C000E001E7FF0233FB80C001E00400320040600,
		ram_block1a_38.mixed_port_feed_through_mode = "old",
		ram_block1a_38.operation_mode = "dual_port",
		ram_block1a_38.port_a_address_width = 13,
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 32768,
		ram_block1a_38.port_a_first_bit_number = 6,
		ram_block1a_38.port_a_last_address = 40959,
		ram_block1a_38.port_a_logical_ram_depth = 65536,
		ram_block1a_38.port_a_logical_ram_width = 8,
		ram_block1a_38.port_b_address_clear = "none",
		ram_block1a_38.port_b_address_clock = "clock0",
		ram_block1a_38.port_b_address_width = 13,
		ram_block1a_38.port_b_data_out_clear = "none",
		ram_block1a_38.port_b_data_width = 1,
		ram_block1a_38.port_b_first_address = 32768,
		ram_block1a_38.port_b_first_bit_number = 6,
		ram_block1a_38.port_b_last_address = 40959,
		ram_block1a_38.port_b_logical_ram_depth = 65536,
		ram_block1a_38.port_b_logical_ram_width = 8,
		ram_block1a_38.port_b_read_enable_clock = "clock0",
		ram_block1a_38.power_up_uninitialized = "false",
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_39portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "none",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.init_file = "BRAM.mif",
		ram_block1a_39.init_file_layout = "port_b",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_39.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_39.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF7FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF,
		ram_block1a_39.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_39.mixed_port_feed_through_mode = "old",
		ram_block1a_39.operation_mode = "dual_port",
		ram_block1a_39.port_a_address_width = 13,
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 32768,
		ram_block1a_39.port_a_first_bit_number = 7,
		ram_block1a_39.port_a_last_address = 40959,
		ram_block1a_39.port_a_logical_ram_depth = 65536,
		ram_block1a_39.port_a_logical_ram_width = 8,
		ram_block1a_39.port_b_address_clear = "none",
		ram_block1a_39.port_b_address_clock = "clock0",
		ram_block1a_39.port_b_address_width = 13,
		ram_block1a_39.port_b_data_out_clear = "none",
		ram_block1a_39.port_b_data_width = 1,
		ram_block1a_39.port_b_first_address = 32768,
		ram_block1a_39.port_b_first_bit_number = 7,
		ram_block1a_39.port_b_last_address = 40959,
		ram_block1a_39.port_b_logical_ram_depth = 65536,
		ram_block1a_39.port_b_logical_ram_width = 8,
		ram_block1a_39.port_b_read_enable_clock = "clock0",
		ram_block1a_39.power_up_uninitialized = "false",
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_40portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "none",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.init_file = "BRAM.mif",
		ram_block1a_40.init_file_layout = "port_b",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mem_init0 = 2048'hD55E61D278DE3EC9D61B463B099F5BEF551CBCAE97B5E6042408845AD844D707C6A8A33EEFD7ABEB44C0F72FEDACBADDDF4B0866A6E073BC97BED32D79B5EAB547CC55BD7E95F4BBCD7E73DD702B3F29A61AE959BB6F57AC23D208E2E1F5D3FB65865E3496C3BD30A4ED498A6FE7191488E65C791C3E37B9D36D76F031C34C7DD06505F4EB08EAA84F6AADB86ED53067BE188DB40EA7F342856D0B42EE95C32D00E7066395961A10912C8E2E5D34746C5D5EE01911C0746A3595DCFB5864679810FB562D58D7AEE69C8900F6AA31E6D82B4419A8E15D52E418014F3600E5EA25C70821A816C4140298BF58307F60E94ADFFF745E3194A6E8B50775E9036D9ACF,
		ram_block1a_40.mem_init1 = 2048'hD749C3530498BD2593148AE041547FA57851A3B5F879B559F730D90E6188F88787568AB958AF2AD471C4788B75A6964077DA587F3BDBCD294B39859AE0B00F83188444C89EF447D2996713F6601071ED1C6D80C45DB3CA1352DA268E9B05333E7E313F2A314139BC6432F735FB41F60100C5AF345249033B091546495C3A623E6F3F7F2B04AD940AD5F4FA1C6F34066815DA8654D6B234309882E3AF9B7BC86F90A92210148CD81CBD0AADFB2E0E348E19CA333D83B804808087BFDA826288E513622A9A497B15B23AFFDD2BADFA509B41F8E4BEA8508D3B9DF58088B71B6F78A39BDBC53082AF23418462EE1369B6AA0909BF83AB06561BB61DEDFF1F5D9F49,
		ram_block1a_40.mem_init2 = 2048'hD7436ADBB1604F2EEBA4D555677BE797354F8D667D60D9E67B67CF26DED4231DFEBC56F87F34C21C2A4AC577634E5DB0460E968ED238192EE016E2A217B92B3A9F919D015EF25BC16E6D80C1EB564747082806A66BFAD763AD03F75E3003A01D35A7B5B01B027456C4260FD232C903F4F10BE09DF150B9FD3C9C94BEB7D016817E58E7DE44A968B375FA04AD9DFE7E36FC1450BA6E2549A70ECABDC75678CB02AF0AE58FCD3E713B514EC8ECC595EEACFEF8B634C91B47F080A8CCDBFA642409B8A687FA157E8FED7EC7592142D1A55EF8B0C33410EEFA740D84A81E294DCB827B2A63B0A9B0BE0C9B6CCED04074F1408326D9ECE52B6DC89908D9C77777D532,
		ram_block1a_40.mem_init3 = 2048'hE6960FE03E420A902F1AD958787EF7BC697C6ED952471A514F91B46C65743B857CBA2CD3CB2C478D3918497F48E4DFC296BF7CCBE2AC41B17D9789365F39021D1C76BCE7D84117A8B158BCF62C7B7699D511A7119D76ACA5208F32F4C5CEC11FBD7142E2A28650F67916FCF569926D26579CBD8D37C11821C958EFEFBFE6188E86A5068B75615DA76A31ADED54B249DE6BBF6686479C8E44FD5A1AC664EF5080A64C76EF79E0EED360247594E5F5A61D7EEDF9F8E6F306DAE622F5C99E0EF52530620ABB422A8353C89512F7D2C509C46024E73813FFC1425AB785B2FB8BBCA3E6351BD86F3D3A875C4539CE96D03494F9A279CBD65927477D0A9E27B2BB417E,
		ram_block1a_40.mixed_port_feed_through_mode = "old",
		ram_block1a_40.operation_mode = "dual_port",
		ram_block1a_40.port_a_address_width = 13,
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 40960,
		ram_block1a_40.port_a_first_bit_number = 0,
		ram_block1a_40.port_a_last_address = 49151,
		ram_block1a_40.port_a_logical_ram_depth = 65536,
		ram_block1a_40.port_a_logical_ram_width = 8,
		ram_block1a_40.port_b_address_clear = "none",
		ram_block1a_40.port_b_address_clock = "clock0",
		ram_block1a_40.port_b_address_width = 13,
		ram_block1a_40.port_b_data_out_clear = "none",
		ram_block1a_40.port_b_data_width = 1,
		ram_block1a_40.port_b_first_address = 40960,
		ram_block1a_40.port_b_first_bit_number = 0,
		ram_block1a_40.port_b_last_address = 49151,
		ram_block1a_40.port_b_logical_ram_depth = 65536,
		ram_block1a_40.port_b_logical_ram_width = 8,
		ram_block1a_40.port_b_read_enable_clock = "clock0",
		ram_block1a_40.power_up_uninitialized = "false",
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_41portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "none",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.init_file = "BRAM.mif",
		ram_block1a_41.init_file_layout = "port_b",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mem_init0 = 2048'h515955601A4C336418AA374503510B3423638DE55B21A0F0DC69A75C4DF90011A2AB57120C6FA2DAF77B5CAF888B1F29A38DB7868639D5BA549C85B495318AB92D4A3AF20ED1BF75F18B02FA6DC2ABDBDB76F38CC89827275D54B92469241C8F913E754F20288986A6AB542240473B2643B940B34CDFF1248260D08981B9E968962A96EA43BB66BDC0E797735864EB7CEA4E9A6239DAFE0558E06949488C5F8B6DB4560C7E2F61809F8EA40D0E8CFBF1DF85E277D6E5532B709558D78F7E98252AE7986155111F8F436FA2BFD55D1CF09447C2A00E3C69382E6D8B71A50954392305EAA4B118CCCD3C90F9F22A4BD1A970C2A034338313886AEA14FA77B47E9F,
		ram_block1a_41.mem_init1 = 2048'h8BD0E66FB1DD2AC7BC5E45191BBF5F286D30D1149A9A82A03A9FA9F1B6B449566CEB571CCED6BF76C364B341F7EF3E981B9FDBD23AF1DABFF52E335FA48C21A35977FF2F183945E6CD42FB31AE6FCAFFEDAB4DFE1FA4CB9B5370F7D2022F0428A10A62A00FDCF8AB27A446F449922D94A0FD2024EC5B615BFE7952CF8C58EC1E918BFDCC0EC65BA6030C7C90FE3523D85BDBEA7D0608893493210CB96D3E6ECE5F13D1CB690C296E7E139264784685E63B8E09700B70CC80BA14161D6480B39F882EC547F6E5776C6B7641EDE9622F25A45622E3F89DB7D0FC31F775AE747BE99F657450467B7834D8E3B5CD3A7BBE7256F2AFB2F7A3BF4FB25E96F530E35ED5,
		ram_block1a_41.mem_init2 = 2048'h5F32F5DCC04FECCEDEB2401CB5367AF331AF7B6A1B0CEBC5444772610250513ADA132E33C09BF1007D0125A8E352AC18C5E468013614F5072BC05B2FD8C47932E7B1A834AFECB9246E3FBEF815CC358B15B85DC34012D019484ADA8E03314592CBB639FB0B11D0B683CDC1CD2C74D4A6A21433DEBFD0BC7524AC774ECA02AB21E5905460327F0539FF48AE8BCAFE03D3025F58B9A84D4C6BAA82410AB70EFA3696A772346B77D70E6D4BC5FCF5B6089856B62628FAB1CDC1184E2C2B6A8D59A68ACA79F0A838C8C449BB44086528A85CFAAA8244CE2CA1B6CAC09FFDD2E81A4AC1D4D4D1585F0C0CB58309E227CC3DEFF736FCD8380B61A83012DCC2B058D87F,
		ram_block1a_41.mem_init3 = 2048'hCAAE0385EBFED300A12293A72003AC991C0683B98B9E8919E4DF1DF1F8E10BAA80BA937A005F7D6162525BB4888AD4EF17CADFD24A536D9256DB86022C0FF1FD962A1F5F5E715F7043D08AE08EE3E6B111AA81D693E6572D77A72CE2D626D5B0242BA733E6173A034015CC1BC603DD97D370E6938EC2EC13CD8D27C94B04D9074029B2D08C7C7B1869EE22CDEF85399BDD4FCB01B09C7D26D2E4EA68AE4D6F8C140FD92C5C8F1732535D4AE1BA010EE47F1940B14AD3CC752326D340D576AFE5F7D268A8BD87EF7BCF6DE4F37D434D44A8EAC218A193C08549B3135E4036F22025EBD0531E0E81FFF1BEDC7E17BD3F31DB839ABE72AE6949A0FB9F770B15AB3A,
		ram_block1a_41.mixed_port_feed_through_mode = "old",
		ram_block1a_41.operation_mode = "dual_port",
		ram_block1a_41.port_a_address_width = 13,
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 40960,
		ram_block1a_41.port_a_first_bit_number = 1,
		ram_block1a_41.port_a_last_address = 49151,
		ram_block1a_41.port_a_logical_ram_depth = 65536,
		ram_block1a_41.port_a_logical_ram_width = 8,
		ram_block1a_41.port_b_address_clear = "none",
		ram_block1a_41.port_b_address_clock = "clock0",
		ram_block1a_41.port_b_address_width = 13,
		ram_block1a_41.port_b_data_out_clear = "none",
		ram_block1a_41.port_b_data_width = 1,
		ram_block1a_41.port_b_first_address = 40960,
		ram_block1a_41.port_b_first_bit_number = 1,
		ram_block1a_41.port_b_last_address = 49151,
		ram_block1a_41.port_b_logical_ram_depth = 65536,
		ram_block1a_41.port_b_logical_ram_width = 8,
		ram_block1a_41.port_b_read_enable_clock = "clock0",
		ram_block1a_41.power_up_uninitialized = "false",
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_42portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "none",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.init_file = "BRAM.mif",
		ram_block1a_42.init_file_layout = "port_b",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mem_init0 = 2048'h32C12D4936846AA2023FF532F3ADB7F5011B4A8A2FD3DE32CB32322924802EC3B2B94126128500A06D78354178B6B74FD7B90F71F6B516DEAC2CAFF1E9009149293981578AD34CBC47F529736B3434EA1CD80A40F17EAFCC0997736549AA79E972F97D401C7214340A08B4B37FBC414080D8B91CD64814072E493603F7870A0817587F6DA8E83983AB4A97FE84014109247CF7F9A4D02399D3CAA49CC8A1610DD79EBFAF84B41F10AFCEC079B9F37052E8F67DDFF1130BC02A92AD6D64C4EA45FDEF47E5F58CE563DF027F68F931E1CB0A7F59A0D37FEED3B9805602706011A2307CFFA4BDE09A171B94A1DF0B2087EBB0C6DFBFDDA09D9EF80276CEBD0F948C,
		ram_block1a_42.mem_init1 = 2048'h0B259D7176E556ABF4C1B3FFA5375FCE45B258C2971861C0B1E10AF0F7C9B65D43524F0FDFFBB6380E3E673F8457FDC8A96AF32274052AB86A3A00DE2ACAD80F541E2BEF0B69CED925B2FF33D5B4BF032B7823B8F2A8204491C90A15F3D8920F7D3AFC63815FCCC8455275F087A2150422015F9E9EBF2367DF208EF0C52D1F1DBD1BFECB3300ACA12FA47F103ECB735802C49F3D47FB9F14470990CFF1EEAFEFFF7D1D8D788C3AC5F9C853037FCC9A42A9D7EAF21B0A2577D337AF9D2F7D116F6908D4FC8CE92D066C223148188A6B390FEC539E2A89126A20FB10F7F73F0F41830FE23FB0848B89EC7901B5FF2233F836C84F5F16C4676B0F5335B33ED3F0F9,
		ram_block1a_42.mem_init2 = 2048'h60D01A52FF36758551503FDD89B6BFF5A4087F0E1FF333CD9FD8BDC03D17017EBD6F0245201F94A04047859F03FC7201A5A4FD8AE9E426FC3C47E767C089EEC820468F413FF1CBE41E074F403F3025FEF9B01445841D303F67BD7381E3F09A1744405F8234E38F5683E58E3F2027F7C61A678C593FDC48C3D89A77C4161A230AC850F7C64C0CEF78F827C07207159B8735B05E1103EBDD95B14D7D0D27E29FC67E6FDECAA0A217717D95560E1564248BF138A36DDA5830330668C7FAE876AE13C701DD2061A5DE28DA120C0532BBF3D035746102DEC982CF45DE07EEA8F8A41A822598686F03FA34950BF8FC4D197E014CF07B8E6E081D8CBB32D6C372E76064,
		ram_block1a_42.mem_init3 = 2048'h8149D07FC438FF62DF7DAA187460707F43C9001AF821769C1E5CE3D9ED8117AFCD45138DDC78E1BFEA5187C1C9ECDCEEE8300122B0D484A86ED0B85D1911F0FCE1D1801A218D56FE43D0B098581D55B8AE5D5F3360062B2B7B870A87101E76BE52149C0F1D1648035CF40E1E001A71B00047A040F8C3EA03C2FBECC9817ED6E080160626C47F79680607EBD3867FD618A0F0E6FC509C02B17FFECFAE5FCFC26D787DF8533CC0F6FDF11B77E6D981B3FBCB7954FFB16F05BFF13BFF48FD01B0639733A98FFF8C217BD2F81CD8793C03C32820B21820680E0047B0F1B8043D4A9714202AD483E1CE003D87E087EA7FCF85005808818F8D50B46B03A436E3EBFEC6,
		ram_block1a_42.mixed_port_feed_through_mode = "old",
		ram_block1a_42.operation_mode = "dual_port",
		ram_block1a_42.port_a_address_width = 13,
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 40960,
		ram_block1a_42.port_a_first_bit_number = 2,
		ram_block1a_42.port_a_last_address = 49151,
		ram_block1a_42.port_a_logical_ram_depth = 65536,
		ram_block1a_42.port_a_logical_ram_width = 8,
		ram_block1a_42.port_b_address_clear = "none",
		ram_block1a_42.port_b_address_clock = "clock0",
		ram_block1a_42.port_b_address_width = 13,
		ram_block1a_42.port_b_data_out_clear = "none",
		ram_block1a_42.port_b_data_width = 1,
		ram_block1a_42.port_b_first_address = 40960,
		ram_block1a_42.port_b_first_bit_number = 2,
		ram_block1a_42.port_b_last_address = 49151,
		ram_block1a_42.port_b_logical_ram_depth = 65536,
		ram_block1a_42.port_b_logical_ram_width = 8,
		ram_block1a_42.port_b_read_enable_clock = "clock0",
		ram_block1a_42.power_up_uninitialized = "false",
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_43portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "none",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.init_file = "BRAM.mif",
		ram_block1a_43.init_file_layout = "port_b",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mem_init0 = 2048'h23DDB97FF0EB4607F0C81368FC0E8BEA311FC93FF1C0EA0538C85E21E20E7AD1B2BB0021F0C0E175948BC43FEA46EB37FE7B4EE3FCF1D96735CC57E2EFF0EDF744FB8EE470D2D69B76C9D8618EF66DF475DB8A177907CE0A7EECF0625F200D1E71DB7C940F03EC17FEFDF51C49840F5F81D87803CE11FC7FFCB0F5381F80065697787FD38A71F8FFF7B164669E040F4BA67CFFC3DE19DBF7A7B20FE0D5346D038784FF8FF6BBF93AF0F001C182262C5EFFC4F9DF9BF8C4EA6DA900C70269F4404FEF99C18B81C0E0113A024400C4F05A7E7F99849141C9F075381C4C17B4E03A6E7CEF80BDC1A7F7E52D92578CB881F3EEC54F98FFBBE07504FE04C918FC9CAF,
		ram_block1a_43.mem_init1 = 2048'h701E7F978FFAEF7FEBD01C00F2384186FBD3D8EEEB1C1140368F6BFFF70F1E2CF662680E58045080BF0DE30F08BA1FDBB10B6403AFFA67C038098422DCFDE6012E61B01AFB595F385A3D04C0F8375E0E6AF9CFFFF08087C7F7C3FBE3CC13B1CD6104C3A20E40A4B064CA71F0FFBE3507DC3CBFC28F077C582DDF8430F1FC60063EF9BFF671F89F07D054069EFEC7FC41826203BE71FBFFACE221998801EA8FF500A0CEF0770C24BC2008B51C8030E00C56F9DFFDD487C652CDC6E03ECFF7AAF1E62EC3FDCF80C6C35F93CEA9E8C6343EE2FE47E3EDE09FC630844FEE0AB3087FFEDFF9E1F7E77666328457AEF6A3B8FF2758B8EDF0C71F4035A8D3A9365BF8DE,
		ram_block1a_43.mem_init2 = 2048'h880800210089CA72200FC002602A3F97CA0000F1E08FCC72603FC01FE008011EC200FDFEFFEFF7BFFFC7FA7FFC030060DA4BFF8BFBF467FFBFC6BFE7DF751067DFF78F013BF049E41E264CC01FFCEA7FF9B02401001002008020408003F0CF9700082044800C72397C1A3000C008C78645887FE6C02FF53E7F7F8839E1ED134837AFF7FF7FFFEDF97FE7FFFDFFEB3200FFFF5CB923EDCD81BFCE7D0FD7FE3181FE6FDC8820240700FD1E440CF5F4EAF7F03080180180900080A95408E8F7EA1F800C2617DBDCB19324CDB3F2008BE03C4E0FFBFEFAEBFDBF5FF6FFF377381FE933ED98F86403FE101523F8FCCDD79FF384E0048965F0026641C2D0C000F0A1F2,
		ram_block1a_43.mem_init3 = 2048'hEFFFFFFFFFFEFF7B00837DE7939E03007FFFEFFBFBFFFFE605A3FE66121EE050FDFFFFFFDF77FEC015AFFE7E36112010FFFFFFFAFEFFFE47B12F7FFEE6E00C02FFFFBFD7FFFEA807BC2F7F7FE7E08846FFFFFFFFFFF9C0D68C78F779EFE188407FFFFFFFFFE987FCAFEBF7E1FFE581487FBFDFDFFF3C17FC3FE7D3B67E812018FFFFBFFFFB8086F7EFFFD7BE79802000FFFFEFFDFF63FFBFFFFEF7EFF9F03C127C7DF87F737FF7FFF31F7FE7FFFE7C066F7950FF7FFF05FFF33EFF48FD7F7F9E3733088FFF8C217BD27C0CD8797FCFBF28208B182008000040300198001FFEFF842002D00000000002000080021F3F9D8000088000008E021004442802033F9E,
		ram_block1a_43.mixed_port_feed_through_mode = "old",
		ram_block1a_43.operation_mode = "dual_port",
		ram_block1a_43.port_a_address_width = 13,
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 40960,
		ram_block1a_43.port_a_first_bit_number = 3,
		ram_block1a_43.port_a_last_address = 49151,
		ram_block1a_43.port_a_logical_ram_depth = 65536,
		ram_block1a_43.port_a_logical_ram_width = 8,
		ram_block1a_43.port_b_address_clear = "none",
		ram_block1a_43.port_b_address_clock = "clock0",
		ram_block1a_43.port_b_address_width = 13,
		ram_block1a_43.port_b_data_out_clear = "none",
		ram_block1a_43.port_b_data_width = 1,
		ram_block1a_43.port_b_first_address = 40960,
		ram_block1a_43.port_b_first_bit_number = 3,
		ram_block1a_43.port_b_last_address = 49151,
		ram_block1a_43.port_b_logical_ram_depth = 65536,
		ram_block1a_43.port_b_logical_ram_width = 8,
		ram_block1a_43.port_b_read_enable_clock = "clock0",
		ram_block1a_43.power_up_uninitialized = "false",
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_44portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "none",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.init_file = "BRAM.mif",
		ram_block1a_44.init_file_layout = "port_b",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mem_init0 = 2048'h33DDB96DF0CF6627F307F778FFEFFC01311FC82FF1C0E639FB07FE79E3EFFD2EB2BB4023F0C0E0F9F707FC7FEBFF7CFEFFFB4EE3FCF1D8FE3704FFE6EEA97EFE6DFB8EE478D3DEB67505F9E7EFAFDEFF7DDB8A047907CE267D03F1E7AEBFFEFF71DB7C040F03CC37FC0BF59FAFFBFFBF81D87803CE19DC7FFE03F79BFFFFFEBF97787FC38A39F8FFFF03C7FEFE7DFFB6A67CFFC38E19FBF7FF02CFE0BDBD9FF68784FF8F86B9F932FE06C061F9BFFFA7FFC4F9DF93F9C1E26E47C06779FFFFBF7FEF99C19381C1E05EC5C26679F7FFB97E7F99809101C9F07CC7DC6677D7FFDD6E7CEF80BF8189F7FCC3B0778FDB7E1CEEC44F98FDB989F7FD8034C99FFF6378,
		ram_block1a_44.mem_init1 = 2048'h8000000000000000002000000030418E800C231104E3EE3FC87094000800000C899DB7B1A7FBEF7FD8F39CF0FF010028CFF5BFFDFFFFFF7F5FF7BFFFFE3319F07FFFFFFFFB79DFFF7FFFFFF3FFFBF9F16BF9CFFDF0A083C7F7C3FBF3CFDFB7F36100C02000408080640271F0CFBE353B00000001000000A00C000000C03C603FC00400010E0760F8200B806001006045FD9DFCC3BE04E0DB3DC66677FE1510C1FFDFFFFDBFF33FDBDC0F6EFFFFFF1F20FFFFFFFDDEFFE776FC037FFFFFFE5B01EF2EC7FDCEE1E7C67E07FFE9F8FBDFC0EFFE47E3E8E19BC635077FFFFECAF780FFDFF9E1F0E71BE7350777BFFAFBC70137D8B9EDF0C71F67360FF7B93ABB9721,
		ram_block1a_44.mem_init2 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFDDC2687FFFFFFFFFFFFFFFFFFFFFFFFFFFFAE1FFFFFFFFFFFFF7BFFFC7FFFFFFFFFFFF7FEFFF8BFBF467FFBFC6FFE7DFFDFFFF7FF78F013BF049E41E264CC01FFCEFFF79B00401001000000020408003F0CF978000000000000010000000000000C78680000000000002000000000000000308800008008000120600180000000002008000A356DC12327E403182F00801000081902377DFDBF8FF82C1BBF30A0B11008FCF7FF5FFFFFFFFFFD7BBF7170811E0FFEFFFFFFFFFFFFFFFFFFFFFFF741FE37FFFFBFEFEEBFFFFDFF6FFFFFFF7FFF733ED98F86403FE109523F8FCCDDFFFFF04E00088640000000002D0C000F0E1FE,
		ram_block1a_44.mem_init3 = 2048'h8000000000010084000000000000000000001004040000000400000000000000820000002000000000000000000000008000000501000000000000000000000080004020000000000000000000000000800001000000000000000000000000000000000000000000000004000000010000000020000000000000000000000000800000000000000000000000000000008000100200000040000000100040000003820780800008100CE08018000000001086AD008000FA0024C100B70280000048CCF7700073DE842D83F3278680300057DF7DE7DFF7FFFFBFCFFF67FFE001007BDFFD2FFFFFFFFFFFFFFF7FFDE0C4627FFFF77FFFFFFFFFFFFFFFDFFDFCC061,
		ram_block1a_44.mixed_port_feed_through_mode = "old",
		ram_block1a_44.operation_mode = "dual_port",
		ram_block1a_44.port_a_address_width = 13,
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 40960,
		ram_block1a_44.port_a_first_bit_number = 4,
		ram_block1a_44.port_a_last_address = 49151,
		ram_block1a_44.port_a_logical_ram_depth = 65536,
		ram_block1a_44.port_a_logical_ram_width = 8,
		ram_block1a_44.port_b_address_clear = "none",
		ram_block1a_44.port_b_address_clock = "clock0",
		ram_block1a_44.port_b_address_width = 13,
		ram_block1a_44.port_b_data_out_clear = "none",
		ram_block1a_44.port_b_data_width = 1,
		ram_block1a_44.port_b_first_address = 40960,
		ram_block1a_44.port_b_first_bit_number = 4,
		ram_block1a_44.port_b_last_address = 49151,
		ram_block1a_44.port_b_logical_ram_depth = 65536,
		ram_block1a_44.port_b_logical_ram_width = 8,
		ram_block1a_44.port_b_read_enable_clock = "clock0",
		ram_block1a_44.power_up_uninitialized = "false",
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_45portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "none",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.init_file = "BRAM.mif",
		ram_block1a_45.init_file_layout = "port_b",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mem_init0 = 2048'hB3DDB96DF0CF6627F207F778FFEFFFFFB11FC82FF1C0E639FA07FE79E3EFFFFF32BB4023F0C0E0F9F607FC7FEBFFFFFF7FFB4EE3FCF1D8FE3604FFE6EFB9FFFFEDFB8EE478D3DEB67605F9E7EFBFFFFFFDDB8A047907CE267E07F1E7EFBFFFFFF1DB7C040F03CC37FF0FF59FEFFFFFFF01D87803CE19DC7FFF07F79BFFFFFEFF17787FC38A39F8FFFE07C7FEFE7DFFFF267CFFC38E19FBF7FE06CFE0FDBDFFFF0784FF8F86B9F932FF02C061F9BFFFFF7FC4F9DF93F9C1E26F03C06779FFFFFFFFEF99C19381C1E05F03C26679F7FFFBFE7F99809101C9F07D03DC6677F7FFFFEE7CEF80BD8189F7FD03B0778FFBFFFF6EC44F98FDB989F7FD0234C99FFFFFFF,
		ram_block1a_45.mem_init1 = 2048'h8000000000000000000000000030418E8000000000000000000000000000000C800000000000000000000000000000088100000020000000800000020000000000000008048620008000000C00000000140630020F1F7C38083C040C302048001EFF3FDFFFBF7F7F9FFD8E0F3041CAC07FFDFFFFFFFFFFFFF3FFFFFF3DC39F407FFFFFFF7FFFFFFFFFFFFFFEFFFF9FBE7FFFFFFFFFFFFFFFFE0FFFFFFFFFFF3E7FFFFFFDFFFF3FFFFE07FFFFFFFFFFEF7FFFFFFDDEFFE776FE0FFFFFFFFFFBFF6F2EC7FDCEE1E7C67C0FFFE9F8FBFFFF6FFE47E3E8E19BC6360F7FFFFEFBFFFFFFDFF9E1F0E71BE7360F77BFFEFBFFFFB7D8B9EDF0C71F673607F7B93EFBFFFF,
		ram_block1a_45.mem_init2 = 2048'h00000000000040000000000000000200000000000000000000000000000000008000000000000840003800000000000000000074040B98044039001820020000000870FEC40FB61B61D9B33FE1031000044FFBFEFFEFFFFFFFDFBF7FFC0F30687FFFFFFFBFFFFFFFFFFFFFFFFFFF38797FFFFFFFFFFFFFFFFFFFFFFFFFFFFCF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFEEBFFFFDFF6FFFFFFFFFFFFB3ED98F86403FE109523F8FCCDDFFFFF84E00088640000000002D0C000F0E1FE,
		ram_block1a_45.mem_init3 = 2048'h80000000000000000000000008000000000000000000000004000000000000008000000000000000000000000000000080000000000000000000000000000000800000000000000000000000000000008000010000000000000000000000000000000000000000000000040000000100000000000000000000000000000000008000000000000000000000000000000080000000000000000000000000400000000000000000001000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000040000000000000000000000040000000000,
		ram_block1a_45.mixed_port_feed_through_mode = "old",
		ram_block1a_45.operation_mode = "dual_port",
		ram_block1a_45.port_a_address_width = 13,
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 40960,
		ram_block1a_45.port_a_first_bit_number = 5,
		ram_block1a_45.port_a_last_address = 49151,
		ram_block1a_45.port_a_logical_ram_depth = 65536,
		ram_block1a_45.port_a_logical_ram_width = 8,
		ram_block1a_45.port_b_address_clear = "none",
		ram_block1a_45.port_b_address_clock = "clock0",
		ram_block1a_45.port_b_address_width = 13,
		ram_block1a_45.port_b_data_out_clear = "none",
		ram_block1a_45.port_b_data_width = 1,
		ram_block1a_45.port_b_first_address = 40960,
		ram_block1a_45.port_b_first_bit_number = 5,
		ram_block1a_45.port_b_last_address = 49151,
		ram_block1a_45.port_b_logical_ram_depth = 65536,
		ram_block1a_45.port_b_logical_ram_width = 8,
		ram_block1a_45.port_b_read_enable_clock = "clock0",
		ram_block1a_45.power_up_uninitialized = "false",
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_46portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "none",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.init_file = "BRAM.mif",
		ram_block1a_46.init_file_layout = "port_b",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mem_init0 = 2048'h4C2244920F3099D80C000887001000004EE037D00E3F19C6040001861C1000004D44BFDC0F3F1F0608000380140000000004B11C030E2701C8070019104600001204711B873C21498802061810400000022475FB86F831D980000E18106000080E2483FBF0FC33C800080A60100000007E2787FC31E6238000000860000001006887803C65C6070000003801018200005883003C71E604080001301F02420100787B00707946068D00013F9E06402000003B06206C063E1D90003F98860000000010663E6C7E3E1FA0003D99860800000180667F6EFE360F82002399880800001183107F427E760802004F8870040000113BB067024676080201CB3660000008,
		ram_block1a_46.mem_init1 = 2048'h8000000000000000000000000030418E8000000000000000000000000000000C8000000000000000000000000000000881000000200000000000000200000000000000080000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000C00000000000000000000080000221001889000000000000000110D13802311E183988000016070400001001B81C171E6439C8008000030400008020061E0F18E418C80088400124000048234E120F38E098C8000847C1041000,
		ram_block1a_46.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFEEBFFFFDFF6FFFFFFFFFFFFB3ED98F86403FE109523F8FCCDDFFFFF84E00088640000000002D0C000F0E1FE,
		ram_block1a_46.mem_init3 = 2048'h6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_46.mixed_port_feed_through_mode = "old",
		ram_block1a_46.operation_mode = "dual_port",
		ram_block1a_46.port_a_address_width = 13,
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 40960,
		ram_block1a_46.port_a_first_bit_number = 6,
		ram_block1a_46.port_a_last_address = 49151,
		ram_block1a_46.port_a_logical_ram_depth = 65536,
		ram_block1a_46.port_a_logical_ram_width = 8,
		ram_block1a_46.port_b_address_clear = "none",
		ram_block1a_46.port_b_address_clock = "clock0",
		ram_block1a_46.port_b_address_width = 13,
		ram_block1a_46.port_b_data_out_clear = "none",
		ram_block1a_46.port_b_data_width = 1,
		ram_block1a_46.port_b_first_address = 40960,
		ram_block1a_46.port_b_first_bit_number = 6,
		ram_block1a_46.port_b_last_address = 49151,
		ram_block1a_46.port_b_logical_ram_depth = 65536,
		ram_block1a_46.port_b_logical_ram_width = 8,
		ram_block1a_46.port_b_read_enable_clock = "clock0",
		ram_block1a_46.power_up_uninitialized = "false",
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_47portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "none",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.init_file = "BRAM.mif",
		ram_block1a_47.init_file_layout = "port_b",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mem_init0 = 2048'hFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_47.mem_init1 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFCFBE617FFFFBFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFBFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFDFFFF7FFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF,
		ram_block1a_47.mem_init2 = 2048'h00000000000040000000000000000200000000000000000000000000000000008000000000000000000000000000000000000000000000040000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000020000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004010114000020090000000000004C1267079BFC01EF6BDC0703322000007B1FFF779BFFFFFEFFFD2F3FFF0F1E01,
		ram_block1a_47.mem_init3 = 2048'h00000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000001000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000040000000000000000000000040000000000,
		ram_block1a_47.mixed_port_feed_through_mode = "old",
		ram_block1a_47.operation_mode = "dual_port",
		ram_block1a_47.port_a_address_width = 13,
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 40960,
		ram_block1a_47.port_a_first_bit_number = 7,
		ram_block1a_47.port_a_last_address = 49151,
		ram_block1a_47.port_a_logical_ram_depth = 65536,
		ram_block1a_47.port_a_logical_ram_width = 8,
		ram_block1a_47.port_b_address_clear = "none",
		ram_block1a_47.port_b_address_clock = "clock0",
		ram_block1a_47.port_b_address_width = 13,
		ram_block1a_47.port_b_data_out_clear = "none",
		ram_block1a_47.port_b_data_width = 1,
		ram_block1a_47.port_b_first_address = 40960,
		ram_block1a_47.port_b_first_bit_number = 7,
		ram_block1a_47.port_b_last_address = 49151,
		ram_block1a_47.port_b_logical_ram_depth = 65536,
		ram_block1a_47.port_b_logical_ram_width = 8,
		ram_block1a_47.port_b_read_enable_clock = "clock0",
		ram_block1a_47.power_up_uninitialized = "false",
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_48portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "none",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.init_file = "BRAM.mif",
		ram_block1a_48.init_file_layout = "port_b",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_48.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_48.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_48.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_48.mixed_port_feed_through_mode = "old",
		ram_block1a_48.operation_mode = "dual_port",
		ram_block1a_48.port_a_address_width = 13,
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 49152,
		ram_block1a_48.port_a_first_bit_number = 0,
		ram_block1a_48.port_a_last_address = 57343,
		ram_block1a_48.port_a_logical_ram_depth = 65536,
		ram_block1a_48.port_a_logical_ram_width = 8,
		ram_block1a_48.port_b_address_clear = "none",
		ram_block1a_48.port_b_address_clock = "clock0",
		ram_block1a_48.port_b_address_width = 13,
		ram_block1a_48.port_b_data_out_clear = "none",
		ram_block1a_48.port_b_data_width = 1,
		ram_block1a_48.port_b_first_address = 49152,
		ram_block1a_48.port_b_first_bit_number = 0,
		ram_block1a_48.port_b_last_address = 57343,
		ram_block1a_48.port_b_logical_ram_depth = 65536,
		ram_block1a_48.port_b_logical_ram_width = 8,
		ram_block1a_48.port_b_read_enable_clock = "clock0",
		ram_block1a_48.power_up_uninitialized = "false",
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_49portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "none",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.init_file = "BRAM.mif",
		ram_block1a_49.init_file_layout = "port_b",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_49.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_49.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_49.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_49.mixed_port_feed_through_mode = "old",
		ram_block1a_49.operation_mode = "dual_port",
		ram_block1a_49.port_a_address_width = 13,
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 49152,
		ram_block1a_49.port_a_first_bit_number = 1,
		ram_block1a_49.port_a_last_address = 57343,
		ram_block1a_49.port_a_logical_ram_depth = 65536,
		ram_block1a_49.port_a_logical_ram_width = 8,
		ram_block1a_49.port_b_address_clear = "none",
		ram_block1a_49.port_b_address_clock = "clock0",
		ram_block1a_49.port_b_address_width = 13,
		ram_block1a_49.port_b_data_out_clear = "none",
		ram_block1a_49.port_b_data_width = 1,
		ram_block1a_49.port_b_first_address = 49152,
		ram_block1a_49.port_b_first_bit_number = 1,
		ram_block1a_49.port_b_last_address = 57343,
		ram_block1a_49.port_b_logical_ram_depth = 65536,
		ram_block1a_49.port_b_logical_ram_width = 8,
		ram_block1a_49.port_b_read_enable_clock = "clock0",
		ram_block1a_49.power_up_uninitialized = "false",
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_50portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "none",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.init_file = "BRAM.mif",
		ram_block1a_50.init_file_layout = "port_b",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_50.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_50.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_50.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_50.mixed_port_feed_through_mode = "old",
		ram_block1a_50.operation_mode = "dual_port",
		ram_block1a_50.port_a_address_width = 13,
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 49152,
		ram_block1a_50.port_a_first_bit_number = 2,
		ram_block1a_50.port_a_last_address = 57343,
		ram_block1a_50.port_a_logical_ram_depth = 65536,
		ram_block1a_50.port_a_logical_ram_width = 8,
		ram_block1a_50.port_b_address_clear = "none",
		ram_block1a_50.port_b_address_clock = "clock0",
		ram_block1a_50.port_b_address_width = 13,
		ram_block1a_50.port_b_data_out_clear = "none",
		ram_block1a_50.port_b_data_width = 1,
		ram_block1a_50.port_b_first_address = 49152,
		ram_block1a_50.port_b_first_bit_number = 2,
		ram_block1a_50.port_b_last_address = 57343,
		ram_block1a_50.port_b_logical_ram_depth = 65536,
		ram_block1a_50.port_b_logical_ram_width = 8,
		ram_block1a_50.port_b_read_enable_clock = "clock0",
		ram_block1a_50.power_up_uninitialized = "false",
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_51portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "none",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.init_file = "BRAM.mif",
		ram_block1a_51.init_file_layout = "port_b",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_51.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_51.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_51.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_51.mixed_port_feed_through_mode = "old",
		ram_block1a_51.operation_mode = "dual_port",
		ram_block1a_51.port_a_address_width = 13,
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 49152,
		ram_block1a_51.port_a_first_bit_number = 3,
		ram_block1a_51.port_a_last_address = 57343,
		ram_block1a_51.port_a_logical_ram_depth = 65536,
		ram_block1a_51.port_a_logical_ram_width = 8,
		ram_block1a_51.port_b_address_clear = "none",
		ram_block1a_51.port_b_address_clock = "clock0",
		ram_block1a_51.port_b_address_width = 13,
		ram_block1a_51.port_b_data_out_clear = "none",
		ram_block1a_51.port_b_data_width = 1,
		ram_block1a_51.port_b_first_address = 49152,
		ram_block1a_51.port_b_first_bit_number = 3,
		ram_block1a_51.port_b_last_address = 57343,
		ram_block1a_51.port_b_logical_ram_depth = 65536,
		ram_block1a_51.port_b_logical_ram_width = 8,
		ram_block1a_51.port_b_read_enable_clock = "clock0",
		ram_block1a_51.power_up_uninitialized = "false",
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_52portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "none",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.init_file = "BRAM.mif",
		ram_block1a_52.init_file_layout = "port_b",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_52.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_52.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_52.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_52.mixed_port_feed_through_mode = "old",
		ram_block1a_52.operation_mode = "dual_port",
		ram_block1a_52.port_a_address_width = 13,
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 49152,
		ram_block1a_52.port_a_first_bit_number = 4,
		ram_block1a_52.port_a_last_address = 57343,
		ram_block1a_52.port_a_logical_ram_depth = 65536,
		ram_block1a_52.port_a_logical_ram_width = 8,
		ram_block1a_52.port_b_address_clear = "none",
		ram_block1a_52.port_b_address_clock = "clock0",
		ram_block1a_52.port_b_address_width = 13,
		ram_block1a_52.port_b_data_out_clear = "none",
		ram_block1a_52.port_b_data_width = 1,
		ram_block1a_52.port_b_first_address = 49152,
		ram_block1a_52.port_b_first_bit_number = 4,
		ram_block1a_52.port_b_last_address = 57343,
		ram_block1a_52.port_b_logical_ram_depth = 65536,
		ram_block1a_52.port_b_logical_ram_width = 8,
		ram_block1a_52.port_b_read_enable_clock = "clock0",
		ram_block1a_52.power_up_uninitialized = "false",
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_53portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "none",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.init_file = "BRAM.mif",
		ram_block1a_53.init_file_layout = "port_b",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_53.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_53.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_53.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_53.mixed_port_feed_through_mode = "old",
		ram_block1a_53.operation_mode = "dual_port",
		ram_block1a_53.port_a_address_width = 13,
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 49152,
		ram_block1a_53.port_a_first_bit_number = 5,
		ram_block1a_53.port_a_last_address = 57343,
		ram_block1a_53.port_a_logical_ram_depth = 65536,
		ram_block1a_53.port_a_logical_ram_width = 8,
		ram_block1a_53.port_b_address_clear = "none",
		ram_block1a_53.port_b_address_clock = "clock0",
		ram_block1a_53.port_b_address_width = 13,
		ram_block1a_53.port_b_data_out_clear = "none",
		ram_block1a_53.port_b_data_width = 1,
		ram_block1a_53.port_b_first_address = 49152,
		ram_block1a_53.port_b_first_bit_number = 5,
		ram_block1a_53.port_b_last_address = 57343,
		ram_block1a_53.port_b_logical_ram_depth = 65536,
		ram_block1a_53.port_b_logical_ram_width = 8,
		ram_block1a_53.port_b_read_enable_clock = "clock0",
		ram_block1a_53.power_up_uninitialized = "false",
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_54portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "none",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.init_file = "BRAM.mif",
		ram_block1a_54.init_file_layout = "port_b",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_54.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_54.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_54.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_54.mixed_port_feed_through_mode = "old",
		ram_block1a_54.operation_mode = "dual_port",
		ram_block1a_54.port_a_address_width = 13,
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 49152,
		ram_block1a_54.port_a_first_bit_number = 6,
		ram_block1a_54.port_a_last_address = 57343,
		ram_block1a_54.port_a_logical_ram_depth = 65536,
		ram_block1a_54.port_a_logical_ram_width = 8,
		ram_block1a_54.port_b_address_clear = "none",
		ram_block1a_54.port_b_address_clock = "clock0",
		ram_block1a_54.port_b_address_width = 13,
		ram_block1a_54.port_b_data_out_clear = "none",
		ram_block1a_54.port_b_data_width = 1,
		ram_block1a_54.port_b_first_address = 49152,
		ram_block1a_54.port_b_first_bit_number = 6,
		ram_block1a_54.port_b_last_address = 57343,
		ram_block1a_54.port_b_logical_ram_depth = 65536,
		ram_block1a_54.port_b_logical_ram_width = 8,
		ram_block1a_54.port_b_read_enable_clock = "clock0",
		ram_block1a_54.power_up_uninitialized = "false",
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_55portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "none",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.init_file = "BRAM.mif",
		ram_block1a_55.init_file_layout = "port_b",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_55.mixed_port_feed_through_mode = "old",
		ram_block1a_55.operation_mode = "dual_port",
		ram_block1a_55.port_a_address_width = 13,
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 49152,
		ram_block1a_55.port_a_first_bit_number = 7,
		ram_block1a_55.port_a_last_address = 57343,
		ram_block1a_55.port_a_logical_ram_depth = 65536,
		ram_block1a_55.port_a_logical_ram_width = 8,
		ram_block1a_55.port_b_address_clear = "none",
		ram_block1a_55.port_b_address_clock = "clock0",
		ram_block1a_55.port_b_address_width = 13,
		ram_block1a_55.port_b_data_out_clear = "none",
		ram_block1a_55.port_b_data_width = 1,
		ram_block1a_55.port_b_first_address = 49152,
		ram_block1a_55.port_b_first_bit_number = 7,
		ram_block1a_55.port_b_last_address = 57343,
		ram_block1a_55.port_b_logical_ram_depth = 65536,
		ram_block1a_55.port_b_logical_ram_width = 8,
		ram_block1a_55.port_b_read_enable_clock = "clock0",
		ram_block1a_55.power_up_uninitialized = "false",
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_56portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "none",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.init_file = "BRAM.mif",
		ram_block1a_56.init_file_layout = "port_b",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_56.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_56.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_56.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_56.mixed_port_feed_through_mode = "old",
		ram_block1a_56.operation_mode = "dual_port",
		ram_block1a_56.port_a_address_width = 13,
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 57344,
		ram_block1a_56.port_a_first_bit_number = 0,
		ram_block1a_56.port_a_last_address = 65535,
		ram_block1a_56.port_a_logical_ram_depth = 65536,
		ram_block1a_56.port_a_logical_ram_width = 8,
		ram_block1a_56.port_b_address_clear = "none",
		ram_block1a_56.port_b_address_clock = "clock0",
		ram_block1a_56.port_b_address_width = 13,
		ram_block1a_56.port_b_data_out_clear = "none",
		ram_block1a_56.port_b_data_width = 1,
		ram_block1a_56.port_b_first_address = 57344,
		ram_block1a_56.port_b_first_bit_number = 0,
		ram_block1a_56.port_b_last_address = 65535,
		ram_block1a_56.port_b_logical_ram_depth = 65536,
		ram_block1a_56.port_b_logical_ram_width = 8,
		ram_block1a_56.port_b_read_enable_clock = "clock0",
		ram_block1a_56.power_up_uninitialized = "false",
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_57portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "none",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.init_file = "BRAM.mif",
		ram_block1a_57.init_file_layout = "port_b",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_57.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_57.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_57.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_57.mixed_port_feed_through_mode = "old",
		ram_block1a_57.operation_mode = "dual_port",
		ram_block1a_57.port_a_address_width = 13,
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 57344,
		ram_block1a_57.port_a_first_bit_number = 1,
		ram_block1a_57.port_a_last_address = 65535,
		ram_block1a_57.port_a_logical_ram_depth = 65536,
		ram_block1a_57.port_a_logical_ram_width = 8,
		ram_block1a_57.port_b_address_clear = "none",
		ram_block1a_57.port_b_address_clock = "clock0",
		ram_block1a_57.port_b_address_width = 13,
		ram_block1a_57.port_b_data_out_clear = "none",
		ram_block1a_57.port_b_data_width = 1,
		ram_block1a_57.port_b_first_address = 57344,
		ram_block1a_57.port_b_first_bit_number = 1,
		ram_block1a_57.port_b_last_address = 65535,
		ram_block1a_57.port_b_logical_ram_depth = 65536,
		ram_block1a_57.port_b_logical_ram_width = 8,
		ram_block1a_57.port_b_read_enable_clock = "clock0",
		ram_block1a_57.power_up_uninitialized = "false",
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_58portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "none",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.init_file = "BRAM.mif",
		ram_block1a_58.init_file_layout = "port_b",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_58.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_58.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_58.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_58.mixed_port_feed_through_mode = "old",
		ram_block1a_58.operation_mode = "dual_port",
		ram_block1a_58.port_a_address_width = 13,
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 57344,
		ram_block1a_58.port_a_first_bit_number = 2,
		ram_block1a_58.port_a_last_address = 65535,
		ram_block1a_58.port_a_logical_ram_depth = 65536,
		ram_block1a_58.port_a_logical_ram_width = 8,
		ram_block1a_58.port_b_address_clear = "none",
		ram_block1a_58.port_b_address_clock = "clock0",
		ram_block1a_58.port_b_address_width = 13,
		ram_block1a_58.port_b_data_out_clear = "none",
		ram_block1a_58.port_b_data_width = 1,
		ram_block1a_58.port_b_first_address = 57344,
		ram_block1a_58.port_b_first_bit_number = 2,
		ram_block1a_58.port_b_last_address = 65535,
		ram_block1a_58.port_b_logical_ram_depth = 65536,
		ram_block1a_58.port_b_logical_ram_width = 8,
		ram_block1a_58.port_b_read_enable_clock = "clock0",
		ram_block1a_58.power_up_uninitialized = "false",
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_59portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "none",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.init_file = "BRAM.mif",
		ram_block1a_59.init_file_layout = "port_b",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_59.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_59.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_59.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_59.mixed_port_feed_through_mode = "old",
		ram_block1a_59.operation_mode = "dual_port",
		ram_block1a_59.port_a_address_width = 13,
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 57344,
		ram_block1a_59.port_a_first_bit_number = 3,
		ram_block1a_59.port_a_last_address = 65535,
		ram_block1a_59.port_a_logical_ram_depth = 65536,
		ram_block1a_59.port_a_logical_ram_width = 8,
		ram_block1a_59.port_b_address_clear = "none",
		ram_block1a_59.port_b_address_clock = "clock0",
		ram_block1a_59.port_b_address_width = 13,
		ram_block1a_59.port_b_data_out_clear = "none",
		ram_block1a_59.port_b_data_width = 1,
		ram_block1a_59.port_b_first_address = 57344,
		ram_block1a_59.port_b_first_bit_number = 3,
		ram_block1a_59.port_b_last_address = 65535,
		ram_block1a_59.port_b_logical_ram_depth = 65536,
		ram_block1a_59.port_b_logical_ram_width = 8,
		ram_block1a_59.port_b_read_enable_clock = "clock0",
		ram_block1a_59.power_up_uninitialized = "false",
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_60portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "none",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.init_file = "BRAM.mif",
		ram_block1a_60.init_file_layout = "port_b",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_60.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_60.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_60.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_60.mixed_port_feed_through_mode = "old",
		ram_block1a_60.operation_mode = "dual_port",
		ram_block1a_60.port_a_address_width = 13,
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 57344,
		ram_block1a_60.port_a_first_bit_number = 4,
		ram_block1a_60.port_a_last_address = 65535,
		ram_block1a_60.port_a_logical_ram_depth = 65536,
		ram_block1a_60.port_a_logical_ram_width = 8,
		ram_block1a_60.port_b_address_clear = "none",
		ram_block1a_60.port_b_address_clock = "clock0",
		ram_block1a_60.port_b_address_width = 13,
		ram_block1a_60.port_b_data_out_clear = "none",
		ram_block1a_60.port_b_data_width = 1,
		ram_block1a_60.port_b_first_address = 57344,
		ram_block1a_60.port_b_first_bit_number = 4,
		ram_block1a_60.port_b_last_address = 65535,
		ram_block1a_60.port_b_logical_ram_depth = 65536,
		ram_block1a_60.port_b_logical_ram_width = 8,
		ram_block1a_60.port_b_read_enable_clock = "clock0",
		ram_block1a_60.power_up_uninitialized = "false",
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_61portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "none",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.init_file = "BRAM.mif",
		ram_block1a_61.init_file_layout = "port_b",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_61.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_61.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_61.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_61.mixed_port_feed_through_mode = "old",
		ram_block1a_61.operation_mode = "dual_port",
		ram_block1a_61.port_a_address_width = 13,
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 57344,
		ram_block1a_61.port_a_first_bit_number = 5,
		ram_block1a_61.port_a_last_address = 65535,
		ram_block1a_61.port_a_logical_ram_depth = 65536,
		ram_block1a_61.port_a_logical_ram_width = 8,
		ram_block1a_61.port_b_address_clear = "none",
		ram_block1a_61.port_b_address_clock = "clock0",
		ram_block1a_61.port_b_address_width = 13,
		ram_block1a_61.port_b_data_out_clear = "none",
		ram_block1a_61.port_b_data_width = 1,
		ram_block1a_61.port_b_first_address = 57344,
		ram_block1a_61.port_b_first_bit_number = 5,
		ram_block1a_61.port_b_last_address = 65535,
		ram_block1a_61.port_b_logical_ram_depth = 65536,
		ram_block1a_61.port_b_logical_ram_width = 8,
		ram_block1a_61.port_b_read_enable_clock = "clock0",
		ram_block1a_61.power_up_uninitialized = "false",
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_62portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "none",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.init_file = "BRAM.mif",
		ram_block1a_62.init_file_layout = "port_b",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_62.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_62.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_62.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_62.mixed_port_feed_through_mode = "old",
		ram_block1a_62.operation_mode = "dual_port",
		ram_block1a_62.port_a_address_width = 13,
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 57344,
		ram_block1a_62.port_a_first_bit_number = 6,
		ram_block1a_62.port_a_last_address = 65535,
		ram_block1a_62.port_a_logical_ram_depth = 65536,
		ram_block1a_62.port_a_logical_ram_width = 8,
		ram_block1a_62.port_b_address_clear = "none",
		ram_block1a_62.port_b_address_clock = "clock0",
		ram_block1a_62.port_b_address_width = 13,
		ram_block1a_62.port_b_data_out_clear = "none",
		ram_block1a_62.port_b_data_width = 1,
		ram_block1a_62.port_b_first_address = 57344,
		ram_block1a_62.port_b_first_bit_number = 6,
		ram_block1a_62.port_b_last_address = 65535,
		ram_block1a_62.port_b_logical_ram_depth = 65536,
		ram_block1a_62.port_b_logical_ram_width = 8,
		ram_block1a_62.port_b_read_enable_clock = "clock0",
		ram_block1a_62.power_up_uninitialized = "false",
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode2_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdataout(wire_ram_block1a_63portbdataout[0:0]),
	.portbre(rden_b)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "none",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.init_file = "BRAM.mif",
		ram_block1a_63.init_file_layout = "port_b",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block1a_63.mixed_port_feed_through_mode = "old",
		ram_block1a_63.operation_mode = "dual_port",
		ram_block1a_63.port_a_address_width = 13,
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 57344,
		ram_block1a_63.port_a_first_bit_number = 7,
		ram_block1a_63.port_a_last_address = 65535,
		ram_block1a_63.port_a_logical_ram_depth = 65536,
		ram_block1a_63.port_a_logical_ram_width = 8,
		ram_block1a_63.port_b_address_clear = "none",
		ram_block1a_63.port_b_address_clock = "clock0",
		ram_block1a_63.port_b_address_width = 13,
		ram_block1a_63.port_b_data_out_clear = "none",
		ram_block1a_63.port_b_data_width = 1,
		ram_block1a_63.port_b_first_address = 57344,
		ram_block1a_63.port_b_first_bit_number = 7,
		ram_block1a_63.port_b_last_address = 65535,
		ram_block1a_63.port_b_logical_ram_depth = 65536,
		ram_block1a_63.port_b_logical_ram_width = 8,
		ram_block1a_63.port_b_read_enable_clock = "clock0",
		ram_block1a_63.power_up_uninitialized = "false",
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "fiftyfivenm_ram_block";
	assign
		address_a_wire = address_a,
		address_b_sel = address_b[15:13],
		address_b_wire = address_b,
		q_b = wire_mux3_result;
	initial/*synthesis enable_verilog_initial_construct*/
 	begin
		$display("Warning: Memory initialization file BRAM.mif is not of the dimensions 65536 X 8, the resulting memory design may not produce consistent simulation results.");
	end
endmodule //bram_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module bram (
	clock,
	data,
	rdaddress,
	rden,
	wraddress,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	  clock;
	input	[7:0]  data;
	input	[15:0]  rdaddress;
	input	  rden;
	input	[15:0]  wraddress;
	input	  wren;
	output	[7:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
	tri1	  rden;
	tri0	  wren;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [7:0] sub_wire0;
	wire [7:0] q = sub_wire0[7:0];

	bram_altsyncram	bram_altsyncram_component (
				.address_a (wraddress),
				.address_b (rdaddress),
				.clock0 (clock),
				.data_a (data),
				.rden_b (rden),
				.wren_a (wren),
				.q_b (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLRdata NUMERIC "0"
// Retrieval info: PRIVATE: CLRq NUMERIC "0"
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRrren NUMERIC "0"
// Retrieval info: PRIVATE: CLRwraddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRwren NUMERIC "0"
// Retrieval info: PRIVATE: Clock NUMERIC "0"
// Retrieval info: PRIVATE: Clock_A NUMERIC "0"
// Retrieval info: PRIVATE: Clock_B NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_B"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "MAX 10"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MEMSIZE NUMERIC "524288"
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "1"
// Retrieval info: PRIVATE: MIFfilename STRING "BRAM.mif"
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "2"
// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "1"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "3"
// Retrieval info: PRIVATE: REGdata NUMERIC "1"
// Retrieval info: PRIVATE: REGq NUMERIC "1"
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "1"
// Retrieval info: PRIVATE: REGrren NUMERIC "1"
// Retrieval info: PRIVATE: REGwraddress NUMERIC "1"
// Retrieval info: PRIVATE: REGwren NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0"
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1"
// Retrieval info: PRIVATE: VarWidth NUMERIC "0"
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "8"
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: enable NUMERIC "0"
// Retrieval info: PRIVATE: rden NUMERIC "1"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK0"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "BRAM.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "MAX 10"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "65536"
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "65536"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "DUAL_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "UNREGISTERED"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: RDCONTROL_REG_B STRING "CLOCK0"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_MIXED_PORTS STRING "OLD_DATA"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
// Retrieval info: USED_PORT: rdaddress 0 0 16 0 INPUT NODEFVAL "rdaddress[15..0]"
// Retrieval info: USED_PORT: rden 0 0 0 0 INPUT VCC "rden"
// Retrieval info: USED_PORT: wraddress 0 0 16 0 INPUT NODEFVAL "wraddress[15..0]"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT GND "wren"
// Retrieval info: CONNECT: @address_a 0 0 16 0 wraddress 0 0 16 0
// Retrieval info: CONNECT: @address_b 0 0 16 0 rdaddress 0 0 16 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0
// Retrieval info: CONNECT: @rden_b 0 0 0 0 rden 0 0 0 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 8 0 @q_b 0 0 8 0
// Retrieval info: GEN_FILE: TYPE_NORMAL bram.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL bram.inc TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL bram.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL bram.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL bram_inst.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL bram_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
