
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.044772                       # Number of seconds simulated
sim_ticks                                 44771706500                       # Number of ticks simulated
final_tick                                44771706500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108364                       # Simulator instruction rate (inst/s)
host_op_rate                                   176714                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48516322                       # Simulator tick rate (ticks/s)
host_mem_usage                                2208040                       # Number of bytes of host memory used
host_seconds                                   922.82                       # Real time elapsed on the host
sim_insts                                   100000002                       # Number of instructions simulated
sim_ops                                     163075149                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             15616                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             11456                       # Number of bytes read from this memory
system.physmem.bytes_read::total                27072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        15616                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           15616                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                244                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                179                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   423                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               348792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               255876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  604668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          348792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             348792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              348792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              255876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 604668                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        346.809815                       # Cycle average of tags in use
system.l2.total_refs                                7                       # Total number of references to valid blocks.
system.l2.sampled_refs                            347                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.020173                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::cpu.inst             243.840531                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             102.969283                       # Average occupied blocks per requestor
system.l2.occ_percent::cpu.inst              0.059531                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.025139                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.084670                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    5                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       5                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                2                       # number of Writeback hits
system.l2.Writeback_hits::total                     2                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                     5                       # number of demand (read+write) hits
system.l2.demand_hits::total                        5                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    5                       # number of overall hits
system.l2.overall_hits::total                       5                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                244                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                103                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   347                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               76                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  76                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 244                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 179                       # number of demand (read+write) misses
system.l2.demand_misses::total                    423                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                244                       # number of overall misses
system.l2.overall_misses::cpu.data                179                       # number of overall misses
system.l2.overall_misses::total                   423                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     13068500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      5636000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        18704500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4088500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4088500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      13068500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       9724500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         22793000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     13068500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      9724500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        22793000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              249                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              103                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 352                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            2                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 2                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             76                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                76                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               249                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               179                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  428                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              249                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              179                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 428                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.979920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.985795                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.979920                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.988318                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.979920                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.988318                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53559.426230                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54718.446602                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53903.458213                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53796.052632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53796.052632                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53559.426230                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54326.815642                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53884.160757                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53559.426230                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54326.815642                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53884.160757                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           244                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              347                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           76                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             76                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               423                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              423                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     10095000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      4384500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     14479500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3174000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3174000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     10095000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      7558500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     17653500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     10095000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      7558500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     17653500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.979920                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.985795                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.979920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.988318                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.979920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.988318                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41372.950820                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42567.961165                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41727.665706                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41763.157895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41763.157895                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41372.950820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42226.256983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41734.042553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41372.950820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42226.256983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41734.042553                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                19892256                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19892256                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1508320                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9272499                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9225725                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.495562                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 4325                       # Number of system calls
system.cpu.numCycles                         89543415                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           15940988                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      135280158                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    19892256                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9225725                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      61377675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                11246753                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                2472043                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            15                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  14844120                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                346547                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           89529138                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.436440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.831110                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 29260951     32.68%     32.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3013945      3.37%     36.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4931084      5.51%     41.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4036340      4.51%     46.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 48286818     53.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             89529138                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.222152                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.510777                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 18643226                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2023206                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  58492286                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                632006                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                9738414                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              213762874                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                9738414                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 20550882                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  667798                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          65462                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  56980849                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1525733                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              208960883                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                760138                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                   325                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           336141198                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             619075883                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        619075255                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               628                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             257876884                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 78264235                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               4338                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           4340                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4399460                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              7189647                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1152362                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 9                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                8                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  199435431                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4348                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 179783103                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2813385                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        36272011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     82812358                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             22                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      89529138                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.008096                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.268023                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            19211932     21.46%     21.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9700312     10.83%     32.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16048483     17.93%     50.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            40287819     45.00%     95.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4280592      4.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        89529138                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                24888644    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    20      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2030      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             172127660     95.74%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 146      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6537509      3.64%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1115758      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              179783103                       # Type of FU issued
system.cpu.iq.rate                           2.007776                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    24888664                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.138437                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          476796987                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         235711462                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    179077134                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 403                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                329                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          163                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              204669530                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     207                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               29                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       679250                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        46206                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                9738414                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1927                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    27                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           199439779                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                14                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               7189647                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1152362                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               4336                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         898429                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       730452                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1628881                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             179082420                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6515943                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            700680                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7631170                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 16931596                       # Number of branches executed
system.cpu.iew.exec_stores                    1115227                       # Number of stores executed
system.cpu.iew.exec_rate                     1.999951                       # Inst execution rate
system.cpu.iew.wb_sent                      179081627                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     179077297                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 146208452                       # num instructions producing a value
system.cpu.iew.wb_consumers                 288080478                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.999894                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.507526                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        36364591                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            4326                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1508322                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     79790724                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.043786                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.594267                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     19257002     24.13%     24.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17978016     22.53%     46.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6552129      8.21%     54.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12021433     15.07%     69.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     23982144     30.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     79790724                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000002                       # Number of instructions committed
system.cpu.commit.committedOps              163075149                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        7616552                       # Number of memory references committed
system.cpu.commit.loads                       6510396                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16231301                       # Number of branches committed
system.cpu.commit.fp_insts                        135                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 163075043                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              23982144                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    255248320                       # The number of ROB reads
system.cpu.rob.rob_writes                   408618146                       # The number of ROB writes
system.cpu.timesIdled                             197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           14277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000002                       # Number of Instructions Simulated
system.cpu.committedOps                     163075149                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000002                       # Number of Instructions Simulated
system.cpu.cpi                               0.895434                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.895434                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.116777                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.116777                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                459689614                       # number of integer regfile reads
system.cpu.int_regfile_writes               286312096                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       262                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      133                       # number of floating regfile writes
system.cpu.misc_regfile_reads                42919608                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     15                       # number of replacements
system.cpu.icache.tagsinuse                233.843893                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14843794                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    249                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               59613.630522                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     233.843893                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.456726                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.456726                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     14843794                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14843794                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14843794                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14843794                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14843794                       # number of overall hits
system.cpu.icache.overall_hits::total        14843794                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          326                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           326                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          326                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            326                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          326                       # number of overall misses
system.cpu.icache.overall_misses::total           326                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     16910500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16910500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     16910500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16910500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     16910500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16910500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     14844120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14844120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     14844120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14844120                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     14844120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14844120                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51872.699387                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51872.699387                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51872.699387                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51872.699387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51872.699387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51872.699387                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           77                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     13368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     13368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     13368000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13368000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53686.746988                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53686.746988                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53686.746988                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53686.746988                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53686.746988                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53686.746988                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.tagsinuse                175.954671                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7621818                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    179                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               42579.988827                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     175.954671                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.343661                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.343661                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      6515739                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6515739                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1106079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1106079                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       7621818                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7621818                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7621818                       # number of overall hits
system.cpu.dcache.overall_hits::total         7621818                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           139                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           77                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          216                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            216                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          216                       # number of overall misses
system.cpu.dcache.overall_misses::total           216                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      7350500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7350500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4356000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4356000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     11706500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11706500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     11706500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11706500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      6515878                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6515878                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1106156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1106156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7622034                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7622034                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7622034                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7622034                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000070                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000028                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52881.294964                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52881.294964                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56571.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56571.428571                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54196.759259                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54196.759259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54196.759259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54196.759259                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          314                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.888889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           37                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           76                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5739500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5739500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4164500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4164500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      9904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      9904000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9904000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55723.300971                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55723.300971                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54796.052632                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54796.052632                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55329.608939                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55329.608939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55329.608939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55329.608939                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
