Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc960aa49b894321a4c76e26b8dc02a9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_tb_behav xil_defaultlib.FIB_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C_1' [D:/moshushiyan/lab_2_2/lab_2_2.srcs/sources_1/new/alu.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C_1' [D:/moshushiyan/lab_2_2/lab_2_2.srcs/sources_1/new/alu.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register1
Compiling module xil_defaultlib.register2
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.alladder
Compiling module xil_defaultlib._4bit_adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_tb_behav
