/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* OE */
#define OE_Sync_ctrl_reg__0__MASK 0x01u
#define OE_Sync_ctrl_reg__0__POS 0
#define OE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define OE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define OE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define OE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define OE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define OE_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define OE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define OE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define OE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define OE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define OE_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define OE_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define OE_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define OE_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define OE_Sync_ctrl_reg__MASK 0x01u
#define OE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define OE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define OE_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* SS */
#define SS__0__INTTYPE CYREG_PICU3_INTTYPE3
#define SS__0__MASK 0x08u
#define SS__0__PC CYREG_PRT3_PC3
#define SS__0__PORT 3u
#define SS__0__SHIFT 3u
#define SS__AG CYREG_PRT3_AG
#define SS__AMUX CYREG_PRT3_AMUX
#define SS__BIE CYREG_PRT3_BIE
#define SS__BIT_MASK CYREG_PRT3_BIT_MASK
#define SS__BYP CYREG_PRT3_BYP
#define SS__CTL CYREG_PRT3_CTL
#define SS__DM0 CYREG_PRT3_DM0
#define SS__DM1 CYREG_PRT3_DM1
#define SS__DM2 CYREG_PRT3_DM2
#define SS__DR CYREG_PRT3_DR
#define SS__INP_DIS CYREG_PRT3_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT3_LCD_EN
#define SS__MASK 0x08u
#define SS__PORT 3u
#define SS__PRT CYREG_PRT3_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SS__PS CYREG_PRT3_PS
#define SS__SHIFT 3u
#define SS__SLW CYREG_PRT3_SLW

/* ADC */
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define ADC_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB02_CTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB02_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB02_MSK
#define ADC_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define ADC_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB05_MSK
#define ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ADC_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB05_ST
#define ADC_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_FinalBuf__DRQ_NUMBER 0u
#define ADC_FinalBuf__NUMBEROF_TDS 0u
#define ADC_FinalBuf__PRIORITY 2u
#define ADC_FinalBuf__TERMIN_EN 0u
#define ADC_FinalBuf__TERMIN_SEL 0u
#define ADC_FinalBuf__TERMOUT0_EN 1u
#define ADC_FinalBuf__TERMOUT0_SEL 0u
#define ADC_FinalBuf__TERMOUT1_EN 0u
#define ADC_FinalBuf__TERMOUT1_SEL 0u
#define ADC_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_IntClock__INDEX 0x00u
#define ADC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_IntClock__PM_ACT_MSK 0x01u
#define ADC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_IntClock__PM_STBY_MSK 0x01u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x01u
#define ADC_IRQ__INTC_NUMBER 0u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_TempBuf__DRQ_NUMBER 1u
#define ADC_TempBuf__NUMBEROF_TDS 0u
#define ADC_TempBuf__PRIORITY 2u
#define ADC_TempBuf__TERMIN_EN 0u
#define ADC_TempBuf__TERMIN_SEL 0u
#define ADC_TempBuf__TERMOUT0_EN 1u
#define ADC_TempBuf__TERMOUT0_SEL 1u
#define ADC_TempBuf__TERMOUT1_EN 0u
#define ADC_TempBuf__TERMOUT1_SEL 0u

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU3_INTTYPE4
#define MISO__0__MASK 0x10u
#define MISO__0__PC CYREG_PRT3_PC4
#define MISO__0__PORT 3u
#define MISO__0__SHIFT 4u
#define MISO__AG CYREG_PRT3_AG
#define MISO__AMUX CYREG_PRT3_AMUX
#define MISO__BIE CYREG_PRT3_BIE
#define MISO__BIT_MASK CYREG_PRT3_BIT_MASK
#define MISO__BYP CYREG_PRT3_BYP
#define MISO__CTL CYREG_PRT3_CTL
#define MISO__DM0 CYREG_PRT3_DM0
#define MISO__DM1 CYREG_PRT3_DM1
#define MISO__DM2 CYREG_PRT3_DM2
#define MISO__DR CYREG_PRT3_DR
#define MISO__INP_DIS CYREG_PRT3_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MISO__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT3_LCD_EN
#define MISO__MASK 0x10u
#define MISO__PORT 3u
#define MISO__PRT CYREG_PRT3_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MISO__PS CYREG_PRT3_PS
#define MISO__SHIFT 4u
#define MISO__SLW CYREG_PRT3_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU3_INTTYPE0
#define MOSI__0__MASK 0x01u
#define MOSI__0__PC CYREG_PRT3_PC0
#define MOSI__0__PORT 3u
#define MOSI__0__SHIFT 0u
#define MOSI__AG CYREG_PRT3_AG
#define MOSI__AMUX CYREG_PRT3_AMUX
#define MOSI__BIE CYREG_PRT3_BIE
#define MOSI__BIT_MASK CYREG_PRT3_BIT_MASK
#define MOSI__BYP CYREG_PRT3_BYP
#define MOSI__CTL CYREG_PRT3_CTL
#define MOSI__DM0 CYREG_PRT3_DM0
#define MOSI__DM1 CYREG_PRT3_DM1
#define MOSI__DM2 CYREG_PRT3_DM2
#define MOSI__DR CYREG_PRT3_DR
#define MOSI__INP_DIS CYREG_PRT3_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT3_LCD_EN
#define MOSI__MASK 0x01u
#define MOSI__PORT 3u
#define MOSI__PRT CYREG_PRT3_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MOSI__PS CYREG_PRT3_PS
#define MOSI__SHIFT 0u
#define MOSI__SLW CYREG_PRT3_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU3_INTTYPE1
#define SCLK__0__MASK 0x02u
#define SCLK__0__PC CYREG_PRT3_PC1
#define SCLK__0__PORT 3u
#define SCLK__0__SHIFT 1u
#define SCLK__AG CYREG_PRT3_AG
#define SCLK__AMUX CYREG_PRT3_AMUX
#define SCLK__BIE CYREG_PRT3_BIE
#define SCLK__BIT_MASK CYREG_PRT3_BIT_MASK
#define SCLK__BYP CYREG_PRT3_BYP
#define SCLK__CTL CYREG_PRT3_CTL
#define SCLK__DM0 CYREG_PRT3_DM0
#define SCLK__DM1 CYREG_PRT3_DM1
#define SCLK__DM2 CYREG_PRT3_DM2
#define SCLK__DR CYREG_PRT3_DR
#define SCLK__INP_DIS CYREG_PRT3_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT3_LCD_EN
#define SCLK__MASK 0x02u
#define SCLK__PORT 3u
#define SCLK__PRT CYREG_PRT3_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SCLK__PS CYREG_PRT3_PS
#define SCLK__SHIFT 1u
#define SCLK__SLW CYREG_PRT3_SLW

/* SPIS */
#define SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIS_BSPIS_BitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define SPIS_BSPIS_BitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define SPIS_BSPIS_BitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define SPIS_BSPIS_BitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPIS_BSPIS_BitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPIS_BSPIS_BitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define SPIS_BSPIS_RxStsReg__3__MASK 0x08u
#define SPIS_BSPIS_RxStsReg__3__POS 3
#define SPIS_BSPIS_RxStsReg__4__MASK 0x10u
#define SPIS_BSPIS_RxStsReg__4__POS 4
#define SPIS_BSPIS_RxStsReg__5__MASK 0x20u
#define SPIS_BSPIS_RxStsReg__5__POS 5
#define SPIS_BSPIS_RxStsReg__6__MASK 0x40u
#define SPIS_BSPIS_RxStsReg__6__POS 6
#define SPIS_BSPIS_RxStsReg__MASK 0x78u
#define SPIS_BSPIS_RxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPIS_BSPIS_RxStsReg__STATUS_REG CYREG_B1_UDB04_ST
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define SPIS_BSPIS_sR8_Dp_u0__A0_REG CYREG_B0_UDB04_A0
#define SPIS_BSPIS_sR8_Dp_u0__A1_REG CYREG_B0_UDB04_A1
#define SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define SPIS_BSPIS_sR8_Dp_u0__D0_REG CYREG_B0_UDB04_D0
#define SPIS_BSPIS_sR8_Dp_u0__D1_REG CYREG_B0_UDB04_D1
#define SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define SPIS_BSPIS_sR8_Dp_u0__F0_REG CYREG_B0_UDB04_F0
#define SPIS_BSPIS_sR8_Dp_u0__F1_REG CYREG_B0_UDB04_F1
#define SPIS_BSPIS_TxStsReg__0__MASK 0x01u
#define SPIS_BSPIS_TxStsReg__0__POS 0
#define SPIS_BSPIS_TxStsReg__1__MASK 0x02u
#define SPIS_BSPIS_TxStsReg__1__POS 1
#define SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define SPIS_BSPIS_TxStsReg__2__MASK 0x04u
#define SPIS_BSPIS_TxStsReg__2__POS 2
#define SPIS_BSPIS_TxStsReg__6__MASK 0x40u
#define SPIS_BSPIS_TxStsReg__6__POS 6
#define SPIS_BSPIS_TxStsReg__MASK 0x47u
#define SPIS_BSPIS_TxStsReg__MASK_REG CYREG_B0_UDB11_MSK
#define SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPIS_BSPIS_TxStsReg__STATUS_REG CYREG_B0_UDB11_ST
#define SPIS_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPIS_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPIS_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPIS_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIS_IntClock__INDEX 0x01u
#define SPIS_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIS_IntClock__PM_ACT_MSK 0x02u
#define SPIS_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIS_IntClock__PM_STBY_MSK 0x02u
#define SPIS_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIS_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIS_RxInternalInterrupt__INTC_MASK 0x02u
#define SPIS_RxInternalInterrupt__INTC_NUMBER 1u
#define SPIS_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIS_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define SPIS_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIS_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define SPIS_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIS_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIS_TxInternalInterrupt__INTC_MASK 0x04u
#define SPIS_TxInternalInterrupt__INTC_NUMBER 2u
#define SPIS_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIS_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define SPIS_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIS_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Therm1 */
#define Therm1__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Therm1__0__MASK 0x01u
#define Therm1__0__PC CYREG_PRT4_PC0
#define Therm1__0__PORT 4u
#define Therm1__0__SHIFT 0u
#define Therm1__AG CYREG_PRT4_AG
#define Therm1__AMUX CYREG_PRT4_AMUX
#define Therm1__BIE CYREG_PRT4_BIE
#define Therm1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Therm1__BYP CYREG_PRT4_BYP
#define Therm1__CTL CYREG_PRT4_CTL
#define Therm1__DM0 CYREG_PRT4_DM0
#define Therm1__DM1 CYREG_PRT4_DM1
#define Therm1__DM2 CYREG_PRT4_DM2
#define Therm1__DR CYREG_PRT4_DR
#define Therm1__INP_DIS CYREG_PRT4_INP_DIS
#define Therm1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Therm1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Therm1__LCD_EN CYREG_PRT4_LCD_EN
#define Therm1__MASK 0x01u
#define Therm1__PORT 4u
#define Therm1__PRT CYREG_PRT4_PRT
#define Therm1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Therm1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Therm1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Therm1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Therm1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Therm1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Therm1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Therm1__PS CYREG_PRT4_PS
#define Therm1__SHIFT 0u
#define Therm1__SLW CYREG_PRT4_SLW

/* Therm2 */
#define Therm2__0__INTTYPE CYREG_PICU4_INTTYPE1
#define Therm2__0__MASK 0x02u
#define Therm2__0__PC CYREG_PRT4_PC1
#define Therm2__0__PORT 4u
#define Therm2__0__SHIFT 1u
#define Therm2__AG CYREG_PRT4_AG
#define Therm2__AMUX CYREG_PRT4_AMUX
#define Therm2__BIE CYREG_PRT4_BIE
#define Therm2__BIT_MASK CYREG_PRT4_BIT_MASK
#define Therm2__BYP CYREG_PRT4_BYP
#define Therm2__CTL CYREG_PRT4_CTL
#define Therm2__DM0 CYREG_PRT4_DM0
#define Therm2__DM1 CYREG_PRT4_DM1
#define Therm2__DM2 CYREG_PRT4_DM2
#define Therm2__DR CYREG_PRT4_DR
#define Therm2__INP_DIS CYREG_PRT4_INP_DIS
#define Therm2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Therm2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Therm2__LCD_EN CYREG_PRT4_LCD_EN
#define Therm2__MASK 0x02u
#define Therm2__PORT 4u
#define Therm2__PRT CYREG_PRT4_PRT
#define Therm2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Therm2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Therm2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Therm2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Therm2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Therm2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Therm2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Therm2__PS CYREG_PRT4_PS
#define Therm2__SHIFT 1u
#define Therm2__SLW CYREG_PRT4_SLW

/* Therm3 */
#define Therm3__0__INTTYPE CYREG_PICU4_INTTYPE2
#define Therm3__0__MASK 0x04u
#define Therm3__0__PC CYREG_PRT4_PC2
#define Therm3__0__PORT 4u
#define Therm3__0__SHIFT 2u
#define Therm3__AG CYREG_PRT4_AG
#define Therm3__AMUX CYREG_PRT4_AMUX
#define Therm3__BIE CYREG_PRT4_BIE
#define Therm3__BIT_MASK CYREG_PRT4_BIT_MASK
#define Therm3__BYP CYREG_PRT4_BYP
#define Therm3__CTL CYREG_PRT4_CTL
#define Therm3__DM0 CYREG_PRT4_DM0
#define Therm3__DM1 CYREG_PRT4_DM1
#define Therm3__DM2 CYREG_PRT4_DM2
#define Therm3__DR CYREG_PRT4_DR
#define Therm3__INP_DIS CYREG_PRT4_INP_DIS
#define Therm3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Therm3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Therm3__LCD_EN CYREG_PRT4_LCD_EN
#define Therm3__MASK 0x04u
#define Therm3__PORT 4u
#define Therm3__PRT CYREG_PRT4_PRT
#define Therm3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Therm3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Therm3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Therm3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Therm3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Therm3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Therm3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Therm3__PS CYREG_PRT4_PS
#define Therm3__SHIFT 2u
#define Therm3__SLW CYREG_PRT4_SLW

/* Therm4 */
#define Therm4__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Therm4__0__MASK 0x08u
#define Therm4__0__PC CYREG_PRT4_PC3
#define Therm4__0__PORT 4u
#define Therm4__0__SHIFT 3u
#define Therm4__AG CYREG_PRT4_AG
#define Therm4__AMUX CYREG_PRT4_AMUX
#define Therm4__BIE CYREG_PRT4_BIE
#define Therm4__BIT_MASK CYREG_PRT4_BIT_MASK
#define Therm4__BYP CYREG_PRT4_BYP
#define Therm4__CTL CYREG_PRT4_CTL
#define Therm4__DM0 CYREG_PRT4_DM0
#define Therm4__DM1 CYREG_PRT4_DM1
#define Therm4__DM2 CYREG_PRT4_DM2
#define Therm4__DR CYREG_PRT4_DR
#define Therm4__INP_DIS CYREG_PRT4_INP_DIS
#define Therm4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Therm4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Therm4__LCD_EN CYREG_PRT4_LCD_EN
#define Therm4__MASK 0x08u
#define Therm4__PORT 4u
#define Therm4__PRT CYREG_PRT4_PRT
#define Therm4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Therm4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Therm4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Therm4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Therm4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Therm4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Therm4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Therm4__PS CYREG_PRT4_PS
#define Therm4__SHIFT 3u
#define Therm4__SLW CYREG_PRT4_SLW

/* Therm5 */
#define Therm5__0__INTTYPE CYREG_PICU4_INTTYPE4
#define Therm5__0__MASK 0x10u
#define Therm5__0__PC CYREG_PRT4_PC4
#define Therm5__0__PORT 4u
#define Therm5__0__SHIFT 4u
#define Therm5__AG CYREG_PRT4_AG
#define Therm5__AMUX CYREG_PRT4_AMUX
#define Therm5__BIE CYREG_PRT4_BIE
#define Therm5__BIT_MASK CYREG_PRT4_BIT_MASK
#define Therm5__BYP CYREG_PRT4_BYP
#define Therm5__CTL CYREG_PRT4_CTL
#define Therm5__DM0 CYREG_PRT4_DM0
#define Therm5__DM1 CYREG_PRT4_DM1
#define Therm5__DM2 CYREG_PRT4_DM2
#define Therm5__DR CYREG_PRT4_DR
#define Therm5__INP_DIS CYREG_PRT4_INP_DIS
#define Therm5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Therm5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Therm5__LCD_EN CYREG_PRT4_LCD_EN
#define Therm5__MASK 0x10u
#define Therm5__PORT 4u
#define Therm5__PRT CYREG_PRT4_PRT
#define Therm5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Therm5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Therm5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Therm5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Therm5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Therm5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Therm5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Therm5__PS CYREG_PRT4_PS
#define Therm5__SHIFT 4u
#define Therm5__SLW CYREG_PRT4_SLW

/* Therm6 */
#define Therm6__0__INTTYPE CYREG_PICU4_INTTYPE5
#define Therm6__0__MASK 0x20u
#define Therm6__0__PC CYREG_PRT4_PC5
#define Therm6__0__PORT 4u
#define Therm6__0__SHIFT 5u
#define Therm6__AG CYREG_PRT4_AG
#define Therm6__AMUX CYREG_PRT4_AMUX
#define Therm6__BIE CYREG_PRT4_BIE
#define Therm6__BIT_MASK CYREG_PRT4_BIT_MASK
#define Therm6__BYP CYREG_PRT4_BYP
#define Therm6__CTL CYREG_PRT4_CTL
#define Therm6__DM0 CYREG_PRT4_DM0
#define Therm6__DM1 CYREG_PRT4_DM1
#define Therm6__DM2 CYREG_PRT4_DM2
#define Therm6__DR CYREG_PRT4_DR
#define Therm6__INP_DIS CYREG_PRT4_INP_DIS
#define Therm6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Therm6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Therm6__LCD_EN CYREG_PRT4_LCD_EN
#define Therm6__MASK 0x20u
#define Therm6__PORT 4u
#define Therm6__PRT CYREG_PRT4_PRT
#define Therm6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Therm6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Therm6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Therm6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Therm6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Therm6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Therm6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Therm6__PS CYREG_PRT4_PS
#define Therm6__SHIFT 5u
#define Therm6__SLW CYREG_PRT4_SLW

/* Therm7 */
#define Therm7__0__INTTYPE CYREG_PICU4_INTTYPE6
#define Therm7__0__MASK 0x40u
#define Therm7__0__PC CYREG_PRT4_PC6
#define Therm7__0__PORT 4u
#define Therm7__0__SHIFT 6u
#define Therm7__AG CYREG_PRT4_AG
#define Therm7__AMUX CYREG_PRT4_AMUX
#define Therm7__BIE CYREG_PRT4_BIE
#define Therm7__BIT_MASK CYREG_PRT4_BIT_MASK
#define Therm7__BYP CYREG_PRT4_BYP
#define Therm7__CTL CYREG_PRT4_CTL
#define Therm7__DM0 CYREG_PRT4_DM0
#define Therm7__DM1 CYREG_PRT4_DM1
#define Therm7__DM2 CYREG_PRT4_DM2
#define Therm7__DR CYREG_PRT4_DR
#define Therm7__INP_DIS CYREG_PRT4_INP_DIS
#define Therm7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Therm7__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Therm7__LCD_EN CYREG_PRT4_LCD_EN
#define Therm7__MASK 0x40u
#define Therm7__PORT 4u
#define Therm7__PRT CYREG_PRT4_PRT
#define Therm7__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Therm7__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Therm7__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Therm7__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Therm7__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Therm7__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Therm7__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Therm7__PS CYREG_PRT4_PS
#define Therm7__SHIFT 6u
#define Therm7__SLW CYREG_PRT4_SLW

/* Therm8 */
#define Therm8__0__INTTYPE CYREG_PICU4_INTTYPE7
#define Therm8__0__MASK 0x80u
#define Therm8__0__PC CYREG_PRT4_PC7
#define Therm8__0__PORT 4u
#define Therm8__0__SHIFT 7u
#define Therm8__AG CYREG_PRT4_AG
#define Therm8__AMUX CYREG_PRT4_AMUX
#define Therm8__BIE CYREG_PRT4_BIE
#define Therm8__BIT_MASK CYREG_PRT4_BIT_MASK
#define Therm8__BYP CYREG_PRT4_BYP
#define Therm8__CTL CYREG_PRT4_CTL
#define Therm8__DM0 CYREG_PRT4_DM0
#define Therm8__DM1 CYREG_PRT4_DM1
#define Therm8__DM2 CYREG_PRT4_DM2
#define Therm8__DR CYREG_PRT4_DR
#define Therm8__INP_DIS CYREG_PRT4_INP_DIS
#define Therm8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Therm8__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Therm8__LCD_EN CYREG_PRT4_LCD_EN
#define Therm8__MASK 0x80u
#define Therm8__PORT 4u
#define Therm8__PRT CYREG_PRT4_PRT
#define Therm8__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Therm8__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Therm8__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Therm8__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Therm8__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Therm8__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Therm8__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Therm8__PS CYREG_PRT4_PS
#define Therm8__SHIFT 7u
#define Therm8__SLW CYREG_PRT4_SLW

/* Therm9 */
#define Therm9__0__INTTYPE CYREG_PICU6_INTTYPE0
#define Therm9__0__MASK 0x01u
#define Therm9__0__PC CYREG_PRT6_PC0
#define Therm9__0__PORT 6u
#define Therm9__0__SHIFT 0u
#define Therm9__AG CYREG_PRT6_AG
#define Therm9__AMUX CYREG_PRT6_AMUX
#define Therm9__BIE CYREG_PRT6_BIE
#define Therm9__BIT_MASK CYREG_PRT6_BIT_MASK
#define Therm9__BYP CYREG_PRT6_BYP
#define Therm9__CTL CYREG_PRT6_CTL
#define Therm9__DM0 CYREG_PRT6_DM0
#define Therm9__DM1 CYREG_PRT6_DM1
#define Therm9__DM2 CYREG_PRT6_DM2
#define Therm9__DR CYREG_PRT6_DR
#define Therm9__INP_DIS CYREG_PRT6_INP_DIS
#define Therm9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Therm9__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Therm9__LCD_EN CYREG_PRT6_LCD_EN
#define Therm9__MASK 0x01u
#define Therm9__PORT 6u
#define Therm9__PRT CYREG_PRT6_PRT
#define Therm9__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Therm9__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Therm9__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Therm9__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Therm9__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Therm9__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Therm9__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Therm9__PS CYREG_PRT6_PS
#define Therm9__SHIFT 0u
#define Therm9__SLW CYREG_PRT6_SLW

/* Therm10 */
#define Therm10__0__INTTYPE CYREG_PICU6_INTTYPE1
#define Therm10__0__MASK 0x02u
#define Therm10__0__PC CYREG_PRT6_PC1
#define Therm10__0__PORT 6u
#define Therm10__0__SHIFT 1u
#define Therm10__AG CYREG_PRT6_AG
#define Therm10__AMUX CYREG_PRT6_AMUX
#define Therm10__BIE CYREG_PRT6_BIE
#define Therm10__BIT_MASK CYREG_PRT6_BIT_MASK
#define Therm10__BYP CYREG_PRT6_BYP
#define Therm10__CTL CYREG_PRT6_CTL
#define Therm10__DM0 CYREG_PRT6_DM0
#define Therm10__DM1 CYREG_PRT6_DM1
#define Therm10__DM2 CYREG_PRT6_DM2
#define Therm10__DR CYREG_PRT6_DR
#define Therm10__INP_DIS CYREG_PRT6_INP_DIS
#define Therm10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Therm10__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Therm10__LCD_EN CYREG_PRT6_LCD_EN
#define Therm10__MASK 0x02u
#define Therm10__PORT 6u
#define Therm10__PRT CYREG_PRT6_PRT
#define Therm10__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Therm10__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Therm10__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Therm10__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Therm10__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Therm10__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Therm10__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Therm10__PS CYREG_PRT6_PS
#define Therm10__SHIFT 1u
#define Therm10__SLW CYREG_PRT6_SLW

/* Therm11 */
#define Therm11__0__INTTYPE CYREG_PICU6_INTTYPE2
#define Therm11__0__MASK 0x04u
#define Therm11__0__PC CYREG_PRT6_PC2
#define Therm11__0__PORT 6u
#define Therm11__0__SHIFT 2u
#define Therm11__AG CYREG_PRT6_AG
#define Therm11__AMUX CYREG_PRT6_AMUX
#define Therm11__BIE CYREG_PRT6_BIE
#define Therm11__BIT_MASK CYREG_PRT6_BIT_MASK
#define Therm11__BYP CYREG_PRT6_BYP
#define Therm11__CTL CYREG_PRT6_CTL
#define Therm11__DM0 CYREG_PRT6_DM0
#define Therm11__DM1 CYREG_PRT6_DM1
#define Therm11__DM2 CYREG_PRT6_DM2
#define Therm11__DR CYREG_PRT6_DR
#define Therm11__INP_DIS CYREG_PRT6_INP_DIS
#define Therm11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Therm11__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Therm11__LCD_EN CYREG_PRT6_LCD_EN
#define Therm11__MASK 0x04u
#define Therm11__PORT 6u
#define Therm11__PRT CYREG_PRT6_PRT
#define Therm11__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Therm11__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Therm11__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Therm11__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Therm11__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Therm11__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Therm11__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Therm11__PS CYREG_PRT6_PS
#define Therm11__SHIFT 2u
#define Therm11__SLW CYREG_PRT6_SLW

/* Therm12 */
#define Therm12__0__INTTYPE CYREG_PICU6_INTTYPE3
#define Therm12__0__MASK 0x08u
#define Therm12__0__PC CYREG_PRT6_PC3
#define Therm12__0__PORT 6u
#define Therm12__0__SHIFT 3u
#define Therm12__AG CYREG_PRT6_AG
#define Therm12__AMUX CYREG_PRT6_AMUX
#define Therm12__BIE CYREG_PRT6_BIE
#define Therm12__BIT_MASK CYREG_PRT6_BIT_MASK
#define Therm12__BYP CYREG_PRT6_BYP
#define Therm12__CTL CYREG_PRT6_CTL
#define Therm12__DM0 CYREG_PRT6_DM0
#define Therm12__DM1 CYREG_PRT6_DM1
#define Therm12__DM2 CYREG_PRT6_DM2
#define Therm12__DR CYREG_PRT6_DR
#define Therm12__INP_DIS CYREG_PRT6_INP_DIS
#define Therm12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Therm12__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Therm12__LCD_EN CYREG_PRT6_LCD_EN
#define Therm12__MASK 0x08u
#define Therm12__PORT 6u
#define Therm12__PRT CYREG_PRT6_PRT
#define Therm12__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Therm12__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Therm12__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Therm12__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Therm12__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Therm12__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Therm12__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Therm12__PS CYREG_PRT6_PS
#define Therm12__SHIFT 3u
#define Therm12__SLW CYREG_PRT6_SLW

/* Therm13 */
#define Therm13__0__INTTYPE CYREG_PICU6_INTTYPE4
#define Therm13__0__MASK 0x10u
#define Therm13__0__PC CYREG_PRT6_PC4
#define Therm13__0__PORT 6u
#define Therm13__0__SHIFT 4u
#define Therm13__AG CYREG_PRT6_AG
#define Therm13__AMUX CYREG_PRT6_AMUX
#define Therm13__BIE CYREG_PRT6_BIE
#define Therm13__BIT_MASK CYREG_PRT6_BIT_MASK
#define Therm13__BYP CYREG_PRT6_BYP
#define Therm13__CTL CYREG_PRT6_CTL
#define Therm13__DM0 CYREG_PRT6_DM0
#define Therm13__DM1 CYREG_PRT6_DM1
#define Therm13__DM2 CYREG_PRT6_DM2
#define Therm13__DR CYREG_PRT6_DR
#define Therm13__INP_DIS CYREG_PRT6_INP_DIS
#define Therm13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Therm13__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Therm13__LCD_EN CYREG_PRT6_LCD_EN
#define Therm13__MASK 0x10u
#define Therm13__PORT 6u
#define Therm13__PRT CYREG_PRT6_PRT
#define Therm13__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Therm13__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Therm13__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Therm13__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Therm13__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Therm13__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Therm13__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Therm13__PS CYREG_PRT6_PS
#define Therm13__SHIFT 4u
#define Therm13__SLW CYREG_PRT6_SLW

/* Therm14 */
#define Therm14__0__INTTYPE CYREG_PICU6_INTTYPE5
#define Therm14__0__MASK 0x20u
#define Therm14__0__PC CYREG_PRT6_PC5
#define Therm14__0__PORT 6u
#define Therm14__0__SHIFT 5u
#define Therm14__AG CYREG_PRT6_AG
#define Therm14__AMUX CYREG_PRT6_AMUX
#define Therm14__BIE CYREG_PRT6_BIE
#define Therm14__BIT_MASK CYREG_PRT6_BIT_MASK
#define Therm14__BYP CYREG_PRT6_BYP
#define Therm14__CTL CYREG_PRT6_CTL
#define Therm14__DM0 CYREG_PRT6_DM0
#define Therm14__DM1 CYREG_PRT6_DM1
#define Therm14__DM2 CYREG_PRT6_DM2
#define Therm14__DR CYREG_PRT6_DR
#define Therm14__INP_DIS CYREG_PRT6_INP_DIS
#define Therm14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Therm14__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Therm14__LCD_EN CYREG_PRT6_LCD_EN
#define Therm14__MASK 0x20u
#define Therm14__PORT 6u
#define Therm14__PRT CYREG_PRT6_PRT
#define Therm14__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Therm14__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Therm14__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Therm14__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Therm14__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Therm14__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Therm14__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Therm14__PS CYREG_PRT6_PS
#define Therm14__SHIFT 5u
#define Therm14__SLW CYREG_PRT6_SLW

/* Address1 */
#define Address1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Address1__0__MASK 0x01u
#define Address1__0__PC CYREG_PRT2_PC0
#define Address1__0__PORT 2u
#define Address1__0__SHIFT 0u
#define Address1__AG CYREG_PRT2_AG
#define Address1__AMUX CYREG_PRT2_AMUX
#define Address1__BIE CYREG_PRT2_BIE
#define Address1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Address1__BYP CYREG_PRT2_BYP
#define Address1__CTL CYREG_PRT2_CTL
#define Address1__DM0 CYREG_PRT2_DM0
#define Address1__DM1 CYREG_PRT2_DM1
#define Address1__DM2 CYREG_PRT2_DM2
#define Address1__DR CYREG_PRT2_DR
#define Address1__INP_DIS CYREG_PRT2_INP_DIS
#define Address1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Address1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Address1__LCD_EN CYREG_PRT2_LCD_EN
#define Address1__MASK 0x01u
#define Address1__PORT 2u
#define Address1__PRT CYREG_PRT2_PRT
#define Address1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Address1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Address1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Address1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Address1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Address1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Address1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Address1__PS CYREG_PRT2_PS
#define Address1__SHIFT 0u
#define Address1__SLW CYREG_PRT2_SLW

/* Address2 */
#define Address2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Address2__0__MASK 0x02u
#define Address2__0__PC CYREG_PRT2_PC1
#define Address2__0__PORT 2u
#define Address2__0__SHIFT 1u
#define Address2__AG CYREG_PRT2_AG
#define Address2__AMUX CYREG_PRT2_AMUX
#define Address2__BIE CYREG_PRT2_BIE
#define Address2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Address2__BYP CYREG_PRT2_BYP
#define Address2__CTL CYREG_PRT2_CTL
#define Address2__DM0 CYREG_PRT2_DM0
#define Address2__DM1 CYREG_PRT2_DM1
#define Address2__DM2 CYREG_PRT2_DM2
#define Address2__DR CYREG_PRT2_DR
#define Address2__INP_DIS CYREG_PRT2_INP_DIS
#define Address2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Address2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Address2__LCD_EN CYREG_PRT2_LCD_EN
#define Address2__MASK 0x02u
#define Address2__PORT 2u
#define Address2__PRT CYREG_PRT2_PRT
#define Address2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Address2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Address2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Address2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Address2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Address2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Address2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Address2__PS CYREG_PRT2_PS
#define Address2__SHIFT 1u
#define Address2__SLW CYREG_PRT2_SLW

/* Address3 */
#define Address3__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Address3__0__MASK 0x04u
#define Address3__0__PC CYREG_PRT2_PC2
#define Address3__0__PORT 2u
#define Address3__0__SHIFT 2u
#define Address3__AG CYREG_PRT2_AG
#define Address3__AMUX CYREG_PRT2_AMUX
#define Address3__BIE CYREG_PRT2_BIE
#define Address3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Address3__BYP CYREG_PRT2_BYP
#define Address3__CTL CYREG_PRT2_CTL
#define Address3__DM0 CYREG_PRT2_DM0
#define Address3__DM1 CYREG_PRT2_DM1
#define Address3__DM2 CYREG_PRT2_DM2
#define Address3__DR CYREG_PRT2_DR
#define Address3__INP_DIS CYREG_PRT2_INP_DIS
#define Address3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Address3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Address3__LCD_EN CYREG_PRT2_LCD_EN
#define Address3__MASK 0x04u
#define Address3__PORT 2u
#define Address3__PRT CYREG_PRT2_PRT
#define Address3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Address3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Address3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Address3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Address3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Address3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Address3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Address3__PS CYREG_PRT2_PS
#define Address3__SHIFT 2u
#define Address3__SLW CYREG_PRT2_SLW

/* Address4 */
#define Address4__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Address4__0__MASK 0x08u
#define Address4__0__PC CYREG_PRT2_PC3
#define Address4__0__PORT 2u
#define Address4__0__SHIFT 3u
#define Address4__AG CYREG_PRT2_AG
#define Address4__AMUX CYREG_PRT2_AMUX
#define Address4__BIE CYREG_PRT2_BIE
#define Address4__BIT_MASK CYREG_PRT2_BIT_MASK
#define Address4__BYP CYREG_PRT2_BYP
#define Address4__CTL CYREG_PRT2_CTL
#define Address4__DM0 CYREG_PRT2_DM0
#define Address4__DM1 CYREG_PRT2_DM1
#define Address4__DM2 CYREG_PRT2_DM2
#define Address4__DR CYREG_PRT2_DR
#define Address4__INP_DIS CYREG_PRT2_INP_DIS
#define Address4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Address4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Address4__LCD_EN CYREG_PRT2_LCD_EN
#define Address4__MASK 0x08u
#define Address4__PORT 2u
#define Address4__PRT CYREG_PRT2_PRT
#define Address4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Address4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Address4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Address4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Address4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Address4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Address4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Address4__PS CYREG_PRT2_PS
#define Address4__SHIFT 3u
#define Address4__SLW CYREG_PRT2_SLW

/* BoardTherm1 */
#define BoardTherm1__0__INTTYPE CYREG_PICU6_INTTYPE6
#define BoardTherm1__0__MASK 0x40u
#define BoardTherm1__0__PC CYREG_PRT6_PC6
#define BoardTherm1__0__PORT 6u
#define BoardTherm1__0__SHIFT 6u
#define BoardTherm1__AG CYREG_PRT6_AG
#define BoardTherm1__AMUX CYREG_PRT6_AMUX
#define BoardTherm1__BIE CYREG_PRT6_BIE
#define BoardTherm1__BIT_MASK CYREG_PRT6_BIT_MASK
#define BoardTherm1__BYP CYREG_PRT6_BYP
#define BoardTherm1__CTL CYREG_PRT6_CTL
#define BoardTherm1__DM0 CYREG_PRT6_DM0
#define BoardTherm1__DM1 CYREG_PRT6_DM1
#define BoardTherm1__DM2 CYREG_PRT6_DM2
#define BoardTherm1__DR CYREG_PRT6_DR
#define BoardTherm1__INP_DIS CYREG_PRT6_INP_DIS
#define BoardTherm1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define BoardTherm1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define BoardTherm1__LCD_EN CYREG_PRT6_LCD_EN
#define BoardTherm1__MASK 0x40u
#define BoardTherm1__PORT 6u
#define BoardTherm1__PRT CYREG_PRT6_PRT
#define BoardTherm1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define BoardTherm1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define BoardTherm1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define BoardTherm1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define BoardTherm1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define BoardTherm1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define BoardTherm1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define BoardTherm1__PS CYREG_PRT6_PS
#define BoardTherm1__SHIFT 6u
#define BoardTherm1__SLW CYREG_PRT6_SLW

/* BoardTherm2 */
#define BoardTherm2__0__INTTYPE CYREG_PICU6_INTTYPE7
#define BoardTherm2__0__MASK 0x80u
#define BoardTherm2__0__PC CYREG_PRT6_PC7
#define BoardTherm2__0__PORT 6u
#define BoardTherm2__0__SHIFT 7u
#define BoardTherm2__AG CYREG_PRT6_AG
#define BoardTherm2__AMUX CYREG_PRT6_AMUX
#define BoardTherm2__BIE CYREG_PRT6_BIE
#define BoardTherm2__BIT_MASK CYREG_PRT6_BIT_MASK
#define BoardTherm2__BYP CYREG_PRT6_BYP
#define BoardTherm2__CTL CYREG_PRT6_CTL
#define BoardTherm2__DM0 CYREG_PRT6_DM0
#define BoardTherm2__DM1 CYREG_PRT6_DM1
#define BoardTherm2__DM2 CYREG_PRT6_DM2
#define BoardTherm2__DR CYREG_PRT6_DR
#define BoardTherm2__INP_DIS CYREG_PRT6_INP_DIS
#define BoardTherm2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define BoardTherm2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define BoardTherm2__LCD_EN CYREG_PRT6_LCD_EN
#define BoardTherm2__MASK 0x80u
#define BoardTherm2__PORT 6u
#define BoardTherm2__PRT CYREG_PRT6_PRT
#define BoardTherm2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define BoardTherm2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define BoardTherm2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define BoardTherm2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define BoardTherm2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define BoardTherm2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define BoardTherm2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define BoardTherm2__PS CYREG_PRT6_PS
#define BoardTherm2__SHIFT 7u
#define BoardTherm2__SLW CYREG_PRT6_SLW

/* BoardTherm3 */
#define BoardTherm3__0__INTTYPE CYREG_PICU5_INTTYPE0
#define BoardTherm3__0__MASK 0x01u
#define BoardTherm3__0__PC CYREG_PRT5_PC0
#define BoardTherm3__0__PORT 5u
#define BoardTherm3__0__SHIFT 0u
#define BoardTherm3__AG CYREG_PRT5_AG
#define BoardTherm3__AMUX CYREG_PRT5_AMUX
#define BoardTherm3__BIE CYREG_PRT5_BIE
#define BoardTherm3__BIT_MASK CYREG_PRT5_BIT_MASK
#define BoardTherm3__BYP CYREG_PRT5_BYP
#define BoardTherm3__CTL CYREG_PRT5_CTL
#define BoardTherm3__DM0 CYREG_PRT5_DM0
#define BoardTherm3__DM1 CYREG_PRT5_DM1
#define BoardTherm3__DM2 CYREG_PRT5_DM2
#define BoardTherm3__DR CYREG_PRT5_DR
#define BoardTherm3__INP_DIS CYREG_PRT5_INP_DIS
#define BoardTherm3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define BoardTherm3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BoardTherm3__LCD_EN CYREG_PRT5_LCD_EN
#define BoardTherm3__MASK 0x01u
#define BoardTherm3__PORT 5u
#define BoardTherm3__PRT CYREG_PRT5_PRT
#define BoardTherm3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BoardTherm3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BoardTherm3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BoardTherm3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BoardTherm3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BoardTherm3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BoardTherm3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BoardTherm3__PS CYREG_PRT5_PS
#define BoardTherm3__SHIFT 0u
#define BoardTherm3__SLW CYREG_PRT5_SLW

/* BoardTherm4 */
#define BoardTherm4__0__INTTYPE CYREG_PICU5_INTTYPE1
#define BoardTherm4__0__MASK 0x02u
#define BoardTherm4__0__PC CYREG_PRT5_PC1
#define BoardTherm4__0__PORT 5u
#define BoardTherm4__0__SHIFT 1u
#define BoardTherm4__AG CYREG_PRT5_AG
#define BoardTherm4__AMUX CYREG_PRT5_AMUX
#define BoardTherm4__BIE CYREG_PRT5_BIE
#define BoardTherm4__BIT_MASK CYREG_PRT5_BIT_MASK
#define BoardTherm4__BYP CYREG_PRT5_BYP
#define BoardTherm4__CTL CYREG_PRT5_CTL
#define BoardTherm4__DM0 CYREG_PRT5_DM0
#define BoardTherm4__DM1 CYREG_PRT5_DM1
#define BoardTherm4__DM2 CYREG_PRT5_DM2
#define BoardTherm4__DR CYREG_PRT5_DR
#define BoardTherm4__INP_DIS CYREG_PRT5_INP_DIS
#define BoardTherm4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define BoardTherm4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BoardTherm4__LCD_EN CYREG_PRT5_LCD_EN
#define BoardTherm4__MASK 0x02u
#define BoardTherm4__PORT 5u
#define BoardTherm4__PRT CYREG_PRT5_PRT
#define BoardTherm4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BoardTherm4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BoardTherm4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BoardTherm4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BoardTherm4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BoardTherm4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BoardTherm4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BoardTherm4__PS CYREG_PRT5_PS
#define BoardTherm4__SHIFT 1u
#define BoardTherm4__SLW CYREG_PRT5_SLW

/* BoardTherm5 */
#define BoardTherm5__0__INTTYPE CYREG_PICU5_INTTYPE2
#define BoardTherm5__0__MASK 0x04u
#define BoardTherm5__0__PC CYREG_PRT5_PC2
#define BoardTherm5__0__PORT 5u
#define BoardTherm5__0__SHIFT 2u
#define BoardTherm5__AG CYREG_PRT5_AG
#define BoardTherm5__AMUX CYREG_PRT5_AMUX
#define BoardTherm5__BIE CYREG_PRT5_BIE
#define BoardTherm5__BIT_MASK CYREG_PRT5_BIT_MASK
#define BoardTherm5__BYP CYREG_PRT5_BYP
#define BoardTherm5__CTL CYREG_PRT5_CTL
#define BoardTherm5__DM0 CYREG_PRT5_DM0
#define BoardTherm5__DM1 CYREG_PRT5_DM1
#define BoardTherm5__DM2 CYREG_PRT5_DM2
#define BoardTherm5__DR CYREG_PRT5_DR
#define BoardTherm5__INP_DIS CYREG_PRT5_INP_DIS
#define BoardTherm5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define BoardTherm5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BoardTherm5__LCD_EN CYREG_PRT5_LCD_EN
#define BoardTherm5__MASK 0x04u
#define BoardTherm5__PORT 5u
#define BoardTherm5__PRT CYREG_PRT5_PRT
#define BoardTherm5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BoardTherm5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BoardTherm5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BoardTherm5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BoardTherm5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BoardTherm5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BoardTherm5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BoardTherm5__PS CYREG_PRT5_PS
#define BoardTherm5__SHIFT 2u
#define BoardTherm5__SLW CYREG_PRT5_SLW

/* BoardTherm6 */
#define BoardTherm6__0__INTTYPE CYREG_PICU5_INTTYPE3
#define BoardTherm6__0__MASK 0x08u
#define BoardTherm6__0__PC CYREG_PRT5_PC3
#define BoardTherm6__0__PORT 5u
#define BoardTherm6__0__SHIFT 3u
#define BoardTherm6__AG CYREG_PRT5_AG
#define BoardTherm6__AMUX CYREG_PRT5_AMUX
#define BoardTherm6__BIE CYREG_PRT5_BIE
#define BoardTherm6__BIT_MASK CYREG_PRT5_BIT_MASK
#define BoardTherm6__BYP CYREG_PRT5_BYP
#define BoardTherm6__CTL CYREG_PRT5_CTL
#define BoardTherm6__DM0 CYREG_PRT5_DM0
#define BoardTherm6__DM1 CYREG_PRT5_DM1
#define BoardTherm6__DM2 CYREG_PRT5_DM2
#define BoardTherm6__DR CYREG_PRT5_DR
#define BoardTherm6__INP_DIS CYREG_PRT5_INP_DIS
#define BoardTherm6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define BoardTherm6__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BoardTherm6__LCD_EN CYREG_PRT5_LCD_EN
#define BoardTherm6__MASK 0x08u
#define BoardTherm6__PORT 5u
#define BoardTherm6__PRT CYREG_PRT5_PRT
#define BoardTherm6__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BoardTherm6__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BoardTherm6__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BoardTherm6__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BoardTherm6__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BoardTherm6__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BoardTherm6__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BoardTherm6__PS CYREG_PRT5_PS
#define BoardTherm6__SHIFT 3u
#define BoardTherm6__SLW CYREG_PRT5_SLW

/* BoardTherm7 */
#define BoardTherm7__0__INTTYPE CYREG_PICU5_INTTYPE4
#define BoardTherm7__0__MASK 0x10u
#define BoardTherm7__0__PC CYREG_PRT5_PC4
#define BoardTherm7__0__PORT 5u
#define BoardTherm7__0__SHIFT 4u
#define BoardTherm7__AG CYREG_PRT5_AG
#define BoardTherm7__AMUX CYREG_PRT5_AMUX
#define BoardTherm7__BIE CYREG_PRT5_BIE
#define BoardTherm7__BIT_MASK CYREG_PRT5_BIT_MASK
#define BoardTherm7__BYP CYREG_PRT5_BYP
#define BoardTherm7__CTL CYREG_PRT5_CTL
#define BoardTherm7__DM0 CYREG_PRT5_DM0
#define BoardTherm7__DM1 CYREG_PRT5_DM1
#define BoardTherm7__DM2 CYREG_PRT5_DM2
#define BoardTherm7__DR CYREG_PRT5_DR
#define BoardTherm7__INP_DIS CYREG_PRT5_INP_DIS
#define BoardTherm7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define BoardTherm7__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BoardTherm7__LCD_EN CYREG_PRT5_LCD_EN
#define BoardTherm7__MASK 0x10u
#define BoardTherm7__PORT 5u
#define BoardTherm7__PRT CYREG_PRT5_PRT
#define BoardTherm7__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BoardTherm7__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BoardTherm7__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BoardTherm7__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BoardTherm7__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BoardTherm7__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BoardTherm7__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BoardTherm7__PS CYREG_PRT5_PS
#define BoardTherm7__SHIFT 4u
#define BoardTherm7__SLW CYREG_PRT5_SLW

/* BoardTherm8 */
#define BoardTherm8__0__INTTYPE CYREG_PICU5_INTTYPE5
#define BoardTherm8__0__MASK 0x20u
#define BoardTherm8__0__PC CYREG_PRT5_PC5
#define BoardTherm8__0__PORT 5u
#define BoardTherm8__0__SHIFT 5u
#define BoardTherm8__AG CYREG_PRT5_AG
#define BoardTherm8__AMUX CYREG_PRT5_AMUX
#define BoardTherm8__BIE CYREG_PRT5_BIE
#define BoardTherm8__BIT_MASK CYREG_PRT5_BIT_MASK
#define BoardTherm8__BYP CYREG_PRT5_BYP
#define BoardTherm8__CTL CYREG_PRT5_CTL
#define BoardTherm8__DM0 CYREG_PRT5_DM0
#define BoardTherm8__DM1 CYREG_PRT5_DM1
#define BoardTherm8__DM2 CYREG_PRT5_DM2
#define BoardTherm8__DR CYREG_PRT5_DR
#define BoardTherm8__INP_DIS CYREG_PRT5_INP_DIS
#define BoardTherm8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define BoardTherm8__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BoardTherm8__LCD_EN CYREG_PRT5_LCD_EN
#define BoardTherm8__MASK 0x20u
#define BoardTherm8__PORT 5u
#define BoardTherm8__PRT CYREG_PRT5_PRT
#define BoardTherm8__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BoardTherm8__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BoardTherm8__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BoardTherm8__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BoardTherm8__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BoardTherm8__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BoardTherm8__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BoardTherm8__PS CYREG_PRT5_PS
#define BoardTherm8__SHIFT 5u
#define BoardTherm8__SLW CYREG_PRT5_SLW

/* BoardTherm9 */
#define BoardTherm9__0__INTTYPE CYREG_PICU5_INTTYPE6
#define BoardTherm9__0__MASK 0x40u
#define BoardTherm9__0__PC CYREG_PRT5_PC6
#define BoardTherm9__0__PORT 5u
#define BoardTherm9__0__SHIFT 6u
#define BoardTherm9__AG CYREG_PRT5_AG
#define BoardTherm9__AMUX CYREG_PRT5_AMUX
#define BoardTherm9__BIE CYREG_PRT5_BIE
#define BoardTherm9__BIT_MASK CYREG_PRT5_BIT_MASK
#define BoardTherm9__BYP CYREG_PRT5_BYP
#define BoardTherm9__CTL CYREG_PRT5_CTL
#define BoardTherm9__DM0 CYREG_PRT5_DM0
#define BoardTherm9__DM1 CYREG_PRT5_DM1
#define BoardTherm9__DM2 CYREG_PRT5_DM2
#define BoardTherm9__DR CYREG_PRT5_DR
#define BoardTherm9__INP_DIS CYREG_PRT5_INP_DIS
#define BoardTherm9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define BoardTherm9__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BoardTherm9__LCD_EN CYREG_PRT5_LCD_EN
#define BoardTherm9__MASK 0x40u
#define BoardTherm9__PORT 5u
#define BoardTherm9__PRT CYREG_PRT5_PRT
#define BoardTherm9__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BoardTherm9__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BoardTherm9__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BoardTherm9__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BoardTherm9__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BoardTherm9__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BoardTherm9__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BoardTherm9__PS CYREG_PRT5_PS
#define BoardTherm9__SHIFT 6u
#define BoardTherm9__SLW CYREG_PRT5_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "BMS-Slave"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E178069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
