property control_input_c;
  (U1.io_hartid == U2.io_hartid) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_bp_debug_if == U2.io_ifu_fetchpacket_bits_uops_0_bits_bp_debug_if) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_bp_xcpt_if == U2.io_ifu_fetchpacket_bits_uops_0_bits_bp_xcpt_if) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_debug_fsrc == U2.io_ifu_fetchpacket_bits_uops_0_bits_debug_fsrc) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_debug_inst == U2.io_ifu_fetchpacket_bits_uops_0_bits_debug_inst) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_edge_inst == U2.io_ifu_fetchpacket_bits_uops_0_bits_edge_inst) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_ftq_idx == U2.io_ifu_fetchpacket_bits_uops_0_bits_ftq_idx) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_inst == U2.io_ifu_fetchpacket_bits_uops_0_bits_inst) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_is_rvc == U2.io_ifu_fetchpacket_bits_uops_0_bits_is_rvc) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_is_sfb == U2.io_ifu_fetchpacket_bits_uops_0_bits_is_sfb) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_pc_lob == U2.io_ifu_fetchpacket_bits_uops_0_bits_pc_lob) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_taken == U2.io_ifu_fetchpacket_bits_uops_0_bits_taken) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_xcpt_ae_if == U2.io_ifu_fetchpacket_bits_uops_0_bits_xcpt_ae_if) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_bits_xcpt_pf_if == U2.io_ifu_fetchpacket_bits_uops_0_bits_xcpt_pf_if) &&
  (U1.io_ifu_fetchpacket_bits_uops_0_valid == U2.io_ifu_fetchpacket_bits_uops_0_valid) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_bp_debug_if == U2.io_ifu_fetchpacket_bits_uops_1_bits_bp_debug_if) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_bp_xcpt_if == U2.io_ifu_fetchpacket_bits_uops_1_bits_bp_xcpt_if) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_debug_fsrc == U2.io_ifu_fetchpacket_bits_uops_1_bits_debug_fsrc) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_debug_inst == U2.io_ifu_fetchpacket_bits_uops_1_bits_debug_inst) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_edge_inst == U2.io_ifu_fetchpacket_bits_uops_1_bits_edge_inst) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_ftq_idx == U2.io_ifu_fetchpacket_bits_uops_1_bits_ftq_idx) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_inst == U2.io_ifu_fetchpacket_bits_uops_1_bits_inst) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_is_rvc == U2.io_ifu_fetchpacket_bits_uops_1_bits_is_rvc) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_is_sfb == U2.io_ifu_fetchpacket_bits_uops_1_bits_is_sfb) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_pc_lob == U2.io_ifu_fetchpacket_bits_uops_1_bits_pc_lob) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_taken == U2.io_ifu_fetchpacket_bits_uops_1_bits_taken) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_xcpt_ae_if == U2.io_ifu_fetchpacket_bits_uops_1_bits_xcpt_ae_if) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_bits_xcpt_pf_if == U2.io_ifu_fetchpacket_bits_uops_1_bits_xcpt_pf_if) &&
  (U1.io_ifu_fetchpacket_bits_uops_1_valid == U2.io_ifu_fetchpacket_bits_uops_1_valid) &&
  (U1.io_ifu_fetchpacket_valid == U2.io_ifu_fetchpacket_valid) &&
  (U1.io_ifu_get_pc_0_com_pc == U2.io_ifu_get_pc_0_com_pc) &&
  (U1.io_ifu_get_pc_0_entry_cfi_idx_bits == U2.io_ifu_get_pc_0_entry_cfi_idx_bits) &&
  (U1.io_ifu_get_pc_0_entry_cfi_idx_valid == U2.io_ifu_get_pc_0_entry_cfi_idx_valid) &&
  (U1.io_ifu_get_pc_0_entry_ras_idx == U2.io_ifu_get_pc_0_entry_ras_idx) &&
  (U1.io_ifu_get_pc_0_entry_start_bank == U2.io_ifu_get_pc_0_entry_start_bank) &&
  (U1.io_ifu_get_pc_0_next_pc == U2.io_ifu_get_pc_0_next_pc) &&
  (U1.io_ifu_get_pc_0_next_val == U2.io_ifu_get_pc_0_next_val) &&
  (U1.io_ifu_get_pc_0_pc == U2.io_ifu_get_pc_0_pc) &&
  (U1.io_ifu_get_pc_1_entry_br_mask == U2.io_ifu_get_pc_1_entry_br_mask) &&
  (U1.io_ifu_get_pc_1_entry_cfi_idx_bits == U2.io_ifu_get_pc_1_entry_cfi_idx_bits) &&
  (U1.io_ifu_get_pc_1_entry_cfi_is_call == U2.io_ifu_get_pc_1_entry_cfi_is_call) &&
  (U1.io_ifu_get_pc_1_entry_cfi_is_ret == U2.io_ifu_get_pc_1_entry_cfi_is_ret) &&
  (U1.io_ifu_get_pc_1_entry_start_bank == U2.io_ifu_get_pc_1_entry_start_bank) &&
  (U1.io_ifu_get_pc_1_ghist_current_saw_branch_not_taken == U2.io_ifu_get_pc_1_ghist_current_saw_branch_not_taken) &&
  (U1.io_ifu_get_pc_1_ghist_new_saw_branch_not_taken == U2.io_ifu_get_pc_1_ghist_new_saw_branch_not_taken) &&
  (U1.io_ifu_get_pc_1_ghist_new_saw_branch_taken == U2.io_ifu_get_pc_1_ghist_new_saw_branch_taken) &&
  (U1.io_ifu_get_pc_1_ghist_old_history == U2.io_ifu_get_pc_1_ghist_old_history) &&
  (U1.io_ifu_get_pc_1_ghist_ras_idx == U2.io_ifu_get_pc_1_ghist_ras_idx) &&
  (U1.io_ifu_get_pc_1_pc == U2.io_ifu_get_pc_1_pc) &&
  (U1.io_ifu_perf_acquire == U2.io_ifu_perf_acquire) &&
  (U1.io_ifu_perf_tlbMiss == U2.io_ifu_perf_tlbMiss) &&
  (U1.io_interrupts_debug == U2.io_interrupts_debug) &&
  (U1.io_interrupts_meip == U2.io_interrupts_meip) &&
  (U1.io_interrupts_msip == U2.io_interrupts_msip) &&
  (U1.io_interrupts_mtip == U2.io_interrupts_mtip) &&
  (U1.io_interrupts_seip == U2.io_interrupts_seip) &&
  (U1.io_lsu_clr_bsy_0_bits == U2.io_lsu_clr_bsy_0_bits) &&
  (U1.io_lsu_clr_bsy_0_valid == U2.io_lsu_clr_bsy_0_valid) &&
  (U1.io_lsu_clr_bsy_1_bits == U2.io_lsu_clr_bsy_1_bits) &&
  (U1.io_lsu_clr_bsy_1_valid == U2.io_lsu_clr_bsy_1_valid) &&
  (U1.io_lsu_dis_ldq_idx_0 == U2.io_lsu_dis_ldq_idx_0) &&
  (U1.io_lsu_dis_ldq_idx_1 == U2.io_lsu_dis_ldq_idx_1) &&
  (U1.io_lsu_dis_stq_idx_0 == U2.io_lsu_dis_stq_idx_0) &&
  (U1.io_lsu_dis_stq_idx_1 == U2.io_lsu_dis_stq_idx_1) &&
  (U1.io_lsu_exe_0_fresp_bits_data == U2.io_lsu_exe_0_fresp_bits_data) &&
  (U1.io_lsu_exe_0_fresp_bits_uop_br_mask == U2.io_lsu_exe_0_fresp_bits_uop_br_mask) &&
  (U1.io_lsu_exe_0_fresp_bits_uop_dst_rtype == U2.io_lsu_exe_0_fresp_bits_uop_dst_rtype) &&
  (U1.io_lsu_exe_0_fresp_bits_uop_fp_val == U2.io_lsu_exe_0_fresp_bits_uop_fp_val) &&
  (U1.io_lsu_exe_0_fresp_bits_uop_is_amo == U2.io_lsu_exe_0_fresp_bits_uop_is_amo) &&
  (U1.io_lsu_exe_0_fresp_bits_uop_mem_size == U2.io_lsu_exe_0_fresp_bits_uop_mem_size) &&
  (U1.io_lsu_exe_0_fresp_bits_uop_pdst == U2.io_lsu_exe_0_fresp_bits_uop_pdst) &&
  (U1.io_lsu_exe_0_fresp_bits_uop_rob_idx == U2.io_lsu_exe_0_fresp_bits_uop_rob_idx) &&
  (U1.io_lsu_exe_0_fresp_bits_uop_stq_idx == U2.io_lsu_exe_0_fresp_bits_uop_stq_idx) &&
  (U1.io_lsu_exe_0_fresp_bits_uop_uopc == U2.io_lsu_exe_0_fresp_bits_uop_uopc) &&
  (U1.io_lsu_exe_0_fresp_bits_uop_uses_stq == U2.io_lsu_exe_0_fresp_bits_uop_uses_stq) &&
  (U1.io_lsu_exe_0_fresp_valid == U2.io_lsu_exe_0_fresp_valid) &&
  (U1.io_lsu_exe_0_iresp_bits_data == U2.io_lsu_exe_0_iresp_bits_data) &&
  (U1.io_lsu_exe_0_iresp_bits_uop_dst_rtype == U2.io_lsu_exe_0_iresp_bits_uop_dst_rtype) &&
  (U1.io_lsu_exe_0_iresp_bits_uop_is_amo == U2.io_lsu_exe_0_iresp_bits_uop_is_amo) &&
  (U1.io_lsu_exe_0_iresp_bits_uop_pdst == U2.io_lsu_exe_0_iresp_bits_uop_pdst) &&
  (U1.io_lsu_exe_0_iresp_bits_uop_rob_idx == U2.io_lsu_exe_0_iresp_bits_uop_rob_idx) &&
  (U1.io_lsu_exe_0_iresp_bits_uop_uses_stq == U2.io_lsu_exe_0_iresp_bits_uop_uses_stq) &&
  (U1.io_lsu_exe_0_iresp_valid == U2.io_lsu_exe_0_iresp_valid) &&
  (U1.io_lsu_fencei_rdy == U2.io_lsu_fencei_rdy) &&
  (U1.io_lsu_fp_stdata_ready == U2.io_lsu_fp_stdata_ready) &&
  (U1.io_lsu_ld_miss == U2.io_lsu_ld_miss) &&
  (U1.io_lsu_ldq_full_0 == U2.io_lsu_ldq_full_0) &&
  (U1.io_lsu_ldq_full_1 == U2.io_lsu_ldq_full_1) &&
  (U1.io_lsu_lxcpt_bits_badvaddr == U2.io_lsu_lxcpt_bits_badvaddr) &&
  (U1.io_lsu_lxcpt_bits_cause == U2.io_lsu_lxcpt_bits_cause) &&
  (U1.io_lsu_lxcpt_bits_uop_br_mask == U2.io_lsu_lxcpt_bits_uop_br_mask) &&
  (U1.io_lsu_lxcpt_bits_uop_rob_idx == U2.io_lsu_lxcpt_bits_uop_rob_idx) &&
  (U1.io_lsu_lxcpt_valid == U2.io_lsu_lxcpt_valid) &&
  (U1.io_lsu_perf_acquire == U2.io_lsu_perf_acquire) &&
  (U1.io_lsu_perf_release == U2.io_lsu_perf_release) &&
  (U1.io_lsu_perf_tlbMiss == U2.io_lsu_perf_tlbMiss) &&
  (U1.io_lsu_spec_ld_wakeup_0_bits == U2.io_lsu_spec_ld_wakeup_0_bits) &&
  (U1.io_lsu_spec_ld_wakeup_0_valid == U2.io_lsu_spec_ld_wakeup_0_valid) &&
  (U1.io_lsu_stq_full_0 == U2.io_lsu_stq_full_0) &&
  (U1.io_lsu_stq_full_1 == U2.io_lsu_stq_full_1) &&
  (U1.io_ptw_perf_l2miss == U2.io_ptw_perf_l2miss) &&

  (U1.csr.io_counters_0_eventSel == U2.csr.io_counters_0_eventSel) &&
  (U1.csr.io_counters_1_eventSel == U2.csr.io_counters_1_eventSel) &&
  (U1.csr.io_counters_2_eventSel == U2.csr.io_counters_2_eventSel) &&
  (U1.csr.io_counters_3_eventSel == U2.csr.io_counters_3_eventSel) &&
  (U1.csr.io_counters_4_eventSel == U2.csr.io_counters_4_eventSel) &&
  (U1.csr.io_counters_5_eventSel == U2.csr.io_counters_5_eventSel) &&
  (U1.csr.io_csr_stall == U2.csr.io_csr_stall) &&
  (U1.csr.io_customCSRs_0_value == U2.csr.io_customCSRs_0_value) &&
  (U1.csr.io_decode_0_fp_csr == U2.csr.io_decode_0_fp_csr) &&
  (U1.csr.io_decode_0_fp_illegal == U2.csr.io_decode_0_fp_illegal) &&
  (U1.csr.io_decode_0_read_illegal == U2.csr.io_decode_0_read_illegal) &&
  (U1.csr.io_decode_0_system_illegal == U2.csr.io_decode_0_system_illegal) &&
  (U1.csr.io_decode_0_write_flush == U2.csr.io_decode_0_write_flush) &&
  (U1.csr.io_decode_0_write_illegal == U2.csr.io_decode_0_write_illegal) &&
  (U1.csr.io_decode_1_fp_csr == U2.csr.io_decode_1_fp_csr) &&
  (U1.csr.io_decode_1_fp_illegal == U2.csr.io_decode_1_fp_illegal) &&
  (U1.csr.io_decode_1_read_illegal == U2.csr.io_decode_1_read_illegal) &&
  (U1.csr.io_decode_1_system_illegal == U2.csr.io_decode_1_system_illegal) &&
  (U1.csr.io_decode_1_write_flush == U2.csr.io_decode_1_write_flush) &&
  (U1.csr.io_decode_1_write_illegal == U2.csr.io_decode_1_write_illegal) &&
  (U1.csr.io_evec == U2.csr.io_evec) &&
  (U1.csr.io_fcsr_rm == U2.csr.io_fcsr_rm) &&
  (U1.csr.io_interrupt == U2.csr.io_interrupt) &&
  (U1.csr.io_interrupt_cause == U2.csr.io_interrupt_cause) &&
  (U1.csr.io_pmp_0_addr == U2.csr.io_pmp_0_addr) &&
  (U1.csr.io_pmp_0_cfg_a == U2.csr.io_pmp_0_cfg_a) &&
  (U1.csr.io_pmp_0_cfg_l == U2.csr.io_pmp_0_cfg_l) &&
  (U1.csr.io_pmp_0_cfg_r == U2.csr.io_pmp_0_cfg_r) &&
  (U1.csr.io_pmp_0_cfg_w == U2.csr.io_pmp_0_cfg_w) &&
  (U1.csr.io_pmp_0_cfg_x == U2.csr.io_pmp_0_cfg_x) &&
  (U1.csr.io_pmp_0_mask == U2.csr.io_pmp_0_mask) &&
  (U1.csr.io_pmp_1_addr == U2.csr.io_pmp_1_addr) &&
  (U1.csr.io_pmp_1_cfg_a == U2.csr.io_pmp_1_cfg_a) &&
  (U1.csr.io_pmp_1_cfg_l == U2.csr.io_pmp_1_cfg_l) &&
  (U1.csr.io_pmp_1_cfg_r == U2.csr.io_pmp_1_cfg_r) &&
  (U1.csr.io_pmp_1_cfg_w == U2.csr.io_pmp_1_cfg_w) &&
  (U1.csr.io_pmp_1_cfg_x == U2.csr.io_pmp_1_cfg_x) &&
  (U1.csr.io_pmp_1_mask == U2.csr.io_pmp_1_mask) &&
  (U1.csr.io_pmp_2_addr == U2.csr.io_pmp_2_addr) &&
  (U1.csr.io_pmp_2_cfg_a == U2.csr.io_pmp_2_cfg_a) &&
  (U1.csr.io_pmp_2_cfg_l == U2.csr.io_pmp_2_cfg_l) &&
  (U1.csr.io_pmp_2_cfg_r == U2.csr.io_pmp_2_cfg_r) &&
  (U1.csr.io_pmp_2_cfg_w == U2.csr.io_pmp_2_cfg_w) &&
  (U1.csr.io_pmp_2_cfg_x == U2.csr.io_pmp_2_cfg_x) &&
  (U1.csr.io_pmp_2_mask == U2.csr.io_pmp_2_mask) &&
  (U1.csr.io_pmp_3_addr == U2.csr.io_pmp_3_addr) &&
  (U1.csr.io_pmp_3_cfg_a == U2.csr.io_pmp_3_cfg_a) &&
  (U1.csr.io_pmp_3_cfg_l == U2.csr.io_pmp_3_cfg_l) &&
  (U1.csr.io_pmp_3_cfg_r == U2.csr.io_pmp_3_cfg_r) &&
  (U1.csr.io_pmp_3_cfg_w == U2.csr.io_pmp_3_cfg_w) &&
  (U1.csr.io_pmp_3_cfg_x == U2.csr.io_pmp_3_cfg_x) &&
  (U1.csr.io_pmp_3_mask == U2.csr.io_pmp_3_mask) &&
  (U1.csr.io_pmp_4_addr == U2.csr.io_pmp_4_addr) &&
  (U1.csr.io_pmp_4_cfg_a == U2.csr.io_pmp_4_cfg_a) &&
  (U1.csr.io_pmp_4_cfg_l == U2.csr.io_pmp_4_cfg_l) &&
  (U1.csr.io_pmp_4_cfg_r == U2.csr.io_pmp_4_cfg_r) &&
  (U1.csr.io_pmp_4_cfg_w == U2.csr.io_pmp_4_cfg_w) &&
  (U1.csr.io_pmp_4_cfg_x == U2.csr.io_pmp_4_cfg_x) &&
  (U1.csr.io_pmp_4_mask == U2.csr.io_pmp_4_mask) &&
  (U1.csr.io_pmp_5_addr == U2.csr.io_pmp_5_addr) &&
  (U1.csr.io_pmp_5_cfg_a == U2.csr.io_pmp_5_cfg_a) &&
  (U1.csr.io_pmp_5_cfg_l == U2.csr.io_pmp_5_cfg_l) &&
  (U1.csr.io_pmp_5_cfg_r == U2.csr.io_pmp_5_cfg_r) &&
  (U1.csr.io_pmp_5_cfg_w == U2.csr.io_pmp_5_cfg_w) &&
  (U1.csr.io_pmp_5_cfg_x == U2.csr.io_pmp_5_cfg_x) &&
  (U1.csr.io_pmp_5_mask == U2.csr.io_pmp_5_mask) &&
  (U1.csr.io_pmp_6_addr == U2.csr.io_pmp_6_addr) &&
  (U1.csr.io_pmp_6_cfg_a == U2.csr.io_pmp_6_cfg_a) &&
  (U1.csr.io_pmp_6_cfg_l == U2.csr.io_pmp_6_cfg_l) &&
  (U1.csr.io_pmp_6_cfg_r == U2.csr.io_pmp_6_cfg_r) &&
  (U1.csr.io_pmp_6_cfg_w == U2.csr.io_pmp_6_cfg_w) &&
  (U1.csr.io_pmp_6_cfg_x == U2.csr.io_pmp_6_cfg_x) &&
  (U1.csr.io_pmp_6_mask == U2.csr.io_pmp_6_mask) &&
  (U1.csr.io_pmp_7_addr == U2.csr.io_pmp_7_addr) &&
  (U1.csr.io_pmp_7_cfg_a == U2.csr.io_pmp_7_cfg_a) &&
  (U1.csr.io_pmp_7_cfg_l == U2.csr.io_pmp_7_cfg_l) &&
  (U1.csr.io_pmp_7_cfg_r == U2.csr.io_pmp_7_cfg_r) &&
  (U1.csr.io_pmp_7_cfg_w == U2.csr.io_pmp_7_cfg_w) &&
  (U1.csr.io_pmp_7_cfg_x == U2.csr.io_pmp_7_cfg_x) &&
  (U1.csr.io_pmp_7_mask == U2.csr.io_pmp_7_mask) &&
  (U1.csr.io_ptbr_mode == U2.csr.io_ptbr_mode) &&
  (U1.csr.io_ptbr_ppn == U2.csr.io_ptbr_ppn) &&
  (U1.csr.io_rw_rdata == U2.csr.io_rw_rdata) &&
  (U1.csr.io_singleStep == U2.csr.io_singleStep) &&
  (U1.csr.io_status_cease == U2.csr.io_status_cease) &&
  (U1.csr.io_status_debug == U2.csr.io_status_debug) &&
  (U1.csr.io_status_dprv == U2.csr.io_status_dprv) &&
  (U1.csr.io_status_dv == U2.csr.io_status_dv) &&
  (U1.csr.io_status_fs == U2.csr.io_status_fs) &&
  (U1.csr.io_status_gva == U2.csr.io_status_gva) &&
  (U1.csr.io_status_hie == U2.csr.io_status_hie) &&
  (U1.csr.io_status_isa == U2.csr.io_status_isa) &&
  (U1.csr.io_status_mbe == U2.csr.io_status_mbe) &&
  (U1.csr.io_status_mie == U2.csr.io_status_mie) &&
  (U1.csr.io_status_mpie == U2.csr.io_status_mpie) &&
  (U1.csr.io_status_mpp == U2.csr.io_status_mpp) &&
  (U1.csr.io_status_mprv == U2.csr.io_status_mprv) &&
  (U1.csr.io_status_mpv == U2.csr.io_status_mpv) &&
  (U1.csr.io_status_mxr == U2.csr.io_status_mxr) &&
  (U1.csr.io_status_prv == U2.csr.io_status_prv) &&
  (U1.csr.io_status_sbe == U2.csr.io_status_sbe) &&
  (U1.csr.io_status_sd == U2.csr.io_status_sd) &&
  (U1.csr.io_status_sd_rv32 == U2.csr.io_status_sd_rv32) &&
  (U1.csr.io_status_sie == U2.csr.io_status_sie) &&
  (U1.csr.io_status_spie == U2.csr.io_status_spie) &&
  (U1.csr.io_status_spp == U2.csr.io_status_spp) &&
  (U1.csr.io_status_sum == U2.csr.io_status_sum) &&
  (U1.csr.io_status_sxl == U2.csr.io_status_sxl) &&
  (U1.csr.io_status_tsr == U2.csr.io_status_tsr) &&
  (U1.csr.io_status_tvm == U2.csr.io_status_tvm) &&
  (U1.csr.io_status_tw == U2.csr.io_status_tw) &&
  (U1.csr.io_status_ube == U2.csr.io_status_ube) &&
  (U1.csr.io_status_uie == U2.csr.io_status_uie) &&
  (U1.csr.io_status_upie == U2.csr.io_status_upie) &&
  (U1.csr.io_status_uxl == U2.csr.io_status_uxl) &&
  (U1.csr.io_status_v == U2.csr.io_status_v) &&
  (U1.csr.io_status_vs == U2.csr.io_status_vs) &&
  (U1.csr.io_status_wfi == U2.csr.io_status_wfi) &&
  (U1.csr.io_status_xs == U2.csr.io_status_xs) &&
  (U1.csr.io_status_zero1 == U2.csr.io_status_zero1) &&
  (U1.csr.io_status_zero2 == U2.csr.io_status_zero2) &&

  (U1.rob.io_com_load_is_at_rob_head == U2.rob.io_com_load_is_at_rob_head) &&
  (U1.rob.io_com_xcpt_bits_badvaddr == U2.rob.io_com_xcpt_bits_badvaddr) &&
  (U1.rob.io_com_xcpt_bits_cause == U2.rob.io_com_xcpt_bits_cause) &&
  (U1.rob.io_com_xcpt_bits_edge_inst == U2.rob.io_com_xcpt_bits_edge_inst) &&
  (U1.rob.io_com_xcpt_bits_ftq_idx == U2.rob.io_com_xcpt_bits_ftq_idx) &&
  (U1.rob.io_com_xcpt_bits_pc_lob == U2.rob.io_com_xcpt_bits_pc_lob) &&
  (U1.rob.io_com_xcpt_valid == U2.rob.io_com_xcpt_valid) &&
  (U1.rob.io_commit_arch_valids_0 == U2.rob.io_commit_arch_valids_0) &&
  (U1.rob.io_commit_arch_valids_1 == U2.rob.io_commit_arch_valids_1) &&
  (U1.rob.io_commit_fflags_bits == U2.rob.io_commit_fflags_bits) &&
  (U1.rob.io_commit_fflags_valid == U2.rob.io_commit_fflags_valid) &&
  (U1.rob.io_commit_rbk_valids_0 == U2.rob.io_commit_rbk_valids_0) &&
  (U1.rob.io_commit_rbk_valids_1 == U2.rob.io_commit_rbk_valids_1) &&
  (U1.rob.io_commit_rollback == U2.rob.io_commit_rollback) &&
  (U1.rob.io_commit_uops_0_debug_fsrc == U2.rob.io_commit_uops_0_debug_fsrc) &&
  (U1.rob.io_commit_uops_0_dst_rtype == U2.rob.io_commit_uops_0_dst_rtype) &&
  (U1.rob.io_commit_uops_0_edge_inst == U2.rob.io_commit_uops_0_edge_inst) &&
  (U1.rob.io_commit_uops_0_flush_on_commit == U2.rob.io_commit_uops_0_flush_on_commit) &&
  (U1.rob.io_commit_uops_0_fp_val == U2.rob.io_commit_uops_0_fp_val) &&
  (U1.rob.io_commit_uops_0_ftq_idx == U2.rob.io_commit_uops_0_ftq_idx) &&
  (U1.rob.io_commit_uops_0_is_br == U2.rob.io_commit_uops_0_is_br) &&
  (U1.rob.io_commit_uops_0_is_fencei == U2.rob.io_commit_uops_0_is_fencei) &&
  (U1.rob.io_commit_uops_0_is_jal == U2.rob.io_commit_uops_0_is_jal) &&
  (U1.rob.io_commit_uops_0_is_jalr == U2.rob.io_commit_uops_0_is_jalr) &&
  (U1.rob.io_commit_uops_0_is_rvc == U2.rob.io_commit_uops_0_is_rvc) &&
  (U1.rob.io_commit_uops_0_is_sys_pc2epc == U2.rob.io_commit_uops_0_is_sys_pc2epc) &&
  (U1.rob.io_commit_uops_0_ldst == U2.rob.io_commit_uops_0_ldst) &&
  (U1.rob.io_commit_uops_0_ldst_val == U2.rob.io_commit_uops_0_ldst_val) &&
  (U1.rob.io_commit_uops_0_pc_lob == U2.rob.io_commit_uops_0_pc_lob) &&
  (U1.rob.io_commit_uops_0_pdst == U2.rob.io_commit_uops_0_pdst) &&
  (U1.rob.io_commit_uops_0_stale_pdst == U2.rob.io_commit_uops_0_stale_pdst) &&
  (U1.rob.io_commit_uops_0_uopc == U2.rob.io_commit_uops_0_uopc) &&
  (U1.rob.io_commit_uops_0_uses_ldq == U2.rob.io_commit_uops_0_uses_ldq) &&
  (U1.rob.io_commit_uops_0_uses_stq == U2.rob.io_commit_uops_0_uses_stq) &&
  (U1.rob.io_commit_uops_1_debug_fsrc == U2.rob.io_commit_uops_1_debug_fsrc) &&
  (U1.rob.io_commit_uops_1_dst_rtype == U2.rob.io_commit_uops_1_dst_rtype) &&
  (U1.rob.io_commit_uops_1_edge_inst == U2.rob.io_commit_uops_1_edge_inst) &&
  (U1.rob.io_commit_uops_1_flush_on_commit == U2.rob.io_commit_uops_1_flush_on_commit) &&
  (U1.rob.io_commit_uops_1_fp_val == U2.rob.io_commit_uops_1_fp_val) &&
  (U1.rob.io_commit_uops_1_ftq_idx == U2.rob.io_commit_uops_1_ftq_idx) &&
  (U1.rob.io_commit_uops_1_is_br == U2.rob.io_commit_uops_1_is_br) &&
  (U1.rob.io_commit_uops_1_is_fencei == U2.rob.io_commit_uops_1_is_fencei) &&
  (U1.rob.io_commit_uops_1_is_jal == U2.rob.io_commit_uops_1_is_jal) &&
  (U1.rob.io_commit_uops_1_is_jalr == U2.rob.io_commit_uops_1_is_jalr) &&
  (U1.rob.io_commit_uops_1_is_rvc == U2.rob.io_commit_uops_1_is_rvc) &&
  (U1.rob.io_commit_uops_1_is_sys_pc2epc == U2.rob.io_commit_uops_1_is_sys_pc2epc) &&
  (U1.rob.io_commit_uops_1_ldst == U2.rob.io_commit_uops_1_ldst) &&
  (U1.rob.io_commit_uops_1_ldst_val == U2.rob.io_commit_uops_1_ldst_val) &&
  (U1.rob.io_commit_uops_1_pc_lob == U2.rob.io_commit_uops_1_pc_lob) &&
  (U1.rob.io_commit_uops_1_pdst == U2.rob.io_commit_uops_1_pdst) &&
  (U1.rob.io_commit_uops_1_stale_pdst == U2.rob.io_commit_uops_1_stale_pdst) &&
  (U1.rob.io_commit_uops_1_uopc == U2.rob.io_commit_uops_1_uopc) &&
  (U1.rob.io_commit_uops_1_uses_ldq == U2.rob.io_commit_uops_1_uses_ldq) &&
  (U1.rob.io_commit_uops_1_uses_stq == U2.rob.io_commit_uops_1_uses_stq) &&
  (U1.rob.io_commit_valids_0 == U2.rob.io_commit_valids_0) &&
  (U1.rob.io_commit_valids_1 == U2.rob.io_commit_valids_1) &&
  (U1.rob.io_empty == U2.rob.io_empty) &&
  (U1.rob.io_flush_bits_edge_inst == U2.rob.io_flush_bits_edge_inst) &&
  (U1.rob.io_flush_bits_flush_typ == U2.rob.io_flush_bits_flush_typ) &&
  (U1.rob.io_flush_bits_ftq_idx == U2.rob.io_flush_bits_ftq_idx) &&
  (U1.rob.io_flush_bits_is_rvc == U2.rob.io_flush_bits_is_rvc) &&
  (U1.rob.io_flush_bits_pc_lob == U2.rob.io_flush_bits_pc_lob) &&
  (U1.rob.io_flush_frontend == U2.rob.io_flush_frontend) &&
  (U1.rob.io_flush_valid == U2.rob.io_flush_valid) &&
  (U1.rob.io_ready == U2.rob.io_ready) &&
  (U1.rob.io_rob_head_idx == U2.rob.io_rob_head_idx) &&
  (U1.rob.io_rob_tail_idx == U2.rob.io_rob_tail_idx);
endproperty