//
// Generated by LLVM NVPTX Back-End
//

.version 6.4
.target sm_70
.address_size 64

	// .globl	Unknown100

.visible .entry Unknown100(
	.param .u64 Unknown100_param_0,
	.param .u64 Unknown100_param_1,
	.param .u64 Unknown100_param_2,
	.param .u64 Unknown100_param_3,
	.param .u64 Unknown100_param_4,
	.param .u64 Unknown100_param_5,
	.param .u64 Unknown100_param_6,
	.param .u64 Unknown100_param_7,
	.param .u64 Unknown100_param_8,
	.param .u64 Unknown100_param_9,
	.param .u64 Unknown100_param_10,
	.param .u64 Unknown100_param_11,
	.param .u64 Unknown100_param_12,
	.param .u64 Unknown100_param_13,
	.param .u64 Unknown100_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	$L__BB0_2;
	ld.param.u64 	%rd4, [Unknown100_param_11];
	ld.param.u64 	%rd3, [Unknown100_param_6];
	ld.param.u64 	%rd2, [Unknown100_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB0_2:
	ret;

}
	// .globl	Unknown99
.visible .entry Unknown99(
	.param .u64 Unknown99_param_0,
	.param .u64 Unknown99_param_1,
	.param .u64 Unknown99_param_2,
	.param .u64 Unknown99_param_3,
	.param .u64 Unknown99_param_4,
	.param .u64 Unknown99_param_5,
	.param .u64 Unknown99_param_6,
	.param .u64 Unknown99_param_7,
	.param .u64 Unknown99_param_8,
	.param .u64 Unknown99_param_9,
	.param .u64 Unknown99_param_10,
	.param .u64 Unknown99_param_11,
	.param .u64 Unknown99_param_12,
	.param .u64 Unknown99_param_13,
	.param .u64 Unknown99_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	$L__BB1_2;
	ld.param.u64 	%rd4, [Unknown99_param_11];
	ld.param.u64 	%rd3, [Unknown99_param_6];
	ld.param.u64 	%rd2, [Unknown99_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB1_2:
	ret;

}
	// .globl	Unknown98
.visible .entry Unknown98(
	.param .u64 Unknown98_param_0,
	.param .u64 Unknown98_param_1,
	.param .u64 Unknown98_param_2,
	.param .u64 Unknown98_param_3,
	.param .u64 Unknown98_param_4,
	.param .u64 Unknown98_param_5,
	.param .u64 Unknown98_param_6,
	.param .u64 Unknown98_param_7,
	.param .u64 Unknown98_param_8,
	.param .u64 Unknown98_param_9,
	.param .u64 Unknown98_param_10,
	.param .u64 Unknown98_param_11,
	.param .u64 Unknown98_param_12,
	.param .u64 Unknown98_param_13,
	.param .u64 Unknown98_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	$L__BB2_2;
	ld.param.u64 	%rd4, [Unknown98_param_11];
	ld.param.u64 	%rd3, [Unknown98_param_6];
	ld.param.u64 	%rd2, [Unknown98_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB2_2:
	ret;

}
	// .globl	Unknown97
.visible .entry Unknown97(
	.param .u64 Unknown97_param_0,
	.param .u64 Unknown97_param_1,
	.param .u64 Unknown97_param_2,
	.param .u64 Unknown97_param_3,
	.param .u64 Unknown97_param_4,
	.param .u64 Unknown97_param_5,
	.param .u64 Unknown97_param_6,
	.param .u64 Unknown97_param_7,
	.param .u64 Unknown97_param_8,
	.param .u64 Unknown97_param_9,
	.param .u64 Unknown97_param_10,
	.param .u64 Unknown97_param_11,
	.param .u64 Unknown97_param_12,
	.param .u64 Unknown97_param_13,
	.param .u64 Unknown97_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	$L__BB3_2;
	ld.param.u64 	%rd4, [Unknown97_param_11];
	ld.param.u64 	%rd3, [Unknown97_param_6];
	ld.param.u64 	%rd2, [Unknown97_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB3_2:
	ret;

}
	// .globl	Unknown96
.visible .entry Unknown96(
	.param .u64 Unknown96_param_0,
	.param .u64 Unknown96_param_1,
	.param .u64 Unknown96_param_2,
	.param .u64 Unknown96_param_3,
	.param .u64 Unknown96_param_4,
	.param .u64 Unknown96_param_5,
	.param .u64 Unknown96_param_6,
	.param .u64 Unknown96_param_7,
	.param .u64 Unknown96_param_8,
	.param .u64 Unknown96_param_9,
	.param .u64 Unknown96_param_10,
	.param .u64 Unknown96_param_11,
	.param .u64 Unknown96_param_12,
	.param .u64 Unknown96_param_13,
	.param .u64 Unknown96_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	$L__BB4_2;
	ld.param.u64 	%rd4, [Unknown96_param_11];
	ld.param.u64 	%rd3, [Unknown96_param_6];
	ld.param.u64 	%rd2, [Unknown96_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB4_2:
	ret;

}
	// .globl	Unknown95
.visible .entry Unknown95(
	.param .u64 Unknown95_param_0,
	.param .u64 Unknown95_param_1,
	.param .u64 Unknown95_param_2,
	.param .u64 Unknown95_param_3,
	.param .u64 Unknown95_param_4,
	.param .u64 Unknown95_param_5,
	.param .u64 Unknown95_param_6,
	.param .u64 Unknown95_param_7,
	.param .u64 Unknown95_param_8,
	.param .u64 Unknown95_param_9,
	.param .u64 Unknown95_param_10,
	.param .u64 Unknown95_param_11,
	.param .u64 Unknown95_param_12,
	.param .u64 Unknown95_param_13,
	.param .u64 Unknown95_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	$L__BB5_2;
	ld.param.u64 	%rd4, [Unknown95_param_11];
	ld.param.u64 	%rd3, [Unknown95_param_6];
	ld.param.u64 	%rd2, [Unknown95_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB5_2:
	ret;

}
	// .globl	Unknown94
.visible .entry Unknown94(
	.param .u64 Unknown94_param_0,
	.param .u64 Unknown94_param_1,
	.param .u64 Unknown94_param_2,
	.param .u64 Unknown94_param_3,
	.param .u64 Unknown94_param_4,
	.param .u64 Unknown94_param_5,
	.param .u64 Unknown94_param_6,
	.param .u64 Unknown94_param_7,
	.param .u64 Unknown94_param_8,
	.param .u64 Unknown94_param_9,
	.param .u64 Unknown94_param_10,
	.param .u64 Unknown94_param_11,
	.param .u64 Unknown94_param_12,
	.param .u64 Unknown94_param_13,
	.param .u64 Unknown94_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	$L__BB6_2;
	ld.param.u64 	%rd4, [Unknown94_param_11];
	ld.param.u64 	%rd3, [Unknown94_param_6];
	ld.param.u64 	%rd2, [Unknown94_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB6_2:
	ret;

}
	// .globl	Unknown93
.visible .entry Unknown93(
	.param .u64 Unknown93_param_0,
	.param .u64 Unknown93_param_1,
	.param .u64 Unknown93_param_2,
	.param .u64 Unknown93_param_3,
	.param .u64 Unknown93_param_4,
	.param .u64 Unknown93_param_5,
	.param .u64 Unknown93_param_6,
	.param .u64 Unknown93_param_7,
	.param .u64 Unknown93_param_8,
	.param .u64 Unknown93_param_9,
	.param .u64 Unknown93_param_10,
	.param .u64 Unknown93_param_11,
	.param .u64 Unknown93_param_12,
	.param .u64 Unknown93_param_13,
	.param .u64 Unknown93_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	$L__BB7_2;
	ld.param.u64 	%rd4, [Unknown93_param_11];
	ld.param.u64 	%rd3, [Unknown93_param_6];
	ld.param.u64 	%rd2, [Unknown93_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB7_2:
	ret;

}
	// .globl	Unknown92
.visible .entry Unknown92(
	.param .u64 Unknown92_param_0,
	.param .u64 Unknown92_param_1,
	.param .u64 Unknown92_param_2,
	.param .u64 Unknown92_param_3,
	.param .u64 Unknown92_param_4,
	.param .u64 Unknown92_param_5,
	.param .u64 Unknown92_param_6,
	.param .u64 Unknown92_param_7,
	.param .u64 Unknown92_param_8,
	.param .u64 Unknown92_param_9,
	.param .u64 Unknown92_param_10,
	.param .u64 Unknown92_param_11,
	.param .u64 Unknown92_param_12,
	.param .u64 Unknown92_param_13,
	.param .u64 Unknown92_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	$L__BB8_2;
	ld.param.u64 	%rd4, [Unknown92_param_11];
	ld.param.u64 	%rd3, [Unknown92_param_6];
	ld.param.u64 	%rd2, [Unknown92_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB8_2:
	ret;

}
	// .globl	Unknown91
.visible .entry Unknown91(
	.param .u64 Unknown91_param_0,
	.param .u64 Unknown91_param_1,
	.param .u64 Unknown91_param_2,
	.param .u64 Unknown91_param_3,
	.param .u64 Unknown91_param_4,
	.param .u64 Unknown91_param_5,
	.param .u64 Unknown91_param_6,
	.param .u64 Unknown91_param_7,
	.param .u64 Unknown91_param_8,
	.param .u64 Unknown91_param_9,
	.param .u64 Unknown91_param_10,
	.param .u64 Unknown91_param_11,
	.param .u64 Unknown91_param_12,
	.param .u64 Unknown91_param_13,
	.param .u64 Unknown91_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	$L__BB9_2;
	ld.param.u64 	%rd4, [Unknown91_param_11];
	ld.param.u64 	%rd3, [Unknown91_param_6];
	ld.param.u64 	%rd2, [Unknown91_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB9_2:
	ret;

}
	// .globl	Unknown90
.visible .entry Unknown90(
	.param .u64 Unknown90_param_0,
	.param .u64 Unknown90_param_1,
	.param .u64 Unknown90_param_2,
	.param .u64 Unknown90_param_3,
	.param .u64 Unknown90_param_4,
	.param .u64 Unknown90_param_5,
	.param .u64 Unknown90_param_6,
	.param .u64 Unknown90_param_7,
	.param .u64 Unknown90_param_8,
	.param .u64 Unknown90_param_9,
	.param .u64 Unknown90_param_10,
	.param .u64 Unknown90_param_11,
	.param .u64 Unknown90_param_12,
	.param .u64 Unknown90_param_13,
	.param .u64 Unknown90_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB10_2;
	ld.param.u64 	%rd4, [Unknown90_param_11];
	ld.param.u64 	%rd3, [Unknown90_param_6];
	ld.param.u64 	%rd2, [Unknown90_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB10_2:
	ret;

}
	// .globl	Unknown89
.visible .entry Unknown89(
	.param .u64 Unknown89_param_0,
	.param .u64 Unknown89_param_1,
	.param .u64 Unknown89_param_2,
	.param .u64 Unknown89_param_3,
	.param .u64 Unknown89_param_4,
	.param .u64 Unknown89_param_5,
	.param .u64 Unknown89_param_6,
	.param .u64 Unknown89_param_7,
	.param .u64 Unknown89_param_8,
	.param .u64 Unknown89_param_9,
	.param .u64 Unknown89_param_10,
	.param .u64 Unknown89_param_11,
	.param .u64 Unknown89_param_12,
	.param .u64 Unknown89_param_13,
	.param .u64 Unknown89_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB11_2;
	ld.param.u64 	%rd4, [Unknown89_param_11];
	ld.param.u64 	%rd3, [Unknown89_param_6];
	ld.param.u64 	%rd2, [Unknown89_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB11_2:
	ret;

}
	// .globl	Unknown88
.visible .entry Unknown88(
	.param .u64 Unknown88_param_0,
	.param .u64 Unknown88_param_1,
	.param .u64 Unknown88_param_2,
	.param .u64 Unknown88_param_3,
	.param .u64 Unknown88_param_4,
	.param .u64 Unknown88_param_5,
	.param .u64 Unknown88_param_6,
	.param .u64 Unknown88_param_7,
	.param .u64 Unknown88_param_8,
	.param .u64 Unknown88_param_9,
	.param .u64 Unknown88_param_10,
	.param .u64 Unknown88_param_11,
	.param .u64 Unknown88_param_12,
	.param .u64 Unknown88_param_13,
	.param .u64 Unknown88_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB12_2;
	ld.param.u64 	%rd4, [Unknown88_param_11];
	ld.param.u64 	%rd3, [Unknown88_param_6];
	ld.param.u64 	%rd2, [Unknown88_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB12_2:
	ret;

}
	// .globl	Unknown87
.visible .entry Unknown87(
	.param .u64 Unknown87_param_0,
	.param .u64 Unknown87_param_1,
	.param .u64 Unknown87_param_2,
	.param .u64 Unknown87_param_3,
	.param .u64 Unknown87_param_4,
	.param .u64 Unknown87_param_5,
	.param .u64 Unknown87_param_6,
	.param .u64 Unknown87_param_7,
	.param .u64 Unknown87_param_8,
	.param .u64 Unknown87_param_9,
	.param .u64 Unknown87_param_10,
	.param .u64 Unknown87_param_11,
	.param .u64 Unknown87_param_12,
	.param .u64 Unknown87_param_13,
	.param .u64 Unknown87_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB13_2;
	ld.param.u64 	%rd4, [Unknown87_param_11];
	ld.param.u64 	%rd3, [Unknown87_param_6];
	ld.param.u64 	%rd2, [Unknown87_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB13_2:
	ret;

}
	// .globl	Unknown86
.visible .entry Unknown86(
	.param .u64 Unknown86_param_0,
	.param .u64 Unknown86_param_1,
	.param .u64 Unknown86_param_2,
	.param .u64 Unknown86_param_3,
	.param .u64 Unknown86_param_4,
	.param .u64 Unknown86_param_5,
	.param .u64 Unknown86_param_6,
	.param .u64 Unknown86_param_7,
	.param .u64 Unknown86_param_8,
	.param .u64 Unknown86_param_9,
	.param .u64 Unknown86_param_10,
	.param .u64 Unknown86_param_11,
	.param .u64 Unknown86_param_12,
	.param .u64 Unknown86_param_13,
	.param .u64 Unknown86_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB14_2;
	ld.param.u64 	%rd4, [Unknown86_param_11];
	ld.param.u64 	%rd3, [Unknown86_param_6];
	ld.param.u64 	%rd2, [Unknown86_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB14_2:
	ret;

}
	// .globl	Unknown85
.visible .entry Unknown85(
	.param .u64 Unknown85_param_0,
	.param .u64 Unknown85_param_1,
	.param .u64 Unknown85_param_2,
	.param .u64 Unknown85_param_3,
	.param .u64 Unknown85_param_4,
	.param .u64 Unknown85_param_5,
	.param .u64 Unknown85_param_6,
	.param .u64 Unknown85_param_7,
	.param .u64 Unknown85_param_8,
	.param .u64 Unknown85_param_9,
	.param .u64 Unknown85_param_10,
	.param .u64 Unknown85_param_11,
	.param .u64 Unknown85_param_12,
	.param .u64 Unknown85_param_13,
	.param .u64 Unknown85_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB15_2;
	ld.param.u64 	%rd4, [Unknown85_param_11];
	ld.param.u64 	%rd3, [Unknown85_param_6];
	ld.param.u64 	%rd2, [Unknown85_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB15_2:
	ret;

}
	// .globl	Unknown84
.visible .entry Unknown84(
	.param .u64 Unknown84_param_0,
	.param .u64 Unknown84_param_1,
	.param .u64 Unknown84_param_2,
	.param .u64 Unknown84_param_3,
	.param .u64 Unknown84_param_4,
	.param .u64 Unknown84_param_5,
	.param .u64 Unknown84_param_6,
	.param .u64 Unknown84_param_7,
	.param .u64 Unknown84_param_8,
	.param .u64 Unknown84_param_9,
	.param .u64 Unknown84_param_10,
	.param .u64 Unknown84_param_11,
	.param .u64 Unknown84_param_12,
	.param .u64 Unknown84_param_13,
	.param .u64 Unknown84_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB16_2;
	ld.param.u64 	%rd4, [Unknown84_param_11];
	ld.param.u64 	%rd3, [Unknown84_param_6];
	ld.param.u64 	%rd2, [Unknown84_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB16_2:
	ret;

}
	// .globl	Unknown83
.visible .entry Unknown83(
	.param .u64 Unknown83_param_0,
	.param .u64 Unknown83_param_1,
	.param .u64 Unknown83_param_2,
	.param .u64 Unknown83_param_3,
	.param .u64 Unknown83_param_4,
	.param .u64 Unknown83_param_5,
	.param .u64 Unknown83_param_6,
	.param .u64 Unknown83_param_7,
	.param .u64 Unknown83_param_8,
	.param .u64 Unknown83_param_9,
	.param .u64 Unknown83_param_10,
	.param .u64 Unknown83_param_11,
	.param .u64 Unknown83_param_12,
	.param .u64 Unknown83_param_13,
	.param .u64 Unknown83_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB17_2;
	ld.param.u64 	%rd4, [Unknown83_param_11];
	ld.param.u64 	%rd3, [Unknown83_param_6];
	ld.param.u64 	%rd2, [Unknown83_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB17_2:
	ret;

}
	// .globl	Unknown82
.visible .entry Unknown82(
	.param .u64 Unknown82_param_0,
	.param .u64 Unknown82_param_1,
	.param .u64 Unknown82_param_2,
	.param .u64 Unknown82_param_3,
	.param .u64 Unknown82_param_4,
	.param .u64 Unknown82_param_5,
	.param .u64 Unknown82_param_6,
	.param .u64 Unknown82_param_7,
	.param .u64 Unknown82_param_8,
	.param .u64 Unknown82_param_9,
	.param .u64 Unknown82_param_10,
	.param .u64 Unknown82_param_11,
	.param .u64 Unknown82_param_12,
	.param .u64 Unknown82_param_13,
	.param .u64 Unknown82_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB18_2;
	ld.param.u64 	%rd4, [Unknown82_param_11];
	ld.param.u64 	%rd3, [Unknown82_param_6];
	ld.param.u64 	%rd2, [Unknown82_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB18_2:
	ret;

}
	// .globl	Unknown81
.visible .entry Unknown81(
	.param .u64 Unknown81_param_0,
	.param .u64 Unknown81_param_1,
	.param .u64 Unknown81_param_2,
	.param .u64 Unknown81_param_3,
	.param .u64 Unknown81_param_4,
	.param .u64 Unknown81_param_5,
	.param .u64 Unknown81_param_6,
	.param .u64 Unknown81_param_7,
	.param .u64 Unknown81_param_8,
	.param .u64 Unknown81_param_9,
	.param .u64 Unknown81_param_10,
	.param .u64 Unknown81_param_11,
	.param .u64 Unknown81_param_12,
	.param .u64 Unknown81_param_13,
	.param .u64 Unknown81_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB19_2;
	ld.param.u64 	%rd4, [Unknown81_param_11];
	ld.param.u64 	%rd3, [Unknown81_param_6];
	ld.param.u64 	%rd2, [Unknown81_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB19_2:
	ret;

}
	// .globl	Unknown80
.visible .entry Unknown80(
	.param .u64 Unknown80_param_0,
	.param .u64 Unknown80_param_1,
	.param .u64 Unknown80_param_2,
	.param .u64 Unknown80_param_3,
	.param .u64 Unknown80_param_4,
	.param .u64 Unknown80_param_5,
	.param .u64 Unknown80_param_6,
	.param .u64 Unknown80_param_7,
	.param .u64 Unknown80_param_8,
	.param .u64 Unknown80_param_9,
	.param .u64 Unknown80_param_10,
	.param .u64 Unknown80_param_11,
	.param .u64 Unknown80_param_12,
	.param .u64 Unknown80_param_13,
	.param .u64 Unknown80_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	$L__BB20_2;
	ld.param.u64 	%rd4, [Unknown80_param_11];
	ld.param.u64 	%rd3, [Unknown80_param_6];
	ld.param.u64 	%rd2, [Unknown80_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB20_2:
	ret;

}
	// .globl	Unknown79
.visible .entry Unknown79(
	.param .u64 Unknown79_param_0,
	.param .u64 Unknown79_param_1,
	.param .u64 Unknown79_param_2,
	.param .u64 Unknown79_param_3,
	.param .u64 Unknown79_param_4,
	.param .u64 Unknown79_param_5,
	.param .u64 Unknown79_param_6,
	.param .u64 Unknown79_param_7,
	.param .u64 Unknown79_param_8,
	.param .u64 Unknown79_param_9,
	.param .u64 Unknown79_param_10,
	.param .u64 Unknown79_param_11,
	.param .u64 Unknown79_param_12,
	.param .u64 Unknown79_param_13,
	.param .u64 Unknown79_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	$L__BB21_2;
	ld.param.u64 	%rd4, [Unknown79_param_11];
	ld.param.u64 	%rd3, [Unknown79_param_6];
	ld.param.u64 	%rd2, [Unknown79_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB21_2:
	ret;

}
	// .globl	Unknown78
.visible .entry Unknown78(
	.param .u64 Unknown78_param_0,
	.param .u64 Unknown78_param_1,
	.param .u64 Unknown78_param_2,
	.param .u64 Unknown78_param_3,
	.param .u64 Unknown78_param_4,
	.param .u64 Unknown78_param_5,
	.param .u64 Unknown78_param_6,
	.param .u64 Unknown78_param_7,
	.param .u64 Unknown78_param_8,
	.param .u64 Unknown78_param_9,
	.param .u64 Unknown78_param_10,
	.param .u64 Unknown78_param_11,
	.param .u64 Unknown78_param_12,
	.param .u64 Unknown78_param_13,
	.param .u64 Unknown78_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	$L__BB22_2;
	ld.param.u64 	%rd4, [Unknown78_param_11];
	ld.param.u64 	%rd3, [Unknown78_param_6];
	ld.param.u64 	%rd2, [Unknown78_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB22_2:
	ret;

}
	// .globl	Unknown77
.visible .entry Unknown77(
	.param .u64 Unknown77_param_0,
	.param .u64 Unknown77_param_1,
	.param .u64 Unknown77_param_2,
	.param .u64 Unknown77_param_3,
	.param .u64 Unknown77_param_4,
	.param .u64 Unknown77_param_5,
	.param .u64 Unknown77_param_6,
	.param .u64 Unknown77_param_7,
	.param .u64 Unknown77_param_8,
	.param .u64 Unknown77_param_9,
	.param .u64 Unknown77_param_10,
	.param .u64 Unknown77_param_11,
	.param .u64 Unknown77_param_12,
	.param .u64 Unknown77_param_13,
	.param .u64 Unknown77_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	$L__BB23_2;
	ld.param.u64 	%rd4, [Unknown77_param_11];
	ld.param.u64 	%rd3, [Unknown77_param_6];
	ld.param.u64 	%rd2, [Unknown77_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB23_2:
	ret;

}
	// .globl	Unknown76
.visible .entry Unknown76(
	.param .u64 Unknown76_param_0,
	.param .u64 Unknown76_param_1,
	.param .u64 Unknown76_param_2,
	.param .u64 Unknown76_param_3,
	.param .u64 Unknown76_param_4,
	.param .u64 Unknown76_param_5,
	.param .u64 Unknown76_param_6,
	.param .u64 Unknown76_param_7,
	.param .u64 Unknown76_param_8,
	.param .u64 Unknown76_param_9,
	.param .u64 Unknown76_param_10,
	.param .u64 Unknown76_param_11,
	.param .u64 Unknown76_param_12,
	.param .u64 Unknown76_param_13,
	.param .u64 Unknown76_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	$L__BB24_2;
	ld.param.u64 	%rd4, [Unknown76_param_11];
	ld.param.u64 	%rd3, [Unknown76_param_6];
	ld.param.u64 	%rd2, [Unknown76_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB24_2:
	ret;

}
	// .globl	Unknown75
.visible .entry Unknown75(
	.param .u64 Unknown75_param_0,
	.param .u64 Unknown75_param_1,
	.param .u64 Unknown75_param_2,
	.param .u64 Unknown75_param_3,
	.param .u64 Unknown75_param_4,
	.param .u64 Unknown75_param_5,
	.param .u64 Unknown75_param_6,
	.param .u64 Unknown75_param_7,
	.param .u64 Unknown75_param_8,
	.param .u64 Unknown75_param_9,
	.param .u64 Unknown75_param_10,
	.param .u64 Unknown75_param_11,
	.param .u64 Unknown75_param_12,
	.param .u64 Unknown75_param_13,
	.param .u64 Unknown75_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	$L__BB25_2;
	ld.param.u64 	%rd4, [Unknown75_param_11];
	ld.param.u64 	%rd3, [Unknown75_param_6];
	ld.param.u64 	%rd2, [Unknown75_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB25_2:
	ret;

}
	// .globl	Unknown74
.visible .entry Unknown74(
	.param .u64 Unknown74_param_0,
	.param .u64 Unknown74_param_1,
	.param .u64 Unknown74_param_2,
	.param .u64 Unknown74_param_3,
	.param .u64 Unknown74_param_4,
	.param .u64 Unknown74_param_5,
	.param .u64 Unknown74_param_6,
	.param .u64 Unknown74_param_7,
	.param .u64 Unknown74_param_8,
	.param .u64 Unknown74_param_9,
	.param .u64 Unknown74_param_10,
	.param .u64 Unknown74_param_11,
	.param .u64 Unknown74_param_12,
	.param .u64 Unknown74_param_13,
	.param .u64 Unknown74_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	$L__BB26_2;
	ld.param.u64 	%rd4, [Unknown74_param_11];
	ld.param.u64 	%rd3, [Unknown74_param_6];
	ld.param.u64 	%rd2, [Unknown74_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB26_2:
	ret;

}
	// .globl	Unknown73
.visible .entry Unknown73(
	.param .u64 Unknown73_param_0,
	.param .u64 Unknown73_param_1,
	.param .u64 Unknown73_param_2,
	.param .u64 Unknown73_param_3,
	.param .u64 Unknown73_param_4,
	.param .u64 Unknown73_param_5,
	.param .u64 Unknown73_param_6,
	.param .u64 Unknown73_param_7,
	.param .u64 Unknown73_param_8,
	.param .u64 Unknown73_param_9,
	.param .u64 Unknown73_param_10,
	.param .u64 Unknown73_param_11,
	.param .u64 Unknown73_param_12,
	.param .u64 Unknown73_param_13,
	.param .u64 Unknown73_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	$L__BB27_2;
	ld.param.u64 	%rd4, [Unknown73_param_11];
	ld.param.u64 	%rd3, [Unknown73_param_6];
	ld.param.u64 	%rd2, [Unknown73_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB27_2:
	ret;

}
	// .globl	Unknown72
.visible .entry Unknown72(
	.param .u64 Unknown72_param_0,
	.param .u64 Unknown72_param_1,
	.param .u64 Unknown72_param_2,
	.param .u64 Unknown72_param_3,
	.param .u64 Unknown72_param_4,
	.param .u64 Unknown72_param_5,
	.param .u64 Unknown72_param_6,
	.param .u64 Unknown72_param_7,
	.param .u64 Unknown72_param_8,
	.param .u64 Unknown72_param_9,
	.param .u64 Unknown72_param_10,
	.param .u64 Unknown72_param_11,
	.param .u64 Unknown72_param_12,
	.param .u64 Unknown72_param_13,
	.param .u64 Unknown72_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	$L__BB28_2;
	ld.param.u64 	%rd4, [Unknown72_param_11];
	ld.param.u64 	%rd3, [Unknown72_param_6];
	ld.param.u64 	%rd2, [Unknown72_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB28_2:
	ret;

}
	// .globl	Unknown71
.visible .entry Unknown71(
	.param .u64 Unknown71_param_0,
	.param .u64 Unknown71_param_1,
	.param .u64 Unknown71_param_2,
	.param .u64 Unknown71_param_3,
	.param .u64 Unknown71_param_4,
	.param .u64 Unknown71_param_5,
	.param .u64 Unknown71_param_6,
	.param .u64 Unknown71_param_7,
	.param .u64 Unknown71_param_8,
	.param .u64 Unknown71_param_9,
	.param .u64 Unknown71_param_10,
	.param .u64 Unknown71_param_11,
	.param .u64 Unknown71_param_12,
	.param .u64 Unknown71_param_13,
	.param .u64 Unknown71_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	$L__BB29_2;
	ld.param.u64 	%rd4, [Unknown71_param_11];
	ld.param.u64 	%rd3, [Unknown71_param_6];
	ld.param.u64 	%rd2, [Unknown71_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB29_2:
	ret;

}
	// .globl	Unknown70
.visible .entry Unknown70(
	.param .u64 Unknown70_param_0,
	.param .u64 Unknown70_param_1,
	.param .u64 Unknown70_param_2,
	.param .u64 Unknown70_param_3,
	.param .u64 Unknown70_param_4,
	.param .u64 Unknown70_param_5,
	.param .u64 Unknown70_param_6,
	.param .u64 Unknown70_param_7,
	.param .u64 Unknown70_param_8,
	.param .u64 Unknown70_param_9,
	.param .u64 Unknown70_param_10,
	.param .u64 Unknown70_param_11,
	.param .u64 Unknown70_param_12,
	.param .u64 Unknown70_param_13,
	.param .u64 Unknown70_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	$L__BB30_2;
	ld.param.u64 	%rd4, [Unknown70_param_11];
	ld.param.u64 	%rd3, [Unknown70_param_6];
	ld.param.u64 	%rd2, [Unknown70_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB30_2:
	ret;

}
	// .globl	Unknown69
.visible .entry Unknown69(
	.param .u64 Unknown69_param_0,
	.param .u64 Unknown69_param_1,
	.param .u64 Unknown69_param_2,
	.param .u64 Unknown69_param_3,
	.param .u64 Unknown69_param_4,
	.param .u64 Unknown69_param_5,
	.param .u64 Unknown69_param_6,
	.param .u64 Unknown69_param_7,
	.param .u64 Unknown69_param_8,
	.param .u64 Unknown69_param_9,
	.param .u64 Unknown69_param_10,
	.param .u64 Unknown69_param_11,
	.param .u64 Unknown69_param_12,
	.param .u64 Unknown69_param_13,
	.param .u64 Unknown69_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	$L__BB31_2;
	ld.param.u64 	%rd4, [Unknown69_param_11];
	ld.param.u64 	%rd3, [Unknown69_param_6];
	ld.param.u64 	%rd2, [Unknown69_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB31_2:
	ret;

}
	// .globl	Unknown68
.visible .entry Unknown68(
	.param .u64 Unknown68_param_0,
	.param .u64 Unknown68_param_1,
	.param .u64 Unknown68_param_2,
	.param .u64 Unknown68_param_3,
	.param .u64 Unknown68_param_4,
	.param .u64 Unknown68_param_5,
	.param .u64 Unknown68_param_6,
	.param .u64 Unknown68_param_7,
	.param .u64 Unknown68_param_8,
	.param .u64 Unknown68_param_9,
	.param .u64 Unknown68_param_10,
	.param .u64 Unknown68_param_11,
	.param .u64 Unknown68_param_12,
	.param .u64 Unknown68_param_13,
	.param .u64 Unknown68_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	$L__BB32_2;
	ld.param.u64 	%rd4, [Unknown68_param_11];
	ld.param.u64 	%rd3, [Unknown68_param_6];
	ld.param.u64 	%rd2, [Unknown68_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB32_2:
	ret;

}
	// .globl	Unknown67
.visible .entry Unknown67(
	.param .u64 Unknown67_param_0,
	.param .u64 Unknown67_param_1,
	.param .u64 Unknown67_param_2,
	.param .u64 Unknown67_param_3,
	.param .u64 Unknown67_param_4,
	.param .u64 Unknown67_param_5,
	.param .u64 Unknown67_param_6,
	.param .u64 Unknown67_param_7,
	.param .u64 Unknown67_param_8,
	.param .u64 Unknown67_param_9,
	.param .u64 Unknown67_param_10,
	.param .u64 Unknown67_param_11,
	.param .u64 Unknown67_param_12,
	.param .u64 Unknown67_param_13,
	.param .u64 Unknown67_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	$L__BB33_2;
	ld.param.u64 	%rd4, [Unknown67_param_11];
	ld.param.u64 	%rd3, [Unknown67_param_6];
	ld.param.u64 	%rd2, [Unknown67_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB33_2:
	ret;

}
	// .globl	Unknown66
.visible .entry Unknown66(
	.param .u64 Unknown66_param_0,
	.param .u64 Unknown66_param_1,
	.param .u64 Unknown66_param_2,
	.param .u64 Unknown66_param_3,
	.param .u64 Unknown66_param_4,
	.param .u64 Unknown66_param_5,
	.param .u64 Unknown66_param_6,
	.param .u64 Unknown66_param_7,
	.param .u64 Unknown66_param_8,
	.param .u64 Unknown66_param_9,
	.param .u64 Unknown66_param_10,
	.param .u64 Unknown66_param_11,
	.param .u64 Unknown66_param_12,
	.param .u64 Unknown66_param_13,
	.param .u64 Unknown66_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	$L__BB34_2;
	ld.param.u64 	%rd4, [Unknown66_param_11];
	ld.param.u64 	%rd3, [Unknown66_param_6];
	ld.param.u64 	%rd2, [Unknown66_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB34_2:
	ret;

}
	// .globl	Unknown65
.visible .entry Unknown65(
	.param .u64 Unknown65_param_0,
	.param .u64 Unknown65_param_1,
	.param .u64 Unknown65_param_2,
	.param .u64 Unknown65_param_3,
	.param .u64 Unknown65_param_4,
	.param .u64 Unknown65_param_5,
	.param .u64 Unknown65_param_6,
	.param .u64 Unknown65_param_7,
	.param .u64 Unknown65_param_8,
	.param .u64 Unknown65_param_9,
	.param .u64 Unknown65_param_10,
	.param .u64 Unknown65_param_11,
	.param .u64 Unknown65_param_12,
	.param .u64 Unknown65_param_13,
	.param .u64 Unknown65_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	$L__BB35_2;
	ld.param.u64 	%rd4, [Unknown65_param_11];
	ld.param.u64 	%rd3, [Unknown65_param_6];
	ld.param.u64 	%rd2, [Unknown65_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB35_2:
	ret;

}
	// .globl	Unknown64
.visible .entry Unknown64(
	.param .u64 Unknown64_param_0,
	.param .u64 Unknown64_param_1,
	.param .u64 Unknown64_param_2,
	.param .u64 Unknown64_param_3,
	.param .u64 Unknown64_param_4,
	.param .u64 Unknown64_param_5,
	.param .u64 Unknown64_param_6,
	.param .u64 Unknown64_param_7,
	.param .u64 Unknown64_param_8,
	.param .u64 Unknown64_param_9,
	.param .u64 Unknown64_param_10,
	.param .u64 Unknown64_param_11,
	.param .u64 Unknown64_param_12,
	.param .u64 Unknown64_param_13,
	.param .u64 Unknown64_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	$L__BB36_2;
	ld.param.u64 	%rd4, [Unknown64_param_11];
	ld.param.u64 	%rd3, [Unknown64_param_6];
	ld.param.u64 	%rd2, [Unknown64_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB36_2:
	ret;

}
	// .globl	Unknown63
.visible .entry Unknown63(
	.param .u64 Unknown63_param_0,
	.param .u64 Unknown63_param_1,
	.param .u64 Unknown63_param_2,
	.param .u64 Unknown63_param_3,
	.param .u64 Unknown63_param_4,
	.param .u64 Unknown63_param_5,
	.param .u64 Unknown63_param_6,
	.param .u64 Unknown63_param_7,
	.param .u64 Unknown63_param_8,
	.param .u64 Unknown63_param_9,
	.param .u64 Unknown63_param_10,
	.param .u64 Unknown63_param_11,
	.param .u64 Unknown63_param_12,
	.param .u64 Unknown63_param_13,
	.param .u64 Unknown63_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	$L__BB37_2;
	ld.param.u64 	%rd4, [Unknown63_param_11];
	ld.param.u64 	%rd3, [Unknown63_param_6];
	ld.param.u64 	%rd2, [Unknown63_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB37_2:
	ret;

}
	// .globl	Unknown62
.visible .entry Unknown62(
	.param .u64 Unknown62_param_0,
	.param .u64 Unknown62_param_1,
	.param .u64 Unknown62_param_2,
	.param .u64 Unknown62_param_3,
	.param .u64 Unknown62_param_4,
	.param .u64 Unknown62_param_5,
	.param .u64 Unknown62_param_6,
	.param .u64 Unknown62_param_7,
	.param .u64 Unknown62_param_8,
	.param .u64 Unknown62_param_9,
	.param .u64 Unknown62_param_10,
	.param .u64 Unknown62_param_11,
	.param .u64 Unknown62_param_12,
	.param .u64 Unknown62_param_13,
	.param .u64 Unknown62_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	$L__BB38_2;
	ld.param.u64 	%rd4, [Unknown62_param_11];
	ld.param.u64 	%rd3, [Unknown62_param_6];
	ld.param.u64 	%rd2, [Unknown62_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB38_2:
	ret;

}
	// .globl	Unknown61
.visible .entry Unknown61(
	.param .u64 Unknown61_param_0,
	.param .u64 Unknown61_param_1,
	.param .u64 Unknown61_param_2,
	.param .u64 Unknown61_param_3,
	.param .u64 Unknown61_param_4,
	.param .u64 Unknown61_param_5,
	.param .u64 Unknown61_param_6,
	.param .u64 Unknown61_param_7,
	.param .u64 Unknown61_param_8,
	.param .u64 Unknown61_param_9,
	.param .u64 Unknown61_param_10,
	.param .u64 Unknown61_param_11,
	.param .u64 Unknown61_param_12,
	.param .u64 Unknown61_param_13,
	.param .u64 Unknown61_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	$L__BB39_2;
	ld.param.u64 	%rd4, [Unknown61_param_11];
	ld.param.u64 	%rd3, [Unknown61_param_6];
	ld.param.u64 	%rd2, [Unknown61_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
$L__BB39_2:
	ret;

}
	// .globl	Unknown60
.visible .entry Unknown60(
	.param .u64 Unknown60_param_0,
	.param .u64 Unknown60_param_1,
	.param .u64 Unknown60_param_2,
	.param .u64 Unknown60_param_3,
	.param .u64 Unknown60_param_4,
	.param .u64 Unknown60_param_5,
	.param .u64 Unknown60_param_6,
	.param .u64 Unknown60_param_7,
	.param .u64 Unknown60_param_8,
	.param .u64 Unknown60_param_9,
	.param .u64 Unknown60_param_10,
	.param .u64 Unknown60_param_11,
	.param .u64 Unknown60_param_12,
	.param .u64 Unknown60_param_13,
	.param .u64 Unknown60_param_14,
	.param .u64 Unknown60_param_15,
	.param .u64 Unknown60_param_16,
	.param .u64 Unknown60_param_17,
	.param .u64 Unknown60_param_18
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<4>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<12>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 999;
	@%p1 bra 	$L__BB40_2;
	ld.param.u64 	%rd4, [Unknown60_param_13];
	ld.param.u64 	%rd3, [Unknown60_param_6];
	ld.param.u64 	%rd2, [Unknown60_param_1];
	shl.b64 	%rd7, %rd1, 1;
	add.s64 	%rd8, %rd3, %rd7;
	ld.b16 	%h1, [%rd8];
	shl.b64 	%rd9, %rd1, 2;
	add.s64 	%rd10, %rd2, %rd9;
	ld.f32 	%f1, [%rd10];
	cvt.rn.f16.f32 	%h2, %f1;
	add.rn.f16 	%h3, %h1, %h2;
	add.s64 	%rd11, %rd4, %rd7;
	st.b16 	[%rd11], %h3;
$L__BB40_2:
	ret;

}
	// .globl	Unknown59
.visible .entry Unknown59(
	.param .u64 Unknown59_param_0,
	.param .u64 Unknown59_param_1,
	.param .u64 Unknown59_param_2,
	.param .u64 Unknown59_param_3,
	.param .u64 Unknown59_param_4,
	.param .u64 Unknown59_param_5,
	.param .u64 Unknown59_param_6,
	.param .u64 Unknown59_param_7,
	.param .u64 Unknown59_param_8,
	.param .u64 Unknown59_param_9,
	.param .u64 Unknown59_param_10,
	.param .u64 Unknown59_param_11,
	.param .u64 Unknown59_param_12,
	.param .u64 Unknown59_param_13
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<10>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 511999;
	@%p1 bra 	$L__BB41_2;
	ld.param.u64 	%rd3, [Unknown59_param_1];
	ld.param.u64 	%rd7, [Unknown59_param_8];
	shl.b64 	%rd8, %rd6, 2;
	add.s64 	%rd1, %rd3, %rd8;
	shl.b64 	%rd9, %rd6, 1;
	add.s64 	%rd2, %rd7, %rd9;
	ld.f32 	%f1, [%rd1];
	cvt.rn.f16.f32 	%h1, %f1;
	st.b16 	[%rd2], %h1;
$L__BB41_2:
	ret;

}
	// .globl	Unknown58
.visible .entry Unknown58(
	.param .u64 Unknown58_param_0,
	.param .u64 Unknown58_param_1,
	.param .u64 Unknown58_param_2,
	.param .u64 Unknown58_param_3,
	.param .u64 Unknown58_param_4,
	.param .u64 Unknown58_param_5,
	.param .u64 Unknown58_param_6,
	.param .u64 Unknown58_param_7,
	.param .u64 Unknown58_param_8,
	.param .u64 Unknown58_param_9,
	.param .u64 Unknown58_param_10,
	.param .u64 Unknown58_param_11,
	.param .u64 Unknown58_param_12,
	.param .u64 Unknown58_param_13
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<4>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<9>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 511;
	@%p1 bra 	$L__BB42_2;
	ld.param.u64 	%rd3, [Unknown58_param_1];
	ld.param.u64 	%rd7, [Unknown58_param_8];
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd1, %rd3, %rd8;
	add.s64 	%rd2, %rd7, %rd8;
	ld.b16 	%h1, [%rd1];
	mov.b16 	%h2, 0x2539;
	mul.rn.f16 	%h3, %h1, %h2;
	st.b16 	[%rd2], %h3;
$L__BB42_2:
	ret;

}
	// .globl	Unknown57
.visible .entry Unknown57(
	.param .u64 Unknown57_param_0,
	.param .u64 Unknown57_param_1,
	.param .u64 Unknown57_param_2,
	.param .u64 Unknown57_param_3,
	.param .u64 Unknown57_param_4,
	.param .u64 Unknown57_param_5,
	.param .u64 Unknown57_param_6,
	.param .u64 Unknown57_param_7,
	.param .u64 Unknown57_param_8,
	.param .u64 Unknown57_param_9,
	.param .u64 Unknown57_param_10,
	.param .u64 Unknown57_param_11,
	.param .u64 Unknown57_param_12,
	.param .u64 Unknown57_param_13,
	.param .u64 Unknown57_param_14,
	.param .u64 Unknown57_param_15,
	.param .u64 Unknown57_param_16,
	.param .u64 Unknown57_param_17,
	.param .u64 Unknown57_param_18,
	.param .u64 Unknown57_param_19,
	.param .u64 Unknown57_param_20,
	.param .u64 Unknown57_param_21,
	.param .u64 Unknown57_param_22,
	.param .u64 Unknown57_param_23,
	.param .u64 Unknown57_param_24,
	.param .u64 Unknown57_param_25,
	.param .u64 Unknown57_param_26,
	.param .u64 Unknown57_param_27,
	.param .u64 Unknown57_param_28,
	.param .u64 Unknown57_param_29,
	.param .u64 Unknown57_param_30,
	.param .u64 Unknown57_param_31,
	.param .u64 Unknown57_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<23>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 25087;
	@%p1 bra 	$L__BB43_2;
	ld.param.u64 	%rd4, [Unknown57_param_23];
	ld.param.u64 	%rd3, [Unknown57_param_12];
	ld.param.u64 	%rd2, [Unknown57_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, 9363;
	sub.s16 	%rs4, %rs1, %rs3;
	shr.u16 	%rs5, %rs4, 1;
	add.s16 	%rs6, %rs5, %rs3;
	shr.u16 	%rs7, %rs6, 2;
	mul.lo.s16 	%rs8, %rs7, 7;
	sub.s16 	%rs9, %rs1, %rs8;
	cvt.u64.u16 	%rd7, %rs9;
	mul.hi.u16 	%rs10, %rs7, 9363;
	sub.s16 	%rs11, %rs7, %rs10;
	shr.u16 	%rs12, %rs11, 1;
	add.s16 	%rs13, %rs12, %rs10;
	shr.u16 	%rs14, %rs13, 2;
	mul.lo.s16 	%rs15, %rs14, 7;
	sub.s16 	%rs16, %rs7, %rs15;
	mul.hi.u16 	%rs17, %rs1, 20063;
	sub.s16 	%rs18, %rs1, %rs17;
	shr.u16 	%rs19, %rs18, 1;
	add.s16 	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 5;
	cvt.u32.u16 	%r4, %rs21;
	mul.wide.u32 	%rd8, %r4, 49;
	mul.lo.s16 	%rs22, %rs16, 7;
	cvt.u64.u16 	%rd9, %rs22;
	add.s64 	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
$L__BB43_2:
	ret;

}
	// .globl	Unknown55
.visible .entry Unknown55(
	.param .u64 Unknown55_param_0,
	.param .u64 Unknown55_param_1,
	.param .u64 Unknown55_param_2,
	.param .u64 Unknown55_param_3,
	.param .u64 Unknown55_param_4,
	.param .u64 Unknown55_param_5,
	.param .u64 Unknown55_param_6,
	.param .u64 Unknown55_param_7,
	.param .u64 Unknown55_param_8,
	.param .u64 Unknown55_param_9,
	.param .u64 Unknown55_param_10,
	.param .u64 Unknown55_param_11,
	.param .u64 Unknown55_param_12,
	.param .u64 Unknown55_param_13,
	.param .u64 Unknown55_param_14,
	.param .u64 Unknown55_param_15,
	.param .u64 Unknown55_param_16,
	.param .u64 Unknown55_param_17,
	.param .u64 Unknown55_param_18,
	.param .u64 Unknown55_param_19,
	.param .u64 Unknown55_param_20,
	.param .u64 Unknown55_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 2359295;
	@%p1 bra 	$L__BB44_2;
	ld.param.u64 	%rd3, [Unknown55_param_12];
	ld.param.u64 	%rd2, [Unknown55_param_1];
	cvt.u32.u64 	%r4, %rd6;
	mul.hi.u32 	%r5, %r4, -1431655765;
	shr.u32 	%r6, %r5, 1;
	mul.lo.s32 	%r7, %r6, 3;
	sub.s32 	%r8, %r4, %r7;
	cvt.u64.u32 	%rd7, %r8;
	mul.hi.u32 	%r9, %r6, -1431655765;
	shr.u32 	%r10, %r9, 1;
	mul.lo.s32 	%r11, %r10, 3;
	sub.s32 	%r12, %r6, %r11;
	mul.hi.u32 	%r13, %r4, 954437177;
	bfe.u32 	%r14, %r13, 1, 9;
	shr.u32 	%r15, %r13, 10;
	mul.lo.s32 	%r16, %r15, 4608;
	sub.s32 	%r17, %r4, %r16;
	cvt.u64.u32 	%rd8, %r17;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s32 	%r18, %r14, 9;
	cvt.u64.u32 	%rd10, %r18;
	mul.lo.s32 	%r19, %r12, 3;
	cvt.u64.u32 	%rd11, %r19;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB44_2:
	ret;

}
	// .globl	Unknown54
.visible .entry Unknown54(
	.param .u64 Unknown54_param_0,
	.param .u64 Unknown54_param_1,
	.param .u64 Unknown54_param_2,
	.param .u64 Unknown54_param_3,
	.param .u64 Unknown54_param_4,
	.param .u64 Unknown54_param_5,
	.param .u64 Unknown54_param_6,
	.param .u64 Unknown54_param_7,
	.param .u64 Unknown54_param_8,
	.param .u64 Unknown54_param_9,
	.param .u64 Unknown54_param_10,
	.param .u64 Unknown54_param_11,
	.param .u64 Unknown54_param_12,
	.param .u64 Unknown54_param_13,
	.param .u64 Unknown54_param_14,
	.param .u64 Unknown54_param_15,
	.param .u64 Unknown54_param_16,
	.param .u64 Unknown54_param_17,
	.param .u64 Unknown54_param_18,
	.param .u64 Unknown54_param_19,
	.param .u64 Unknown54_param_20,
	.param .u64 Unknown54_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<23>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 25087;
	@%p1 bra 	$L__BB45_2;
	ld.param.u64 	%rd3, [Unknown54_param_12];
	ld.param.u64 	%rd2, [Unknown54_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, 9363;
	sub.s16 	%rs4, %rs1, %rs3;
	shr.u16 	%rs5, %rs4, 1;
	add.s16 	%rs6, %rs5, %rs3;
	shr.u16 	%rs7, %rs6, 2;
	mul.lo.s16 	%rs8, %rs7, 7;
	sub.s16 	%rs9, %rs1, %rs8;
	cvt.u64.u16 	%rd6, %rs9;
	mul.hi.u16 	%rs10, %rs7, 9363;
	sub.s16 	%rs11, %rs7, %rs10;
	shr.u16 	%rs12, %rs11, 1;
	add.s16 	%rs13, %rs12, %rs10;
	shr.u16 	%rs14, %rs13, 2;
	mul.lo.s16 	%rs15, %rs14, 7;
	sub.s16 	%rs16, %rs7, %rs15;
	mul.hi.u16 	%rs17, %rs1, 20063;
	sub.s16 	%rs18, %rs1, %rs17;
	shr.u16 	%rs19, %rs18, 1;
	add.s16 	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 5;
	cvt.u32.u16 	%r4, %rs21;
	mul.wide.u32 	%rd7, %r4, 49;
	mul.lo.s16 	%rs22, %rs16, 7;
	cvt.u64.u16 	%rd8, %rs22;
	add.s64 	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
$L__BB45_2:
	ret;

}
	// .globl	Unknown52
.visible .entry Unknown52(
	.param .u64 Unknown52_param_0,
	.param .u64 Unknown52_param_1,
	.param .u64 Unknown52_param_2,
	.param .u64 Unknown52_param_3,
	.param .u64 Unknown52_param_4,
	.param .u64 Unknown52_param_5,
	.param .u64 Unknown52_param_6,
	.param .u64 Unknown52_param_7,
	.param .u64 Unknown52_param_8,
	.param .u64 Unknown52_param_9,
	.param .u64 Unknown52_param_10,
	.param .u64 Unknown52_param_11,
	.param .u64 Unknown52_param_12,
	.param .u64 Unknown52_param_13,
	.param .u64 Unknown52_param_14,
	.param .u64 Unknown52_param_15,
	.param .u64 Unknown52_param_16,
	.param .u64 Unknown52_param_17,
	.param .u64 Unknown52_param_18,
	.param .u64 Unknown52_param_19,
	.param .u64 Unknown52_param_20,
	.param .u64 Unknown52_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 2359295;
	@%p1 bra 	$L__BB46_2;
	ld.param.u64 	%rd3, [Unknown52_param_12];
	ld.param.u64 	%rd2, [Unknown52_param_1];
	cvt.u32.u64 	%r4, %rd6;
	mul.hi.u32 	%r5, %r4, -1431655765;
	shr.u32 	%r6, %r5, 1;
	mul.lo.s32 	%r7, %r6, 3;
	sub.s32 	%r8, %r4, %r7;
	cvt.u64.u32 	%rd7, %r8;
	mul.hi.u32 	%r9, %r6, -1431655765;
	shr.u32 	%r10, %r9, 1;
	mul.lo.s32 	%r11, %r10, 3;
	sub.s32 	%r12, %r6, %r11;
	mul.hi.u32 	%r13, %r4, 954437177;
	bfe.u32 	%r14, %r13, 1, 9;
	shr.u32 	%r15, %r13, 10;
	mul.lo.s32 	%r16, %r15, 4608;
	sub.s32 	%r17, %r4, %r16;
	cvt.u64.u32 	%rd8, %r17;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s32 	%r18, %r14, 9;
	cvt.u64.u32 	%rd10, %r18;
	mul.lo.s32 	%r19, %r12, 3;
	cvt.u64.u32 	%rd11, %r19;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB46_2:
	ret;

}
	// .globl	Unknown51
.visible .entry Unknown51(
	.param .u64 Unknown51_param_0,
	.param .u64 Unknown51_param_1,
	.param .u64 Unknown51_param_2,
	.param .u64 Unknown51_param_3,
	.param .u64 Unknown51_param_4,
	.param .u64 Unknown51_param_5,
	.param .u64 Unknown51_param_6,
	.param .u64 Unknown51_param_7,
	.param .u64 Unknown51_param_8,
	.param .u64 Unknown51_param_9,
	.param .u64 Unknown51_param_10,
	.param .u64 Unknown51_param_11,
	.param .u64 Unknown51_param_12,
	.param .u64 Unknown51_param_13,
	.param .u64 Unknown51_param_14,
	.param .u64 Unknown51_param_15,
	.param .u64 Unknown51_param_16,
	.param .u64 Unknown51_param_17,
	.param .u64 Unknown51_param_18,
	.param .u64 Unknown51_param_19,
	.param .u64 Unknown51_param_20,
	.param .u64 Unknown51_param_21,
	.param .u64 Unknown51_param_22,
	.param .u64 Unknown51_param_23,
	.param .u64 Unknown51_param_24,
	.param .u64 Unknown51_param_25,
	.param .u64 Unknown51_param_26,
	.param .u64 Unknown51_param_27,
	.param .u64 Unknown51_param_28,
	.param .u64 Unknown51_param_29,
	.param .u64 Unknown51_param_30,
	.param .u64 Unknown51_param_31,
	.param .u64 Unknown51_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<23>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 25087;
	@%p1 bra 	$L__BB47_2;
	ld.param.u64 	%rd4, [Unknown51_param_23];
	ld.param.u64 	%rd3, [Unknown51_param_12];
	ld.param.u64 	%rd2, [Unknown51_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, 9363;
	sub.s16 	%rs4, %rs1, %rs3;
	shr.u16 	%rs5, %rs4, 1;
	add.s16 	%rs6, %rs5, %rs3;
	shr.u16 	%rs7, %rs6, 2;
	mul.lo.s16 	%rs8, %rs7, 7;
	sub.s16 	%rs9, %rs1, %rs8;
	cvt.u64.u16 	%rd7, %rs9;
	mul.hi.u16 	%rs10, %rs7, 9363;
	sub.s16 	%rs11, %rs7, %rs10;
	shr.u16 	%rs12, %rs11, 1;
	add.s16 	%rs13, %rs12, %rs10;
	shr.u16 	%rs14, %rs13, 2;
	mul.lo.s16 	%rs15, %rs14, 7;
	sub.s16 	%rs16, %rs7, %rs15;
	mul.hi.u16 	%rs17, %rs1, 20063;
	sub.s16 	%rs18, %rs1, %rs17;
	shr.u16 	%rs19, %rs18, 1;
	add.s16 	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 5;
	cvt.u32.u16 	%r4, %rs21;
	mul.wide.u32 	%rd8, %r4, 49;
	mul.lo.s16 	%rs22, %rs16, 7;
	cvt.u64.u16 	%rd9, %rs22;
	add.s64 	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
$L__BB47_2:
	ret;

}
	// .globl	Unknown49
.visible .entry Unknown49(
	.param .u64 Unknown49_param_0,
	.param .u64 Unknown49_param_1,
	.param .u64 Unknown49_param_2,
	.param .u64 Unknown49_param_3,
	.param .u64 Unknown49_param_4,
	.param .u64 Unknown49_param_5,
	.param .u64 Unknown49_param_6,
	.param .u64 Unknown49_param_7,
	.param .u64 Unknown49_param_8,
	.param .u64 Unknown49_param_9,
	.param .u64 Unknown49_param_10,
	.param .u64 Unknown49_param_11,
	.param .u64 Unknown49_param_12,
	.param .u64 Unknown49_param_13,
	.param .u64 Unknown49_param_14,
	.param .u64 Unknown49_param_15,
	.param .u64 Unknown49_param_16,
	.param .u64 Unknown49_param_17,
	.param .u64 Unknown49_param_18,
	.param .u64 Unknown49_param_19,
	.param .u64 Unknown49_param_20,
	.param .u64 Unknown49_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 2359295;
	@%p1 bra 	$L__BB48_2;
	ld.param.u64 	%rd3, [Unknown49_param_12];
	ld.param.u64 	%rd2, [Unknown49_param_1];
	cvt.u32.u64 	%r4, %rd6;
	mul.hi.u32 	%r5, %r4, -1431655765;
	shr.u32 	%r6, %r5, 1;
	mul.lo.s32 	%r7, %r6, 3;
	sub.s32 	%r8, %r4, %r7;
	cvt.u64.u32 	%rd7, %r8;
	mul.hi.u32 	%r9, %r6, -1431655765;
	shr.u32 	%r10, %r9, 1;
	mul.lo.s32 	%r11, %r10, 3;
	sub.s32 	%r12, %r6, %r11;
	mul.hi.u32 	%r13, %r4, 954437177;
	bfe.u32 	%r14, %r13, 1, 9;
	shr.u32 	%r15, %r13, 10;
	mul.lo.s32 	%r16, %r15, 4608;
	sub.s32 	%r17, %r4, %r16;
	cvt.u64.u32 	%rd8, %r17;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s32 	%r18, %r14, 9;
	cvt.u64.u32 	%rd10, %r18;
	mul.lo.s32 	%r19, %r12, 3;
	cvt.u64.u32 	%rd11, %r19;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB48_2:
	ret;

}
	// .globl	Unknown48
.visible .entry Unknown48(
	.param .u64 Unknown48_param_0,
	.param .u64 Unknown48_param_1,
	.param .u64 Unknown48_param_2,
	.param .u64 Unknown48_param_3,
	.param .u64 Unknown48_param_4,
	.param .u64 Unknown48_param_5,
	.param .u64 Unknown48_param_6,
	.param .u64 Unknown48_param_7,
	.param .u64 Unknown48_param_8,
	.param .u64 Unknown48_param_9,
	.param .u64 Unknown48_param_10,
	.param .u64 Unknown48_param_11,
	.param .u64 Unknown48_param_12,
	.param .u64 Unknown48_param_13,
	.param .u64 Unknown48_param_14,
	.param .u64 Unknown48_param_15,
	.param .u64 Unknown48_param_16,
	.param .u64 Unknown48_param_17,
	.param .u64 Unknown48_param_18,
	.param .u64 Unknown48_param_19,
	.param .u64 Unknown48_param_20,
	.param .u64 Unknown48_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<23>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 25087;
	@%p1 bra 	$L__BB49_2;
	ld.param.u64 	%rd3, [Unknown48_param_12];
	ld.param.u64 	%rd2, [Unknown48_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, 9363;
	sub.s16 	%rs4, %rs1, %rs3;
	shr.u16 	%rs5, %rs4, 1;
	add.s16 	%rs6, %rs5, %rs3;
	shr.u16 	%rs7, %rs6, 2;
	mul.lo.s16 	%rs8, %rs7, 7;
	sub.s16 	%rs9, %rs1, %rs8;
	cvt.u64.u16 	%rd6, %rs9;
	mul.hi.u16 	%rs10, %rs7, 9363;
	sub.s16 	%rs11, %rs7, %rs10;
	shr.u16 	%rs12, %rs11, 1;
	add.s16 	%rs13, %rs12, %rs10;
	shr.u16 	%rs14, %rs13, 2;
	mul.lo.s16 	%rs15, %rs14, 7;
	sub.s16 	%rs16, %rs7, %rs15;
	mul.hi.u16 	%rs17, %rs1, 20063;
	sub.s16 	%rs18, %rs1, %rs17;
	shr.u16 	%rs19, %rs18, 1;
	add.s16 	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 5;
	cvt.u32.u16 	%r4, %rs21;
	mul.wide.u32 	%rd7, %r4, 49;
	mul.lo.s16 	%rs22, %rs16, 7;
	cvt.u64.u16 	%rd8, %rs22;
	add.s64 	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
$L__BB49_2:
	ret;

}
	// .globl	Unknown46
.visible .entry Unknown46(
	.param .u64 Unknown46_param_0,
	.param .u64 Unknown46_param_1,
	.param .u64 Unknown46_param_2,
	.param .u64 Unknown46_param_3,
	.param .u64 Unknown46_param_4,
	.param .u64 Unknown46_param_5,
	.param .u64 Unknown46_param_6,
	.param .u64 Unknown46_param_7,
	.param .u64 Unknown46_param_8,
	.param .u64 Unknown46_param_9,
	.param .u64 Unknown46_param_10,
	.param .u64 Unknown46_param_11,
	.param .u64 Unknown46_param_12,
	.param .u64 Unknown46_param_13,
	.param .u64 Unknown46_param_14,
	.param .u64 Unknown46_param_15,
	.param .u64 Unknown46_param_16,
	.param .u64 Unknown46_param_17,
	.param .u64 Unknown46_param_18,
	.param .u64 Unknown46_param_19,
	.param .u64 Unknown46_param_20,
	.param .u64 Unknown46_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 1179647;
	@%p1 bra 	$L__BB50_2;
	ld.param.u64 	%rd3, [Unknown46_param_12];
	ld.param.u64 	%rd2, [Unknown46_param_1];
	cvt.u32.u64 	%r4, %rd6;
	mul.hi.u32 	%r5, %r4, -1431655765;
	shr.u32 	%r6, %r5, 1;
	mul.lo.s32 	%r7, %r6, 3;
	sub.s32 	%r8, %r4, %r7;
	cvt.u64.u32 	%rd7, %r8;
	mul.hi.u32 	%r9, %r6, -1431655765;
	shr.u32 	%r10, %r9, 1;
	mul.lo.s32 	%r11, %r10, 3;
	sub.s32 	%r12, %r6, %r11;
	mul.hi.u32 	%r13, %r4, 954437177;
	bfe.u32 	%r14, %r13, 1, 8;
	shr.u32 	%r15, %r13, 9;
	mul.lo.s32 	%r16, %r15, 2304;
	sub.s32 	%r17, %r4, %r16;
	cvt.u64.u32 	%rd8, %r17;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s32 	%r18, %r14, 9;
	cvt.u64.u32 	%rd10, %r18;
	mul.lo.s32 	%r19, %r12, 3;
	cvt.u64.u32 	%rd11, %r19;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB50_2:
	ret;

}
	// .globl	Unknown44
.visible .entry Unknown44(
	.param .u64 Unknown44_param_0,
	.param .u64 Unknown44_param_1,
	.param .u64 Unknown44_param_2,
	.param .u64 Unknown44_param_3,
	.param .u64 Unknown44_param_4,
	.param .u64 Unknown44_param_5,
	.param .u64 Unknown44_param_6,
	.param .u64 Unknown44_param_7,
	.param .u64 Unknown44_param_8,
	.param .u64 Unknown44_param_9,
	.param .u64 Unknown44_param_10,
	.param .u64 Unknown44_param_11,
	.param .u64 Unknown44_param_12,
	.param .u64 Unknown44_param_13,
	.param .u64 Unknown44_param_14,
	.param .u64 Unknown44_param_15,
	.param .u64 Unknown44_param_16,
	.param .u64 Unknown44_param_17,
	.param .u64 Unknown44_param_18,
	.param .u64 Unknown44_param_19,
	.param .u64 Unknown44_param_20,
	.param .u64 Unknown44_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<10>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 131071;
	@%p1 bra 	$L__BB51_2;
	ld.param.u64 	%rd3, [Unknown44_param_1];
	shl.b64 	%rd7, %rd6, 2;
	add.s64 	%rd1, %rd3, %rd7;
	shl.b64 	%rd8, %rd6, 1;
	ld.param.u64 	%rd9, [Unknown44_param_12];
	add.s64 	%rd2, %rd9, %rd8;
	ld.f32 	%f1, [%rd1];
	cvt.rn.f16.f32 	%h1, %f1;
	st.b16 	[%rd2], %h1;
$L__BB51_2:
	ret;

}
	// .globl	Unknown43
.visible .entry Unknown43(
	.param .u64 Unknown43_param_0,
	.param .u64 Unknown43_param_1,
	.param .u64 Unknown43_param_2,
	.param .u64 Unknown43_param_3,
	.param .u64 Unknown43_param_4,
	.param .u64 Unknown43_param_5,
	.param .u64 Unknown43_param_6,
	.param .u64 Unknown43_param_7,
	.param .u64 Unknown43_param_8,
	.param .u64 Unknown43_param_9,
	.param .u64 Unknown43_param_10,
	.param .u64 Unknown43_param_11,
	.param .u64 Unknown43_param_12,
	.param .u64 Unknown43_param_13,
	.param .u64 Unknown43_param_14,
	.param .u64 Unknown43_param_15,
	.param .u64 Unknown43_param_16,
	.param .u64 Unknown43_param_17,
	.param .u64 Unknown43_param_18,
	.param .u64 Unknown43_param_19,
	.param .u64 Unknown43_param_20,
	.param .u64 Unknown43_param_21,
	.param .u64 Unknown43_param_22,
	.param .u64 Unknown43_param_23,
	.param .u64 Unknown43_param_24,
	.param .u64 Unknown43_param_25,
	.param .u64 Unknown43_param_26,
	.param .u64 Unknown43_param_27,
	.param .u64 Unknown43_param_28,
	.param .u64 Unknown43_param_29,
	.param .u64 Unknown43_param_30,
	.param .u64 Unknown43_param_31,
	.param .u64 Unknown43_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 50175;
	@%p1 bra 	$L__BB52_2;
	ld.param.u64 	%rd4, [Unknown43_param_23];
	ld.param.u64 	%rd3, [Unknown43_param_12];
	ld.param.u64 	%rd2, [Unknown43_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	shr.u16 	%rs3, %rs1, 1;
	mul.hi.u16 	%rs4, %rs3, 18725;
	shr.u16 	%rs5, %rs4, 1;
	mul.lo.s16 	%rs6, %rs5, 14;
	sub.s16 	%rs7, %rs1, %rs6;
	cvt.u64.u16 	%rd7, %rs7;
	shr.u16 	%rs8, %rs4, 2;
	mul.hi.u16 	%rs9, %rs8, 18725;
	shr.u16 	%rs10, %rs9, 1;
	mul.lo.s16 	%rs11, %rs10, 14;
	sub.s16 	%rs12, %rs5, %rs11;
	shr.u16 	%rs13, %rs1, 2;
	mul.hi.u16 	%rs14, %rs13, 2675;
	shr.u16 	%rs15, %rs14, 1;
	cvt.u32.u16 	%r4, %rs15;
	mul.wide.u32 	%rd8, %r4, 196;
	mul.lo.s16 	%rs16, %rs12, 14;
	cvt.u64.u16 	%rd9, %rs16;
	add.s64 	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
$L__BB52_2:
	ret;

}
	// .globl	Unknown41
.visible .entry Unknown41(
	.param .u64 Unknown41_param_0,
	.param .u64 Unknown41_param_1,
	.param .u64 Unknown41_param_2,
	.param .u64 Unknown41_param_3,
	.param .u64 Unknown41_param_4,
	.param .u64 Unknown41_param_5,
	.param .u64 Unknown41_param_6,
	.param .u64 Unknown41_param_7,
	.param .u64 Unknown41_param_8,
	.param .u64 Unknown41_param_9,
	.param .u64 Unknown41_param_10,
	.param .u64 Unknown41_param_11,
	.param .u64 Unknown41_param_12,
	.param .u64 Unknown41_param_13,
	.param .u64 Unknown41_param_14,
	.param .u64 Unknown41_param_15,
	.param .u64 Unknown41_param_16,
	.param .u64 Unknown41_param_17,
	.param .u64 Unknown41_param_18,
	.param .u64 Unknown41_param_19,
	.param .u64 Unknown41_param_20,
	.param .u64 Unknown41_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 589823;
	@%p1 bra 	$L__BB53_2;
	ld.param.u64 	%rd3, [Unknown41_param_12];
	ld.param.u64 	%rd2, [Unknown41_param_1];
	cvt.u32.u64 	%r4, %rd6;
	mul.hi.u32 	%r5, %r4, -1431655765;
	shr.u32 	%r6, %r5, 1;
	mul.lo.s32 	%r7, %r6, 3;
	sub.s32 	%r8, %r4, %r7;
	cvt.u64.u32 	%rd7, %r8;
	mul.hi.u32 	%r9, %r6, -1431655765;
	shr.u32 	%r10, %r9, 1;
	mul.lo.s32 	%r11, %r10, 3;
	sub.s32 	%r12, %r6, %r11;
	mul.hi.u32 	%r13, %r4, 954437177;
	bfe.u32 	%r14, %r13, 1, 8;
	shr.u32 	%r15, %r13, 9;
	mul.lo.s32 	%r16, %r15, 2304;
	sub.s32 	%r17, %r4, %r16;
	cvt.u64.u32 	%rd8, %r17;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s32 	%r18, %r14, 9;
	cvt.u64.u32 	%rd10, %r18;
	mul.lo.s32 	%r19, %r12, 3;
	cvt.u64.u32 	%rd11, %r19;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB53_2:
	ret;

}
	// .globl	Unknown40
.visible .entry Unknown40(
	.param .u64 Unknown40_param_0,
	.param .u64 Unknown40_param_1,
	.param .u64 Unknown40_param_2,
	.param .u64 Unknown40_param_3,
	.param .u64 Unknown40_param_4,
	.param .u64 Unknown40_param_5,
	.param .u64 Unknown40_param_6,
	.param .u64 Unknown40_param_7,
	.param .u64 Unknown40_param_8,
	.param .u64 Unknown40_param_9,
	.param .u64 Unknown40_param_10,
	.param .u64 Unknown40_param_11,
	.param .u64 Unknown40_param_12,
	.param .u64 Unknown40_param_13,
	.param .u64 Unknown40_param_14,
	.param .u64 Unknown40_param_15,
	.param .u64 Unknown40_param_16,
	.param .u64 Unknown40_param_17,
	.param .u64 Unknown40_param_18,
	.param .u64 Unknown40_param_19,
	.param .u64 Unknown40_param_20,
	.param .u64 Unknown40_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 50175;
	@%p1 bra 	$L__BB54_2;
	ld.param.u64 	%rd3, [Unknown40_param_12];
	ld.param.u64 	%rd2, [Unknown40_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	shr.u16 	%rs3, %rs1, 1;
	mul.hi.u16 	%rs4, %rs3, 18725;
	shr.u16 	%rs5, %rs4, 1;
	mul.lo.s16 	%rs6, %rs5, 14;
	sub.s16 	%rs7, %rs1, %rs6;
	cvt.u64.u16 	%rd6, %rs7;
	shr.u16 	%rs8, %rs4, 2;
	mul.hi.u16 	%rs9, %rs8, 18725;
	shr.u16 	%rs10, %rs9, 1;
	mul.lo.s16 	%rs11, %rs10, 14;
	sub.s16 	%rs12, %rs5, %rs11;
	shr.u16 	%rs13, %rs1, 2;
	mul.hi.u16 	%rs14, %rs13, 2675;
	shr.u16 	%rs15, %rs14, 1;
	cvt.u32.u16 	%r4, %rs15;
	mul.wide.u32 	%rd7, %r4, 196;
	mul.lo.s16 	%rs16, %rs12, 14;
	cvt.u64.u16 	%rd8, %rs16;
	add.s64 	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
$L__BB54_2:
	ret;

}
	// .globl	Unknown38
.visible .entry Unknown38(
	.param .u64 Unknown38_param_0,
	.param .u64 Unknown38_param_1,
	.param .u64 Unknown38_param_2,
	.param .u64 Unknown38_param_3,
	.param .u64 Unknown38_param_4,
	.param .u64 Unknown38_param_5,
	.param .u64 Unknown38_param_6,
	.param .u64 Unknown38_param_7,
	.param .u64 Unknown38_param_8,
	.param .u64 Unknown38_param_9,
	.param .u64 Unknown38_param_10,
	.param .u64 Unknown38_param_11,
	.param .u64 Unknown38_param_12,
	.param .u64 Unknown38_param_13,
	.param .u64 Unknown38_param_14,
	.param .u64 Unknown38_param_15,
	.param .u64 Unknown38_param_16,
	.param .u64 Unknown38_param_17,
	.param .u64 Unknown38_param_18,
	.param .u64 Unknown38_param_19,
	.param .u64 Unknown38_param_20,
	.param .u64 Unknown38_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 589823;
	@%p1 bra 	$L__BB55_2;
	ld.param.u64 	%rd3, [Unknown38_param_12];
	ld.param.u64 	%rd2, [Unknown38_param_1];
	cvt.u32.u64 	%r4, %rd6;
	mul.hi.u32 	%r5, %r4, -1431655765;
	shr.u32 	%r6, %r5, 1;
	mul.lo.s32 	%r7, %r6, 3;
	sub.s32 	%r8, %r4, %r7;
	cvt.u64.u32 	%rd7, %r8;
	mul.hi.u32 	%r9, %r6, -1431655765;
	shr.u32 	%r10, %r9, 1;
	mul.lo.s32 	%r11, %r10, 3;
	sub.s32 	%r12, %r6, %r11;
	mul.hi.u32 	%r13, %r4, 954437177;
	bfe.u32 	%r14, %r13, 1, 8;
	shr.u32 	%r15, %r13, 9;
	mul.lo.s32 	%r16, %r15, 2304;
	sub.s32 	%r17, %r4, %r16;
	cvt.u64.u32 	%rd8, %r17;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s32 	%r18, %r14, 9;
	cvt.u64.u32 	%rd10, %r18;
	mul.lo.s32 	%r19, %r12, 3;
	cvt.u64.u32 	%rd11, %r19;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB55_2:
	ret;

}
	// .globl	Unknown37
.visible .entry Unknown37(
	.param .u64 Unknown37_param_0,
	.param .u64 Unknown37_param_1,
	.param .u64 Unknown37_param_2,
	.param .u64 Unknown37_param_3,
	.param .u64 Unknown37_param_4,
	.param .u64 Unknown37_param_5,
	.param .u64 Unknown37_param_6,
	.param .u64 Unknown37_param_7,
	.param .u64 Unknown37_param_8,
	.param .u64 Unknown37_param_9,
	.param .u64 Unknown37_param_10,
	.param .u64 Unknown37_param_11,
	.param .u64 Unknown37_param_12,
	.param .u64 Unknown37_param_13,
	.param .u64 Unknown37_param_14,
	.param .u64 Unknown37_param_15,
	.param .u64 Unknown37_param_16,
	.param .u64 Unknown37_param_17,
	.param .u64 Unknown37_param_18,
	.param .u64 Unknown37_param_19,
	.param .u64 Unknown37_param_20,
	.param .u64 Unknown37_param_21,
	.param .u64 Unknown37_param_22,
	.param .u64 Unknown37_param_23,
	.param .u64 Unknown37_param_24,
	.param .u64 Unknown37_param_25,
	.param .u64 Unknown37_param_26,
	.param .u64 Unknown37_param_27,
	.param .u64 Unknown37_param_28,
	.param .u64 Unknown37_param_29,
	.param .u64 Unknown37_param_30,
	.param .u64 Unknown37_param_31,
	.param .u64 Unknown37_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 50175;
	@%p1 bra 	$L__BB56_2;
	ld.param.u64 	%rd4, [Unknown37_param_23];
	ld.param.u64 	%rd3, [Unknown37_param_12];
	ld.param.u64 	%rd2, [Unknown37_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	shr.u16 	%rs3, %rs1, 1;
	mul.hi.u16 	%rs4, %rs3, 18725;
	shr.u16 	%rs5, %rs4, 1;
	mul.lo.s16 	%rs6, %rs5, 14;
	sub.s16 	%rs7, %rs1, %rs6;
	cvt.u64.u16 	%rd7, %rs7;
	shr.u16 	%rs8, %rs4, 2;
	mul.hi.u16 	%rs9, %rs8, 18725;
	shr.u16 	%rs10, %rs9, 1;
	mul.lo.s16 	%rs11, %rs10, 14;
	sub.s16 	%rs12, %rs5, %rs11;
	shr.u16 	%rs13, %rs1, 2;
	mul.hi.u16 	%rs14, %rs13, 2675;
	shr.u16 	%rs15, %rs14, 1;
	cvt.u32.u16 	%r4, %rs15;
	mul.wide.u32 	%rd8, %r4, 196;
	mul.lo.s16 	%rs16, %rs12, 14;
	cvt.u64.u16 	%rd9, %rs16;
	add.s64 	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
$L__BB56_2:
	ret;

}
	// .globl	Unknown35
.visible .entry Unknown35(
	.param .u64 Unknown35_param_0,
	.param .u64 Unknown35_param_1,
	.param .u64 Unknown35_param_2,
	.param .u64 Unknown35_param_3,
	.param .u64 Unknown35_param_4,
	.param .u64 Unknown35_param_5,
	.param .u64 Unknown35_param_6,
	.param .u64 Unknown35_param_7,
	.param .u64 Unknown35_param_8,
	.param .u64 Unknown35_param_9,
	.param .u64 Unknown35_param_10,
	.param .u64 Unknown35_param_11,
	.param .u64 Unknown35_param_12,
	.param .u64 Unknown35_param_13,
	.param .u64 Unknown35_param_14,
	.param .u64 Unknown35_param_15,
	.param .u64 Unknown35_param_16,
	.param .u64 Unknown35_param_17,
	.param .u64 Unknown35_param_18,
	.param .u64 Unknown35_param_19,
	.param .u64 Unknown35_param_20,
	.param .u64 Unknown35_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 589823;
	@%p1 bra 	$L__BB57_2;
	ld.param.u64 	%rd3, [Unknown35_param_12];
	ld.param.u64 	%rd2, [Unknown35_param_1];
	cvt.u32.u64 	%r4, %rd6;
	mul.hi.u32 	%r5, %r4, -1431655765;
	shr.u32 	%r6, %r5, 1;
	mul.lo.s32 	%r7, %r6, 3;
	sub.s32 	%r8, %r4, %r7;
	cvt.u64.u32 	%rd7, %r8;
	mul.hi.u32 	%r9, %r6, -1431655765;
	shr.u32 	%r10, %r9, 1;
	mul.lo.s32 	%r11, %r10, 3;
	sub.s32 	%r12, %r6, %r11;
	mul.hi.u32 	%r13, %r4, 954437177;
	bfe.u32 	%r14, %r13, 1, 8;
	shr.u32 	%r15, %r13, 9;
	mul.lo.s32 	%r16, %r15, 2304;
	sub.s32 	%r17, %r4, %r16;
	cvt.u64.u32 	%rd8, %r17;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s32 	%r18, %r14, 9;
	cvt.u64.u32 	%rd10, %r18;
	mul.lo.s32 	%r19, %r12, 3;
	cvt.u64.u32 	%rd11, %r19;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB57_2:
	ret;

}
	// .globl	Unknown34
.visible .entry Unknown34(
	.param .u64 Unknown34_param_0,
	.param .u64 Unknown34_param_1,
	.param .u64 Unknown34_param_2,
	.param .u64 Unknown34_param_3,
	.param .u64 Unknown34_param_4,
	.param .u64 Unknown34_param_5,
	.param .u64 Unknown34_param_6,
	.param .u64 Unknown34_param_7,
	.param .u64 Unknown34_param_8,
	.param .u64 Unknown34_param_9,
	.param .u64 Unknown34_param_10,
	.param .u64 Unknown34_param_11,
	.param .u64 Unknown34_param_12,
	.param .u64 Unknown34_param_13,
	.param .u64 Unknown34_param_14,
	.param .u64 Unknown34_param_15,
	.param .u64 Unknown34_param_16,
	.param .u64 Unknown34_param_17,
	.param .u64 Unknown34_param_18,
	.param .u64 Unknown34_param_19,
	.param .u64 Unknown34_param_20,
	.param .u64 Unknown34_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 50175;
	@%p1 bra 	$L__BB58_2;
	ld.param.u64 	%rd3, [Unknown34_param_12];
	ld.param.u64 	%rd2, [Unknown34_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	shr.u16 	%rs3, %rs1, 1;
	mul.hi.u16 	%rs4, %rs3, 18725;
	shr.u16 	%rs5, %rs4, 1;
	mul.lo.s16 	%rs6, %rs5, 14;
	sub.s16 	%rs7, %rs1, %rs6;
	cvt.u64.u16 	%rd6, %rs7;
	shr.u16 	%rs8, %rs4, 2;
	mul.hi.u16 	%rs9, %rs8, 18725;
	shr.u16 	%rs10, %rs9, 1;
	mul.lo.s16 	%rs11, %rs10, 14;
	sub.s16 	%rs12, %rs5, %rs11;
	shr.u16 	%rs13, %rs1, 2;
	mul.hi.u16 	%rs14, %rs13, 2675;
	shr.u16 	%rs15, %rs14, 1;
	cvt.u32.u16 	%r4, %rs15;
	mul.wide.u32 	%rd7, %r4, 196;
	mul.lo.s16 	%rs16, %rs12, 14;
	cvt.u64.u16 	%rd8, %rs16;
	add.s64 	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
$L__BB58_2:
	ret;

}
	// .globl	Unknown32
.visible .entry Unknown32(
	.param .u64 Unknown32_param_0,
	.param .u64 Unknown32_param_1,
	.param .u64 Unknown32_param_2,
	.param .u64 Unknown32_param_3,
	.param .u64 Unknown32_param_4,
	.param .u64 Unknown32_param_5,
	.param .u64 Unknown32_param_6,
	.param .u64 Unknown32_param_7,
	.param .u64 Unknown32_param_8,
	.param .u64 Unknown32_param_9,
	.param .u64 Unknown32_param_10,
	.param .u64 Unknown32_param_11,
	.param .u64 Unknown32_param_12,
	.param .u64 Unknown32_param_13,
	.param .u64 Unknown32_param_14,
	.param .u64 Unknown32_param_15,
	.param .u64 Unknown32_param_16,
	.param .u64 Unknown32_param_17,
	.param .u64 Unknown32_param_18,
	.param .u64 Unknown32_param_19,
	.param .u64 Unknown32_param_20,
	.param .u64 Unknown32_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<20>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 294911;
	@%p1 bra 	$L__BB59_2;
	ld.param.u64 	%rd3, [Unknown32_param_12];
	ld.param.u64 	%rd2, [Unknown32_param_1];
	cvt.u32.u64 	%r4, %rd6;
	mul.hi.u32 	%r5, %r4, -1431655765;
	shr.u32 	%r6, %r5, 1;
	mul.lo.s32 	%r7, %r6, 3;
	sub.s32 	%r8, %r4, %r7;
	cvt.u64.u32 	%rd7, %r8;
	mul.hi.u32 	%r9, %r6, -1431655765;
	shr.u32 	%r10, %r9, 1;
	mul.lo.s32 	%r11, %r10, 3;
	sub.s32 	%r12, %r6, %r11;
	mul.hi.u32 	%r13, %r4, 954437177;
	bfe.u32 	%r14, %r13, 1, 7;
	shr.u32 	%r15, %r13, 8;
	mul.lo.s32 	%r16, %r15, 1152;
	sub.s32 	%r17, %r4, %r16;
	cvt.u64.u32 	%rd8, %r17;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s32 	%r18, %r14, 9;
	cvt.u64.u32 	%rd10, %r18;
	mul.lo.s32 	%r19, %r12, 3;
	cvt.u64.u32 	%rd11, %r19;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB59_2:
	ret;

}
	// .globl	Unknown30
.visible .entry Unknown30(
	.param .u64 Unknown30_param_0,
	.param .u64 Unknown30_param_1,
	.param .u64 Unknown30_param_2,
	.param .u64 Unknown30_param_3,
	.param .u64 Unknown30_param_4,
	.param .u64 Unknown30_param_5,
	.param .u64 Unknown30_param_6,
	.param .u64 Unknown30_param_7,
	.param .u64 Unknown30_param_8,
	.param .u64 Unknown30_param_9,
	.param .u64 Unknown30_param_10,
	.param .u64 Unknown30_param_11,
	.param .u64 Unknown30_param_12,
	.param .u64 Unknown30_param_13,
	.param .u64 Unknown30_param_14,
	.param .u64 Unknown30_param_15,
	.param .u64 Unknown30_param_16,
	.param .u64 Unknown30_param_17,
	.param .u64 Unknown30_param_18,
	.param .u64 Unknown30_param_19,
	.param .u64 Unknown30_param_20,
	.param .u64 Unknown30_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<10>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 32767;
	@%p1 bra 	$L__BB60_2;
	ld.param.u64 	%rd3, [Unknown30_param_1];
	shl.b64 	%rd7, %rd6, 2;
	add.s64 	%rd1, %rd3, %rd7;
	shl.b64 	%rd8, %rd6, 1;
	ld.param.u64 	%rd9, [Unknown30_param_12];
	add.s64 	%rd2, %rd9, %rd8;
	ld.f32 	%f1, [%rd1];
	cvt.rn.f16.f32 	%h1, %f1;
	st.b16 	[%rd2], %h1;
$L__BB60_2:
	ret;

}
	// .globl	Unknown29
.visible .entry Unknown29(
	.param .u64 Unknown29_param_0,
	.param .u64 Unknown29_param_1,
	.param .u64 Unknown29_param_2,
	.param .u64 Unknown29_param_3,
	.param .u64 Unknown29_param_4,
	.param .u64 Unknown29_param_5,
	.param .u64 Unknown29_param_6,
	.param .u64 Unknown29_param_7,
	.param .u64 Unknown29_param_8,
	.param .u64 Unknown29_param_9,
	.param .u64 Unknown29_param_10,
	.param .u64 Unknown29_param_11,
	.param .u64 Unknown29_param_12,
	.param .u64 Unknown29_param_13,
	.param .u64 Unknown29_param_14,
	.param .u64 Unknown29_param_15,
	.param .u64 Unknown29_param_16,
	.param .u64 Unknown29_param_17,
	.param .u64 Unknown29_param_18,
	.param .u64 Unknown29_param_19,
	.param .u64 Unknown29_param_20,
	.param .u64 Unknown29_param_21,
	.param .u64 Unknown29_param_22,
	.param .u64 Unknown29_param_23,
	.param .u64 Unknown29_param_24,
	.param .u64 Unknown29_param_25,
	.param .u64 Unknown29_param_26,
	.param .u64 Unknown29_param_27,
	.param .u64 Unknown29_param_28,
	.param .u64 Unknown29_param_29,
	.param .u64 Unknown29_param_30,
	.param .u64 Unknown29_param_31,
	.param .u64 Unknown29_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<8>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 100351;
	@%p1 bra 	$L__BB61_2;
	ld.param.u64 	%rd4, [Unknown29_param_23];
	ld.param.u64 	%rd3, [Unknown29_param_12];
	ld.param.u64 	%rd2, [Unknown29_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 2;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 28;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd7, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 2;
	mul.hi.u16 	%rs3, %rs2, 18725;
	shr.u16 	%rs4, %rs3, 1;
	mul.lo.s16 	%rs5, %rs4, 28;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 8;
	mul.wide.u32 	%rd8, %r11, 784;
	mul.lo.s16 	%rs7, %rs6, 28;
	cvt.u64.u16 	%rd9, %rs7;
	add.s64 	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
$L__BB61_2:
	ret;

}
	// .globl	Unknown27
.visible .entry Unknown27(
	.param .u64 Unknown27_param_0,
	.param .u64 Unknown27_param_1,
	.param .u64 Unknown27_param_2,
	.param .u64 Unknown27_param_3,
	.param .u64 Unknown27_param_4,
	.param .u64 Unknown27_param_5,
	.param .u64 Unknown27_param_6,
	.param .u64 Unknown27_param_7,
	.param .u64 Unknown27_param_8,
	.param .u64 Unknown27_param_9,
	.param .u64 Unknown27_param_10,
	.param .u64 Unknown27_param_11,
	.param .u64 Unknown27_param_12,
	.param .u64 Unknown27_param_13,
	.param .u64 Unknown27_param_14,
	.param .u64 Unknown27_param_15,
	.param .u64 Unknown27_param_16,
	.param .u64 Unknown27_param_17,
	.param .u64 Unknown27_param_18,
	.param .u64 Unknown27_param_19,
	.param .u64 Unknown27_param_20,
	.param .u64 Unknown27_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<15>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 147455;
	@%p1 bra 	$L__BB62_2;
	ld.param.u64 	%rd3, [Unknown27_param_12];
	ld.param.u64 	%rd2, [Unknown27_param_1];
	cvt.u32.u64 	%r4, %rd6;
	mul.hi.u32 	%r5, %r4, -1431655765;
	shr.u32 	%r6, %r5, 1;
	mul.lo.s32 	%r7, %r6, 3;
	sub.s32 	%r8, %r4, %r7;
	cvt.u64.u32 	%rd7, %r8;
	cvt.u16.u32 	%rs1, %r6;
	mul.hi.u16 	%rs2, %rs1, -21845;
	shr.u16 	%rs3, %rs2, 1;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r9, %r4, 954437177;
	bfe.u32 	%r10, %r9, 1, 7;
	shr.u32 	%r11, %r9, 8;
	mul.lo.s32 	%r12, %r11, 1152;
	sub.s32 	%r13, %r4, %r12;
	cvt.u64.u32 	%rd8, %r13;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s32 	%r14, %r10, 9;
	cvt.u64.u32 	%rd10, %r14;
	mul.lo.s16 	%rs6, %rs5, 3;
	cvt.u64.u16 	%rd11, %rs6;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB62_2:
	ret;

}
	// .globl	Unknown26
.visible .entry Unknown26(
	.param .u64 Unknown26_param_0,
	.param .u64 Unknown26_param_1,
	.param .u64 Unknown26_param_2,
	.param .u64 Unknown26_param_3,
	.param .u64 Unknown26_param_4,
	.param .u64 Unknown26_param_5,
	.param .u64 Unknown26_param_6,
	.param .u64 Unknown26_param_7,
	.param .u64 Unknown26_param_8,
	.param .u64 Unknown26_param_9,
	.param .u64 Unknown26_param_10,
	.param .u64 Unknown26_param_11,
	.param .u64 Unknown26_param_12,
	.param .u64 Unknown26_param_13,
	.param .u64 Unknown26_param_14,
	.param .u64 Unknown26_param_15,
	.param .u64 Unknown26_param_16,
	.param .u64 Unknown26_param_17,
	.param .u64 Unknown26_param_18,
	.param .u64 Unknown26_param_19,
	.param .u64 Unknown26_param_20,
	.param .u64 Unknown26_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<8>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 100351;
	@%p1 bra 	$L__BB63_2;
	ld.param.u64 	%rd3, [Unknown26_param_12];
	ld.param.u64 	%rd2, [Unknown26_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 2;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 28;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 2;
	mul.hi.u16 	%rs3, %rs2, 18725;
	shr.u16 	%rs4, %rs3, 1;
	mul.lo.s16 	%rs5, %rs4, 28;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 8;
	mul.wide.u32 	%rd7, %r11, 784;
	mul.lo.s16 	%rs7, %rs6, 28;
	cvt.u64.u16 	%rd8, %rs7;
	add.s64 	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
$L__BB63_2:
	ret;

}
	// .globl	Unknown24
.visible .entry Unknown24(
	.param .u64 Unknown24_param_0,
	.param .u64 Unknown24_param_1,
	.param .u64 Unknown24_param_2,
	.param .u64 Unknown24_param_3,
	.param .u64 Unknown24_param_4,
	.param .u64 Unknown24_param_5,
	.param .u64 Unknown24_param_6,
	.param .u64 Unknown24_param_7,
	.param .u64 Unknown24_param_8,
	.param .u64 Unknown24_param_9,
	.param .u64 Unknown24_param_10,
	.param .u64 Unknown24_param_11,
	.param .u64 Unknown24_param_12,
	.param .u64 Unknown24_param_13,
	.param .u64 Unknown24_param_14,
	.param .u64 Unknown24_param_15,
	.param .u64 Unknown24_param_16,
	.param .u64 Unknown24_param_17,
	.param .u64 Unknown24_param_18,
	.param .u64 Unknown24_param_19,
	.param .u64 Unknown24_param_20,
	.param .u64 Unknown24_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<15>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 147455;
	@%p1 bra 	$L__BB64_2;
	ld.param.u64 	%rd3, [Unknown24_param_12];
	ld.param.u64 	%rd2, [Unknown24_param_1];
	cvt.u32.u64 	%r4, %rd6;
	mul.hi.u32 	%r5, %r4, -1431655765;
	shr.u32 	%r6, %r5, 1;
	mul.lo.s32 	%r7, %r6, 3;
	sub.s32 	%r8, %r4, %r7;
	cvt.u64.u32 	%rd7, %r8;
	cvt.u16.u32 	%rs1, %r6;
	mul.hi.u16 	%rs2, %rs1, -21845;
	shr.u16 	%rs3, %rs2, 1;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r9, %r4, 954437177;
	bfe.u32 	%r10, %r9, 1, 7;
	shr.u32 	%r11, %r9, 8;
	mul.lo.s32 	%r12, %r11, 1152;
	sub.s32 	%r13, %r4, %r12;
	cvt.u64.u32 	%rd8, %r13;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s32 	%r14, %r10, 9;
	cvt.u64.u32 	%rd10, %r14;
	mul.lo.s16 	%rs6, %rs5, 3;
	cvt.u64.u16 	%rd11, %rs6;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB64_2:
	ret;

}
	// .globl	Unknown23
.visible .entry Unknown23(
	.param .u64 Unknown23_param_0,
	.param .u64 Unknown23_param_1,
	.param .u64 Unknown23_param_2,
	.param .u64 Unknown23_param_3,
	.param .u64 Unknown23_param_4,
	.param .u64 Unknown23_param_5,
	.param .u64 Unknown23_param_6,
	.param .u64 Unknown23_param_7,
	.param .u64 Unknown23_param_8,
	.param .u64 Unknown23_param_9,
	.param .u64 Unknown23_param_10,
	.param .u64 Unknown23_param_11,
	.param .u64 Unknown23_param_12,
	.param .u64 Unknown23_param_13,
	.param .u64 Unknown23_param_14,
	.param .u64 Unknown23_param_15,
	.param .u64 Unknown23_param_16,
	.param .u64 Unknown23_param_17,
	.param .u64 Unknown23_param_18,
	.param .u64 Unknown23_param_19,
	.param .u64 Unknown23_param_20,
	.param .u64 Unknown23_param_21,
	.param .u64 Unknown23_param_22,
	.param .u64 Unknown23_param_23,
	.param .u64 Unknown23_param_24,
	.param .u64 Unknown23_param_25,
	.param .u64 Unknown23_param_26,
	.param .u64 Unknown23_param_27,
	.param .u64 Unknown23_param_28,
	.param .u64 Unknown23_param_29,
	.param .u64 Unknown23_param_30,
	.param .u64 Unknown23_param_31,
	.param .u64 Unknown23_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<8>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 100351;
	@%p1 bra 	$L__BB65_2;
	ld.param.u64 	%rd4, [Unknown23_param_23];
	ld.param.u64 	%rd3, [Unknown23_param_12];
	ld.param.u64 	%rd2, [Unknown23_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 2;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 28;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd7, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 2;
	mul.hi.u16 	%rs3, %rs2, 18725;
	shr.u16 	%rs4, %rs3, 1;
	mul.lo.s16 	%rs5, %rs4, 28;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 8;
	mul.wide.u32 	%rd8, %r11, 784;
	mul.lo.s16 	%rs7, %rs6, 28;
	cvt.u64.u16 	%rd9, %rs7;
	add.s64 	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
$L__BB65_2:
	ret;

}
	// .globl	Unknown21
.visible .entry Unknown21(
	.param .u64 Unknown21_param_0,
	.param .u64 Unknown21_param_1,
	.param .u64 Unknown21_param_2,
	.param .u64 Unknown21_param_3,
	.param .u64 Unknown21_param_4,
	.param .u64 Unknown21_param_5,
	.param .u64 Unknown21_param_6,
	.param .u64 Unknown21_param_7,
	.param .u64 Unknown21_param_8,
	.param .u64 Unknown21_param_9,
	.param .u64 Unknown21_param_10,
	.param .u64 Unknown21_param_11,
	.param .u64 Unknown21_param_12,
	.param .u64 Unknown21_param_13,
	.param .u64 Unknown21_param_14,
	.param .u64 Unknown21_param_15,
	.param .u64 Unknown21_param_16,
	.param .u64 Unknown21_param_17,
	.param .u64 Unknown21_param_18,
	.param .u64 Unknown21_param_19,
	.param .u64 Unknown21_param_20,
	.param .u64 Unknown21_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<15>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 147455;
	@%p1 bra 	$L__BB66_2;
	ld.param.u64 	%rd3, [Unknown21_param_12];
	ld.param.u64 	%rd2, [Unknown21_param_1];
	cvt.u32.u64 	%r4, %rd6;
	mul.hi.u32 	%r5, %r4, -1431655765;
	shr.u32 	%r6, %r5, 1;
	mul.lo.s32 	%r7, %r6, 3;
	sub.s32 	%r8, %r4, %r7;
	cvt.u64.u32 	%rd7, %r8;
	cvt.u16.u32 	%rs1, %r6;
	mul.hi.u16 	%rs2, %rs1, -21845;
	shr.u16 	%rs3, %rs2, 1;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r9, %r4, 954437177;
	bfe.u32 	%r10, %r9, 1, 7;
	shr.u32 	%r11, %r9, 8;
	mul.lo.s32 	%r12, %r11, 1152;
	sub.s32 	%r13, %r4, %r12;
	cvt.u64.u32 	%rd8, %r13;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s32 	%r14, %r10, 9;
	cvt.u64.u32 	%rd10, %r14;
	mul.lo.s16 	%rs6, %rs5, 3;
	cvt.u64.u16 	%rd11, %rs6;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB66_2:
	ret;

}
	// .globl	Unknown20
.visible .entry Unknown20(
	.param .u64 Unknown20_param_0,
	.param .u64 Unknown20_param_1,
	.param .u64 Unknown20_param_2,
	.param .u64 Unknown20_param_3,
	.param .u64 Unknown20_param_4,
	.param .u64 Unknown20_param_5,
	.param .u64 Unknown20_param_6,
	.param .u64 Unknown20_param_7,
	.param .u64 Unknown20_param_8,
	.param .u64 Unknown20_param_9,
	.param .u64 Unknown20_param_10,
	.param .u64 Unknown20_param_11,
	.param .u64 Unknown20_param_12,
	.param .u64 Unknown20_param_13,
	.param .u64 Unknown20_param_14,
	.param .u64 Unknown20_param_15,
	.param .u64 Unknown20_param_16,
	.param .u64 Unknown20_param_17,
	.param .u64 Unknown20_param_18,
	.param .u64 Unknown20_param_19,
	.param .u64 Unknown20_param_20,
	.param .u64 Unknown20_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<8>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 100351;
	@%p1 bra 	$L__BB67_2;
	ld.param.u64 	%rd3, [Unknown20_param_12];
	ld.param.u64 	%rd2, [Unknown20_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 2;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 28;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 2;
	mul.hi.u16 	%rs3, %rs2, 18725;
	shr.u16 	%rs4, %rs3, 1;
	mul.lo.s16 	%rs5, %rs4, 28;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 8;
	mul.wide.u32 	%rd7, %r11, 784;
	mul.lo.s16 	%rs7, %rs6, 28;
	cvt.u64.u16 	%rd8, %rs7;
	add.s64 	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
$L__BB67_2:
	ret;

}
	// .globl	Unknown18
.visible .entry Unknown18(
	.param .u64 Unknown18_param_0,
	.param .u64 Unknown18_param_1,
	.param .u64 Unknown18_param_2,
	.param .u64 Unknown18_param_3,
	.param .u64 Unknown18_param_4,
	.param .u64 Unknown18_param_5,
	.param .u64 Unknown18_param_6,
	.param .u64 Unknown18_param_7,
	.param .u64 Unknown18_param_8,
	.param .u64 Unknown18_param_9,
	.param .u64 Unknown18_param_10,
	.param .u64 Unknown18_param_11,
	.param .u64 Unknown18_param_12,
	.param .u64 Unknown18_param_13,
	.param .u64 Unknown18_param_14,
	.param .u64 Unknown18_param_15,
	.param .u64 Unknown18_param_16,
	.param .u64 Unknown18_param_17,
	.param .u64 Unknown18_param_18,
	.param .u64 Unknown18_param_19,
	.param .u64 Unknown18_param_20,
	.param .u64 Unknown18_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<15>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 73727;
	@%p1 bra 	$L__BB68_2;
	ld.param.u64 	%rd3, [Unknown18_param_12];
	ld.param.u64 	%rd2, [Unknown18_param_1];
	cvt.u32.u64 	%r4, %rd6;
	mul.hi.u32 	%r5, %r4, -1431655765;
	shr.u32 	%r6, %r5, 1;
	mul.lo.s32 	%r7, %r6, 3;
	sub.s32 	%r8, %r4, %r7;
	cvt.u64.u32 	%rd7, %r8;
	cvt.u16.u32 	%rs1, %r6;
	mul.hi.u16 	%rs2, %rs1, -21845;
	shr.u16 	%rs3, %rs2, 1;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r9, %r4, 954437177;
	bfe.u32 	%r10, %r9, 1, 6;
	shr.u32 	%r11, %r9, 7;
	mul.lo.s32 	%r12, %r11, 576;
	sub.s32 	%r13, %r4, %r12;
	cvt.u64.u32 	%rd8, %r13;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s32 	%r14, %r10, 9;
	cvt.u64.u32 	%rd10, %r14;
	mul.lo.s16 	%rs6, %rs5, 3;
	cvt.u64.u16 	%rd11, %rs6;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB68_2:
	ret;

}
	// .globl	Unknown16
.visible .entry Unknown16(
	.param .u64 Unknown16_param_0,
	.param .u64 Unknown16_param_1,
	.param .u64 Unknown16_param_2,
	.param .u64 Unknown16_param_3,
	.param .u64 Unknown16_param_4,
	.param .u64 Unknown16_param_5,
	.param .u64 Unknown16_param_6,
	.param .u64 Unknown16_param_7,
	.param .u64 Unknown16_param_8,
	.param .u64 Unknown16_param_9,
	.param .u64 Unknown16_param_10,
	.param .u64 Unknown16_param_11,
	.param .u64 Unknown16_param_12,
	.param .u64 Unknown16_param_13,
	.param .u64 Unknown16_param_14,
	.param .u64 Unknown16_param_15,
	.param .u64 Unknown16_param_16,
	.param .u64 Unknown16_param_17,
	.param .u64 Unknown16_param_18,
	.param .u64 Unknown16_param_19,
	.param .u64 Unknown16_param_20,
	.param .u64 Unknown16_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<10>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 8191;
	@%p1 bra 	$L__BB69_2;
	ld.param.u64 	%rd3, [Unknown16_param_1];
	shl.b64 	%rd7, %rd6, 2;
	add.s64 	%rd1, %rd3, %rd7;
	shl.b64 	%rd8, %rd6, 1;
	ld.param.u64 	%rd9, [Unknown16_param_12];
	add.s64 	%rd2, %rd9, %rd8;
	ld.f32 	%f1, [%rd1];
	cvt.rn.f16.f32 	%h1, %f1;
	st.b16 	[%rd2], %h1;
$L__BB69_2:
	ret;

}
	// .globl	Unknown15
.visible .entry Unknown15(
	.param .u64 Unknown15_param_0,
	.param .u64 Unknown15_param_1,
	.param .u64 Unknown15_param_2,
	.param .u64 Unknown15_param_3,
	.param .u64 Unknown15_param_4,
	.param .u64 Unknown15_param_5,
	.param .u64 Unknown15_param_6,
	.param .u64 Unknown15_param_7,
	.param .u64 Unknown15_param_8,
	.param .u64 Unknown15_param_9,
	.param .u64 Unknown15_param_10,
	.param .u64 Unknown15_param_11,
	.param .u64 Unknown15_param_12,
	.param .u64 Unknown15_param_13,
	.param .u64 Unknown15_param_14,
	.param .u64 Unknown15_param_15,
	.param .u64 Unknown15_param_16,
	.param .u64 Unknown15_param_17,
	.param .u64 Unknown15_param_18,
	.param .u64 Unknown15_param_19,
	.param .u64 Unknown15_param_20,
	.param .u64 Unknown15_param_21,
	.param .u64 Unknown15_param_22,
	.param .u64 Unknown15_param_23,
	.param .u64 Unknown15_param_24,
	.param .u64 Unknown15_param_25,
	.param .u64 Unknown15_param_26,
	.param .u64 Unknown15_param_27,
	.param .u64 Unknown15_param_28,
	.param .u64 Unknown15_param_29,
	.param .u64 Unknown15_param_30,
	.param .u64 Unknown15_param_31,
	.param .u64 Unknown15_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 200703;
	@%p1 bra 	$L__BB70_2;
	ld.param.u64 	%rd4, [Unknown15_param_23];
	ld.param.u64 	%rd3, [Unknown15_param_12];
	ld.param.u64 	%rd2, [Unknown15_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 3;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 56;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd7, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 3;
	mul.hi.u16 	%rs3, %rs2, 9363;
	mul.lo.s16 	%rs4, %rs3, 56;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 10;
	mul.wide.u32 	%rd8, %r11, 3136;
	mul.lo.s16 	%rs6, %rs5, 56;
	cvt.u64.u16 	%rd9, %rs6;
	or.b64  	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
$L__BB70_2:
	ret;

}
	// .globl	Unknown13
.visible .entry Unknown13(
	.param .u64 Unknown13_param_0,
	.param .u64 Unknown13_param_1,
	.param .u64 Unknown13_param_2,
	.param .u64 Unknown13_param_3,
	.param .u64 Unknown13_param_4,
	.param .u64 Unknown13_param_5,
	.param .u64 Unknown13_param_6,
	.param .u64 Unknown13_param_7,
	.param .u64 Unknown13_param_8,
	.param .u64 Unknown13_param_9,
	.param .u64 Unknown13_param_10,
	.param .u64 Unknown13_param_11,
	.param .u64 Unknown13_param_12,
	.param .u64 Unknown13_param_13,
	.param .u64 Unknown13_param_14,
	.param .u64 Unknown13_param_15,
	.param .u64 Unknown13_param_16,
	.param .u64 Unknown13_param_17,
	.param .u64 Unknown13_param_18,
	.param .u64 Unknown13_param_19,
	.param .u64 Unknown13_param_20,
	.param .u64 Unknown13_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<18>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 36863;
	@%p1 bra 	$L__BB71_2;
	ld.param.u64 	%rd3, [Unknown13_param_12];
	ld.param.u64 	%rd2, [Unknown13_param_1];
	cvt.u16.u64 	%rs1, %rd6;
	mul.hi.u16 	%rs2, %rs1, -21845;
	shr.u16 	%rs3, %rs2, 1;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs1, %rs4;
	cvt.u64.u16 	%rd7, %rs5;
	mul.hi.u16 	%rs6, %rs3, -21845;
	shr.u16 	%rs7, %rs6, 1;
	mul.lo.s16 	%rs8, %rs7, 3;
	sub.s16 	%rs9, %rs3, %rs8;
	mul.hi.u16 	%rs10, %rs1, -7281;
	shr.u16 	%rs11, %rs10, 3;
	and.b16  	%rs12, %rs11, 63;
	shr.u16 	%rs13, %rs10, 9;
	mul.lo.s16 	%rs14, %rs13, 576;
	sub.s16 	%rs15, %rs1, %rs14;
	cvt.u64.u16 	%rd8, %rs15;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s16 	%rs16, %rs12, 9;
	cvt.u64.u16 	%rd10, %rs16;
	mul.lo.s16 	%rs17, %rs9, 3;
	cvt.u64.u16 	%rd11, %rs17;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB71_2:
	ret;

}
	// .globl	Unknown12
.visible .entry Unknown12(
	.param .u64 Unknown12_param_0,
	.param .u64 Unknown12_param_1,
	.param .u64 Unknown12_param_2,
	.param .u64 Unknown12_param_3,
	.param .u64 Unknown12_param_4,
	.param .u64 Unknown12_param_5,
	.param .u64 Unknown12_param_6,
	.param .u64 Unknown12_param_7,
	.param .u64 Unknown12_param_8,
	.param .u64 Unknown12_param_9,
	.param .u64 Unknown12_param_10,
	.param .u64 Unknown12_param_11,
	.param .u64 Unknown12_param_12,
	.param .u64 Unknown12_param_13,
	.param .u64 Unknown12_param_14,
	.param .u64 Unknown12_param_15,
	.param .u64 Unknown12_param_16,
	.param .u64 Unknown12_param_17,
	.param .u64 Unknown12_param_18,
	.param .u64 Unknown12_param_19,
	.param .u64 Unknown12_param_20,
	.param .u64 Unknown12_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 200703;
	@%p1 bra 	$L__BB72_2;
	ld.param.u64 	%rd3, [Unknown12_param_12];
	ld.param.u64 	%rd2, [Unknown12_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 3;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 56;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 3;
	mul.hi.u16 	%rs3, %rs2, 9363;
	mul.lo.s16 	%rs4, %rs3, 56;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 10;
	mul.wide.u32 	%rd7, %r11, 3136;
	mul.lo.s16 	%rs6, %rs5, 56;
	cvt.u64.u16 	%rd8, %rs6;
	or.b64  	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
$L__BB72_2:
	ret;

}
	// .globl	Unknown10
.visible .entry Unknown10(
	.param .u64 Unknown10_param_0,
	.param .u64 Unknown10_param_1,
	.param .u64 Unknown10_param_2,
	.param .u64 Unknown10_param_3,
	.param .u64 Unknown10_param_4,
	.param .u64 Unknown10_param_5,
	.param .u64 Unknown10_param_6,
	.param .u64 Unknown10_param_7,
	.param .u64 Unknown10_param_8,
	.param .u64 Unknown10_param_9,
	.param .u64 Unknown10_param_10,
	.param .u64 Unknown10_param_11,
	.param .u64 Unknown10_param_12,
	.param .u64 Unknown10_param_13,
	.param .u64 Unknown10_param_14,
	.param .u64 Unknown10_param_15,
	.param .u64 Unknown10_param_16,
	.param .u64 Unknown10_param_17,
	.param .u64 Unknown10_param_18,
	.param .u64 Unknown10_param_19,
	.param .u64 Unknown10_param_20,
	.param .u64 Unknown10_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<18>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 36863;
	@%p1 bra 	$L__BB73_2;
	ld.param.u64 	%rd3, [Unknown10_param_12];
	ld.param.u64 	%rd2, [Unknown10_param_1];
	cvt.u16.u64 	%rs1, %rd6;
	mul.hi.u16 	%rs2, %rs1, -21845;
	shr.u16 	%rs3, %rs2, 1;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs1, %rs4;
	cvt.u64.u16 	%rd7, %rs5;
	mul.hi.u16 	%rs6, %rs3, -21845;
	shr.u16 	%rs7, %rs6, 1;
	mul.lo.s16 	%rs8, %rs7, 3;
	sub.s16 	%rs9, %rs3, %rs8;
	mul.hi.u16 	%rs10, %rs1, -7281;
	shr.u16 	%rs11, %rs10, 3;
	and.b16  	%rs12, %rs11, 63;
	shr.u16 	%rs13, %rs10, 9;
	mul.lo.s16 	%rs14, %rs13, 576;
	sub.s16 	%rs15, %rs1, %rs14;
	cvt.u64.u16 	%rd8, %rs15;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s16 	%rs16, %rs12, 9;
	cvt.u64.u16 	%rd10, %rs16;
	mul.lo.s16 	%rs17, %rs9, 3;
	cvt.u64.u16 	%rd11, %rs17;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB73_2:
	ret;

}
	// .globl	Unknown9
.visible .entry Unknown9(
	.param .u64 Unknown9_param_0,
	.param .u64 Unknown9_param_1,
	.param .u64 Unknown9_param_2,
	.param .u64 Unknown9_param_3,
	.param .u64 Unknown9_param_4,
	.param .u64 Unknown9_param_5,
	.param .u64 Unknown9_param_6,
	.param .u64 Unknown9_param_7,
	.param .u64 Unknown9_param_8,
	.param .u64 Unknown9_param_9,
	.param .u64 Unknown9_param_10,
	.param .u64 Unknown9_param_11,
	.param .u64 Unknown9_param_12,
	.param .u64 Unknown9_param_13,
	.param .u64 Unknown9_param_14,
	.param .u64 Unknown9_param_15,
	.param .u64 Unknown9_param_16,
	.param .u64 Unknown9_param_17,
	.param .u64 Unknown9_param_18,
	.param .u64 Unknown9_param_19,
	.param .u64 Unknown9_param_20,
	.param .u64 Unknown9_param_21,
	.param .u64 Unknown9_param_22,
	.param .u64 Unknown9_param_23,
	.param .u64 Unknown9_param_24,
	.param .u64 Unknown9_param_25,
	.param .u64 Unknown9_param_26,
	.param .u64 Unknown9_param_27,
	.param .u64 Unknown9_param_28,
	.param .u64 Unknown9_param_29,
	.param .u64 Unknown9_param_30,
	.param .u64 Unknown9_param_31,
	.param .u64 Unknown9_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 200703;
	@%p1 bra 	$L__BB74_2;
	ld.param.u64 	%rd4, [Unknown9_param_23];
	ld.param.u64 	%rd3, [Unknown9_param_12];
	ld.param.u64 	%rd2, [Unknown9_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 3;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 56;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd7, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 3;
	mul.hi.u16 	%rs3, %rs2, 9363;
	mul.lo.s16 	%rs4, %rs3, 56;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 10;
	mul.wide.u32 	%rd8, %r11, 3136;
	mul.lo.s16 	%rs6, %rs5, 56;
	cvt.u64.u16 	%rd9, %rs6;
	or.b64  	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
$L__BB74_2:
	ret;

}
	// .globl	Unknown7
.visible .entry Unknown7(
	.param .u64 Unknown7_param_0,
	.param .u64 Unknown7_param_1,
	.param .u64 Unknown7_param_2,
	.param .u64 Unknown7_param_3,
	.param .u64 Unknown7_param_4,
	.param .u64 Unknown7_param_5,
	.param .u64 Unknown7_param_6,
	.param .u64 Unknown7_param_7,
	.param .u64 Unknown7_param_8,
	.param .u64 Unknown7_param_9,
	.param .u64 Unknown7_param_10,
	.param .u64 Unknown7_param_11,
	.param .u64 Unknown7_param_12,
	.param .u64 Unknown7_param_13,
	.param .u64 Unknown7_param_14,
	.param .u64 Unknown7_param_15,
	.param .u64 Unknown7_param_16,
	.param .u64 Unknown7_param_17,
	.param .u64 Unknown7_param_18,
	.param .u64 Unknown7_param_19,
	.param .u64 Unknown7_param_20,
	.param .u64 Unknown7_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<18>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 36863;
	@%p1 bra 	$L__BB75_2;
	ld.param.u64 	%rd3, [Unknown7_param_12];
	ld.param.u64 	%rd2, [Unknown7_param_1];
	cvt.u16.u64 	%rs1, %rd6;
	mul.hi.u16 	%rs2, %rs1, -21845;
	shr.u16 	%rs3, %rs2, 1;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs1, %rs4;
	cvt.u64.u16 	%rd7, %rs5;
	mul.hi.u16 	%rs6, %rs3, -21845;
	shr.u16 	%rs7, %rs6, 1;
	mul.lo.s16 	%rs8, %rs7, 3;
	sub.s16 	%rs9, %rs3, %rs8;
	mul.hi.u16 	%rs10, %rs1, -7281;
	shr.u16 	%rs11, %rs10, 3;
	and.b16  	%rs12, %rs11, 63;
	shr.u16 	%rs13, %rs10, 9;
	mul.lo.s16 	%rs14, %rs13, 576;
	sub.s16 	%rs15, %rs1, %rs14;
	cvt.u64.u16 	%rd8, %rs15;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s16 	%rs16, %rs12, 9;
	cvt.u64.u16 	%rd10, %rs16;
	mul.lo.s16 	%rs17, %rs9, 3;
	cvt.u64.u16 	%rd11, %rs17;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB75_2:
	ret;

}
	// .globl	Unknown6
.visible .entry Unknown6(
	.param .u64 Unknown6_param_0,
	.param .u64 Unknown6_param_1,
	.param .u64 Unknown6_param_2,
	.param .u64 Unknown6_param_3,
	.param .u64 Unknown6_param_4,
	.param .u64 Unknown6_param_5,
	.param .u64 Unknown6_param_6,
	.param .u64 Unknown6_param_7,
	.param .u64 Unknown6_param_8,
	.param .u64 Unknown6_param_9,
	.param .u64 Unknown6_param_10,
	.param .u64 Unknown6_param_11,
	.param .u64 Unknown6_param_12,
	.param .u64 Unknown6_param_13,
	.param .u64 Unknown6_param_14,
	.param .u64 Unknown6_param_15,
	.param .u64 Unknown6_param_16,
	.param .u64 Unknown6_param_17,
	.param .u64 Unknown6_param_18,
	.param .u64 Unknown6_param_19,
	.param .u64 Unknown6_param_20,
	.param .u64 Unknown6_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 200703;
	@%p1 bra 	$L__BB76_2;
	ld.param.u64 	%rd3, [Unknown6_param_12];
	ld.param.u64 	%rd2, [Unknown6_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 3;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 56;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 3;
	mul.hi.u16 	%rs3, %rs2, 9363;
	mul.lo.s16 	%rs4, %rs3, 56;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 10;
	mul.wide.u32 	%rd7, %r11, 3136;
	mul.lo.s16 	%rs6, %rs5, 56;
	cvt.u64.u16 	%rd8, %rs6;
	or.b64  	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
$L__BB76_2:
	ret;

}
	// .globl	Unknown4
.visible .entry Unknown4(
	.param .u64 Unknown4_param_0,
	.param .u64 Unknown4_param_1,
	.param .u64 Unknown4_param_2,
	.param .u64 Unknown4_param_3,
	.param .u64 Unknown4_param_4,
	.param .u64 Unknown4_param_5,
	.param .u64 Unknown4_param_6,
	.param .u64 Unknown4_param_7,
	.param .u64 Unknown4_param_8,
	.param .u64 Unknown4_param_9,
	.param .u64 Unknown4_param_10,
	.param .u64 Unknown4_param_11,
	.param .u64 Unknown4_param_12,
	.param .u64 Unknown4_param_13,
	.param .u64 Unknown4_param_14,
	.param .u64 Unknown4_param_15,
	.param .u64 Unknown4_param_16,
	.param .u64 Unknown4_param_17,
	.param .u64 Unknown4_param_18,
	.param .u64 Unknown4_param_19,
	.param .u64 Unknown4_param_20,
	.param .u64 Unknown4_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<18>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 36863;
	@%p1 bra 	$L__BB77_2;
	ld.param.u64 	%rd3, [Unknown4_param_12];
	ld.param.u64 	%rd2, [Unknown4_param_1];
	cvt.u16.u64 	%rs1, %rd6;
	mul.hi.u16 	%rs2, %rs1, -21845;
	shr.u16 	%rs3, %rs2, 1;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs1, %rs4;
	cvt.u64.u16 	%rd7, %rs5;
	mul.hi.u16 	%rs6, %rs3, -21845;
	shr.u16 	%rs7, %rs6, 1;
	mul.lo.s16 	%rs8, %rs7, 3;
	sub.s16 	%rs9, %rs3, %rs8;
	mul.hi.u16 	%rs10, %rs1, -7281;
	shr.u16 	%rs11, %rs10, 3;
	and.b16  	%rs12, %rs11, 63;
	shr.u16 	%rs13, %rs10, 9;
	mul.lo.s16 	%rs14, %rs13, 576;
	sub.s16 	%rs15, %rs1, %rs14;
	cvt.u64.u16 	%rd8, %rs15;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s16 	%rs16, %rs12, 9;
	cvt.u64.u16 	%rd10, %rs16;
	mul.lo.s16 	%rs17, %rs9, 3;
	cvt.u64.u16 	%rd11, %rs17;
	add.s64 	%rd12, %rd9, %rd7;
	add.s64 	%rd13, %rd12, %rd10;
	add.s64 	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
$L__BB77_2:
	ret;

}
	// .globl	Unknown3
.visible .entry Unknown3(
	.param .u64 Unknown3_param_0,
	.param .u64 Unknown3_param_1,
	.param .u64 Unknown3_param_2,
	.param .u64 Unknown3_param_3,
	.param .u64 Unknown3_param_4,
	.param .u64 Unknown3_param_5,
	.param .u64 Unknown3_param_6,
	.param .u64 Unknown3_param_7,
	.param .u64 Unknown3_param_8,
	.param .u64 Unknown3_param_9,
	.param .u64 Unknown3_param_10,
	.param .u64 Unknown3_param_11,
	.param .u64 Unknown3_param_12,
	.param .u64 Unknown3_param_13,
	.param .u64 Unknown3_param_14,
	.param .u64 Unknown3_param_15,
	.param .u64 Unknown3_param_16,
	.param .u64 Unknown3_param_17,
	.param .u64 Unknown3_param_18,
	.param .u64 Unknown3_param_19,
	.param .u64 Unknown3_param_20,
	.param .u64 Unknown3_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 802815;
	@%p1 bra 	$L__BB78_2;
	ld.param.u64 	%rd3, [Unknown3_param_12];
	ld.param.u64 	%rd2, [Unknown3_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 4;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 112;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 4;
	mul.hi.u16 	%rs3, %rs2, 9363;
	mul.lo.s16 	%rs4, %rs3, 112;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 12;
	mul.wide.u32 	%rd7, %r11, 12544;
	mul.lo.s16 	%rs6, %rs5, 112;
	cvt.u64.u16 	%rd8, %rs6;
	or.b64  	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
$L__BB78_2:
	ret;

}
	// .globl	Unknown1
.visible .entry Unknown1(
	.param .u64 Unknown1_param_0,
	.param .u64 Unknown1_param_1,
	.param .u64 Unknown1_param_2,
	.param .u64 Unknown1_param_3,
	.param .u64 Unknown1_param_4,
	.param .u64 Unknown1_param_5,
	.param .u64 Unknown1_param_6,
	.param .u64 Unknown1_param_7,
	.param .u64 Unknown1_param_8,
	.param .u64 Unknown1_param_9,
	.param .u64 Unknown1_param_10,
	.param .u64 Unknown1_param_11,
	.param .u64 Unknown1_param_12,
	.param .u64 Unknown1_param_13,
	.param .u64 Unknown1_param_14,
	.param .u64 Unknown1_param_15,
	.param .u64 Unknown1_param_16,
	.param .u64 Unknown1_param_17,
	.param .u64 Unknown1_param_18,
	.param .u64 Unknown1_param_19,
	.param .u64 Unknown1_param_20,
	.param .u64 Unknown1_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<32>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<20>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 9407;
	@%p1 bra 	$L__BB79_2;
	ld.param.u64 	%rd3, [Unknown1_param_12];
	ld.param.u64 	%rd2, [Unknown1_param_1];
	cvt.u16.u64 	%rs1, %rd6;
	mul.hi.u16 	%rs2, %rs1, 9363;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 2;
	mul.lo.s16 	%rs7, %rs6, 7;
	sub.s16 	%rs8, %rs1, %rs7;
	cvt.u64.u16 	%rd7, %rs8;
	mul.hi.u16 	%rs9, %rs6, 9363;
	sub.s16 	%rs10, %rs6, %rs9;
	shr.u16 	%rs11, %rs10, 1;
	add.s16 	%rs12, %rs11, %rs9;
	shr.u16 	%rs13, %rs12, 2;
	mul.lo.s16 	%rs14, %rs13, 7;
	sub.s16 	%rs15, %rs6, %rs14;
	mul.hi.u16 	%rs16, %rs1, 20063;
	sub.s16 	%rs17, %rs1, %rs16;
	shr.u16 	%rs18, %rs17, 1;
	add.s16 	%rs19, %rs18, %rs16;
	shr.u16 	%rs20, %rs19, 5;
	and.b16  	%rs21, %rs20, 255;
	mul.lo.s16 	%rs22, %rs21, 171;
	shr.u16 	%rs23, %rs22, 9;
	mul.lo.s16 	%rs24, %rs23, 3;
	sub.s16 	%rs25, %rs20, %rs24;
	mul.hi.u16 	%rs26, %rs1, 28533;
	shr.u16 	%rs27, %rs26, 6;
	mul.lo.s16 	%rs28, %rs27, 147;
	sub.s16 	%rs29, %rs1, %rs28;
	cvt.u64.u16 	%rd8, %rs29;
	sub.s64 	%rd9, %rd6, %rd8;
	mul.lo.s16 	%rs30, %rs25, 49;
	cvt.u64.u16 	%rd10, %rs30;
	and.b64  	%rd11, %rd10, 255;
	mul.lo.s16 	%rs31, %rs15, 7;
	cvt.u64.u16 	%rd12, %rs31;
	add.s64 	%rd13, %rd9, %rd7;
	add.s64 	%rd14, %rd13, %rd12;
	add.s64 	%rd15, %rd14, %rd11;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd2, %rd16;
	ld.f32 	%f1, [%rd17];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd18, %rd15, 1;
	add.s64 	%rd19, %rd3, %rd18;
	st.b16 	[%rd19], %h1;
$L__BB79_2:
	ret;

}
	// .globl	Unknown0
.visible .entry Unknown0(
	.param .u64 Unknown0_param_0,
	.param .u64 Unknown0_param_1,
	.param .u64 Unknown0_param_2,
	.param .u64 Unknown0_param_3,
	.param .u64 Unknown0_param_4,
	.param .u64 Unknown0_param_5,
	.param .u64 Unknown0_param_6,
	.param .u64 Unknown0_param_7,
	.param .u64 Unknown0_param_8,
	.param .u64 Unknown0_param_9,
	.param .u64 Unknown0_param_10,
	.param .u64 Unknown0_param_11,
	.param .u64 Unknown0_param_12,
	.param .u64 Unknown0_param_13,
	.param .u64 Unknown0_param_14,
	.param .u64 Unknown0_param_15,
	.param .u64 Unknown0_param_16,
	.param .u64 Unknown0_param_17,
	.param .u64 Unknown0_param_18,
	.param .u64 Unknown0_param_19,
	.param .u64 Unknown0_param_20,
	.param .u64 Unknown0_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<13>;
	.reg .b32 	%r<14>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<15>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 150527;
	@%p1 bra 	$L__BB80_2;
	ld.param.u64 	%rd3, [Unknown0_param_12];
	ld.param.u64 	%rd2, [Unknown0_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 5;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 224;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 5;
	mul.hi.u16 	%rs3, %rs2, 9363;
	mul.lo.s16 	%rs4, %rs3, 224;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 14;
	cvt.u16.u32 	%rs6, %r11;
	and.b16  	%rs7, %rs6, 255;
	mul.lo.s16 	%rs8, %rs7, 171;
	shr.u16 	%rs9, %rs8, 9;
	mul.lo.s16 	%rs10, %rs9, 3;
	sub.s16 	%rs11, %rs6, %rs10;
	cvt.u32.u16 	%r12, %rs11;
	and.b32  	%r13, %r12, 255;
	mul.wide.u32 	%rd7, %r13, 50176;
	mul.lo.s16 	%rs12, %rs5, 224;
	cvt.u64.u16 	%rd8, %rs12;
	add.s64 	%rd9, %rd8, %rd6;
	add.s64 	%rd10, %rd9, %rd7;
	shl.b64 	%rd11, %rd10, 2;
	add.s64 	%rd12, %rd2, %rd11;
	ld.f32 	%f1, [%rd12];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd13, %rd10, 1;
	add.s64 	%rd14, %rd3, %rd13;
	st.b16 	[%rd14], %h1;
$L__BB80_2:
	ret;

}
