$date
  Sun Jan 30 14:04:16 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module ram_single_port_test_bench $end
$var reg 1 ! rw $end
$var reg 1 " enable $end
$var reg 4 # address[3:0] $end
$var reg 4 $ data[3:0] $end
$scope module dut $end
$var reg 1 % rw $end
$var reg 1 & enable $end
$var reg 4 ' address[3:0] $end
$var reg 4 ( data[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
b0000 #
b0000 $
1%
1&
b0000 '
b0000 (
#15000000
b1100 $
b1100 (
#30000000
#45000000
b1000 #
b0101 $
b1000 '
b0101 (
#60000000
#75000000
0!
b0000 #
b1100 $
0%
b0000 '
b1100 (
#90000000
0"
b1000 #
bZZZZ $
0&
b1000 '
bZZZZ (
#105000000
1!
1"
b1111 #
b1101 $
1%
1&
b1111 '
b1101 (
#120000000
#135000000
b1100 #
b1000 $
b1100 '
b1000 (
#150000000
#165000000
0!
b0000 #
b1100 $
0%
b0000 '
b1100 (
#180000000
1!
b1000 #
b1111 $
1%
b1000 '
b1111 (
#195000000
#210000000
0!
b1111 $
0%
b1111 (
