#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jul 24 00:11:15 2017
# Process ID: 2324
# Current directory: E:/HITCS/exp5/cpu_artix
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2860 E:\HITCS\exp5\cpu_artix\cpu.xpr
# Log file: E:/HITCS/exp5/cpu_artix/vivado.log
# Journal file: E:/HITCS/exp5/cpu_artix\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/HITCS/exp5/cpu_artix/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 800.383 ; gain = 45.586
set_property is_enabled false [get_files  E:/HITCS/exp5/cpu_artix/cpu.srcs/sources_1/imports/Netlist/ram2ddr.ngc]
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0 -dir e:/HITCS/exp5/cpu_artix/cpu.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {114.829}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/HITCS/exp5/cpu_artix/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  e:/HITCS/exp5/cpu_artix/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files e:/HITCS/exp5/cpu_artix/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/HITCS/exp5/cpu_artix/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
[Mon Jul 24 00:13:05 2017] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/HITCS/exp5/cpu_artix/cpu.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/HITCS/exp5/cpu_artix/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/HITCS/exp5/cpu_artix/cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/HITCS/exp5/cpu_artix/cpu.ip_user_files -ipstatic_source_dir E:/HITCS/exp5/cpu_artix/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/HITCS/exp5/cpu_artix/cpu.cache/compile_simlib/modelsim} {questa=E:/HITCS/exp5/cpu_artix/cpu.cache/compile_simlib/questa} {riviera=E:/HITCS/exp5/cpu_artix/cpu.cache/compile_simlib/riviera} {activehdl=E:/HITCS/exp5/cpu_artix/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/HITCS/exp5/cpu_artix/ipcore_dir/ddr.xci' is already up-to-date
[Mon Jul 24 00:21:31 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/exp5/cpu_artix/cpu.runs/synth_1/runme.log
[Mon Jul 24 00:21:31 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/exp5/cpu_artix/cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/HITCS/exp5/cpu_artix/ipcore_dir/ddr.xci' is already up-to-date
[Mon Jul 24 00:31:57 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/exp5/cpu_artix/cpu.runs/synth_1/runme.log
[Mon Jul 24 00:31:57 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/exp5/cpu_artix/cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/HITCS/exp5/cpu_artix/ipcore_dir/ddr.xci' is already up-to-date
[Mon Jul 24 00:41:05 2017] Launched synth_1...
Run output will be captured here: E:/HITCS/exp5/cpu_artix/cpu.runs/synth_1/runme.log
[Mon Jul 24 00:41:05 2017] Launched impl_1...
Run output will be captured here: E:/HITCS/exp5/cpu_artix/cpu.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 24 13:18:26 2017...
