#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  6 08:25:52 2021
# Process ID: 10100
# Current directory: C:/Users/Emil John Lopez/CPD3_Ex5_SAP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7520 C:\Users\Emil John Lopez\CPD3_Ex5_SAP\CPD3_Ex4_SAP.xpr
# Log file: C:/Users/Emil John Lopez/CPD3_Ex5_SAP/vivado.log
# Journal file: C:/Users/Emil John Lopez/CPD3_Ex5_SAP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Emil John Lopez/CPD3_Ex4_SAP' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.gen/sources_1', nor could it be found using path 'C:/Users/Emil John Lopez/CPD3_Ex4_SAP/CPD3_Ex4_SAP.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 993.688 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open {C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd} w ]
add_files {{C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: SAP1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1332.887 ; gain = 250.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:13' bound to instance 'CONTROL' of component 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:21]
INFO: [Synth 8-3491] module 'ctrl_ringctr' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:13' bound to instance 'ringctr' of component 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ctrl_ringctr' (1#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-3491] module 'ctrl_decoder' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:13' bound to instance 'decoder' of component 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ctrl_decoder' (2#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-3491] module 'ctrl_matrix' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:13' bound to instance 'matrix' of component 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:44]
INFO: [Synth 8-638] synthesizing module 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_matrix' (3#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:21]
ERROR: [Synth 8-549] port width mismatch for port 'inst': port width = 4, actual width = 8 [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:179]
ERROR: [Synth 8-285] failed synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1408.871 ; gain = 326.141
---------------------------------------------------------------------------------
RTL Elaboration failed
14 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: SAP1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1408.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:13' bound to instance 'CONTROL' of component 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:21]
INFO: [Synth 8-3491] module 'ctrl_ringctr' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:13' bound to instance 'ringctr' of component 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ctrl_ringctr' (1#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-3491] module 'ctrl_decoder' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:13' bound to instance 'decoder' of component 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ctrl_decoder' (2#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
ERROR: [Synth 8-549] port width mismatch for port 'inst': port width = 4, actual width = 8 [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:21]
ERROR: [Synth 8-285] failed synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.871 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
9 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: SAP1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:13' bound to instance 'CONTROL' of component 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:21]
INFO: [Synth 8-3491] module 'ctrl_ringctr' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:13' bound to instance 'ringctr' of component 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ctrl_ringctr' (1#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-3491] module 'ctrl_decoder' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:13' bound to instance 'decoder' of component 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 4 wide [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:28]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 4 wide [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:29]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 4 wide [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:30]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 4 wide [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:31]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 4 wide [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ctrl_decoder' (2#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-3491] module 'ctrl_matrix' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:13' bound to instance 'matrix' of component 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:44]
INFO: [Synth 8-638] synthesizing module 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_matrix' (3#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:21]
INFO: [Synth 8-3491] module 'accreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:13' bound to instance 'ACC' of component 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:182]
INFO: [Synth 8-638] synthesizing module 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'accreg' (5#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:14' bound to instance 'ALU_Module' of component 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:188]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:22]
INFO: [Synth 8-3491] module 'breg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:13' bound to instance 'BREG_Module' of component 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:194]
INFO: [Synth 8-638] synthesizing module 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'breg' (7#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:20]
INFO: [Synth 8-3491] module 'ireg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:13' bound to instance 'IREG_Module' of component 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:199]
INFO: [Synth 8-638] synthesizing module 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:22]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:37]
ERROR: [Synth 8-690] width mismatch in assignment; target has 8 bits, source has 4 bits [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:45]
ERROR: [Synth 8-285] failed synthesizing module 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:22]
ERROR: [Synth 8-285] failed synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1411.996 ; gain = 3.125
---------------------------------------------------------------------------------
RTL Elaboration failed
24 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: SAP1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1440.520 ; gain = 5.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:13' bound to instance 'CONTROL' of component 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:21]
INFO: [Synth 8-3491] module 'ctrl_ringctr' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:13' bound to instance 'ringctr' of component 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ctrl_ringctr' (1#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-3491] module 'ctrl_decoder' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:13' bound to instance 'decoder' of component 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ctrl_decoder' (2#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-3491] module 'ctrl_matrix' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:13' bound to instance 'matrix' of component 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:44]
INFO: [Synth 8-638] synthesizing module 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_matrix' (3#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:21]
INFO: [Synth 8-3491] module 'accreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:13' bound to instance 'ACC' of component 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:182]
INFO: [Synth 8-638] synthesizing module 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'accreg' (5#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:14' bound to instance 'ALU_Module' of component 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:188]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:22]
INFO: [Synth 8-3491] module 'breg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:13' bound to instance 'BREG_Module' of component 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:194]
INFO: [Synth 8-638] synthesizing module 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'breg' (7#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:20]
INFO: [Synth 8-3491] module 'ireg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:13' bound to instance 'IREG_Module' of component 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:199]
INFO: [Synth 8-638] synthesizing module 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:22]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:37]
ERROR: [Synth 8-690] width mismatch in assignment; target has 8 bits, source has 4 bits [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:45]
ERROR: [Synth 8-285] failed synthesizing module 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:22]
ERROR: [Synth 8-285] failed synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1440.527 ; gain = 5.371
---------------------------------------------------------------------------------
RTL Elaboration failed
24 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: SAP1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1442.684 ; gain = 2.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:13' bound to instance 'CONTROL' of component 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:175]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:21]
INFO: [Synth 8-3491] module 'ctrl_ringctr' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:13' bound to instance 'ringctr' of component 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ctrl_ringctr' (1#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-3491] module 'ctrl_decoder' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:13' bound to instance 'decoder' of component 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ctrl_decoder' (2#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-3491] module 'ctrl_matrix' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:13' bound to instance 'matrix' of component 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:44]
INFO: [Synth 8-638] synthesizing module 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_matrix' (3#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:21]
INFO: [Synth 8-3491] module 'accreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:13' bound to instance 'ACC' of component 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:181]
INFO: [Synth 8-638] synthesizing module 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'accreg' (5#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:14' bound to instance 'ALU_Module' of component 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:187]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:22]
INFO: [Synth 8-3491] module 'breg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:13' bound to instance 'BREG_Module' of component 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:193]
INFO: [Synth 8-638] synthesizing module 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'breg' (7#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:20]
INFO: [Synth 8-3491] module 'ireg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:13' bound to instance 'IREG_Module' of component 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:198]
INFO: [Synth 8-638] synthesizing module 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ireg' (8#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:21]
INFO: [Synth 8-3491] module 'memaddreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:13' bound to instance 'MAR' of component 'memaddreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:204]
INFO: [Synth 8-638] synthesizing module 'memaddreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'memaddreg' (9#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:20]
INFO: [Synth 8-3491] module 'outreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:13' bound to instance 'OUTREG_Module' of component 'outreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:209]
INFO: [Synth 8-638] synthesizing module 'outreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'outreg' (10#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:20]
INFO: [Synth 8-3491] module 'pc' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:14' bound to instance 'PC_Unit' of component 'pc' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:214]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'pc' (11#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:22]
INFO: [Synth 8-3491] module 'ram256x8' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:13' bound to instance 'RAM' of component 'ram256x8' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:220]
INFO: [Synth 8-638] synthesizing module 'ram256x8' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:20]
WARNING: [Synth 8-614] signal 'RAM' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:36]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ram256x8' (12#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SAP1' (13#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1493.520 ; gain = 52.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1516.422 ; gain = 75.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1516.422 ; gain = 75.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1516.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1634.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1697.020 ; gain = 256.492
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1697.020 ; gain = 256.492
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1758.340 ; gain = 8.801
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] su is not declared [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:197]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1812.188 ; gain = 62.648
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1812.188 ; gain = 62.648
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd} w ]
add_files {{C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.398 ; gain = 8.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:13' bound to instance 'CONTROL' of component 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:189]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:21]
INFO: [Synth 8-3491] module 'ctrl_ringctr' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:13' bound to instance 'ringctr' of component 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ctrl_ringctr' (1#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-3491] module 'ctrl_decoder' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:13' bound to instance 'decoder' of component 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ctrl_decoder' (2#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-3491] module 'ctrl_matrix' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:13' bound to instance 'matrix' of component 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:44]
INFO: [Synth 8-638] synthesizing module 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_matrix' (3#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:21]
INFO: [Synth 8-3491] module 'accreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:13' bound to instance 'ACC' of component 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:195]
INFO: [Synth 8-638] synthesizing module 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'accreg' (5#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:14' bound to instance 'ALU_Module' of component 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:201]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:22]
INFO: [Synth 8-637] synthesizing blackbox instance 'BREG_Module' of component 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:207]
INFO: [Synth 8-3491] module 'TmpReg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd:13' bound to instance 'TMPTEG_Module' of component 'TmpReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:211]
INFO: [Synth 8-638] synthesizing module 'TmpReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'TmpReg' (7#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd:21]
INFO: [Synth 8-3491] module 'ireg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:13' bound to instance 'IREG_Module' of component 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:217]
INFO: [Synth 8-638] synthesizing module 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ireg' (8#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:21]
INFO: [Synth 8-3491] module 'memaddreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:13' bound to instance 'MAR' of component 'memaddreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:223]
INFO: [Synth 8-638] synthesizing module 'memaddreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'memaddreg' (9#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:20]
INFO: [Synth 8-3491] module 'outreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:13' bound to instance 'OUTREG_Module' of component 'outreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:228]
INFO: [Synth 8-638] synthesizing module 'outreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'outreg' (10#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:20]
INFO: [Synth 8-3491] module 'pc' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:14' bound to instance 'PC_Unit' of component 'pc' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:233]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pc' (11#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:23]
INFO: [Synth 8-3491] module 'ram256x8' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:13' bound to instance 'RAM' of component 'ram256x8' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:240]
INFO: [Synth 8-638] synthesizing module 'ram256x8' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:20]
WARNING: [Synth 8-614] signal 'RAM' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:36]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ram256x8' (12#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SAP1' (13#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1877.570 ; gain = 65.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.461 ; gain = 89.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.461 ; gain = 89.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1913.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2029.949 ; gain = 217.762
close [ open {C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd} w ]
add_files {{C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2065.367 ; gain = 22.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:13' bound to instance 'CONTROL' of component 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:200]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:22]
INFO: [Synth 8-3491] module 'ctrl_ringctr' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:13' bound to instance 'ringctr' of component 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ctrl_ringctr' (1#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-3491] module 'ctrl_decoder' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:13' bound to instance 'decoder' of component 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ctrl_decoder' (2#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-3491] module 'ctrl_matrix' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:13' bound to instance 'matrix' of component 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:48]
INFO: [Synth 8-638] synthesizing module 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_matrix' (3#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:22]
INFO: [Synth 8-3491] module 'accreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:13' bound to instance 'ACC' of component 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:207]
INFO: [Synth 8-638] synthesizing module 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'accreg' (5#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:14' bound to instance 'ALU_Module' of component 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:213]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:23]
INFO: [Synth 8-3491] module 'flagReg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:34' bound to instance 'FLAGREG_Module' of component 'flagReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:220]
INFO: [Synth 8-638] synthesizing module 'flagReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:40]
WARNING: [Synth 8-614] signal 'aluFlagIn' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'flagReg' (7#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:40]
INFO: [Synth 8-3491] module 'breg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:13' bound to instance 'BREG_Module' of component 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:224]
INFO: [Synth 8-638] synthesizing module 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'breg' (8#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:19]
ERROR: [Synth 8-547] port direction mismatch for port 'wbus' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:224]
ERROR: [Synth 8-285] failed synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.367 ; gain = 22.363
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.367 ; gain = 22.363
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2073.309 ; gain = 7.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:13' bound to instance 'CONTROL' of component 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:200]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:22]
INFO: [Synth 8-3491] module 'ctrl_ringctr' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:13' bound to instance 'ringctr' of component 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ctrl_ringctr' (1#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-3491] module 'ctrl_decoder' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:13' bound to instance 'decoder' of component 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ctrl_decoder' (2#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-3491] module 'ctrl_matrix' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:13' bound to instance 'matrix' of component 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:48]
INFO: [Synth 8-638] synthesizing module 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_matrix' (3#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:22]
INFO: [Synth 8-3491] module 'accreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:13' bound to instance 'ACC' of component 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:207]
INFO: [Synth 8-638] synthesizing module 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'accreg' (5#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:14' bound to instance 'ALU_Module' of component 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:213]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:23]
INFO: [Synth 8-3491] module 'flagReg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:34' bound to instance 'FLAGREG_Module' of component 'flagReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:220]
INFO: [Synth 8-638] synthesizing module 'flagReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:40]
WARNING: [Synth 8-614] signal 'aluFlagIn' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'flagReg' (7#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:40]
INFO: [Synth 8-3491] module 'breg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:13' bound to instance 'BREG_Module' of component 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:224]
INFO: [Synth 8-638] synthesizing module 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'breg' (8#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:19]
INFO: [Synth 8-3491] module 'TmpReg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd:13' bound to instance 'TMPTEG_Module' of component 'TmpReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:228]
INFO: [Synth 8-638] synthesizing module 'TmpReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'TmpReg' (9#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd:21]
INFO: [Synth 8-3491] module 'ireg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:13' bound to instance 'IREG_Module' of component 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:234]
INFO: [Synth 8-638] synthesizing module 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ireg' (10#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:21]
INFO: [Synth 8-3491] module 'memaddreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:13' bound to instance 'MAR' of component 'memaddreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:240]
INFO: [Synth 8-638] synthesizing module 'memaddreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'memaddreg' (11#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:20]
INFO: [Synth 8-3491] module 'outreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:13' bound to instance 'OUTREG_Module' of component 'outreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:245]
INFO: [Synth 8-638] synthesizing module 'outreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'outreg' (12#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:20]
INFO: [Synth 8-3491] module 'pc' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:14' bound to instance 'PC_Unit' of component 'pc' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:250]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pc' (13#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:23]
INFO: [Synth 8-3491] module 'ram256x8' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:13' bound to instance 'RAM' of component 'ram256x8' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:257]
INFO: [Synth 8-638] synthesizing module 'ram256x8' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:20]
WARNING: [Synth 8-614] signal 'RAM' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:36]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ram256x8' (14#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SAP1' (15#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2081.227 ; gain = 15.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2105.102 ; gain = 39.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2105.102 ; gain = 39.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2122.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2343.793 ; gain = 278.426
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.289 ; gain = 28.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SAP1' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:13' bound to instance 'CONTROL' of component 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:200]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:22]
INFO: [Synth 8-3491] module 'ctrl_ringctr' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:13' bound to instance 'ringctr' of component 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ctrl_ringctr' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ctrl_ringctr' (1#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ringctr.vhd:19]
INFO: [Synth 8-3491] module 'ctrl_decoder' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:13' bound to instance 'decoder' of component 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ctrl_decoder' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ctrl_decoder' (2#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/decoder.vhd:24]
INFO: [Synth 8-3491] module 'ctrl_matrix' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:13' bound to instance 'matrix' of component 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:48]
INFO: [Synth 8-638] synthesizing module 'ctrl_matrix' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ctrl_matrix' (3#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/matrix.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/controller.vhd:22]
INFO: [Synth 8-3491] module 'accreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:13' bound to instance 'ACC' of component 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:207]
INFO: [Synth 8-638] synthesizing module 'accreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'accreg' (5#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/accreg.vhd:21]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:14' bound to instance 'ALU_Module' of component 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:213]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/alu.vhd:23]
INFO: [Synth 8-3491] module 'flagReg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:34' bound to instance 'FLAGREG_Module' of component 'flagReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:220]
INFO: [Synth 8-638] synthesizing module 'flagReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:40]
WARNING: [Synth 8-614] signal 'aluFlagIn' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'flagReg' (7#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/flagReg.vhd:40]
INFO: [Synth 8-3491] module 'breg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:13' bound to instance 'BREG_Module' of component 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:224]
INFO: [Synth 8-638] synthesizing module 'breg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'breg' (8#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/breg.vhd:19]
INFO: [Synth 8-3491] module 'TmpReg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd:13' bound to instance 'TMPTEG_Module' of component 'TmpReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:228]
INFO: [Synth 8-638] synthesizing module 'TmpReg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'TmpReg' (9#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/TmpReg.vhd:21]
INFO: [Synth 8-3491] module 'ireg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:13' bound to instance 'IREG_Module' of component 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:234]
INFO: [Synth 8-638] synthesizing module 'ireg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ireg' (10#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/ireg.vhd:21]
INFO: [Synth 8-3491] module 'memaddreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:13' bound to instance 'MAR' of component 'memaddreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:240]
INFO: [Synth 8-638] synthesizing module 'memaddreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'memaddreg' (11#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/mareg.vhd:20]
INFO: [Synth 8-3491] module 'outreg' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:13' bound to instance 'OUTREG_Module' of component 'outreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:245]
INFO: [Synth 8-638] synthesizing module 'outreg' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'outreg' (12#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/outreg.vhd:20]
INFO: [Synth 8-3491] module 'pc' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:14' bound to instance 'PC_Unit' of component 'pc' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:250]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pc' (13#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd:23]
INFO: [Synth 8-3491] module 'ram256x8' declared at 'C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:13' bound to instance 'RAM' of component 'ram256x8' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:257]
INFO: [Synth 8-638] synthesizing module 'ram256x8' [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:20]
WARNING: [Synth 8-614] signal 'RAM' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:36]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ram256x8' (14#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/ram256x8.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SAP1' (15#1) [C:/Users/Emil John Lopez/CPD3_Ex5_SAP/CPD3_Ex4_SAP.srcs/sources_1/new/SAP1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2375.289 ; gain = 28.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.535 ; gain = 37.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.535 ; gain = 37.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2405.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2405.008 ; gain = 58.152
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  6 10:03:59 2021...
