#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; ADC_DEC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DSM
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_Ext_CP_Clk
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x01
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x02

; ADC_IRQ
ADC_IRQ__ES2_PATCH EQU 0
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
ADC_IRQ__INTC_MASK EQU 0x20
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
ADC_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x3A)

; ADC_SOC
ADC_SOC_Sync_ctrl_reg__0__MASK EQU 0x01
ADC_SOC_Sync_ctrl_reg__0__POS EQU 0
ADC_SOC_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ADC_SOC_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SOC_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SOC_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SOC_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SOC_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SOC_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SOC_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SOC_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SOC_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ADC_SOC_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
ADC_SOC_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SOC_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
ADC_SOC_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SOC_Sync_ctrl_reg__MASK EQU 0x01
ADC_SOC_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SOC_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SOC_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; ADC_STATUS
ADC_STATUS_sts_sts_reg__0__MASK EQU 0x01
ADC_STATUS_sts_sts_reg__0__POS EQU 0
ADC_STATUS_sts_sts_reg__MASK EQU 0x01
ADC_STATUS_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB11_MSK
ADC_STATUS_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ADC_STATUS_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ADC_STATUS_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ADC_STATUS_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
ADC_STATUS_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
ADC_STATUS_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB11_ST

; ADC_theACLK
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; DMA
DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA__DRQ_NUMBER EQU 10
DMA__NUMBEROF_TDS EQU 0
DMA__PRIORITY EQU 2
DMA__TERMIN_EN EQU 0
DMA__TERMIN_SEL EQU 0
DMA__TERMOUT0_EN EQU 1
DMA__TERMOUT0_SEL EQU 10
DMA__TERMOUT1_EN EQU 0
DMA__TERMOUT1_SEL EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000400

; LED
LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_PRT0_PC2
LED__0__PORT EQU 0
LED__0__SHIFT EQU 2
LED__AG EQU CYREG_PRT0_AG
LED__AMUX EQU CYREG_PRT0_AMUX
LED__BIE EQU CYREG_PRT0_BIE
LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED__BYP EQU CYREG_PRT0_BYP
LED__CTL EQU CYREG_PRT0_CTL
LED__DM0 EQU CYREG_PRT0_DM0
LED__DM1 EQU CYREG_PRT0_DM1
LED__DM2 EQU CYREG_PRT0_DM2
LED__DR EQU CYREG_PRT0_DR
LED__INP_DIS EQU CYREG_PRT0_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT0_LCD_EN
LED__MASK EQU 0x04
LED__PORT EQU 0
LED__PRT EQU CYREG_PRT0_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED__PS EQU CYREG_PRT0_PS
LED__SHIFT EQU 2
LED__SLW EQU CYREG_PRT0_SLW

; LED_REG
LED_REG_Sync_ctrl_reg__0__MASK EQU 0x01
LED_REG_Sync_ctrl_reg__0__POS EQU 0
LED_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
LED_REG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
LED_REG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
LED_REG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
LED_REG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
LED_REG_Sync_ctrl_reg__MASK EQU 0x01
LED_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
LED_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
LED_REG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

; EMG_1
EMG_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
EMG_1__0__MASK EQU 0x08
EMG_1__0__PC EQU CYREG_PRT0_PC3
EMG_1__0__PORT EQU 0
EMG_1__0__SHIFT EQU 3
EMG_1__AG EQU CYREG_PRT0_AG
EMG_1__AMUX EQU CYREG_PRT0_AMUX
EMG_1__BIE EQU CYREG_PRT0_BIE
EMG_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
EMG_1__BYP EQU CYREG_PRT0_BYP
EMG_1__CTL EQU CYREG_PRT0_CTL
EMG_1__DM0 EQU CYREG_PRT0_DM0
EMG_1__DM1 EQU CYREG_PRT0_DM1
EMG_1__DM2 EQU CYREG_PRT0_DM2
EMG_1__DR EQU CYREG_PRT0_DR
EMG_1__INP_DIS EQU CYREG_PRT0_INP_DIS
EMG_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
EMG_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
EMG_1__LCD_EN EQU CYREG_PRT0_LCD_EN
EMG_1__MASK EQU 0x08
EMG_1__PORT EQU 0
EMG_1__PRT EQU CYREG_PRT0_PRT
EMG_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
EMG_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
EMG_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
EMG_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
EMG_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
EMG_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
EMG_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
EMG_1__PS EQU CYREG_PRT0_PS
EMG_1__SHIFT EQU 3
EMG_1__SLW EQU CYREG_PRT0_SLW

; EMG_2
EMG_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
EMG_2__0__MASK EQU 0x10
EMG_2__0__PC EQU CYREG_PRT0_PC4
EMG_2__0__PORT EQU 0
EMG_2__0__SHIFT EQU 4
EMG_2__AG EQU CYREG_PRT0_AG
EMG_2__AMUX EQU CYREG_PRT0_AMUX
EMG_2__BIE EQU CYREG_PRT0_BIE
EMG_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
EMG_2__BYP EQU CYREG_PRT0_BYP
EMG_2__CTL EQU CYREG_PRT0_CTL
EMG_2__DM0 EQU CYREG_PRT0_DM0
EMG_2__DM1 EQU CYREG_PRT0_DM1
EMG_2__DM2 EQU CYREG_PRT0_DM2
EMG_2__DR EQU CYREG_PRT0_DR
EMG_2__INP_DIS EQU CYREG_PRT0_INP_DIS
EMG_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
EMG_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
EMG_2__LCD_EN EQU CYREG_PRT0_LCD_EN
EMG_2__MASK EQU 0x10
EMG_2__PORT EQU 0
EMG_2__PRT EQU CYREG_PRT0_PRT
EMG_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
EMG_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
EMG_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
EMG_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
EMG_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
EMG_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
EMG_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
EMG_2__PS EQU CYREG_PRT0_PS
EMG_2__SHIFT EQU 4
EMG_2__SLW EQU CYREG_PRT0_SLW

; UP_DOWN
UP_DOWN__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
UP_DOWN__0__MASK EQU 0x01
UP_DOWN__0__PC EQU CYREG_PRT0_PC0
UP_DOWN__0__PORT EQU 0
UP_DOWN__0__SHIFT EQU 0
UP_DOWN__AG EQU CYREG_PRT0_AG
UP_DOWN__AMUX EQU CYREG_PRT0_AMUX
UP_DOWN__BIE EQU CYREG_PRT0_BIE
UP_DOWN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
UP_DOWN__BYP EQU CYREG_PRT0_BYP
UP_DOWN__CTL EQU CYREG_PRT0_CTL
UP_DOWN__DM0 EQU CYREG_PRT0_DM0
UP_DOWN__DM1 EQU CYREG_PRT0_DM1
UP_DOWN__DM2 EQU CYREG_PRT0_DM2
UP_DOWN__DR EQU CYREG_PRT0_DR
UP_DOWN__INP_DIS EQU CYREG_PRT0_INP_DIS
UP_DOWN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
UP_DOWN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
UP_DOWN__LCD_EN EQU CYREG_PRT0_LCD_EN
UP_DOWN__MASK EQU 0x01
UP_DOWN__PORT EQU 0
UP_DOWN__PRT EQU CYREG_PRT0_PRT
UP_DOWN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
UP_DOWN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
UP_DOWN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
UP_DOWN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
UP_DOWN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
UP_DOWN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
UP_DOWN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
UP_DOWN__PS EQU CYREG_PRT0_PS
UP_DOWN__SHIFT EQU 0
UP_DOWN__SLW EQU CYREG_PRT0_SLW

; USB_VDD
USB_VDD__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
USB_VDD__0__MASK EQU 0x10
USB_VDD__0__PC EQU CYREG_PRT2_PC4
USB_VDD__0__PORT EQU 2
USB_VDD__0__SHIFT EQU 4
USB_VDD__AG EQU CYREG_PRT2_AG
USB_VDD__AMUX EQU CYREG_PRT2_AMUX
USB_VDD__BIE EQU CYREG_PRT2_BIE
USB_VDD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
USB_VDD__BYP EQU CYREG_PRT2_BYP
USB_VDD__CTL EQU CYREG_PRT2_CTL
USB_VDD__DM0 EQU CYREG_PRT2_DM0
USB_VDD__DM1 EQU CYREG_PRT2_DM1
USB_VDD__DM2 EQU CYREG_PRT2_DM2
USB_VDD__DR EQU CYREG_PRT2_DR
USB_VDD__INP_DIS EQU CYREG_PRT2_INP_DIS
USB_VDD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
USB_VDD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
USB_VDD__LCD_EN EQU CYREG_PRT2_LCD_EN
USB_VDD__MASK EQU 0x10
USB_VDD__PORT EQU 2
USB_VDD__PRT EQU CYREG_PRT2_PRT
USB_VDD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
USB_VDD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
USB_VDD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
USB_VDD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
USB_VDD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
USB_VDD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
USB_VDD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
USB_VDD__PS EQU CYREG_PRT2_PS
USB_VDD__SHIFT EQU 4
USB_VDD__SLW EQU CYREG_PRT2_SLW

; MOTOR_1A
MOTOR_1A__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
MOTOR_1A__0__MASK EQU 0x01
MOTOR_1A__0__PC EQU CYREG_PRT1_PC0
MOTOR_1A__0__PORT EQU 1
MOTOR_1A__0__SHIFT EQU 0
MOTOR_1A__AG EQU CYREG_PRT1_AG
MOTOR_1A__AMUX EQU CYREG_PRT1_AMUX
MOTOR_1A__BIE EQU CYREG_PRT1_BIE
MOTOR_1A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_1A__BYP EQU CYREG_PRT1_BYP
MOTOR_1A__CTL EQU CYREG_PRT1_CTL
MOTOR_1A__DM0 EQU CYREG_PRT1_DM0
MOTOR_1A__DM1 EQU CYREG_PRT1_DM1
MOTOR_1A__DM2 EQU CYREG_PRT1_DM2
MOTOR_1A__DR EQU CYREG_PRT1_DR
MOTOR_1A__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_1A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_1A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_1A__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_1A__MASK EQU 0x01
MOTOR_1A__PORT EQU 1
MOTOR_1A__PRT EQU CYREG_PRT1_PRT
MOTOR_1A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_1A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_1A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_1A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_1A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_1A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_1A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_1A__PS EQU CYREG_PRT1_PS
MOTOR_1A__SHIFT EQU 0
MOTOR_1A__SLW EQU CYREG_PRT1_SLW

; MOTOR_1B
MOTOR_1B__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
MOTOR_1B__0__MASK EQU 0x02
MOTOR_1B__0__PC EQU CYREG_PRT1_PC1
MOTOR_1B__0__PORT EQU 1
MOTOR_1B__0__SHIFT EQU 1
MOTOR_1B__AG EQU CYREG_PRT1_AG
MOTOR_1B__AMUX EQU CYREG_PRT1_AMUX
MOTOR_1B__BIE EQU CYREG_PRT1_BIE
MOTOR_1B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_1B__BYP EQU CYREG_PRT1_BYP
MOTOR_1B__CTL EQU CYREG_PRT1_CTL
MOTOR_1B__DM0 EQU CYREG_PRT1_DM0
MOTOR_1B__DM1 EQU CYREG_PRT1_DM1
MOTOR_1B__DM2 EQU CYREG_PRT1_DM2
MOTOR_1B__DR EQU CYREG_PRT1_DR
MOTOR_1B__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_1B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_1B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_1B__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_1B__MASK EQU 0x02
MOTOR_1B__PORT EQU 1
MOTOR_1B__PRT EQU CYREG_PRT1_PRT
MOTOR_1B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_1B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_1B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_1B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_1B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_1B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_1B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_1B__PS EQU CYREG_PRT1_PS
MOTOR_1B__SHIFT EQU 1
MOTOR_1B__SLW EQU CYREG_PRT1_SLW

; MOTOR_2A
MOTOR_2A__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
MOTOR_2A__0__MASK EQU 0x08
MOTOR_2A__0__PC EQU CYREG_PRT1_PC3
MOTOR_2A__0__PORT EQU 1
MOTOR_2A__0__SHIFT EQU 3
MOTOR_2A__AG EQU CYREG_PRT1_AG
MOTOR_2A__AMUX EQU CYREG_PRT1_AMUX
MOTOR_2A__BIE EQU CYREG_PRT1_BIE
MOTOR_2A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_2A__BYP EQU CYREG_PRT1_BYP
MOTOR_2A__CTL EQU CYREG_PRT1_CTL
MOTOR_2A__DM0 EQU CYREG_PRT1_DM0
MOTOR_2A__DM1 EQU CYREG_PRT1_DM1
MOTOR_2A__DM2 EQU CYREG_PRT1_DM2
MOTOR_2A__DR EQU CYREG_PRT1_DR
MOTOR_2A__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_2A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_2A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_2A__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_2A__MASK EQU 0x08
MOTOR_2A__PORT EQU 1
MOTOR_2A__PRT EQU CYREG_PRT1_PRT
MOTOR_2A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_2A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_2A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_2A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_2A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_2A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_2A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_2A__PS EQU CYREG_PRT1_PS
MOTOR_2A__SHIFT EQU 3
MOTOR_2A__SLW EQU CYREG_PRT1_SLW

; MOTOR_2B
MOTOR_2B__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
MOTOR_2B__0__MASK EQU 0x10
MOTOR_2B__0__PC EQU CYREG_PRT1_PC4
MOTOR_2B__0__PORT EQU 1
MOTOR_2B__0__SHIFT EQU 4
MOTOR_2B__AG EQU CYREG_PRT1_AG
MOTOR_2B__AMUX EQU CYREG_PRT1_AMUX
MOTOR_2B__BIE EQU CYREG_PRT1_BIE
MOTOR_2B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_2B__BYP EQU CYREG_PRT1_BYP
MOTOR_2B__CTL EQU CYREG_PRT1_CTL
MOTOR_2B__DM0 EQU CYREG_PRT1_DM0
MOTOR_2B__DM1 EQU CYREG_PRT1_DM1
MOTOR_2B__DM2 EQU CYREG_PRT1_DM2
MOTOR_2B__DR EQU CYREG_PRT1_DR
MOTOR_2B__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_2B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_2B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_2B__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_2B__MASK EQU 0x10
MOTOR_2B__PORT EQU 1
MOTOR_2B__PRT EQU CYREG_PRT1_PRT
MOTOR_2B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_2B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_2B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_2B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_2B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_2B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_2B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_2B__PS EQU CYREG_PRT1_PS
MOTOR_2B__SHIFT EQU 4
MOTOR_2B__SLW EQU CYREG_PRT1_SLW

; MOTOR_EN
MOTOR_EN__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
MOTOR_EN__0__MASK EQU 0x20
MOTOR_EN__0__PC EQU CYREG_PRT1_PC5
MOTOR_EN__0__PORT EQU 1
MOTOR_EN__0__SHIFT EQU 5
MOTOR_EN__1__INTTYPE EQU CYREG_PICU1_INTTYPE6
MOTOR_EN__1__MASK EQU 0x40
MOTOR_EN__1__PC EQU CYREG_PRT1_PC6
MOTOR_EN__1__PORT EQU 1
MOTOR_EN__1__SHIFT EQU 6
MOTOR_EN__AG EQU CYREG_PRT1_AG
MOTOR_EN__AMUX EQU CYREG_PRT1_AMUX
MOTOR_EN__BIE EQU CYREG_PRT1_BIE
MOTOR_EN__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_EN__BYP EQU CYREG_PRT1_BYP
MOTOR_EN__CTL EQU CYREG_PRT1_CTL
MOTOR_EN__DM0 EQU CYREG_PRT1_DM0
MOTOR_EN__DM1 EQU CYREG_PRT1_DM1
MOTOR_EN__DM2 EQU CYREG_PRT1_DM2
MOTOR_EN__DR EQU CYREG_PRT1_DR
MOTOR_EN__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_EN__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_EN__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_EN__M1__INTTYPE EQU CYREG_PICU1_INTTYPE5
MOTOR_EN__M1__MASK EQU 0x20
MOTOR_EN__M1__PC EQU CYREG_PRT1_PC5
MOTOR_EN__M1__PORT EQU 1
MOTOR_EN__M1__SHIFT EQU 5
MOTOR_EN__M2__INTTYPE EQU CYREG_PICU1_INTTYPE6
MOTOR_EN__M2__MASK EQU 0x40
MOTOR_EN__M2__PC EQU CYREG_PRT1_PC6
MOTOR_EN__M2__PORT EQU 1
MOTOR_EN__M2__SHIFT EQU 6
MOTOR_EN__MASK EQU 0x60
MOTOR_EN__PORT EQU 1
MOTOR_EN__PRT EQU CYREG_PRT1_PRT
MOTOR_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_EN__PS EQU CYREG_PRT1_PS
MOTOR_EN__SHIFT EQU 5
MOTOR_EN__SLW EQU CYREG_PRT1_SLW

; MY_TIMER_TimerUDB
MY_TIMER_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
MY_TIMER_TimerUDB_rstSts_stsreg__0__POS EQU 0
MY_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MY_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
MY_TIMER_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
MY_TIMER_TimerUDB_rstSts_stsreg__2__POS EQU 2
MY_TIMER_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
MY_TIMER_TimerUDB_rstSts_stsreg__3__POS EQU 3
MY_TIMER_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
MY_TIMER_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
MY_TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MY_TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
MY_TIMER_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
MY_TIMER_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
MY_TIMER_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
MY_TIMER_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
MY_TIMER_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
MY_TIMER_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
MY_TIMER_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
MY_TIMER_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
MY_TIMER_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
MY_TIMER_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
MY_TIMER_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
MY_TIMER_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
MY_TIMER_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
MY_TIMER_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
MY_TIMER_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
MY_TIMER_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
MY_TIMER_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
MY_TIMER_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
MY_TIMER_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
MY_TIMER_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
MY_TIMER_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
MY_TIMER_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB10_A0
MY_TIMER_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB10_A1
MY_TIMER_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
MY_TIMER_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB10_D0
MY_TIMER_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB10_D1
MY_TIMER_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
MY_TIMER_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB10_F0
MY_TIMER_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB10_F1
MY_TIMER_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL

; RESET_FF
RESET_FF_Sync_ctrl_reg__0__MASK EQU 0x01
RESET_FF_Sync_ctrl_reg__0__POS EQU 0
RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
RESET_FF_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
RESET_FF_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
RESET_FF_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
RESET_FF_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
RESET_FF_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
RESET_FF_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
RESET_FF_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
RESET_FF_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
RESET_FF_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
RESET_FF_Sync_ctrl_reg__MASK EQU 0x01
RESET_FF_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RESET_FF_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RESET_FF_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; RS485_RX
RS485_RX__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
RS485_RX__0__MASK EQU 0x20
RS485_RX__0__PC EQU CYREG_PRT2_PC5
RS485_RX__0__PORT EQU 2
RS485_RX__0__SHIFT EQU 5
RS485_RX__AG EQU CYREG_PRT2_AG
RS485_RX__AMUX EQU CYREG_PRT2_AMUX
RS485_RX__BIE EQU CYREG_PRT2_BIE
RS485_RX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RS485_RX__BYP EQU CYREG_PRT2_BYP
RS485_RX__CTL EQU CYREG_PRT2_CTL
RS485_RX__DM0 EQU CYREG_PRT2_DM0
RS485_RX__DM1 EQU CYREG_PRT2_DM1
RS485_RX__DM2 EQU CYREG_PRT2_DM2
RS485_RX__DR EQU CYREG_PRT2_DR
RS485_RX__INP_DIS EQU CYREG_PRT2_INP_DIS
RS485_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RS485_RX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RS485_RX__LCD_EN EQU CYREG_PRT2_LCD_EN
RS485_RX__MASK EQU 0x20
RS485_RX__PORT EQU 2
RS485_RX__PRT EQU CYREG_PRT2_PRT
RS485_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RS485_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RS485_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RS485_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RS485_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RS485_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RS485_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RS485_RX__PS EQU CYREG_PRT2_PS
RS485_RX__SHIFT EQU 5
RS485_RX__SLW EQU CYREG_PRT2_SLW

; RS485_TX
RS485_TX__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
RS485_TX__0__MASK EQU 0x80
RS485_TX__0__PC EQU CYREG_PRT2_PC7
RS485_TX__0__PORT EQU 2
RS485_TX__0__SHIFT EQU 7
RS485_TX__AG EQU CYREG_PRT2_AG
RS485_TX__AMUX EQU CYREG_PRT2_AMUX
RS485_TX__BIE EQU CYREG_PRT2_BIE
RS485_TX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RS485_TX__BYP EQU CYREG_PRT2_BYP
RS485_TX__CTL EQU CYREG_PRT2_CTL
RS485_TX__DM0 EQU CYREG_PRT2_DM0
RS485_TX__DM1 EQU CYREG_PRT2_DM1
RS485_TX__DM2 EQU CYREG_PRT2_DM2
RS485_TX__DR EQU CYREG_PRT2_DR
RS485_TX__INP_DIS EQU CYREG_PRT2_INP_DIS
RS485_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RS485_TX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RS485_TX__LCD_EN EQU CYREG_PRT2_LCD_EN
RS485_TX__MASK EQU 0x80
RS485_TX__PORT EQU 2
RS485_TX__PRT EQU CYREG_PRT2_PRT
RS485_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RS485_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RS485_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RS485_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RS485_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RS485_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RS485_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RS485_TX__PS EQU CYREG_PRT2_PS
RS485_TX__SHIFT EQU 7
RS485_TX__SLW EQU CYREG_PRT2_SLW

; CLOCK_PWM
CLOCK_PWM__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
CLOCK_PWM__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
CLOCK_PWM__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
CLOCK_PWM__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK_PWM__INDEX EQU 0x03
CLOCK_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK_PWM__PM_ACT_MSK EQU 0x08
CLOCK_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK_PWM__PM_STBY_MSK EQU 0x08

; FF_STATUS
FF_STATUS_sts_sts_reg__0__MASK EQU 0x01
FF_STATUS_sts_sts_reg__0__POS EQU 0
FF_STATUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
FF_STATUS_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
FF_STATUS_sts_sts_reg__MASK EQU 0x01
FF_STATUS_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB13_MSK
FF_STATUS_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
FF_STATUS_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
FF_STATUS_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
FF_STATUS_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
FF_STATUS_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
FF_STATUS_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB13_ST

; MOTOR_DIR
MOTOR_DIR_Sync_ctrl_reg__0__MASK EQU 0x01
MOTOR_DIR_Sync_ctrl_reg__0__POS EQU 0
MOTOR_DIR_Sync_ctrl_reg__1__MASK EQU 0x02
MOTOR_DIR_Sync_ctrl_reg__1__POS EQU 1
MOTOR_DIR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
MOTOR_DIR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
MOTOR_DIR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
MOTOR_DIR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
MOTOR_DIR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
MOTOR_DIR_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
MOTOR_DIR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
MOTOR_DIR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
MOTOR_DIR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
MOTOR_DIR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
MOTOR_DIR_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
MOTOR_DIR_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
MOTOR_DIR_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
MOTOR_DIR_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
MOTOR_DIR_Sync_ctrl_reg__MASK EQU 0x03
MOTOR_DIR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
MOTOR_DIR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
MOTOR_DIR_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

; RS485_CTS
RS485_CTS_Sync_ctrl_reg__0__MASK EQU 0x01
RS485_CTS_Sync_ctrl_reg__0__POS EQU 0
RS485_CTS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
RS485_CTS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
RS485_CTS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
RS485_CTS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
RS485_CTS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
RS485_CTS_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
RS485_CTS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
RS485_CTS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
RS485_CTS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
RS485_CTS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
RS485_CTS_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
RS485_CTS_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
RS485_CTS_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
RS485_CTS_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
RS485_CTS_Sync_ctrl_reg__MASK EQU 0x01
RS485_CTS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RS485_CTS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RS485_CTS_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

; RS_485_EN
RS_485_EN__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
RS_485_EN__0__MASK EQU 0x40
RS_485_EN__0__PC EQU CYREG_PRT2_PC6
RS_485_EN__0__PORT EQU 2
RS_485_EN__0__SHIFT EQU 6
RS_485_EN__AG EQU CYREG_PRT2_AG
RS_485_EN__AMUX EQU CYREG_PRT2_AMUX
RS_485_EN__BIE EQU CYREG_PRT2_BIE
RS_485_EN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RS_485_EN__BYP EQU CYREG_PRT2_BYP
RS_485_EN__CTL EQU CYREG_PRT2_CTL
RS_485_EN__DM0 EQU CYREG_PRT2_DM0
RS_485_EN__DM1 EQU CYREG_PRT2_DM1
RS_485_EN__DM2 EQU CYREG_PRT2_DM2
RS_485_EN__DR EQU CYREG_PRT2_DR
RS_485_EN__INP_DIS EQU CYREG_PRT2_INP_DIS
RS_485_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RS_485_EN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RS_485_EN__LCD_EN EQU CYREG_PRT2_LCD_EN
RS_485_EN__MASK EQU 0x40
RS_485_EN__PORT EQU 2
RS_485_EN__PRT EQU CYREG_PRT2_PRT
RS_485_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RS_485_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RS_485_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RS_485_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RS_485_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RS_485_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RS_485_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RS_485_EN__PS EQU CYREG_PRT2_PS
RS_485_EN__SHIFT EQU 6
RS_485_EN__SLW EQU CYREG_PRT2_SLW

; CLOCK_UART
CLOCK_UART__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CLOCK_UART__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CLOCK_UART__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CLOCK_UART__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK_UART__INDEX EQU 0x00
CLOCK_UART__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK_UART__PM_ACT_MSK EQU 0x01
CLOCK_UART__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK_UART__PM_STBY_MSK EQU 0x01

; LEFT_RIGHT
LEFT_RIGHT__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LEFT_RIGHT__0__MASK EQU 0x02
LEFT_RIGHT__0__PC EQU CYREG_PRT0_PC1
LEFT_RIGHT__0__PORT EQU 0
LEFT_RIGHT__0__SHIFT EQU 1
LEFT_RIGHT__AG EQU CYREG_PRT0_AG
LEFT_RIGHT__AMUX EQU CYREG_PRT0_AMUX
LEFT_RIGHT__BIE EQU CYREG_PRT0_BIE
LEFT_RIGHT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LEFT_RIGHT__BYP EQU CYREG_PRT0_BYP
LEFT_RIGHT__CTL EQU CYREG_PRT0_CTL
LEFT_RIGHT__DM0 EQU CYREG_PRT0_DM0
LEFT_RIGHT__DM1 EQU CYREG_PRT0_DM1
LEFT_RIGHT__DM2 EQU CYREG_PRT0_DM2
LEFT_RIGHT__DR EQU CYREG_PRT0_DR
LEFT_RIGHT__INP_DIS EQU CYREG_PRT0_INP_DIS
LEFT_RIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LEFT_RIGHT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LEFT_RIGHT__LCD_EN EQU CYREG_PRT0_LCD_EN
LEFT_RIGHT__MASK EQU 0x02
LEFT_RIGHT__PORT EQU 0
LEFT_RIGHT__PRT EQU CYREG_PRT0_PRT
LEFT_RIGHT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LEFT_RIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LEFT_RIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LEFT_RIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LEFT_RIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LEFT_RIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LEFT_RIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LEFT_RIGHT__PS EQU CYREG_PRT0_PS
LEFT_RIGHT__SHIFT EQU 1
LEFT_RIGHT__SLW EQU CYREG_PRT0_SLW

; PWM_MOTORS_PWMUDB
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_MOTORS_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; Signal_1_A
Signal_1_A__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Signal_1_A__0__MASK EQU 0x04
Signal_1_A__0__PC EQU CYREG_PRT12_PC2
Signal_1_A__0__PORT EQU 12
Signal_1_A__0__SHIFT EQU 2
Signal_1_A__AG EQU CYREG_PRT12_AG
Signal_1_A__BIE EQU CYREG_PRT12_BIE
Signal_1_A__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Signal_1_A__BYP EQU CYREG_PRT12_BYP
Signal_1_A__DM0 EQU CYREG_PRT12_DM0
Signal_1_A__DM1 EQU CYREG_PRT12_DM1
Signal_1_A__DM2 EQU CYREG_PRT12_DM2
Signal_1_A__DR EQU CYREG_PRT12_DR
Signal_1_A__INP_DIS EQU CYREG_PRT12_INP_DIS
Signal_1_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Signal_1_A__MASK EQU 0x04
Signal_1_A__PORT EQU 12
Signal_1_A__PRT EQU CYREG_PRT12_PRT
Signal_1_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Signal_1_A__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Signal_1_A__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Signal_1_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Signal_1_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Signal_1_A__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Signal_1_A__PS EQU CYREG_PRT12_PS
Signal_1_A__SHIFT EQU 2
Signal_1_A__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Signal_1_A__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Signal_1_A__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Signal_1_A__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Signal_1_A__SLW EQU CYREG_PRT12_SLW

; Signal_1_B
Signal_1_B__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Signal_1_B__0__MASK EQU 0x08
Signal_1_B__0__PC EQU CYREG_IO_PC_PRT15_PC3
Signal_1_B__0__PORT EQU 15
Signal_1_B__0__SHIFT EQU 3
Signal_1_B__AG EQU CYREG_PRT15_AG
Signal_1_B__AMUX EQU CYREG_PRT15_AMUX
Signal_1_B__BIE EQU CYREG_PRT15_BIE
Signal_1_B__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Signal_1_B__BYP EQU CYREG_PRT15_BYP
Signal_1_B__CTL EQU CYREG_PRT15_CTL
Signal_1_B__DM0 EQU CYREG_PRT15_DM0
Signal_1_B__DM1 EQU CYREG_PRT15_DM1
Signal_1_B__DM2 EQU CYREG_PRT15_DM2
Signal_1_B__DR EQU CYREG_PRT15_DR
Signal_1_B__INP_DIS EQU CYREG_PRT15_INP_DIS
Signal_1_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Signal_1_B__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Signal_1_B__LCD_EN EQU CYREG_PRT15_LCD_EN
Signal_1_B__MASK EQU 0x08
Signal_1_B__PORT EQU 15
Signal_1_B__PRT EQU CYREG_PRT15_PRT
Signal_1_B__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Signal_1_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Signal_1_B__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Signal_1_B__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Signal_1_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Signal_1_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Signal_1_B__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Signal_1_B__PS EQU CYREG_PRT15_PS
Signal_1_B__SHIFT EQU 3
Signal_1_B__SLW EQU CYREG_PRT15_SLW

; Signal_1_C
Signal_1_C__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Signal_1_C__0__MASK EQU 0x04
Signal_1_C__0__PC EQU CYREG_IO_PC_PRT15_PC2
Signal_1_C__0__PORT EQU 15
Signal_1_C__0__SHIFT EQU 2
Signal_1_C__AG EQU CYREG_PRT15_AG
Signal_1_C__AMUX EQU CYREG_PRT15_AMUX
Signal_1_C__BIE EQU CYREG_PRT15_BIE
Signal_1_C__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Signal_1_C__BYP EQU CYREG_PRT15_BYP
Signal_1_C__CTL EQU CYREG_PRT15_CTL
Signal_1_C__DM0 EQU CYREG_PRT15_DM0
Signal_1_C__DM1 EQU CYREG_PRT15_DM1
Signal_1_C__DM2 EQU CYREG_PRT15_DM2
Signal_1_C__DR EQU CYREG_PRT15_DR
Signal_1_C__INP_DIS EQU CYREG_PRT15_INP_DIS
Signal_1_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Signal_1_C__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Signal_1_C__LCD_EN EQU CYREG_PRT15_LCD_EN
Signal_1_C__MASK EQU 0x04
Signal_1_C__PORT EQU 15
Signal_1_C__PRT EQU CYREG_PRT15_PRT
Signal_1_C__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Signal_1_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Signal_1_C__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Signal_1_C__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Signal_1_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Signal_1_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Signal_1_C__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Signal_1_C__PS EQU CYREG_PRT15_PS
Signal_1_C__SHIFT EQU 2
Signal_1_C__SLW EQU CYREG_PRT15_SLW

; Signal_2_A
Signal_2_A__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Signal_2_A__0__MASK EQU 0x02
Signal_2_A__0__PC EQU CYREG_IO_PC_PRT15_PC1
Signal_2_A__0__PORT EQU 15
Signal_2_A__0__SHIFT EQU 1
Signal_2_A__AG EQU CYREG_PRT15_AG
Signal_2_A__AMUX EQU CYREG_PRT15_AMUX
Signal_2_A__BIE EQU CYREG_PRT15_BIE
Signal_2_A__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Signal_2_A__BYP EQU CYREG_PRT15_BYP
Signal_2_A__CTL EQU CYREG_PRT15_CTL
Signal_2_A__DM0 EQU CYREG_PRT15_DM0
Signal_2_A__DM1 EQU CYREG_PRT15_DM1
Signal_2_A__DM2 EQU CYREG_PRT15_DM2
Signal_2_A__DR EQU CYREG_PRT15_DR
Signal_2_A__INP_DIS EQU CYREG_PRT15_INP_DIS
Signal_2_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Signal_2_A__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Signal_2_A__LCD_EN EQU CYREG_PRT15_LCD_EN
Signal_2_A__MASK EQU 0x02
Signal_2_A__PORT EQU 15
Signal_2_A__PRT EQU CYREG_PRT15_PRT
Signal_2_A__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Signal_2_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Signal_2_A__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Signal_2_A__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Signal_2_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Signal_2_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Signal_2_A__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Signal_2_A__PS EQU CYREG_PRT15_PS
Signal_2_A__SHIFT EQU 1
Signal_2_A__SLW EQU CYREG_PRT15_SLW

; Signal_2_B
Signal_2_B__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Signal_2_B__0__MASK EQU 0x01
Signal_2_B__0__PC EQU CYREG_IO_PC_PRT15_PC0
Signal_2_B__0__PORT EQU 15
Signal_2_B__0__SHIFT EQU 0
Signal_2_B__AG EQU CYREG_PRT15_AG
Signal_2_B__AMUX EQU CYREG_PRT15_AMUX
Signal_2_B__BIE EQU CYREG_PRT15_BIE
Signal_2_B__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Signal_2_B__BYP EQU CYREG_PRT15_BYP
Signal_2_B__CTL EQU CYREG_PRT15_CTL
Signal_2_B__DM0 EQU CYREG_PRT15_DM0
Signal_2_B__DM1 EQU CYREG_PRT15_DM1
Signal_2_B__DM2 EQU CYREG_PRT15_DM2
Signal_2_B__DR EQU CYREG_PRT15_DR
Signal_2_B__INP_DIS EQU CYREG_PRT15_INP_DIS
Signal_2_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Signal_2_B__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Signal_2_B__LCD_EN EQU CYREG_PRT15_LCD_EN
Signal_2_B__MASK EQU 0x01
Signal_2_B__PORT EQU 15
Signal_2_B__PRT EQU CYREG_PRT15_PRT
Signal_2_B__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Signal_2_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Signal_2_B__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Signal_2_B__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Signal_2_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Signal_2_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Signal_2_B__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Signal_2_B__PS EQU CYREG_PRT15_PS
Signal_2_B__SHIFT EQU 0
Signal_2_B__SLW EQU CYREG_PRT15_SLW

; Signal_2_C
Signal_2_C__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Signal_2_C__0__MASK EQU 0x80
Signal_2_C__0__PC EQU CYREG_PRT1_PC7
Signal_2_C__0__PORT EQU 1
Signal_2_C__0__SHIFT EQU 7
Signal_2_C__AG EQU CYREG_PRT1_AG
Signal_2_C__AMUX EQU CYREG_PRT1_AMUX
Signal_2_C__BIE EQU CYREG_PRT1_BIE
Signal_2_C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Signal_2_C__BYP EQU CYREG_PRT1_BYP
Signal_2_C__CTL EQU CYREG_PRT1_CTL
Signal_2_C__DM0 EQU CYREG_PRT1_DM0
Signal_2_C__DM1 EQU CYREG_PRT1_DM1
Signal_2_C__DM2 EQU CYREG_PRT1_DM2
Signal_2_C__DR EQU CYREG_PRT1_DR
Signal_2_C__INP_DIS EQU CYREG_PRT1_INP_DIS
Signal_2_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Signal_2_C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Signal_2_C__LCD_EN EQU CYREG_PRT1_LCD_EN
Signal_2_C__MASK EQU 0x80
Signal_2_C__PORT EQU 1
Signal_2_C__PRT EQU CYREG_PRT1_PRT
Signal_2_C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Signal_2_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Signal_2_C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Signal_2_C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Signal_2_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Signal_2_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Signal_2_C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Signal_2_C__PS EQU CYREG_PRT1_PS
Signal_2_C__SHIFT EQU 7
Signal_2_C__SLW EQU CYREG_PRT1_SLW

; UART_RS485_BUART
UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_RS485_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_RS485_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
UART_RS485_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_RS485_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
UART_RS485_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_RS485_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_RS485_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_RS485_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_RS485_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_RS485_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_RS485_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_RS485_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_RS485_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_RS485_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_RS485_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_RS485_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_RS485_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_RS485_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_RS485_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_RS485_BUART_sRX_RxSts__1__MASK EQU 0x02
UART_RS485_BUART_sRX_RxSts__1__POS EQU 1
UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_RS485_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_RS485_BUART_sRX_RxSts__3__POS EQU 3
UART_RS485_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_RS485_BUART_sRX_RxSts__4__POS EQU 4
UART_RS485_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_RS485_BUART_sRX_RxSts__5__POS EQU 5
UART_RS485_BUART_sRX_RxSts__MASK EQU 0x3A
UART_RS485_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_RS485_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_RS485_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB05_A0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB05_A1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB05_D0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB05_D1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB05_F0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB05_F1
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_RS485_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_RS485_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_RS485_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_RS485_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_RS485_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_RS485_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_RS485_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_RS485_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_RS485_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_RS485_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_RS485_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_RS485_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_RS485_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_RS485_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_RS485_BUART_sTX_TxSts__0__POS EQU 0
UART_RS485_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_RS485_BUART_sTX_TxSts__1__POS EQU 1
UART_RS485_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_RS485_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_RS485_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_RS485_BUART_sTX_TxSts__2__POS EQU 2
UART_RS485_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_RS485_BUART_sTX_TxSts__3__POS EQU 3
UART_RS485_BUART_sTX_TxSts__MASK EQU 0x0F
UART_RS485_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_RS485_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_RS485_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST

; UART_RS485_RXInternalInterrupt
UART_RS485_RXInternalInterrupt__ES2_PATCH EQU 0
UART_RS485_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
UART_RS485_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
UART_RS485_RXInternalInterrupt__INTC_MASK EQU 0x02
UART_RS485_RXInternalInterrupt__INTC_NUMBER EQU 1
UART_RS485_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RS485_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
UART_RS485_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
UART_RS485_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
UART_RS485_RXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; COUNTER_ENC_CounterUDB
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

; FTDI_ENABLE
FTDI_ENABLE__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
FTDI_ENABLE__0__MASK EQU 0x08
FTDI_ENABLE__0__PC EQU CYREG_PRT2_PC3
FTDI_ENABLE__0__PORT EQU 2
FTDI_ENABLE__0__SHIFT EQU 3
FTDI_ENABLE__AG EQU CYREG_PRT2_AG
FTDI_ENABLE__AMUX EQU CYREG_PRT2_AMUX
FTDI_ENABLE__BIE EQU CYREG_PRT2_BIE
FTDI_ENABLE__BIT_MASK EQU CYREG_PRT2_BIT_MASK
FTDI_ENABLE__BYP EQU CYREG_PRT2_BYP
FTDI_ENABLE__CTL EQU CYREG_PRT2_CTL
FTDI_ENABLE__DM0 EQU CYREG_PRT2_DM0
FTDI_ENABLE__DM1 EQU CYREG_PRT2_DM1
FTDI_ENABLE__DM2 EQU CYREG_PRT2_DM2
FTDI_ENABLE__DR EQU CYREG_PRT2_DR
FTDI_ENABLE__INP_DIS EQU CYREG_PRT2_INP_DIS
FTDI_ENABLE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
FTDI_ENABLE__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
FTDI_ENABLE__LCD_EN EQU CYREG_PRT2_LCD_EN
FTDI_ENABLE__MASK EQU 0x08
FTDI_ENABLE__PORT EQU 2
FTDI_ENABLE__PRT EQU CYREG_PRT2_PRT
FTDI_ENABLE__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
FTDI_ENABLE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
FTDI_ENABLE__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
FTDI_ENABLE__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
FTDI_ENABLE__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
FTDI_ENABLE__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
FTDI_ENABLE__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
FTDI_ENABLE__PS EQU CYREG_PRT2_PS
FTDI_ENABLE__SHIFT EQU 3
FTDI_ENABLE__SLW EQU CYREG_PRT2_SLW

; FTDI_ENABLE_REG
FTDI_ENABLE_REG_Sync_ctrl_reg__0__MASK EQU 0x01
FTDI_ENABLE_REG_Sync_ctrl_reg__0__POS EQU 0
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
FTDI_ENABLE_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
FTDI_ENABLE_REG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
FTDI_ENABLE_REG_Sync_ctrl_reg__MASK EQU 0x01
FTDI_ENABLE_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
FTDI_ENABLE_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
FTDI_ENABLE_REG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

; PACER_TIMER_TimerHW
PACER_TIMER_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
PACER_TIMER_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
PACER_TIMER_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
PACER_TIMER_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
PACER_TIMER_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
PACER_TIMER_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PACER_TIMER_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PACER_TIMER_TimerHW__PER0 EQU CYREG_TMR0_PER0
PACER_TIMER_TimerHW__PER1 EQU CYREG_TMR0_PER1
PACER_TIMER_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PACER_TIMER_TimerHW__PM_ACT_MSK EQU 0x01
PACER_TIMER_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PACER_TIMER_TimerHW__PM_STBY_MSK EQU 0x01
PACER_TIMER_TimerHW__RT0 EQU CYREG_TMR0_RT0
PACER_TIMER_TimerHW__RT1 EQU CYREG_TMR0_RT1
PACER_TIMER_TimerHW__SR0 EQU CYREG_TMR0_SR0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x04
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x10
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x10

; ISR_RS485_RX
ISR_RS485_RX__ES2_PATCH EQU 0
ISR_RS485_RX__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_RS485_RX__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_RS485_RX__INTC_MASK EQU 0x01
ISR_RS485_RX__INTC_NUMBER EQU 0
ISR_RS485_RX__INTC_PRIOR_NUM EQU 4
ISR_RS485_RX__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
ISR_RS485_RX__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_RS485_RX__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_RS485_RX__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; ISR_WATCHDOG
ISR_WATCHDOG__ES2_PATCH EQU 0
ISR_WATCHDOG__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN2
ISR_WATCHDOG__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD2
ISR_WATCHDOG__INTC_MASK EQU 0x04
ISR_WATCHDOG__INTC_NUMBER EQU 18
ISR_WATCHDOG__INTC_PRIOR_NUM EQU 3
ISR_WATCHDOG__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR18
ISR_WATCHDOG__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN2
ISR_WATCHDOG__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD2
ISR_WATCHDOG__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x24)

; MOTOR_ON_OFF
MOTOR_ON_OFF_Sync_ctrl_reg__0__MASK EQU 0x01
MOTOR_ON_OFF_Sync_ctrl_reg__0__POS EQU 0
MOTOR_ON_OFF_Sync_ctrl_reg__1__MASK EQU 0x02
MOTOR_ON_OFF_Sync_ctrl_reg__1__POS EQU 1
MOTOR_ON_OFF_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
MOTOR_ON_OFF_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
MOTOR_ON_OFF_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
MOTOR_ON_OFF_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
MOTOR_ON_OFF_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
MOTOR_ON_OFF_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
MOTOR_ON_OFF_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
MOTOR_ON_OFF_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
MOTOR_ON_OFF_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
MOTOR_ON_OFF_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
MOTOR_ON_OFF_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
MOTOR_ON_OFF_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
MOTOR_ON_OFF_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
MOTOR_ON_OFF_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
MOTOR_ON_OFF_Sync_ctrl_reg__MASK EQU 0x03
MOTOR_ON_OFF_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
MOTOR_ON_OFF_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
MOTOR_ON_OFF_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

; WATCHDOG_CLK
WATCHDOG_CLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
WATCHDOG_CLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
WATCHDOG_CLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
WATCHDOG_CLK__CFG2_SRC_SEL_MASK EQU 0x07
WATCHDOG_CLK__INDEX EQU 0x02
WATCHDOG_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WATCHDOG_CLK__PM_ACT_MSK EQU 0x04
WATCHDOG_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WATCHDOG_CLK__PM_STBY_MSK EQU 0x04

; VOLTAGE_SENSE
VOLTAGE_SENSE__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
VOLTAGE_SENSE__0__MASK EQU 0x20
VOLTAGE_SENSE__0__PC EQU CYREG_PRT0_PC5
VOLTAGE_SENSE__0__PORT EQU 0
VOLTAGE_SENSE__0__SHIFT EQU 5
VOLTAGE_SENSE__AG EQU CYREG_PRT0_AG
VOLTAGE_SENSE__AMUX EQU CYREG_PRT0_AMUX
VOLTAGE_SENSE__BIE EQU CYREG_PRT0_BIE
VOLTAGE_SENSE__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VOLTAGE_SENSE__BYP EQU CYREG_PRT0_BYP
VOLTAGE_SENSE__CTL EQU CYREG_PRT0_CTL
VOLTAGE_SENSE__DM0 EQU CYREG_PRT0_DM0
VOLTAGE_SENSE__DM1 EQU CYREG_PRT0_DM1
VOLTAGE_SENSE__DM2 EQU CYREG_PRT0_DM2
VOLTAGE_SENSE__DR EQU CYREG_PRT0_DR
VOLTAGE_SENSE__INP_DIS EQU CYREG_PRT0_INP_DIS
VOLTAGE_SENSE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VOLTAGE_SENSE__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VOLTAGE_SENSE__LCD_EN EQU CYREG_PRT0_LCD_EN
VOLTAGE_SENSE__MASK EQU 0x20
VOLTAGE_SENSE__PORT EQU 0
VOLTAGE_SENSE__PRT EQU CYREG_PRT0_PRT
VOLTAGE_SENSE__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VOLTAGE_SENSE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VOLTAGE_SENSE__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VOLTAGE_SENSE__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VOLTAGE_SENSE__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VOLTAGE_SENSE__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VOLTAGE_SENSE__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VOLTAGE_SENSE__PS EQU CYREG_PRT0_PS
VOLTAGE_SENSE__SHIFT EQU 5
VOLTAGE_SENSE__SLW EQU CYREG_PRT0_SLW

; CLOCK_ENCODERS
CLOCK_ENCODERS__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
CLOCK_ENCODERS__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
CLOCK_ENCODERS__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
CLOCK_ENCODERS__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK_ENCODERS__INDEX EQU 0x05
CLOCK_ENCODERS__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK_ENCODERS__PM_ACT_MSK EQU 0x20
CLOCK_ENCODERS__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK_ENCODERS__PM_STBY_MSK EQU 0x20

; RESET_COUNTERS
RESET_COUNTERS_Sync_ctrl_reg__0__MASK EQU 0x01
RESET_COUNTERS_Sync_ctrl_reg__0__POS EQU 0
RESET_COUNTERS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RESET_COUNTERS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
RESET_COUNTERS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
RESET_COUNTERS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
RESET_COUNTERS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
RESET_COUNTERS_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
RESET_COUNTERS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
RESET_COUNTERS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
RESET_COUNTERS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
RESET_COUNTERS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RESET_COUNTERS_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
RESET_COUNTERS_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
RESET_COUNTERS_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
RESET_COUNTERS_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
RESET_COUNTERS_Sync_ctrl_reg__MASK EQU 0x01
RESET_COUNTERS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RESET_COUNTERS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RESET_COUNTERS_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

; SHIFTREG_ENC_1_bSR
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB10_A0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB10_A1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB10_D0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB10_D1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB10_F0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB10_F1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB11_A0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB11_A1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB11_D0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB11_D1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB11_F0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB11_F1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB12_A0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB12_A1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB12_D0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB12_D1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB12_F0
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB12_F1
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SHIFTREG_ENC_1_bSR_sC24_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SHIFTREG_ENC_1_bSR_StsReg__1__MASK EQU 0x02
SHIFTREG_ENC_1_bSR_StsReg__1__POS EQU 1
SHIFTREG_ENC_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SHIFTREG_ENC_1_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SHIFTREG_ENC_1_bSR_StsReg__3__MASK EQU 0x08
SHIFTREG_ENC_1_bSR_StsReg__3__POS EQU 3
SHIFTREG_ENC_1_bSR_StsReg__4__MASK EQU 0x10
SHIFTREG_ENC_1_bSR_StsReg__4__POS EQU 4
SHIFTREG_ENC_1_bSR_StsReg__5__MASK EQU 0x20
SHIFTREG_ENC_1_bSR_StsReg__5__POS EQU 5
SHIFTREG_ENC_1_bSR_StsReg__6__MASK EQU 0x40
SHIFTREG_ENC_1_bSR_StsReg__6__POS EQU 6
SHIFTREG_ENC_1_bSR_StsReg__MASK EQU 0x7A
SHIFTREG_ENC_1_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
SHIFTREG_ENC_1_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SHIFTREG_ENC_1_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SHIFTREG_ENC_1_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SHIFTREG_ENC_1_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
SHIFTREG_ENC_1_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
SHIFTREG_ENC_1_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB12_ST
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__0__POS EQU 0
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; SHIFTREG_ENC_2_bSR
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB13_A0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB13_A1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB13_D0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB13_D1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB13_F0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB13_F1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB14_A0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB14_A1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB14_D0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB14_D1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB14_F0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB14_F1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB15_A0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB15_A1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB15_D0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB15_D1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB15_F0
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB15_F1
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SHIFTREG_ENC_2_bSR_sC24_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SHIFTREG_ENC_2_bSR_StsReg__1__MASK EQU 0x02
SHIFTREG_ENC_2_bSR_StsReg__1__POS EQU 1
SHIFTREG_ENC_2_bSR_StsReg__3__MASK EQU 0x08
SHIFTREG_ENC_2_bSR_StsReg__3__POS EQU 3
SHIFTREG_ENC_2_bSR_StsReg__4__MASK EQU 0x10
SHIFTREG_ENC_2_bSR_StsReg__4__POS EQU 4
SHIFTREG_ENC_2_bSR_StsReg__5__MASK EQU 0x20
SHIFTREG_ENC_2_bSR_StsReg__5__POS EQU 5
SHIFTREG_ENC_2_bSR_StsReg__6__MASK EQU 0x40
SHIFTREG_ENC_2_bSR_StsReg__6__POS EQU 6
SHIFTREG_ENC_2_bSR_StsReg__MASK EQU 0x7A
SHIFTREG_ENC_2_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
SHIFTREG_ENC_2_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SHIFTREG_ENC_2_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SHIFTREG_ENC_2_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SHIFTREG_ENC_2_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
SHIFTREG_ENC_2_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
SHIFTREG_ENC_2_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__0__POS EQU 0
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB15_CTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; SHIFTREG_ENC_3_bSR
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB06_A0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB06_A1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB06_D0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB06_D1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB06_F0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB06_F1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB07_A0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB07_A1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB07_D0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB07_D1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB07_F0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB07_F1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB08_A0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB08_A1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB08_D0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB08_D1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB08_F0
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB08_F1
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SHIFTREG_ENC_3_bSR_sC24_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SHIFTREG_ENC_3_bSR_StsReg__1__MASK EQU 0x02
SHIFTREG_ENC_3_bSR_StsReg__1__POS EQU 1
SHIFTREG_ENC_3_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SHIFTREG_ENC_3_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SHIFTREG_ENC_3_bSR_StsReg__3__MASK EQU 0x08
SHIFTREG_ENC_3_bSR_StsReg__3__POS EQU 3
SHIFTREG_ENC_3_bSR_StsReg__4__MASK EQU 0x10
SHIFTREG_ENC_3_bSR_StsReg__4__POS EQU 4
SHIFTREG_ENC_3_bSR_StsReg__5__MASK EQU 0x20
SHIFTREG_ENC_3_bSR_StsReg__5__POS EQU 5
SHIFTREG_ENC_3_bSR_StsReg__6__MASK EQU 0x40
SHIFTREG_ENC_3_bSR_StsReg__6__POS EQU 6
SHIFTREG_ENC_3_bSR_StsReg__MASK EQU 0x7A
SHIFTREG_ENC_3_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SHIFTREG_ENC_3_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SHIFTREG_ENC_3_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SHIFTREG_ENC_3_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SHIFTREG_ENC_3_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
SHIFTREG_ENC_3_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
SHIFTREG_ENC_3_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB08_ST
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__0__POS EQU 0
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB08_CTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; SHIFTREG_ENC_4_bSR
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB04_A0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB04_A1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB04_D0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB04_D1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB04_F0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB04_F1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB05_A0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB05_A1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB05_D0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB05_D1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB05_F0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB05_F1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B1_UDB06_A0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B1_UDB06_A1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B1_UDB06_D0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B1_UDB06_D1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B1_UDB06_F0
SHIFTREG_ENC_4_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B1_UDB06_F1
SHIFTREG_ENC_4_bSR_StsReg__1__MASK EQU 0x02
SHIFTREG_ENC_4_bSR_StsReg__1__POS EQU 1
SHIFTREG_ENC_4_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SHIFTREG_ENC_4_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SHIFTREG_ENC_4_bSR_StsReg__3__MASK EQU 0x08
SHIFTREG_ENC_4_bSR_StsReg__3__POS EQU 3
SHIFTREG_ENC_4_bSR_StsReg__4__MASK EQU 0x10
SHIFTREG_ENC_4_bSR_StsReg__4__POS EQU 4
SHIFTREG_ENC_4_bSR_StsReg__5__MASK EQU 0x20
SHIFTREG_ENC_4_bSR_StsReg__5__POS EQU 5
SHIFTREG_ENC_4_bSR_StsReg__6__MASK EQU 0x40
SHIFTREG_ENC_4_bSR_StsReg__6__POS EQU 6
SHIFTREG_ENC_4_bSR_StsReg__MASK EQU 0x7A
SHIFTREG_ENC_4_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
SHIFTREG_ENC_4_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SHIFTREG_ENC_4_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB06_ST
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__0__POS EQU 0
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB05_CTL
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SHIFTREG_ENC_4_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; CURRENT_SENSE_1
CURRENT_SENSE_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
CURRENT_SENSE_1__0__MASK EQU 0x40
CURRENT_SENSE_1__0__PC EQU CYREG_PRT0_PC6
CURRENT_SENSE_1__0__PORT EQU 0
CURRENT_SENSE_1__0__SHIFT EQU 6
CURRENT_SENSE_1__AG EQU CYREG_PRT0_AG
CURRENT_SENSE_1__AMUX EQU CYREG_PRT0_AMUX
CURRENT_SENSE_1__BIE EQU CYREG_PRT0_BIE
CURRENT_SENSE_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CURRENT_SENSE_1__BYP EQU CYREG_PRT0_BYP
CURRENT_SENSE_1__CTL EQU CYREG_PRT0_CTL
CURRENT_SENSE_1__DM0 EQU CYREG_PRT0_DM0
CURRENT_SENSE_1__DM1 EQU CYREG_PRT0_DM1
CURRENT_SENSE_1__DM2 EQU CYREG_PRT0_DM2
CURRENT_SENSE_1__DR EQU CYREG_PRT0_DR
CURRENT_SENSE_1__INP_DIS EQU CYREG_PRT0_INP_DIS
CURRENT_SENSE_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CURRENT_SENSE_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CURRENT_SENSE_1__LCD_EN EQU CYREG_PRT0_LCD_EN
CURRENT_SENSE_1__MASK EQU 0x40
CURRENT_SENSE_1__PORT EQU 0
CURRENT_SENSE_1__PRT EQU CYREG_PRT0_PRT
CURRENT_SENSE_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CURRENT_SENSE_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CURRENT_SENSE_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CURRENT_SENSE_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CURRENT_SENSE_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CURRENT_SENSE_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CURRENT_SENSE_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CURRENT_SENSE_1__PS EQU CYREG_PRT0_PS
CURRENT_SENSE_1__SHIFT EQU 6
CURRENT_SENSE_1__SLW EQU CYREG_PRT0_SLW

; CURRENT_SENSE_2
CURRENT_SENSE_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
CURRENT_SENSE_2__0__MASK EQU 0x80
CURRENT_SENSE_2__0__PC EQU CYREG_PRT0_PC7
CURRENT_SENSE_2__0__PORT EQU 0
CURRENT_SENSE_2__0__SHIFT EQU 7
CURRENT_SENSE_2__AG EQU CYREG_PRT0_AG
CURRENT_SENSE_2__AMUX EQU CYREG_PRT0_AMUX
CURRENT_SENSE_2__BIE EQU CYREG_PRT0_BIE
CURRENT_SENSE_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CURRENT_SENSE_2__BYP EQU CYREG_PRT0_BYP
CURRENT_SENSE_2__CTL EQU CYREG_PRT0_CTL
CURRENT_SENSE_2__DM0 EQU CYREG_PRT0_DM0
CURRENT_SENSE_2__DM1 EQU CYREG_PRT0_DM1
CURRENT_SENSE_2__DM2 EQU CYREG_PRT0_DM2
CURRENT_SENSE_2__DR EQU CYREG_PRT0_DR
CURRENT_SENSE_2__INP_DIS EQU CYREG_PRT0_INP_DIS
CURRENT_SENSE_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CURRENT_SENSE_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CURRENT_SENSE_2__LCD_EN EQU CYREG_PRT0_LCD_EN
CURRENT_SENSE_2__MASK EQU 0x80
CURRENT_SENSE_2__PORT EQU 0
CURRENT_SENSE_2__PRT EQU CYREG_PRT0_PRT
CURRENT_SENSE_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CURRENT_SENSE_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CURRENT_SENSE_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CURRENT_SENSE_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CURRENT_SENSE_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CURRENT_SENSE_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CURRENT_SENSE_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CURRENT_SENSE_2__PS EQU CYREG_PRT0_PS
CURRENT_SENSE_2__SHIFT EQU 7
CURRENT_SENSE_2__SLW EQU CYREG_PRT0_SLW

; WATCHDOG_COUNTER_CounterHW
WATCHDOG_COUNTER_CounterHW__CAP0 EQU CYREG_TMR1_CAP0
WATCHDOG_COUNTER_CounterHW__CAP1 EQU CYREG_TMR1_CAP1
WATCHDOG_COUNTER_CounterHW__CFG0 EQU CYREG_TMR1_CFG0
WATCHDOG_COUNTER_CounterHW__CFG1 EQU CYREG_TMR1_CFG1
WATCHDOG_COUNTER_CounterHW__CFG2 EQU CYREG_TMR1_CFG2
WATCHDOG_COUNTER_CounterHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
WATCHDOG_COUNTER_CounterHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
WATCHDOG_COUNTER_CounterHW__PER0 EQU CYREG_TMR1_PER0
WATCHDOG_COUNTER_CounterHW__PER1 EQU CYREG_TMR1_PER1
WATCHDOG_COUNTER_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
WATCHDOG_COUNTER_CounterHW__PM_ACT_MSK EQU 0x02
WATCHDOG_COUNTER_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
WATCHDOG_COUNTER_CounterHW__PM_STBY_MSK EQU 0x02
WATCHDOG_COUNTER_CounterHW__RT0 EQU CYREG_TMR1_RT0
WATCHDOG_COUNTER_CounterHW__RT1 EQU CYREG_TMR1_RT1
WATCHDOG_COUNTER_CounterHW__SR0 EQU CYREG_TMR1_SR0

; WATCHDOG_ENABLER
WATCHDOG_ENABLER_Sync_ctrl_reg__0__MASK EQU 0x01
WATCHDOG_ENABLER_Sync_ctrl_reg__0__POS EQU 0
WATCHDOG_ENABLER_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
WATCHDOG_ENABLER_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
WATCHDOG_ENABLER_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
WATCHDOG_ENABLER_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
WATCHDOG_ENABLER_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
WATCHDOG_ENABLER_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
WATCHDOG_ENABLER_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
WATCHDOG_ENABLER_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
WATCHDOG_ENABLER_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
WATCHDOG_ENABLER_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
WATCHDOG_ENABLER_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
WATCHDOG_ENABLER_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
WATCHDOG_ENABLER_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
WATCHDOG_ENABLER_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
WATCHDOG_ENABLER_Sync_ctrl_reg__MASK EQU 0x01
WATCHDOG_ENABLER_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
WATCHDOG_ENABLER_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
WATCHDOG_ENABLER_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; WATCHDOG_REFRESH
WATCHDOG_REFRESH_Sync_ctrl_reg__0__MASK EQU 0x01
WATCHDOG_REFRESH_Sync_ctrl_reg__0__POS EQU 0
WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
WATCHDOG_REFRESH_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
WATCHDOG_REFRESH_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
WATCHDOG_REFRESH_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
WATCHDOG_REFRESH_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
WATCHDOG_REFRESH_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
WATCHDOG_REFRESH_Sync_ctrl_reg__MASK EQU 0x01
WATCHDOG_REFRESH_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
WATCHDOG_REFRESH_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
WATCHDOG_REFRESH_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CY_PROJECT_NAME LIT 'firmware'
CY_VERSION LIT 'PSoC Creator  3.3 SP1'
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E093069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 1
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 LIT '5.0'
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 LIT '5.0'
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 LIT '5.0'
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 LIT '5.0'
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
