# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:40 on May 02,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module Counter
# -- Compiling module Counter_testbench
# 
# Top level modules:
# 	Counter_testbench
# End time: 18:19:40 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Counter_testbench 
# Start time: 18:19:40 on May 02,2018
# Loading sv_std.std
# Loading work.Counter_testbench
# Loading work.Counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./Counter.sv(53)
#    Time: 553 ps  Iteration: 0  Instance: /Counter_testbench
# Break in Module Counter_testbench at ./Counter.sv line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:46 on May 02,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module Counter
# -- Compiling module Counter_testbench
# 
# Top level modules:
# 	Counter_testbench
# End time: 18:20:46 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:20:51 on May 02,2018, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Counter_testbench 
# Start time: 18:20:51 on May 02,2018
# Loading sv_std.std
# Loading work.Counter_testbench
# Loading work.Counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./Counter.sv(53)
#    Time: 553 ps  Iteration: 0  Instance: /Counter_testbench
# Break in Module Counter_testbench at ./Counter.sv line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:13 on May 02,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module Counter
# -- Compiling module Counter_testbench
# 
# Top level modules:
# 	Counter_testbench
# End time: 18:21:13 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:21:16 on May 02,2018, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Counter_testbench 
# Start time: 18:21:16 on May 02,2018
# Loading sv_std.std
# Loading work.Counter_testbench
# Loading work.Counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:34 on May 02,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module Counter
# -- Compiling module Counter_testbench
# 
# Top level modules:
# 	Counter_testbench
# End time: 18:22:34 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:22:36 on May 02,2018, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Counter_testbench 
# Start time: 18:22:37 on May 02,2018
# Loading sv_std.std
# Loading work.Counter_testbench
# Loading work.Counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./Counter.sv(53)
#    Time: 553 ps  Iteration: 0  Instance: /Counter_testbench
# Break in Module Counter_testbench at ./Counter.sv line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:02 on May 02,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module Counter
# -- Compiling module Counter_testbench
# 
# Top level modules:
# 	Counter_testbench
# End time: 18:23:03 on May 02,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:23:06 on May 02,2018, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Counter_testbench 
# Start time: 18:23:06 on May 02,2018
# Loading sv_std.std
# Loading work.Counter_testbench
# Loading work.Counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./Counter.sv(53)
#    Time: 553 ps  Iteration: 0  Instance: /Counter_testbench
# Break in Module Counter_testbench at ./Counter.sv line 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:15 on May 02,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module Counter
# -- Compiling module Counter_testbench
# 
# Top level modules:
# 	Counter_testbench
# End time: 18:24:15 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:24:20 on May 02,2018, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Counter_testbench 
# Start time: 18:24:20 on May 02,2018
# Loading sv_std.std
# Loading work.Counter_testbench
# Loading work.Counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:56 on May 02,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module Counter
# -- Compiling module Counter_testbench
# 
# Top level modules:
# 	Counter_testbench
# End time: 18:24:56 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:24:58 on May 02,2018, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Counter_testbench 
# Start time: 18:24:58 on May 02,2018
# Loading sv_std.std
# Loading work.Counter_testbench
# Loading work.Counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:21 on May 02,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module Counter
# -- Compiling module Counter_testbench
# 
# Top level modules:
# 	Counter_testbench
# End time: 18:25:21 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:25:23 on May 02,2018, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Counter_testbench 
# Start time: 18:25:23 on May 02,2018
# Loading sv_std.std
# Loading work.Counter_testbench
# Loading work.Counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:59 on May 02,2018
# vlog -reportprogress 300 ./Counter.sv 
# -- Compiling module Counter
# -- Compiling module Counter_testbench
# 
# Top level modules:
# 	Counter_testbench
# End time: 18:25:59 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:26:02 on May 02,2018, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Counter_testbench 
# Start time: 18:26:02 on May 02,2018
# Loading sv_std.std
# Loading work.Counter_testbench
# Loading work.Counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
#  x
# End time: 19:27:04 on May 02,2018, Elapsed time: 1:01:02
# Errors: 0, Warnings: 0
