#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jun 20 17:04:47 2016
# Process ID: 3055
# Current directory: /home/node003/work/proj/spiral/dma/project_1
# Command line: vivado project_1.xpr
# Log file: /home/node003/work/proj/spiral/dma/project_1/vivado.log
# Journal file: /home/node003/work/proj/spiral/dma/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5771.023 ; gain = 120.766 ; free physical = 28918 ; free virtual = 63140
open_bd_design {/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- user.org:user:axi_fft:1.0 - axi_fft_0
Successfully read diagram <design_1> from BD file </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5865.777 ; gain = 92.754 ; free physical = 28895 ; free virtual = 63158
delete_bd_objs [get_bd_cells axi_fft_0]
set_property location {1.5 41 -329} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5874.578 ; gain = 6.883 ; free physical = 28869 ; free virtual = 63133
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ahblite_axi_bridge:3.0 ahblite_axi_bridge_0
endgroup
set_property location {0.5 -346 -261} [get_bd_cells ahblite_axi_bridge_0]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user myip 1.0 -dir /home/node003/work/proj/spiral/dma/ip_repo
add_peripheral_interface s_axi_lite -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:myip:1.0]
set_property VALUE 512 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces s_axi_lite -of_objects [ipx::find_open_core user.org:user:myip:1.0]]]
add_peripheral_interface m_axi -interface_mode master -axi_type full [ipx::find_open_core user.org:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:myip:1.0]
WARNING: [IP_Flow 19-627] AddressBlock Parameter 'OFFSET_BASE_PARAM': XPath expression failed: Undefined parameter "ADDRBLOCKPARAM_VALUE.s_axi_lite_reg.OFFSET_BASE_PARAM" used in XPATH expression "ADDRBLOCKPARAM_VALUE.s_axi_lite_reg.OFFSET_BASE_PARAM".
WARNING: [IP_Flow 19-627] AddressBlock Parameter 'OFFSET_HIGH_PARAM': XPath expression failed: Undefined parameter "ADDRBLOCKPARAM_VALUE.s_axi_lite_reg.OFFSET_HIGH_PARAM" used in XPATH expression "ADDRBLOCKPARAM_VALUE.s_axi_lite_reg.OFFSET_HIGH_PARAM".
write_peripheral [ipx::find_open_core user.org:user:myip:1.0]
set_property  ip_repo_paths  {/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_myip_v1_0 -directory /home/node003/work/proj/spiral/dma/ip_repo /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/ip_repo/edit_myip_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 20 17:14:25 2016...
startgroup
create_bd_cell -type ip -vlnv user.org:user:myip:1.0 myip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myip_0/s_axi_lite]
</myip_0/s_axi_lite/s_axi_lite_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
delete_bd_objs [get_bd_cells ahblite_axi_bridge_0]
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/myip_0/m_axi" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </myip_0/m_axi> at <0x00000000 [ 1G ]>
endgroup
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
delete_bd_objs [get_bd_intf_nets myip_0_m_axi]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
ipx::unload_core /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 21 09:39:56 2016...
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/myip_v1_0_project/myip_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 21 09:53:24 2016...
delete_bd_objs [get_bd_cells myip_0]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user myipnew 1.0 -dir /home/node003/work/proj/spiral/dma/ip_repo
add_peripheral_interface S_axi_config -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:myipnew:1.0]
add_peripheral_interface M_axi_descriptor -interface_mode master -axi_type lite [ipx::find_open_core user.org:user:myipnew:1.0]
add_peripheral_interface M_axi_hp -interface_mode master -axi_type full [ipx::find_open_core user.org:user:myipnew:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:myipnew:1.0]
WARNING: [IP_Flow 19-627] AddressBlock Parameter 'OFFSET_BASE_PARAM': XPath expression failed: Undefined parameter "ADDRBLOCKPARAM_VALUE.S_axi_config_reg.OFFSET_BASE_PARAM" used in XPATH expression "ADDRBLOCKPARAM_VALUE.S_axi_config_reg.OFFSET_BASE_PARAM".
WARNING: [IP_Flow 19-627] AddressBlock Parameter 'OFFSET_HIGH_PARAM': XPath expression failed: Undefined parameter "ADDRBLOCKPARAM_VALUE.S_axi_config_reg.OFFSET_HIGH_PARAM" used in XPATH expression "ADDRBLOCKPARAM_VALUE.S_axi_config_reg.OFFSET_HIGH_PARAM".
write_peripheral [ipx::find_open_core user.org:user:myipnew:1.0]
set_property  ip_repo_paths  {/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0 /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0 /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:myipnew:1.0 myipnew_0
endgroup
set_property location {1.5 509 -716} [get_bd_cells myipnew_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myipnew_0/S_axi_config]
</myipnew_0/S_axi_config/S_axi_config_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins myipnew_0/M_axi_descriptor]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </myipnew_0/M_axi_descriptor> at <0x00000000 [ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins myipnew_0/M_axi_hp]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </myipnew_0/M_axi_hp> at <0x00000000 [ 1G ]>
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
delete_bd_objs [get_bd_intf_nets myipnew_0_M_axi_descriptor]
delete_bd_objs [get_bd_intf_nets myipnew_0_M_axi_hp] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_processing_system7_0_50M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myipnew_0/S_axi_config]
</myipnew_0/S_axi_config/S_axi_config_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/myipnew_0/M_axi_descriptor" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
</processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is being mapped into </myipnew_0/M_axi_descriptor> at <0x00000000 [ 1G ]>
</processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is being mapped into </myipnew_0/M_axi_descriptor> at <0xFC000000 [ 32M ]>
</processing_system7_0/S_AXI_GP0/GP0_IOP> is being mapped into </myipnew_0/M_axi_descriptor> at <0xE0000000 [ 4M ]>
</processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> is being mapped into </myipnew_0/M_axi_descriptor> at <0x40000000 [ 1G ]>
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/myipnew_0/M_axi_descriptor" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> into conflicting address 0x00000000 [ 1G ] in address space </myipnew_0/M_axi_descriptor>. This must be resolved before passing validation
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </myipnew_0/M_axi_descriptor> at <0x00000000 [ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myipnew_0/M_axi_hp]
</processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is being mapped into </myipnew_0/M_axi_hp> at <0xFC000000 [ 32M ]>
</processing_system7_0/S_AXI_GP0/GP0_IOP> is being mapped into </myipnew_0/M_axi_hp> at <0xE0000000 [ 4M ]>
</processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> is being mapped into </myipnew_0/M_axi_hp> at <0x40000000 [ 1G ]>
</processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is being mapped into </myipnew_0/M_axi_hp> at <0x00000000 [ 512M ]>
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </myipnew_0/M_axi_hp> at <0x20000000 [ 512M ]>
endgroup
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
delete_bd_objs [get_bd_intf_nets myipnew_0_M_axi_hp] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets myipnew_0_M_axi_descriptor] [get_bd_cells myipnew_0]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/node003/work/proj/spiral/dma/ip_repo/myip_1.0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
