Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  2 22:32:53 2019
| Host         : PC_Fabian running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TailLights_timing_summary_routed.rpt -pb TailLights_timing_summary_routed.pb -rpx TailLights_timing_summary_routed.rpx -warn_on_violation
| Design       : TailLights
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[23]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.036        0.000                      0                  223        0.129        0.000                      0                  223        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.036        0.000                      0                  223        0.129        0.000                      0                  223        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/off_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/off_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.133ns (30.330%)  route 2.603ns (69.670%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.478     5.555 f  rightLoop/brightnessControllerB/off_count_reg[7]/Q
                         net (fo=10, routed)          1.176     6.732    rightLoop/brightnessControllerB/off_count_reg_n_0_[7]
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.324     7.056 r  rightLoop/brightnessControllerB/off_count[7]_i_4__3/O
                         net (fo=2, routed)           0.851     7.907    rightLoop/brightnessControllerB/off_count[7]_i_4__3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.238 r  rightLoop/brightnessControllerB/off_count[7]_i_1__3/O
                         net (fo=8, routed)           0.575     8.813    rightLoop/brightnessControllerB/off_count[7]_i_1__3_n_0
    SLICE_X10Y28         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.439    14.780    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[3]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y28         FDCE (Setup_fdce_C_CE)      -0.169    14.849    rightLoop/brightnessControllerB/off_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/off_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/off_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.133ns (30.330%)  route 2.603ns (69.670%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.478     5.555 f  rightLoop/brightnessControllerB/off_count_reg[7]/Q
                         net (fo=10, routed)          1.176     6.732    rightLoop/brightnessControllerB/off_count_reg_n_0_[7]
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.324     7.056 r  rightLoop/brightnessControllerB/off_count[7]_i_4__3/O
                         net (fo=2, routed)           0.851     7.907    rightLoop/brightnessControllerB/off_count[7]_i_4__3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.238 r  rightLoop/brightnessControllerB/off_count[7]_i_1__3/O
                         net (fo=8, routed)           0.575     8.813    rightLoop/brightnessControllerB/off_count[7]_i_1__3_n_0
    SLICE_X10Y28         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.439    14.780    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[5]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y28         FDCE (Setup_fdce_C_CE)      -0.169    14.849    rightLoop/brightnessControllerB/off_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/off_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/off_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.133ns (30.584%)  route 2.572ns (69.416%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.478     5.555 f  rightLoop/brightnessControllerB/off_count_reg[7]/Q
                         net (fo=10, routed)          1.176     6.732    rightLoop/brightnessControllerB/off_count_reg_n_0_[7]
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.324     7.056 r  rightLoop/brightnessControllerB/off_count[7]_i_4__3/O
                         net (fo=2, routed)           0.851     7.907    rightLoop/brightnessControllerB/off_count[7]_i_4__3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.238 r  rightLoop/brightnessControllerB/off_count[7]_i_1__3/O
                         net (fo=8, routed)           0.544     8.782    rightLoop/brightnessControllerB/off_count[7]_i_1__3_n_0
    SLICE_X8Y28          FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.438    14.779    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[6]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y28          FDCE (Setup_fdce_C_CE)      -0.169    14.835    rightLoop/brightnessControllerB/off_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/off_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/off_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.133ns (30.987%)  route 2.523ns (69.013%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.478     5.555 f  rightLoop/brightnessControllerB/off_count_reg[7]/Q
                         net (fo=10, routed)          1.176     6.732    rightLoop/brightnessControllerB/off_count_reg_n_0_[7]
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.324     7.056 r  rightLoop/brightnessControllerB/off_count[7]_i_4__3/O
                         net (fo=2, routed)           0.851     7.907    rightLoop/brightnessControllerB/off_count[7]_i_4__3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.238 r  rightLoop/brightnessControllerB/off_count[7]_i_1__3/O
                         net (fo=8, routed)           0.496     8.734    rightLoop/brightnessControllerB/off_count[7]_i_1__3_n_0
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.440    14.781    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[0]/C
                         clock pessimism              0.296    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X10Y29         FDCE (Setup_fdce_C_CE)      -0.169    14.873    rightLoop/brightnessControllerB/off_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/off_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/off_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.133ns (30.987%)  route 2.523ns (69.013%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.478     5.555 f  rightLoop/brightnessControllerB/off_count_reg[7]/Q
                         net (fo=10, routed)          1.176     6.732    rightLoop/brightnessControllerB/off_count_reg_n_0_[7]
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.324     7.056 r  rightLoop/brightnessControllerB/off_count[7]_i_4__3/O
                         net (fo=2, routed)           0.851     7.907    rightLoop/brightnessControllerB/off_count[7]_i_4__3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.238 r  rightLoop/brightnessControllerB/off_count[7]_i_1__3/O
                         net (fo=8, routed)           0.496     8.734    rightLoop/brightnessControllerB/off_count[7]_i_1__3_n_0
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.440    14.781    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[1]/C
                         clock pessimism              0.296    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X10Y29         FDCE (Setup_fdce_C_CE)      -0.169    14.873    rightLoop/brightnessControllerB/off_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/off_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/off_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.133ns (30.987%)  route 2.523ns (69.013%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.478     5.555 f  rightLoop/brightnessControllerB/off_count_reg[7]/Q
                         net (fo=10, routed)          1.176     6.732    rightLoop/brightnessControllerB/off_count_reg_n_0_[7]
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.324     7.056 r  rightLoop/brightnessControllerB/off_count[7]_i_4__3/O
                         net (fo=2, routed)           0.851     7.907    rightLoop/brightnessControllerB/off_count[7]_i_4__3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.238 r  rightLoop/brightnessControllerB/off_count[7]_i_1__3/O
                         net (fo=8, routed)           0.496     8.734    rightLoop/brightnessControllerB/off_count[7]_i_1__3_n_0
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.440    14.781    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[2]/C
                         clock pessimism              0.296    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X10Y29         FDCE (Setup_fdce_C_CE)      -0.169    14.873    rightLoop/brightnessControllerB/off_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/off_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/off_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.133ns (30.987%)  route 2.523ns (69.013%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.478     5.555 f  rightLoop/brightnessControllerB/off_count_reg[7]/Q
                         net (fo=10, routed)          1.176     6.732    rightLoop/brightnessControllerB/off_count_reg_n_0_[7]
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.324     7.056 r  rightLoop/brightnessControllerB/off_count[7]_i_4__3/O
                         net (fo=2, routed)           0.851     7.907    rightLoop/brightnessControllerB/off_count[7]_i_4__3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.238 r  rightLoop/brightnessControllerB/off_count[7]_i_1__3/O
                         net (fo=8, routed)           0.496     8.734    rightLoop/brightnessControllerB/off_count[7]_i_1__3_n_0
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.440    14.781    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[7]/C
                         clock pessimism              0.296    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X10Y29         FDCE (Setup_fdce_C_CE)      -0.169    14.873    rightLoop/brightnessControllerB/off_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/off_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/off_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 1.133ns (31.949%)  route 2.413ns (68.051%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.478     5.555 f  rightLoop/brightnessControllerB/off_count_reg[7]/Q
                         net (fo=10, routed)          1.176     6.732    rightLoop/brightnessControllerB/off_count_reg_n_0_[7]
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.324     7.056 r  rightLoop/brightnessControllerB/off_count[7]_i_4__3/O
                         net (fo=2, routed)           0.851     7.907    rightLoop/brightnessControllerB/off_count[7]_i_4__3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.238 r  rightLoop/brightnessControllerB/off_count[7]_i_1__3/O
                         net (fo=8, routed)           0.386     8.624    rightLoop/brightnessControllerB/off_count[7]_i_1__3_n_0
    SLICE_X11Y28         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.439    14.780    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[4]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.813    rightLoop/brightnessControllerB/off_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 leftLoop/brightnessControllerB/off_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerB/off_range_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.766ns (23.625%)  route 2.476ns (76.375%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.624     5.145    leftLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  leftLoop/brightnessControllerB/off_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  leftLoop/brightnessControllerB/off_count_reg[0]/Q
                         net (fo=7, routed)           0.990     6.654    leftLoop/brightnessControllerB/off_count_reg_n_0_[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.778 f  leftLoop/brightnessControllerB/off_count[7]_i_3__0/O
                         net (fo=10, routed)          1.144     7.921    leftLoop/brightnessControllerB/off_count[7]_i_3__0_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     8.045 r  leftLoop/brightnessControllerB/off_range[7]_i_1__0/O
                         net (fo=8, routed)           0.342     8.388    leftLoop/brightnessControllerB/off_range[7]_i_1__0_n_0
    SLICE_X4Y19          FDCE                                         r  leftLoop/brightnessControllerB/off_range_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.506    14.847    leftLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  leftLoop/brightnessControllerB/off_range_reg[0]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    14.880    leftLoop/brightnessControllerB/off_range_reg[0]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 leftLoop/brightnessControllerB/off_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerB/off_range_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.766ns (23.625%)  route 2.476ns (76.375%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.624     5.145    leftLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  leftLoop/brightnessControllerB/off_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  leftLoop/brightnessControllerB/off_count_reg[0]/Q
                         net (fo=7, routed)           0.990     6.654    leftLoop/brightnessControllerB/off_count_reg_n_0_[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.778 f  leftLoop/brightnessControllerB/off_count[7]_i_3__0/O
                         net (fo=10, routed)          1.144     7.921    leftLoop/brightnessControllerB/off_count[7]_i_3__0_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     8.045 r  leftLoop/brightnessControllerB/off_range[7]_i_1__0/O
                         net (fo=8, routed)           0.342     8.388    leftLoop/brightnessControllerB/off_range[7]_i_1__0_n_0
    SLICE_X4Y19          FDCE                                         r  leftLoop/brightnessControllerB/off_range_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.506    14.847    leftLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  leftLoop/brightnessControllerB/off_range_reg[1]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    14.880    leftLoop/brightnessControllerB/off_range_reg[1]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 leftLoop/brightnessControllerA/off_range_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerA/off_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.583     1.466    leftLoop/brightnessControllerA/clk_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  leftLoop/brightnessControllerA/off_range_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  leftLoop/brightnessControllerA/off_range_reg[7]/Q
                         net (fo=4, routed)           0.077     1.684    leftLoop/brightnessControllerA/off_range_reg__0[7]
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.045     1.729 r  leftLoop/brightnessControllerA/off_count[7]_i_2/O
                         net (fo=1, routed)           0.000     1.729    leftLoop/brightnessControllerA/p_1_in[7]
    SLICE_X6Y21          FDCE                                         r  leftLoop/brightnessControllerA/off_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.852     1.979    leftLoop/brightnessControllerA/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  leftLoop/brightnessControllerA/off_count_reg[7]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121     1.600    leftLoop/brightnessControllerA/off_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rightLoop/brightnessControllerA/off_range_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerA/off_range_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.584     1.467    rightLoop/brightnessControllerA/clk_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  rightLoop/brightnessControllerA/off_range_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  rightLoop/brightnessControllerA/off_range_reg[3]/Q
                         net (fo=4, routed)           0.090     1.699    rightLoop/brightnessControllerA/off_range_reg__0[3]
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.744 r  rightLoop/brightnessControllerA/off_range[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.744    rightLoop/brightnessControllerA/p_0_in__2[4]
    SLICE_X6Y29          FDCE                                         r  rightLoop/brightnessControllerA/off_range_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.853     1.980    rightLoop/brightnessControllerA/clk_IBUF_BUFG
    SLICE_X6Y29          FDCE                                         r  rightLoop/brightnessControllerA/off_range_reg[4]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.120     1.600    rightLoop/brightnessControllerA/off_range_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rightLoop/brightnessControllerB/off_range_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/off_range_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.670%)  route 0.102ns (35.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X9Y29          FDCE                                         r  rightLoop/brightnessControllerB/off_range_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  rightLoop/brightnessControllerB/off_range_reg[4]/Q
                         net (fo=7, routed)           0.102     1.683    rightLoop/brightnessControllerB/off_range_reg__0[4]
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.728 r  rightLoop/brightnessControllerB/off_range[7]_i_2__3/O
                         net (fo=1, routed)           0.000     1.728    rightLoop/brightnessControllerB/p_0_in__3[7]
    SLICE_X8Y29          FDCE                                         r  rightLoop/brightnessControllerB/off_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.825     1.952    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X8Y29          FDCE                                         r  rightLoop/brightnessControllerB/off_range_reg[7]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.120     1.573    rightLoop/brightnessControllerB/off_range_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 leftLoop/brightnessControllerA/off_range_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerA/off_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.583     1.466    leftLoop/brightnessControllerA/clk_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  leftLoop/brightnessControllerA/off_range_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  leftLoop/brightnessControllerA/off_range_reg[6]/Q
                         net (fo=5, routed)           0.115     1.723    leftLoop/brightnessControllerA/off_range_reg__0[6]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  leftLoop/brightnessControllerA/off_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.768    leftLoop/brightnessControllerA/p_1_in[6]
    SLICE_X6Y21          FDCE                                         r  leftLoop/brightnessControllerA/off_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.852     1.979    leftLoop/brightnessControllerA/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  leftLoop/brightnessControllerA/off_count_reg[6]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121     1.600    leftLoop/brightnessControllerA/off_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 leftLoop/brightnessControllerB/off_range_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerB/off_range_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.845%)  route 0.088ns (32.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.585     1.468    leftLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  leftLoop/brightnessControllerB/off_range_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  leftLoop/brightnessControllerB/off_range_reg[0]/Q
                         net (fo=7, routed)           0.088     1.697    leftLoop/brightnessControllerB/off_range_reg__0[0]
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.742 r  leftLoop/brightnessControllerB/off_range[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.742    leftLoop/brightnessControllerB/p_0_in__0[4]
    SLICE_X5Y19          FDCE                                         r  leftLoop/brightnessControllerB/off_range_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.854     1.981    leftLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  leftLoop/brightnessControllerB/off_range_reg[4]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y19          FDCE (Hold_fdce_C_D)         0.091     1.572    leftLoop/brightnessControllerB/off_range_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rightLoop/brightnessControllerB/off_range_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/off_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.490%)  route 0.149ns (44.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X9Y29          FDCE                                         r  rightLoop/brightnessControllerB/off_range_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  rightLoop/brightnessControllerB/off_range_reg[2]/Q
                         net (fo=6, routed)           0.149     1.730    rightLoop/brightnessControllerB/off_range_reg__0[2]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.775 r  rightLoop/brightnessControllerB/off_count[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.775    rightLoop/brightnessControllerB/off_count[2]_i_1__3_n_0
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.825     1.952    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[2]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y29         FDCE (Hold_fdce_C_D)         0.121     1.595    rightLoop/brightnessControllerB/off_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 leftLoop/brightnessControllerC/off_range_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerC/off_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.585     1.468    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  leftLoop/brightnessControllerC/off_range_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  leftLoop/brightnessControllerC/off_range_reg[1]/Q
                         net (fo=6, routed)           0.108     1.717    leftLoop/brightnessControllerC/off_range_reg__0[1]
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  leftLoop/brightnessControllerC/off_count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.762    leftLoop/brightnessControllerC/off_count[1]_i_1__1_n_0
    SLICE_X1Y22          FDCE                                         r  leftLoop/brightnessControllerC/off_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.853     1.980    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  leftLoop/brightnessControllerC/off_count_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.091     1.572    leftLoop/brightnessControllerC/off_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rightLoop/brightnessControllerC/off_range_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerC/off_range_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.271%)  route 0.151ns (44.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.588     1.471    rightLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  rightLoop/brightnessControllerC/off_range_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  rightLoop/brightnessControllerC/off_range_reg[4]/Q
                         net (fo=6, routed)           0.151     1.763    rightLoop/brightnessControllerC/off_range_reg__0[4]
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.045     1.808 r  rightLoop/brightnessControllerC/off_range[5]_i_1__4/O
                         net (fo=1, routed)           0.000     1.808    rightLoop/brightnessControllerC/p_0_in__4[5]
    SLICE_X2Y31          FDCE                                         r  rightLoop/brightnessControllerC/off_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.857     1.984    rightLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  rightLoop/brightnessControllerC/off_range_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121     1.606    rightLoop/brightnessControllerC/off_range_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rightLoop/brightnessControllerC/off_range_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerC/off_range_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.271%)  route 0.151ns (44.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.588     1.471    rightLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  rightLoop/brightnessControllerC/off_range_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  rightLoop/brightnessControllerC/off_range_reg[4]/Q
                         net (fo=6, routed)           0.151     1.763    rightLoop/brightnessControllerC/off_range_reg__0[4]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  rightLoop/brightnessControllerC/off_range[7]_i_2__4/O
                         net (fo=1, routed)           0.000     1.808    rightLoop/brightnessControllerC/p_0_in__4[7]
    SLICE_X2Y31          FDCE                                         r  rightLoop/brightnessControllerC/off_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.857     1.984    rightLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  rightLoop/brightnessControllerC/off_range_reg[7]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121     1.606    rightLoop/brightnessControllerC/off_range_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rightLoop/brightnessControllerB/off_range_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/off_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.167%)  route 0.185ns (49.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X9Y28          FDCE                                         r  rightLoop/brightnessControllerB/off_range_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  rightLoop/brightnessControllerB/off_range_reg[5]/Q
                         net (fo=6, routed)           0.185     1.765    rightLoop/brightnessControllerB/off_range_reg__0[5]
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.810 r  rightLoop/brightnessControllerB/off_count[5]_i_1__3/O
                         net (fo=1, routed)           0.000     1.810    rightLoop/brightnessControllerB/off_count[5]_i_1__3_n_0
    SLICE_X10Y28         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  rightLoop/brightnessControllerB/off_count_reg[5]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.121     1.594    rightLoop/brightnessControllerB/off_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    clockDivider/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    clockDivider/clk_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    clockDivider/clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26    clockDivider/clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26    clockDivider/clk_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26    clockDivider/clk_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26    clockDivider/clk_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y27    clockDivider/clk_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y27    clockDivider/clk_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    clockDivider/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    clockDivider/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    clockDivider/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    clockDivider/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    clockDivider/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    clockDivider/clk_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    clockDivider/clk_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    clockDivider/clk_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    clockDivider/clk_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    clockDivider/clk_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    clockDivider/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    clockDivider/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    clockDivider/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    clockDivider/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    clockDivider/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    clockDivider/clk_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    clockDivider/clk_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    clockDivider/clk_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    clockDivider/clk_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    clockDivider/clk_count_reg[18]/C



