Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Aug 24 03:50:33 2025
| Host         : LAPTOP-RG0KROU6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FFT_8_Point_Radix_2_Wrapper_timing_summary_routed.rpt -pb FFT_8_Point_Radix_2_Wrapper_timing_summary_routed.pb -rpx FFT_8_Point_Radix_2_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FFT_8_Point_Radix_2_Wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.913        0.000                      0                 2684        0.095        0.000                      0                 2684        4.500        0.000                       0                   964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.913        0.000                      0                 2684        0.095        0.000                      0                 2684        4.500        0.000                       0                   964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 3.509ns (54.438%)  route 2.937ns (45.562%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.349 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.504     4.853    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/CLK_IBUF_BUFG
    SLICE_X90Y57         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y57         FDCE (Prop_fdce_C_Q)         0.433     5.286 r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/Q
                         net (fo=20, routed)          1.986     7.273    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real_reg[8]_1[8]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[12]_P[18])
                                                      3.076    10.349 r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[18]
                         net (fo=30, routed)          0.951    11.299    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1_n_87
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    11.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.673    13.029    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.106 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.314    14.419    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/CLK_IBUF_BUFG
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/CLK
                         clock pessimism              0.256    14.675    
                         clock uncertainty           -0.035    14.640    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.427    13.213    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0
  -------------------------------------------------------------------
                         required time                         13.213    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 3.509ns (54.562%)  route 2.922ns (45.438%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.349 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.504     4.853    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/CLK_IBUF_BUFG
    SLICE_X90Y57         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y57         FDCE (Prop_fdce_C_Q)         0.433     5.286 r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/Q
                         net (fo=20, routed)          1.986     7.273    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real_reg[8]_1[8]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[12]_P[18])
                                                      3.076    10.349 r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[18]
                         net (fo=30, routed)          0.936    11.285    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1_n_87
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    11.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.673    13.029    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.106 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.314    14.419    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/CLK_IBUF_BUFG
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/CLK
                         clock pessimism              0.256    14.675    
                         clock uncertainty           -0.035    14.640    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.427    13.213    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0
  -------------------------------------------------------------------
                         required time                         13.213    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 3.509ns (54.562%)  route 2.922ns (45.438%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.349 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.504     4.853    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/CLK_IBUF_BUFG
    SLICE_X90Y57         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y57         FDCE (Prop_fdce_C_Q)         0.433     5.286 r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/Q
                         net (fo=20, routed)          1.986     7.273    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real_reg[8]_1[8]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[12]_P[18])
                                                      3.076    10.349 r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[18]
                         net (fo=30, routed)          0.936    11.285    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1_n_87
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    11.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.673    13.029    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.106 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.314    14.419    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/CLK_IBUF_BUFG
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/CLK
                         clock pessimism              0.256    14.675    
                         clock uncertainty           -0.035    14.640    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.427    13.213    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0
  -------------------------------------------------------------------
                         required time                         13.213    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 3.509ns (54.562%)  route 2.922ns (45.438%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.349 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.504     4.853    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/CLK_IBUF_BUFG
    SLICE_X90Y57         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y57         FDCE (Prop_fdce_C_Q)         0.433     5.286 r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/Q
                         net (fo=20, routed)          1.986     7.273    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real_reg[8]_1[8]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[12]_P[18])
                                                      3.076    10.349 r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[18]
                         net (fo=30, routed)          0.936    11.285    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1_n_87
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    11.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.673    13.029    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.106 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.314    14.419    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/CLK_IBUF_BUFG
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/CLK
                         clock pessimism              0.256    14.675    
                         clock uncertainty           -0.035    14.640    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.427    13.213    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0
  -------------------------------------------------------------------
                         required time                         13.213    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 3.509ns (54.708%)  route 2.905ns (45.292%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.349 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.504     4.853    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/CLK_IBUF_BUFG
    SLICE_X90Y57         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y57         FDCE (Prop_fdce_C_Q)         0.433     5.286 r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/Q
                         net (fo=20, routed)          1.986     7.273    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real_reg[8]_1[8]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[12]_P[18])
                                                      3.076    10.349 r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[18]
                         net (fo=30, routed)          0.919    11.267    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1_n_87
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    11.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.673    13.029    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.106 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.314    14.419    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/CLK_IBUF_BUFG
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/CLK
                         clock pessimism              0.256    14.675    
                         clock uncertainty           -0.035    14.640    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.427    13.213    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0
  -------------------------------------------------------------------
                         required time                         13.213    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 3.509ns (54.806%)  route 2.894ns (45.194%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.349 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.504     4.853    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/CLK_IBUF_BUFG
    SLICE_X90Y57         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y57         FDCE (Prop_fdce_C_Q)         0.433     5.286 r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/Q
                         net (fo=20, routed)          1.986     7.273    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real_reg[8]_1[8]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[12]_P[18])
                                                      3.076    10.349 r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[18]
                         net (fo=30, routed)          0.907    11.256    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1_n_87
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    11.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.673    13.029    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.106 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.314    14.419    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/CLK_IBUF_BUFG
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/CLK
                         clock pessimism              0.256    14.675    
                         clock uncertainty           -0.035    14.640    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[27])
                                                     -1.427    13.213    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0
  -------------------------------------------------------------------
                         required time                         13.213    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 3.509ns (54.846%)  route 2.889ns (45.154%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.349 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.504     4.853    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/CLK_IBUF_BUFG
    SLICE_X90Y57         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y57         FDCE (Prop_fdce_C_Q)         0.433     5.286 r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/Q
                         net (fo=20, routed)          1.986     7.273    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real_reg[8]_1[8]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[12]_P[18])
                                                      3.076    10.349 r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[18]
                         net (fo=30, routed)          0.903    11.251    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1_n_87
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    11.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.673    13.029    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.106 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.314    14.419    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/CLK_IBUF_BUFG
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/CLK
                         clock pessimism              0.256    14.675    
                         clock uncertainty           -0.035    14.640    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.427    13.213    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0
  -------------------------------------------------------------------
                         required time                         13.213    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 3.509ns (54.867%)  route 2.887ns (45.133%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.349 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.504     4.853    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/CLK_IBUF_BUFG
    SLICE_X90Y57         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y57         FDCE (Prop_fdce_C_Q)         0.433     5.286 r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/Q
                         net (fo=20, routed)          1.986     7.273    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real_reg[8]_1[8]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[12]_P[18])
                                                      3.076    10.349 r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[18]
                         net (fo=30, routed)          0.900    11.249    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1_n_87
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    11.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.673    13.029    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.106 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.314    14.419    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/CLK_IBUF_BUFG
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/CLK
                         clock pessimism              0.256    14.675    
                         clock uncertainty           -0.035    14.640    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[25])
                                                     -1.427    13.213    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0
  -------------------------------------------------------------------
                         required time                         13.213    
                         arrival time                         -11.249    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 3.509ns (55.037%)  route 2.867ns (44.963%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 14.419 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.349 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.504     4.853    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/CLK_IBUF_BUFG
    SLICE_X90Y57         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y57         FDCE (Prop_fdce_C_Q)         0.433     5.286 r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/Q
                         net (fo=20, routed)          1.986     7.273    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real_reg[8]_1[8]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_B[12]_P[18])
                                                      3.076    10.349 r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1/P[18]
                         net (fo=30, routed)          0.881    11.229    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img1_n_87
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    11.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.673    13.029    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.106 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.314    14.419    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/CLK_IBUF_BUFG
    DSP48_X2Y26          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/CLK
                         clock pessimism              0.256    14.675    
                         clock uncertainty           -0.035    14.640    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.427    13.213    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0
  -------------------------------------------------------------------
                         required time                         13.213    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real0/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 3.509ns (55.205%)  route 2.847ns (44.795%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 14.424 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.349 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.504     4.853    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/CLK_IBUF_BUFG
    SLICE_X90Y57         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y57         FDCE (Prop_fdce_C_Q)         0.433     5.286 r  FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Subtractor/OUT_Real_reg[8]/Q
                         net (fo=20, routed)          1.891     7.177    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real_reg[8]_1[8]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[16]_P[18])
                                                      3.076    10.253 r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real1/P[18]
                         net (fo=30, routed)          0.956    11.210    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real1_n_87
    DSP48_X2Y23          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real0/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    11.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.673    13.029    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.106 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         1.319    14.424    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/CLK_IBUF_BUFG
    DSP48_X2Y23          DSP48E1                                      r  FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real0/CLK
                         clock pessimism              0.256    14.680    
                         clock uncertainty           -0.035    14.645    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.427    13.218    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Real0
  -------------------------------------------------------------------
                         required time                         13.218    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  2.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Shift_IN5_Real_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SignalSample_5_Real_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.497%)  route 0.236ns (61.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.609     1.556    CLK_IBUF_BUFG
    SLICE_X92Y50         FDCE                                         r  Shift_IN5_Real_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDCE (Prop_fdce_C_Q)         0.148     1.704 r  Shift_IN5_Real_reg[0]/Q
                         net (fo=1, routed)           0.236     1.940    Shift_IN5_Real[0]
    SLICE_X93Y49         FDCE                                         r  SignalSample_5_Real_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.881     2.075    CLK_IBUF_BUFG
    SLICE_X93Y49         FDCE                                         r  SignalSample_5_Real_reg[0]/C
                         clock pessimism             -0.247     1.828    
    SLICE_X93Y49         FDCE (Hold_fdce_C_D)         0.017     1.845    SignalSample_5_Real_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Shift_IN5_Img_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SignalSample_5_Img_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.983%)  route 0.333ns (67.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.609     1.556    CLK_IBUF_BUFG
    SLICE_X92Y50         FDCE                                         r  Shift_IN5_Img_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  Shift_IN5_Img_reg[0]/Q
                         net (fo=1, routed)           0.333     2.053    Shift_IN5_Img[0]
    SLICE_X95Y49         FDCE                                         r  SignalSample_5_Img_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.882     2.076    CLK_IBUF_BUFG
    SLICE_X95Y49         FDCE                                         r  SignalSample_5_Img_reg[0]/C
                         clock pessimism             -0.247     1.829    
    SLICE_X95Y49         FDCE (Hold_fdce_C_D)         0.070     1.899    SignalSample_5_Img_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SignalSample_4_Real_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/First_IN01_Real_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.609     1.556    CLK_IBUF_BUFG
    SLICE_X99Y91         FDCE                                         r  SignalSample_4_Real_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y91         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  SignalSample_4_Real_reg[2]/Q
                         net (fo=1, routed)           0.099     1.796    FFT_8_Point_Radix_2_Unit/SignalSample_4_Real_reg[7][2]
    SLICE_X101Y91        FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN01_Real_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.879     2.073    FFT_8_Point_Radix_2_Unit/CLK_IBUF_BUFG
    SLICE_X101Y91        FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN01_Real_reg[2]/C
                         clock pessimism             -0.501     1.572    
    SLICE_X101Y91        FDCE (Hold_fdce_C_D)         0.070     1.642    FFT_8_Point_Radix_2_Unit/First_IN01_Real_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SignalSample_3_Real_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/First_IN30_Real_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.585     1.532    CLK_IBUF_BUFG
    SLICE_X88Y56         FDCE                                         r  SignalSample_3_Real_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.128     1.660 r  SignalSample_3_Real_reg[6]/Q
                         net (fo=1, routed)           0.057     1.717    FFT_8_Point_Radix_2_Unit/SignalSample_3_Real_reg[7][6]
    SLICE_X89Y56         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN30_Real_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.855     2.049    FFT_8_Point_Radix_2_Unit/CLK_IBUF_BUFG
    SLICE_X89Y56         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN30_Real_reg[6]/C
                         clock pessimism             -0.504     1.545    
    SLICE_X89Y56         FDCE (Hold_fdce_C_D)         0.016     1.561    FFT_8_Point_Radix_2_Unit/First_IN30_Real_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SignalSample_3_Img_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/First_IN30_Img_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.828%)  route 0.103ns (42.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.583     1.530    CLK_IBUF_BUFG
    SLICE_X87Y60         FDCE                                         r  SignalSample_3_Img_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  SignalSample_3_Img_reg[4]/Q
                         net (fo=1, routed)           0.103     1.774    FFT_8_Point_Radix_2_Unit/SignalSample_3_Img_reg[7][4]
    SLICE_X88Y59         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN30_Img_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.854     2.048    FFT_8_Point_Radix_2_Unit/CLK_IBUF_BUFG
    SLICE_X88Y59         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN30_Img_reg[4]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X88Y59         FDCE (Hold_fdce_C_D)         0.070     1.617    FFT_8_Point_Radix_2_Unit/First_IN30_Img_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SignalSample_0_Real_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/First_IN00_Real_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.601     1.548    CLK_IBUF_BUFG
    SLICE_X101Y79        FDCE                                         r  SignalSample_0_Real_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  SignalSample_0_Real_reg[0]/Q
                         net (fo=1, routed)           0.110     1.799    FFT_8_Point_Radix_2_Unit/SignalSample_0_Real_reg[7][0]
    SLICE_X101Y80        FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN00_Real_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.870     2.064    FFT_8_Point_Radix_2_Unit/CLK_IBUF_BUFG
    SLICE_X101Y80        FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN00_Real_reg[0]/C
                         clock pessimism             -0.501     1.563    
    SLICE_X101Y80        FDCE (Hold_fdce_C_D)         0.075     1.638    FFT_8_Point_Radix_2_Unit/First_IN00_Real_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 SignalSample_5_Real_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/First_IN21_Real_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.610     1.557    CLK_IBUF_BUFG
    SLICE_X95Y51         FDCE                                         r  SignalSample_5_Real_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y51         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  SignalSample_5_Real_reg[6]/Q
                         net (fo=1, routed)           0.108     1.806    FFT_8_Point_Radix_2_Unit/SignalSample_5_Real_reg[7][6]
    SLICE_X95Y50         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN21_Real_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.880     2.074    FFT_8_Point_Radix_2_Unit/CLK_IBUF_BUFG
    SLICE_X95Y50         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN21_Real_reg[6]/C
                         clock pessimism             -0.501     1.573    
    SLICE_X95Y50         FDCE (Hold_fdce_C_D)         0.072     1.645    FFT_8_Point_Radix_2_Unit/First_IN21_Real_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SignalSample_4_Real_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/First_IN01_Real_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.609     1.556    CLK_IBUF_BUFG
    SLICE_X99Y91         FDCE                                         r  SignalSample_4_Real_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y91         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  SignalSample_4_Real_reg[1]/Q
                         net (fo=1, routed)           0.108     1.805    FFT_8_Point_Radix_2_Unit/SignalSample_4_Real_reg[7][1]
    SLICE_X99Y90         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN01_Real_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.879     2.073    FFT_8_Point_Radix_2_Unit/CLK_IBUF_BUFG
    SLICE_X99Y90         FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN01_Real_reg[1]/C
                         clock pessimism             -0.501     1.572    
    SLICE_X99Y90         FDCE (Hold_fdce_C_D)         0.070     1.642    FFT_8_Point_Radix_2_Unit/First_IN01_Real_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SignalSample_6_Img_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/First_IN11_Img_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.611     1.558    CLK_IBUF_BUFG
    SLICE_X101Y42        FDCE                                         r  SignalSample_6_Img_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y42        FDCE (Prop_fdce_C_Q)         0.141     1.699 r  SignalSample_6_Img_reg[0]/Q
                         net (fo=1, routed)           0.108     1.807    FFT_8_Point_Radix_2_Unit/SignalSample_6_Img_reg[7][0]
    SLICE_X101Y41        FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN11_Img_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.880     2.074    FFT_8_Point_Radix_2_Unit/CLK_IBUF_BUFG
    SLICE_X101Y41        FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN11_Img_reg[0]/C
                         clock pessimism             -0.500     1.574    
    SLICE_X101Y41        FDCE (Hold_fdce_C_D)         0.070     1.644    FFT_8_Point_Radix_2_Unit/First_IN11_Img_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SignalSample_0_Real_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_8_Point_Radix_2_Unit/First_IN00_Real_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.601     1.548    CLK_IBUF_BUFG
    SLICE_X101Y79        FDCE                                         r  SignalSample_0_Real_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDCE (Prop_fdce_C_Q)         0.141     1.689 r  SignalSample_0_Real_reg[1]/Q
                         net (fo=1, routed)           0.110     1.799    FFT_8_Point_Radix_2_Unit/SignalSample_0_Real_reg[7][1]
    SLICE_X101Y80        FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN00_Real_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=963, routed)         0.870     2.064    FFT_8_Point_Radix_2_Unit/CLK_IBUF_BUFG
    SLICE_X101Y80        FDCE                                         r  FFT_8_Point_Radix_2_Unit/First_IN00_Real_reg[1]/C
                         clock pessimism             -0.501     1.563    
    SLICE_X101Y80        FDCE (Hold_fdce_C_D)         0.071     1.634    FFT_8_Point_Radix_2_Unit/First_IN00_Real_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X4Y15    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_1/Cplx_Multiplier/OUT_Real0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X3Y17    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X2Y26    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Multiplier/OUT_Img0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X4Y27    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_1/Cplx_Multiplier/OUT_Img0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X3Y23    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Multiplier/OUT_Img0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X4Y34    FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_0/Cplx_Multiplier/OUT_Img0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X3Y19    FFT_8_Point_Radix_2_Unit/First_Stage/MAC_2/Cplx_Multiplier/OUT_Real0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X4Y23    FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Multiplier/OUT_Img0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X4Y31    FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_1/Cplx_Multiplier/OUT_Img0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X3Y36    FFT_8_Point_Radix_2_Unit/Third_Stage/MAC_2/Cplx_Multiplier/OUT_Img0/CLK
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X100Y71  Count_module/Counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X100Y71  Count_module/Counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X100Y71  Count_module/Counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X100Y71  Count_module/Counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X100Y72  Count_module/Counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X97Y80   FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Subtractor/OUT_Real_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X97Y80   FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Subtractor/OUT_Real_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X97Y80   FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Subtractor/OUT_Real_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X97Y80   FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Subtractor/OUT_Real_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X97Y81   FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_0/Cplx_Subtractor/OUT_Real_reg[4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X100Y71  Count_module/Counter_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X100Y71  Count_module/Counter_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X100Y71  Count_module/Counter_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X100Y71  Count_module/Counter_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X97Y71   FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Subtractor/OUT_Real_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X97Y71   FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Subtractor/OUT_Real_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X97Y71   FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Subtractor/OUT_Real_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X97Y71   FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_2/Cplx_Subtractor/OUT_Real_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X94Y71   FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Subtractor/OUT_Img_reg[4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X94Y71   FFT_8_Point_Radix_2_Unit/Second_Stage/MAC_3/Cplx_Subtractor/OUT_Img_reg[5]/C



