vendor_name = ModelSim
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/register_32bit.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/SHIFTER.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/ula_32bit.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/ULA_1bit_b.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/ULA_1bit.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/SHIFTER.bdf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/REGISTER32bit.bdf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/REGISTER_8bit.bdf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/ULA_8bit_OR.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/ULA_8bit_CONSTANTS.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/ULA_8bit_AND.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/ULA_8bit_ADD.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/ULA_8bit.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/decoder_2x4.bdf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/decoder_2x4.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/FULL_ADDER_1bit.bdf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/FULL_ADDER_1bit.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/logic_unit.bdf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/logic_unit.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/ULA_1bit.bdf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/ULA_8bits.bdf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/ULA_32bits.bdf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/REGISTER8bit.vwf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/DATA_PATH.bdf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/CONTROL_UNIT.bdf
source_file = 1, C:/Users/Aluno/Desktop/MIC1-main/db/mic1.cbx.xml
design_name = CONTROL_UNIT
instance = comp, \Z~I , Z, CONTROL_UNIT, 1
instance = comp, \NEXT_ADDRESS[8]~I , NEXT_ADDRESS[8], CONTROL_UNIT, 1
instance = comp, \N~I , N, CONTROL_UNIT, 1
instance = comp, \JAMN~I , JAMN, CONTROL_UNIT, 1
instance = comp, \JAMZ~I , JAMZ, CONTROL_UNIT, 1
instance = comp, \inst2~0 , inst2~0, CONTROL_UNIT, 1
instance = comp, \NEXT_ADDRESS[7]~I , NEXT_ADDRESS[7], CONTROL_UNIT, 1
instance = comp, \NEXT_ADDRESS[6]~I , NEXT_ADDRESS[6], CONTROL_UNIT, 1
instance = comp, \NEXT_ADDRESS[5]~I , NEXT_ADDRESS[5], CONTROL_UNIT, 1
instance = comp, \NEXT_ADDRESS[4]~I , NEXT_ADDRESS[4], CONTROL_UNIT, 1
instance = comp, \NEXT_ADDRESS[3]~I , NEXT_ADDRESS[3], CONTROL_UNIT, 1
instance = comp, \NEXT_ADDRESS[2]~I , NEXT_ADDRESS[2], CONTROL_UNIT, 1
instance = comp, \NEXT_ADDRESS[1]~I , NEXT_ADDRESS[1], CONTROL_UNIT, 1
instance = comp, \NEXT_ADDRESS[0]~I , NEXT_ADDRESS[0], CONTROL_UNIT, 1
instance = comp, \PC[8]~I , PC[8], CONTROL_UNIT, 1
instance = comp, \PC[7]~I , PC[7], CONTROL_UNIT, 1
instance = comp, \PC[6]~I , PC[6], CONTROL_UNIT, 1
instance = comp, \PC[5]~I , PC[5], CONTROL_UNIT, 1
instance = comp, \PC[4]~I , PC[4], CONTROL_UNIT, 1
instance = comp, \PC[3]~I , PC[3], CONTROL_UNIT, 1
instance = comp, \PC[2]~I , PC[2], CONTROL_UNIT, 1
instance = comp, \PC[1]~I , PC[1], CONTROL_UNIT, 1
instance = comp, \PC[0]~I , PC[0], CONTROL_UNIT, 1
