----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
ID.nop: False
ID.Instr: 00000000010000000000000100000011
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000100000000000000110000011
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: lw
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100100000001000010011
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 8
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: True
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: lw
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 00000
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 00000000010100100000001010110011
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 1
EX.Rs: 00100
EX.Rt: 0
EX.Wrt_reg_addr: 4
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.Rs: 00000
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 5
WB.Rs: 00000
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 20
ID.nop: False
ID.Instr: 00000000010100011001010001100011
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 1
EX.Imm: 1
EX.Rs: 00100
EX.Rt: 00101
EX.Wrt_reg_addr: 5
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: add
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.Rs: 00100
MEM.Rt: 0
MEM.Wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 10
WB.Rs: 00000
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 24
ID.nop: False
ID.Instr: 00000000110000000000010101101111
EX.nop: False
EX.Read_data1: 10
EX.Read_data2: 1
EX.Imm: 8
EX.Rs: 00011
EX.Rt: 00101
EX.Wrt_reg_addr: 5
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: bne
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.Rs: 00100
MEM.Rt: 00101
MEM.Wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 1
WB.Rs: 00100
WB.Rt: 0
WB.Wrt_reg_addr: 4
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 36
ID.nop: False
ID.Instr: 00000000010000000010100000100011
EX.nop: False
EX.Read_data1: 10
EX.Read_data2: 1
EX.Imm: 00000000000000000110
EX.Rs: 00011
EX.Rt: 00101
EX.Wrt_reg_addr: 10
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.Rs: 00011
MEM.Rt: 00101
MEM.Wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 1
WB.Rs: 00100
WB.Rt: 00101
WB.Wrt_reg_addr: 5
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 40
ID.nop: False
ID.Instr: 00000000101000000010101000100011
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 1
EX.Imm: 16
EX.Rs: 00000
EX.Rt: 00100
EX.Wrt_reg_addr: 10
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: sw
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.Rs: 00011
MEM.Rt: 00101
MEM.Wrt_reg_addr: 10
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 1
WB.Rs: 00011
WB.Rt: 00101
WB.Wrt_reg_addr: 5
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 44
ID.nop: False
ID.Instr: 11111110000000000000100011100011
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 16
EX.Imm: 20
EX.Rs: 00000
EX.Rt: 01010
EX.Wrt_reg_addr: 10
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: sw
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 16
MEM.Store_data: 1
MEM.Rs: 00000
MEM.Rt: 00100
MEM.Wrt_reg_addr: 10
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 1
WB.Rs: 00011
WB.Rt: 00101
WB.Wrt_reg_addr: 10
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 48
ID.nop: False
ID.Instr: 
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: -16
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 10
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 16
MEM.Rs: 00000
MEM.Rt: 01010
MEM.Wrt_reg_addr: 10
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 1
WB.Rs: 00000
WB.Rt: 00100
WB.Wrt_reg_addr: 10
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: True
IF.PC: 32
ID.nop: True
ID.Instr: 
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: -16
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 10
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 16
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 10
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 1
WB.Rs: 00000
WB.Rt: 01010
WB.Wrt_reg_addr: 10
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: True
IF.PC: 32
ID.nop: True
ID.Instr: 
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: -16
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 10
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 16
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 10
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 10
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 12
IF.nop: True
IF.PC: 32
ID.nop: True
ID.Instr: 
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: -16
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 10
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 16
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 10
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 10
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 13
IF.nop: True
IF.PC: 32
ID.nop: True
ID.Instr: 
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: -16
EX.Rs: 00000
EX.Rt: 00000
EX.Wrt_reg_addr: 10
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 16
MEM.Rs: 00000
MEM.Rt: 00000
MEM.Wrt_reg_addr: 10
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 00000
WB.Rt: 00000
WB.Wrt_reg_addr: 10
WB.wrt_enable: 0
