library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity not_gate is
    Port ( A : in STD_LOGIC;
           B : out STD_LOGIC);
end not_gate;

architecture Behavioral of not_gate is

begin

B<= not A;
end Behavioral;
