// Seed: 674969979
module module_0 #(
    parameter id_12 = 32'd35,
    parameter id_13 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
  wire id_11;
  defparam id_12 = -1'b0, id_13 = id_10;
  wire id_14;
endmodule
module module_1;
  always id_1 <= 1'h0;
  assign id_2[-1] = id_1;
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3
  );
endmodule
