// Seed: 3133387637
module module_0 ();
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input supply0 id_2
);
  logic id_4;
  wor   id_5;
  module_0 modCall_1 ();
  assign id_5 = -1;
  wire id_6, id_7, id_8, id_9, id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  parameter id_6 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12[-1 : 1];
  module_0 modCall_1 ();
endmodule
