#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13ce76860 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13ce75a70 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x13cecc5b0_0 .net "active", 0 0, L_0x13ced5930;  1 drivers
v0x13cecc660_0 .var "clk", 0 0;
v0x13cecc770_0 .var "clk_enable", 0 0;
v0x13cecc800_0 .net "data_address", 31 0, v0x13ceca390_0;  1 drivers
v0x13cecc890_0 .net "data_read", 0 0, L_0x13ced5090;  1 drivers
v0x13cecc920_0 .var "data_readdata", 31 0;
v0x13cecc9b0_0 .net "data_write", 0 0, L_0x13ced4a00;  1 drivers
v0x13cecca40_0 .net "data_writedata", 31 0, v0x13cec3030_0;  1 drivers
v0x13ceccb10_0 .net "instr_address", 31 0, L_0x13ced5a60;  1 drivers
v0x13ceccc20_0 .var "instr_readdata", 31 0;
v0x13cecccb0_0 .net "register_v0", 31 0, L_0x13ced32d0;  1 drivers
v0x13ceccd80_0 .var "reset", 0 0;
S_0x13ce78770 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x13ce75a70;
 .timescale 0 0;
v0x13ce292d0_0 .var "ex_imm", 31 0;
v0x13cebfcf0_0 .var "expected", 31 0;
v0x13cebfd90_0 .var "i", 4 0;
v0x13cebfe40_0 .var "imm", 15 0;
v0x13cebfef0_0 .var "imm_instr", 31 0;
v0x13cebffe0_0 .var "opcode", 5 0;
v0x13cec0090_0 .var "rs", 4 0;
v0x13cec0140_0 .var "rt", 4 0;
v0x13cec01f0_0 .var "test", 31 0;
v0x13cec0300_0 .var "test_imm", 15 0;
E_0x13cea8490 .event posedge, v0x13cec33a0_0;
S_0x13cec03b0 .scope module, "dut" "mips_cpu_harvard" 3 138, 4 1 0, S_0x13ce75a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x13cece420 .functor OR 1, L_0x13cece0d0, L_0x13cece2e0, C4<0>, C4<0>;
L_0x13cece510 .functor BUFZ 1, L_0x13cecdbc0, C4<0>, C4<0>, C4<0>;
L_0x13cece8a0 .functor BUFZ 1, L_0x13cecdce0, C4<0>, C4<0>, C4<0>;
L_0x13cece9f0 .functor AND 1, L_0x13cecdbc0, L_0x13ceceb40, C4<1>, C4<1>;
L_0x13cecece0 .functor OR 1, L_0x13cece9f0, L_0x13cecea60, C4<0>, C4<0>;
L_0x13cecee20 .functor OR 1, L_0x13cecece0, L_0x13cece7c0, C4<0>, C4<0>;
L_0x13cecef10 .functor OR 1, L_0x13cecee20, L_0x13ced01b0, C4<0>, C4<0>;
L_0x13cecf000 .functor OR 1, L_0x13cecef10, L_0x13cecfc90, C4<0>, C4<0>;
L_0x13cecfb50 .functor AND 1, L_0x13cecf660, L_0x13cecf780, C4<1>, C4<1>;
L_0x13cecfc90 .functor OR 1, L_0x13cecf400, L_0x13cecfb50, C4<0>, C4<0>;
L_0x13ced01b0 .functor AND 1, L_0x13cecf930, L_0x13cecfe20, C4<1>, C4<1>;
L_0x13ced0730 .functor OR 1, L_0x13ced0050, L_0x13ced03e0, C4<0>, C4<0>;
L_0x13cecd970 .functor OR 1, L_0x13ced0ac0, L_0x13ced0d70, C4<0>, C4<0>;
L_0x13ced1150 .functor AND 1, L_0x13cece6c0, L_0x13cecd970, C4<1>, C4<1>;
L_0x13ced12e0 .functor OR 1, L_0x13ced0f30, L_0x13ced1420, C4<0>, C4<0>;
L_0x13ced10e0 .functor OR 1, L_0x13ced12e0, L_0x13ced16d0, C4<0>, C4<0>;
L_0x13ced1830 .functor AND 1, L_0x13cecdbc0, L_0x13ced10e0, C4<1>, C4<1>;
L_0x13ced1500 .functor AND 1, L_0x13cecdbc0, L_0x13ced19f0, C4<1>, C4<1>;
L_0x13cecfa70 .functor AND 1, L_0x13cecdbc0, L_0x13ced1570, C4<1>, C4<1>;
L_0x13ced2440 .functor AND 1, v0x13ceca270_0, v0x13cecc2b0_0, C4<1>, C4<1>;
L_0x13ced24b0 .functor AND 1, L_0x13ced2440, L_0x13cecf000, C4<1>, C4<1>;
L_0x13ced2690 .functor OR 1, L_0x13cecfc90, L_0x13ced01b0, C4<0>, C4<0>;
L_0x13ced3340 .functor BUFZ 32, L_0x13ced2f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13ced34f0 .functor BUFZ 32, L_0x13ced3220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13ced4350 .functor AND 1, v0x13cecc770_0, L_0x13ced1830, C4<1>, C4<1>;
L_0x13ced4490 .functor AND 1, L_0x13ced4350, v0x13ceca270_0, C4<1>, C4<1>;
L_0x13ced2cd0 .functor AND 1, L_0x13ced4490, L_0x13ced45a0, C4<1>, C4<1>;
L_0x13ced4990 .functor AND 1, v0x13ceca270_0, v0x13cecc2b0_0, C4<1>, C4<1>;
L_0x13ced4a00 .functor AND 1, L_0x13ced4990, L_0x13cecf190, C4<1>, C4<1>;
L_0x13ced46e0 .functor OR 1, L_0x13ced48b0, L_0x13ced4be0, C4<0>, C4<0>;
L_0x13ced4f20 .functor AND 1, L_0x13ced46e0, L_0x13ced47d0, C4<1>, C4<1>;
L_0x13ced5090 .functor OR 1, L_0x13cece7c0, L_0x13ced4f20, C4<0>, C4<0>;
L_0x13ced5930 .functor BUFZ 1, v0x13ceca270_0, C4<0>, C4<0>, C4<0>;
L_0x13ced5a60 .functor BUFZ 32, v0x13ceca300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13cec53e0_0 .net *"_ivl_102", 31 0, L_0x13cecfd80;  1 drivers
L_0x1400884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec5470_0 .net *"_ivl_105", 25 0, L_0x1400884d8;  1 drivers
L_0x140088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec5500_0 .net/2u *"_ivl_106", 31 0, L_0x140088520;  1 drivers
v0x13cec5590_0 .net *"_ivl_108", 0 0, L_0x13cecf930;  1 drivers
v0x13cec5620_0 .net *"_ivl_111", 5 0, L_0x13cecffb0;  1 drivers
L_0x140088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13cec56c0_0 .net/2u *"_ivl_112", 5 0, L_0x140088568;  1 drivers
v0x13cec5770_0 .net *"_ivl_114", 0 0, L_0x13cecfe20;  1 drivers
v0x13cec5810_0 .net *"_ivl_118", 31 0, L_0x13ced0340;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13cec58c0_0 .net/2u *"_ivl_12", 5 0, L_0x1400880a0;  1 drivers
L_0x1400885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec59d0_0 .net *"_ivl_121", 25 0, L_0x1400885b0;  1 drivers
L_0x1400885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13cec5a80_0 .net/2u *"_ivl_122", 31 0, L_0x1400885f8;  1 drivers
v0x13cec5b30_0 .net *"_ivl_124", 0 0, L_0x13ced0050;  1 drivers
v0x13cec5bd0_0 .net *"_ivl_126", 31 0, L_0x13ced0510;  1 drivers
L_0x140088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec5c80_0 .net *"_ivl_129", 25 0, L_0x140088640;  1 drivers
L_0x140088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13cec5d30_0 .net/2u *"_ivl_130", 31 0, L_0x140088688;  1 drivers
v0x13cec5de0_0 .net *"_ivl_132", 0 0, L_0x13ced03e0;  1 drivers
v0x13cec5e80_0 .net *"_ivl_136", 31 0, L_0x13ced0820;  1 drivers
L_0x1400886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec6010_0 .net *"_ivl_139", 25 0, L_0x1400886d0;  1 drivers
L_0x140088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec60a0_0 .net/2u *"_ivl_140", 31 0, L_0x140088718;  1 drivers
v0x13cec6150_0 .net *"_ivl_142", 0 0, L_0x13cece6c0;  1 drivers
v0x13cec61f0_0 .net *"_ivl_145", 5 0, L_0x13ced0bd0;  1 drivers
L_0x140088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13cec62a0_0 .net/2u *"_ivl_146", 5 0, L_0x140088760;  1 drivers
v0x13cec6350_0 .net *"_ivl_148", 0 0, L_0x13ced0ac0;  1 drivers
v0x13cec63f0_0 .net *"_ivl_151", 5 0, L_0x13ced0e90;  1 drivers
L_0x1400887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x13cec64a0_0 .net/2u *"_ivl_152", 5 0, L_0x1400887a8;  1 drivers
v0x13cec6550_0 .net *"_ivl_154", 0 0, L_0x13ced0d70;  1 drivers
v0x13cec65f0_0 .net *"_ivl_157", 0 0, L_0x13cecd970;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13cec6690_0 .net/2u *"_ivl_16", 5 0, L_0x1400880e8;  1 drivers
v0x13cec6740_0 .net *"_ivl_161", 1 0, L_0x13ced1200;  1 drivers
L_0x1400887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x13cec67f0_0 .net/2u *"_ivl_162", 1 0, L_0x1400887f0;  1 drivers
v0x13cec68a0_0 .net *"_ivl_164", 0 0, L_0x13ced0f30;  1 drivers
L_0x140088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x13cec6940_0 .net/2u *"_ivl_166", 5 0, L_0x140088838;  1 drivers
v0x13cec69f0_0 .net *"_ivl_168", 0 0, L_0x13ced1420;  1 drivers
v0x13cec5f20_0 .net *"_ivl_171", 0 0, L_0x13ced12e0;  1 drivers
L_0x140088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x13cec6c80_0 .net/2u *"_ivl_172", 5 0, L_0x140088880;  1 drivers
v0x13cec6d10_0 .net *"_ivl_174", 0 0, L_0x13ced16d0;  1 drivers
v0x13cec6da0_0 .net *"_ivl_177", 0 0, L_0x13ced10e0;  1 drivers
L_0x1400888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x13cec6e30_0 .net/2u *"_ivl_180", 5 0, L_0x1400888c8;  1 drivers
v0x13cec6ed0_0 .net *"_ivl_182", 0 0, L_0x13ced19f0;  1 drivers
L_0x140088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x13cec6f70_0 .net/2u *"_ivl_186", 5 0, L_0x140088910;  1 drivers
v0x13cec7020_0 .net *"_ivl_188", 0 0, L_0x13ced1570;  1 drivers
L_0x140088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13cec70c0_0 .net/2u *"_ivl_196", 4 0, L_0x140088958;  1 drivers
v0x13cec7170_0 .net *"_ivl_199", 4 0, L_0x13ced1b30;  1 drivers
v0x13cec7220_0 .net *"_ivl_20", 31 0, L_0x13cecdf30;  1 drivers
v0x13cec72d0_0 .net *"_ivl_201", 4 0, L_0x13ced20f0;  1 drivers
v0x13cec7380_0 .net *"_ivl_202", 4 0, L_0x13ced2190;  1 drivers
v0x13cec7430_0 .net *"_ivl_207", 0 0, L_0x13ced2440;  1 drivers
v0x13cec74d0_0 .net *"_ivl_211", 0 0, L_0x13ced2690;  1 drivers
L_0x1400889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13cec7570_0 .net/2u *"_ivl_212", 31 0, L_0x1400889a0;  1 drivers
v0x13cec7620_0 .net *"_ivl_214", 31 0, L_0x13ced2700;  1 drivers
v0x13cec76d0_0 .net *"_ivl_216", 31 0, L_0x13ced2230;  1 drivers
v0x13cec7780_0 .net *"_ivl_218", 31 0, L_0x13ced29a0;  1 drivers
v0x13cec7830_0 .net *"_ivl_220", 31 0, L_0x13ced2860;  1 drivers
v0x13cec78e0_0 .net *"_ivl_229", 0 0, L_0x13ced4350;  1 drivers
L_0x140088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec7980_0 .net *"_ivl_23", 25 0, L_0x140088130;  1 drivers
v0x13cec7a30_0 .net *"_ivl_231", 0 0, L_0x13ced4490;  1 drivers
v0x13cec7ad0_0 .net *"_ivl_232", 31 0, L_0x13ced4500;  1 drivers
L_0x140088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec7b80_0 .net *"_ivl_235", 30 0, L_0x140088ac0;  1 drivers
L_0x140088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13cec7c30_0 .net/2u *"_ivl_236", 31 0, L_0x140088b08;  1 drivers
v0x13cec7ce0_0 .net *"_ivl_238", 0 0, L_0x13ced45a0;  1 drivers
L_0x140088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13cec7d80_0 .net/2u *"_ivl_24", 31 0, L_0x140088178;  1 drivers
v0x13cec7e30_0 .net *"_ivl_243", 0 0, L_0x13ced4990;  1 drivers
L_0x140088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x13cec7ed0_0 .net/2u *"_ivl_246", 5 0, L_0x140088b50;  1 drivers
L_0x140088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x13cec7f80_0 .net/2u *"_ivl_250", 5 0, L_0x140088b98;  1 drivers
v0x13cec8030_0 .net *"_ivl_257", 0 0, L_0x13ced47d0;  1 drivers
v0x13cec6a90_0 .net *"_ivl_259", 0 0, L_0x13ced4f20;  1 drivers
v0x13cec6b30_0 .net *"_ivl_26", 0 0, L_0x13cece0d0;  1 drivers
L_0x140088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x13cec6bd0_0 .net/2u *"_ivl_262", 5 0, L_0x140088be0;  1 drivers
L_0x140088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x13cec80c0_0 .net/2u *"_ivl_266", 5 0, L_0x140088c28;  1 drivers
v0x13cec8170_0 .net *"_ivl_271", 15 0, L_0x13ced55d0;  1 drivers
v0x13cec8220_0 .net *"_ivl_272", 17 0, L_0x13ced5180;  1 drivers
L_0x140088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13cec82d0_0 .net *"_ivl_275", 1 0, L_0x140088cb8;  1 drivers
v0x13cec8380_0 .net *"_ivl_278", 15 0, L_0x13ced5890;  1 drivers
v0x13cec8430_0 .net *"_ivl_28", 31 0, L_0x13cece1f0;  1 drivers
L_0x140088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13cec84e0_0 .net *"_ivl_280", 1 0, L_0x140088d00;  1 drivers
v0x13cec8590_0 .net *"_ivl_283", 0 0, L_0x13ced57b0;  1 drivers
L_0x140088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x13cec8640_0 .net/2u *"_ivl_284", 13 0, L_0x140088d48;  1 drivers
L_0x140088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec86f0_0 .net/2u *"_ivl_286", 13 0, L_0x140088d90;  1 drivers
v0x13cec87a0_0 .net *"_ivl_288", 13 0, L_0x13ced5b50;  1 drivers
L_0x1400881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec8850_0 .net *"_ivl_31", 25 0, L_0x1400881c0;  1 drivers
L_0x140088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13cec8900_0 .net/2u *"_ivl_32", 31 0, L_0x140088208;  1 drivers
v0x13cec89b0_0 .net *"_ivl_34", 0 0, L_0x13cece2e0;  1 drivers
v0x13cec8a50_0 .net *"_ivl_4", 31 0, L_0x13cecda90;  1 drivers
v0x13cec8b00_0 .net *"_ivl_41", 2 0, L_0x13cece5c0;  1 drivers
L_0x140088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x13cec8bb0_0 .net/2u *"_ivl_42", 2 0, L_0x140088250;  1 drivers
v0x13cec8c60_0 .net *"_ivl_49", 2 0, L_0x13cece950;  1 drivers
L_0x140088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x13cec8d10_0 .net/2u *"_ivl_50", 2 0, L_0x140088298;  1 drivers
v0x13cec8dc0_0 .net *"_ivl_55", 0 0, L_0x13ceceb40;  1 drivers
v0x13cec8e60_0 .net *"_ivl_57", 0 0, L_0x13cece9f0;  1 drivers
v0x13cec8f00_0 .net *"_ivl_59", 0 0, L_0x13cecece0;  1 drivers
v0x13cec8fa0_0 .net *"_ivl_61", 0 0, L_0x13cecee20;  1 drivers
v0x13cec9040_0 .net *"_ivl_63", 0 0, L_0x13cecef10;  1 drivers
v0x13cec90e0_0 .net *"_ivl_67", 2 0, L_0x13cecf0d0;  1 drivers
L_0x1400882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x13cec9190_0 .net/2u *"_ivl_68", 2 0, L_0x1400882e0;  1 drivers
L_0x140088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec9240_0 .net *"_ivl_7", 25 0, L_0x140088010;  1 drivers
v0x13cec92f0_0 .net *"_ivl_72", 31 0, L_0x13cecf360;  1 drivers
L_0x140088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec93a0_0 .net *"_ivl_75", 25 0, L_0x140088328;  1 drivers
L_0x140088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13cec9450_0 .net/2u *"_ivl_76", 31 0, L_0x140088370;  1 drivers
v0x13cec9500_0 .net *"_ivl_78", 0 0, L_0x13cecf400;  1 drivers
L_0x140088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec95a0_0 .net/2u *"_ivl_8", 31 0, L_0x140088058;  1 drivers
v0x13cec9650_0 .net *"_ivl_80", 31 0, L_0x13cecf5c0;  1 drivers
L_0x1400883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec9700_0 .net *"_ivl_83", 25 0, L_0x1400883b8;  1 drivers
L_0x140088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13cec97b0_0 .net/2u *"_ivl_84", 31 0, L_0x140088400;  1 drivers
v0x13cec9860_0 .net *"_ivl_86", 0 0, L_0x13cecf660;  1 drivers
v0x13cec9900_0 .net *"_ivl_89", 0 0, L_0x13cecf520;  1 drivers
v0x13cec99b0_0 .net *"_ivl_90", 31 0, L_0x13cecf830;  1 drivers
L_0x140088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec9a60_0 .net *"_ivl_93", 30 0, L_0x140088448;  1 drivers
L_0x140088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13cec9b10_0 .net/2u *"_ivl_94", 31 0, L_0x140088490;  1 drivers
v0x13cec9bc0_0 .net *"_ivl_96", 0 0, L_0x13cecf780;  1 drivers
v0x13cec9c60_0 .net *"_ivl_99", 0 0, L_0x13cecfb50;  1 drivers
v0x13cec9d00_0 .net "active", 0 0, L_0x13ced5930;  alias, 1 drivers
v0x13cec9da0_0 .net "alu_op1", 31 0, L_0x13ced3340;  1 drivers
v0x13cec9e40_0 .net "alu_op2", 31 0, L_0x13ced34f0;  1 drivers
v0x13cec9ee0_0 .net "alui_instr", 0 0, L_0x13cecea60;  1 drivers
v0x13cec9f80_0 .net "b_flag", 0 0, v0x13cec1010_0;  1 drivers
v0x13ceca030_0 .net "b_imm", 17 0, L_0x13ced5690;  1 drivers
v0x13ceca0c0_0 .net "b_offset", 31 0, L_0x13ced5cd0;  1 drivers
v0x13ceca150_0 .net "clk", 0 0, v0x13cecc660_0;  1 drivers
v0x13ceca1e0_0 .net "clk_enable", 0 0, v0x13cecc770_0;  1 drivers
v0x13ceca270_0 .var "cpu_active", 0 0;
v0x13ceca300_0 .var "curr_addr", 31 0;
v0x13ceca390_0 .var "data_address", 31 0;
v0x13ceca430_0 .net "data_read", 0 0, L_0x13ced5090;  alias, 1 drivers
v0x13ceca4d0_0 .net "data_readdata", 31 0, v0x13cecc920_0;  1 drivers
v0x13ceca5b0_0 .net "data_write", 0 0, L_0x13ced4a00;  alias, 1 drivers
v0x13ceca650_0 .net "data_writedata", 31 0, v0x13cec3030_0;  alias, 1 drivers
v0x13ceca6f0_0 .var "delay_slot", 31 0;
v0x13ceca790_0 .net "effective_addr", 31 0, v0x13cec13d0_0;  1 drivers
v0x13ceca830_0 .net "funct_code", 5 0, L_0x13cecd9f0;  1 drivers
v0x13ceca8e0_0 .net "hi_out", 31 0, v0x13cec3430_0;  1 drivers
v0x13ceca9a0_0 .net "hl_reg_enable", 0 0, L_0x13ced2cd0;  1 drivers
v0x13cecaa70_0 .net "instr_address", 31 0, L_0x13ced5a60;  alias, 1 drivers
v0x13cecab10_0 .net "instr_opcode", 5 0, L_0x13cecd890;  1 drivers
v0x13cecabb0_0 .net "instr_readdata", 31 0, v0x13ceccc20_0;  1 drivers
v0x13cecac80_0 .net "j_imm", 0 0, L_0x13ced0730;  1 drivers
v0x13cecad20_0 .net "j_reg", 0 0, L_0x13ced1150;  1 drivers
v0x13cecadc0_0 .net "link_const", 0 0, L_0x13cecfc90;  1 drivers
v0x13cecae60_0 .net "link_reg", 0 0, L_0x13ced01b0;  1 drivers
v0x13cecaf00_0 .net "lo_out", 31 0, v0x13cec3b40_0;  1 drivers
v0x13cecafa0_0 .net "load_data", 31 0, v0x13cec2480_0;  1 drivers
v0x13cecb050_0 .net "load_instr", 0 0, L_0x13cece7c0;  1 drivers
v0x13cecb0e0_0 .net "lw", 0 0, L_0x13cecdce0;  1 drivers
v0x13cecb180_0 .net "lwl", 0 0, L_0x13ced4b30;  1 drivers
v0x13cecb220_0 .net "lwr", 0 0, L_0x13ced4cc0;  1 drivers
v0x13cecb2c0_0 .net "mem_to_reg", 0 0, L_0x13cece8a0;  1 drivers
v0x13cecb360_0 .net "mfhi", 0 0, L_0x13ced1500;  1 drivers
v0x13cecb400_0 .net "mflo", 0 0, L_0x13cecfa70;  1 drivers
v0x13cecb4a0_0 .net "movefrom", 0 0, L_0x13cece420;  1 drivers
v0x13cecb540_0 .net "muldiv", 0 0, L_0x13ced1830;  1 drivers
v0x13cecb5e0_0 .var "next_delay_slot", 31 0;
v0x13cecb690_0 .net "partial_store", 0 0, L_0x13ced46e0;  1 drivers
v0x13cecb730_0 .net "r_format", 0 0, L_0x13cecdbc0;  1 drivers
v0x13cecb7d0_0 .net "reg_a_read_data", 31 0, L_0x13ced2f70;  1 drivers
v0x13cecb890_0 .net "reg_a_read_index", 4 0, L_0x13ced1e90;  1 drivers
v0x13cecb940_0 .net "reg_b_read_data", 31 0, L_0x13ced3220;  1 drivers
v0x13cecba10_0 .net "reg_b_read_index", 4 0, L_0x13ced1a90;  1 drivers
v0x13cecbab0_0 .net "reg_dst", 0 0, L_0x13cece510;  1 drivers
v0x13cecbb40_0 .net "reg_write", 0 0, L_0x13cecf000;  1 drivers
v0x13cecbbe0_0 .net "reg_write_data", 31 0, L_0x13ced2c30;  1 drivers
v0x13cecbca0_0 .net "reg_write_enable", 0 0, L_0x13ced24b0;  1 drivers
v0x13cecbd50_0 .net "reg_write_index", 4 0, L_0x13ced1ff0;  1 drivers
v0x13cecbe00_0 .net "register_v0", 31 0, L_0x13ced32d0;  alias, 1 drivers
v0x13cecbeb0_0 .net "reset", 0 0, v0x13ceccd80_0;  1 drivers
v0x13cecbf40_0 .net "result", 31 0, v0x13cec1820_0;  1 drivers
v0x13cecbff0_0 .net "result_hi", 31 0, v0x13cec11c0_0;  1 drivers
v0x13cecc0c0_0 .net "result_lo", 31 0, v0x13cec1320_0;  1 drivers
v0x13cecc190_0 .net "sb", 0 0, L_0x13ced48b0;  1 drivers
v0x13cecc220_0 .net "sh", 0 0, L_0x13ced4be0;  1 drivers
v0x13cecc2b0_0 .var "state", 0 0;
v0x13cecc350_0 .net "store_instr", 0 0, L_0x13cecf190;  1 drivers
v0x13cecc3f0_0 .net "sw", 0 0, L_0x13cecde50;  1 drivers
E_0x13cebff80/0 .event edge, v0x13cec1010_0, v0x13ceca6f0_0, v0x13ceca0c0_0, v0x13cecac80_0;
E_0x13cebff80/1 .event edge, v0x13cec1270_0, v0x13cecad20_0, v0x13cec4800_0, v0x13ceca300_0;
E_0x13cebff80 .event/or E_0x13cebff80/0, E_0x13cebff80/1;
E_0x13cec0740 .event edge, v0x13cecb180_0, v0x13cecb220_0, v0x13cec2d30_0, v0x13cec13d0_0;
L_0x13cecd890 .part v0x13ceccc20_0, 26, 6;
L_0x13cecd9f0 .part v0x13ceccc20_0, 0, 6;
L_0x13cecda90 .concat [ 6 26 0 0], L_0x13cecd890, L_0x140088010;
L_0x13cecdbc0 .cmp/eq 32, L_0x13cecda90, L_0x140088058;
L_0x13cecdce0 .cmp/eq 6, L_0x13cecd890, L_0x1400880a0;
L_0x13cecde50 .cmp/eq 6, L_0x13cecd890, L_0x1400880e8;
L_0x13cecdf30 .concat [ 6 26 0 0], L_0x13cecd890, L_0x140088130;
L_0x13cece0d0 .cmp/eq 32, L_0x13cecdf30, L_0x140088178;
L_0x13cece1f0 .concat [ 6 26 0 0], L_0x13cecd890, L_0x1400881c0;
L_0x13cece2e0 .cmp/eq 32, L_0x13cece1f0, L_0x140088208;
L_0x13cece5c0 .part L_0x13cecd890, 3, 3;
L_0x13cece7c0 .cmp/eq 3, L_0x13cece5c0, L_0x140088250;
L_0x13cece950 .part L_0x13cecd890, 3, 3;
L_0x13cecea60 .cmp/eq 3, L_0x13cece950, L_0x140088298;
L_0x13ceceb40 .reduce/nor L_0x13ced1830;
L_0x13cecf0d0 .part L_0x13cecd890, 3, 3;
L_0x13cecf190 .cmp/eq 3, L_0x13cecf0d0, L_0x1400882e0;
L_0x13cecf360 .concat [ 6 26 0 0], L_0x13cecd890, L_0x140088328;
L_0x13cecf400 .cmp/eq 32, L_0x13cecf360, L_0x140088370;
L_0x13cecf5c0 .concat [ 6 26 0 0], L_0x13cecd890, L_0x1400883b8;
L_0x13cecf660 .cmp/eq 32, L_0x13cecf5c0, L_0x140088400;
L_0x13cecf520 .part v0x13ceccc20_0, 20, 1;
L_0x13cecf830 .concat [ 1 31 0 0], L_0x13cecf520, L_0x140088448;
L_0x13cecf780 .cmp/eq 32, L_0x13cecf830, L_0x140088490;
L_0x13cecfd80 .concat [ 6 26 0 0], L_0x13cecd890, L_0x1400884d8;
L_0x13cecf930 .cmp/eq 32, L_0x13cecfd80, L_0x140088520;
L_0x13cecffb0 .part v0x13ceccc20_0, 0, 6;
L_0x13cecfe20 .cmp/eq 6, L_0x13cecffb0, L_0x140088568;
L_0x13ced0340 .concat [ 6 26 0 0], L_0x13cecd890, L_0x1400885b0;
L_0x13ced0050 .cmp/eq 32, L_0x13ced0340, L_0x1400885f8;
L_0x13ced0510 .concat [ 6 26 0 0], L_0x13cecd890, L_0x140088640;
L_0x13ced03e0 .cmp/eq 32, L_0x13ced0510, L_0x140088688;
L_0x13ced0820 .concat [ 6 26 0 0], L_0x13cecd890, L_0x1400886d0;
L_0x13cece6c0 .cmp/eq 32, L_0x13ced0820, L_0x140088718;
L_0x13ced0bd0 .part v0x13ceccc20_0, 0, 6;
L_0x13ced0ac0 .cmp/eq 6, L_0x13ced0bd0, L_0x140088760;
L_0x13ced0e90 .part v0x13ceccc20_0, 0, 6;
L_0x13ced0d70 .cmp/eq 6, L_0x13ced0e90, L_0x1400887a8;
L_0x13ced1200 .part L_0x13cecd9f0, 3, 2;
L_0x13ced0f30 .cmp/eq 2, L_0x13ced1200, L_0x1400887f0;
L_0x13ced1420 .cmp/eq 6, L_0x13cecd9f0, L_0x140088838;
L_0x13ced16d0 .cmp/eq 6, L_0x13cecd9f0, L_0x140088880;
L_0x13ced19f0 .cmp/eq 6, L_0x13cecd9f0, L_0x1400888c8;
L_0x13ced1570 .cmp/eq 6, L_0x13cecd9f0, L_0x140088910;
L_0x13ced1e90 .part v0x13ceccc20_0, 21, 5;
L_0x13ced1a90 .part v0x13ceccc20_0, 16, 5;
L_0x13ced1b30 .part v0x13ceccc20_0, 11, 5;
L_0x13ced20f0 .part v0x13ceccc20_0, 16, 5;
L_0x13ced2190 .functor MUXZ 5, L_0x13ced20f0, L_0x13ced1b30, L_0x13cece510, C4<>;
L_0x13ced1ff0 .functor MUXZ 5, L_0x13ced2190, L_0x140088958, L_0x13cecfc90, C4<>;
L_0x13ced2700 .arith/sum 32, v0x13ceca6f0_0, L_0x1400889a0;
L_0x13ced2230 .functor MUXZ 32, v0x13cec1820_0, v0x13cec2480_0, L_0x13cece8a0, C4<>;
L_0x13ced29a0 .functor MUXZ 32, L_0x13ced2230, v0x13cec3b40_0, L_0x13cecfa70, C4<>;
L_0x13ced2860 .functor MUXZ 32, L_0x13ced29a0, v0x13cec3430_0, L_0x13ced1500, C4<>;
L_0x13ced2c30 .functor MUXZ 32, L_0x13ced2860, L_0x13ced2700, L_0x13ced2690, C4<>;
L_0x13ced4500 .concat [ 1 31 0 0], v0x13cecc2b0_0, L_0x140088ac0;
L_0x13ced45a0 .cmp/eq 32, L_0x13ced4500, L_0x140088b08;
L_0x13ced48b0 .cmp/eq 6, L_0x13cecd890, L_0x140088b50;
L_0x13ced4be0 .cmp/eq 6, L_0x13cecd890, L_0x140088b98;
L_0x13ced47d0 .reduce/nor v0x13cecc2b0_0;
L_0x13ced4b30 .cmp/eq 6, L_0x13cecd890, L_0x140088be0;
L_0x13ced4cc0 .cmp/eq 6, L_0x13cecd890, L_0x140088c28;
L_0x13ced55d0 .part v0x13ceccc20_0, 0, 16;
L_0x13ced5180 .concat [ 16 2 0 0], L_0x13ced55d0, L_0x140088cb8;
L_0x13ced5890 .part L_0x13ced5180, 0, 16;
L_0x13ced5690 .concat [ 2 16 0 0], L_0x140088d00, L_0x13ced5890;
L_0x13ced57b0 .part L_0x13ced5690, 17, 1;
L_0x13ced5b50 .functor MUXZ 14, L_0x140088d90, L_0x140088d48, L_0x13ced57b0, C4<>;
L_0x13ced5cd0 .concat [ 18 14 0 0], L_0x13ced5690, L_0x13ced5b50;
S_0x13cec0790 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x13cec03b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x13cec0ae0_0 .net *"_ivl_10", 15 0, L_0x13ced3dd0;  1 drivers
L_0x140088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec0ba0_0 .net/2u *"_ivl_14", 15 0, L_0x140088a78;  1 drivers
v0x13cec0c50_0 .net *"_ivl_17", 15 0, L_0x13ced3f10;  1 drivers
v0x13cec0d10_0 .net *"_ivl_5", 0 0, L_0x13ced3720;  1 drivers
v0x13cec0dc0_0 .net *"_ivl_6", 15 0, L_0x13ced0c70;  1 drivers
v0x13cec0eb0_0 .net *"_ivl_9", 15 0, L_0x13ced3ad0;  1 drivers
v0x13cec0f60_0 .net "addr_rt", 4 0, L_0x13ced40f0;  1 drivers
v0x13cec1010_0 .var "b_flag", 0 0;
v0x13cec10b0_0 .net "funct", 5 0, L_0x13ced3680;  1 drivers
v0x13cec11c0_0 .var "hi", 31 0;
v0x13cec1270_0 .net "instructionword", 31 0, v0x13ceccc20_0;  alias, 1 drivers
v0x13cec1320_0 .var "lo", 31 0;
v0x13cec13d0_0 .var "memaddroffset", 31 0;
v0x13cec1480_0 .var "multresult", 63 0;
v0x13cec1530_0 .net "op1", 31 0, L_0x13ced3340;  alias, 1 drivers
v0x13cec15e0_0 .net "op2", 31 0, L_0x13ced34f0;  alias, 1 drivers
v0x13cec1690_0 .net "opcode", 5 0, L_0x13ced35e0;  1 drivers
v0x13cec1820_0 .var "result", 31 0;
v0x13cec18b0_0 .net "shamt", 4 0, L_0x13ced4050;  1 drivers
v0x13cec1960_0 .net/s "sign_op1", 31 0, L_0x13ced3340;  alias, 1 drivers
v0x13cec1a20_0 .net/s "sign_op2", 31 0, L_0x13ced34f0;  alias, 1 drivers
v0x13cec1ab0_0 .net "simmediatedata", 31 0, L_0x13ced3e70;  1 drivers
v0x13cec1b40_0 .net "simmediatedatas", 31 0, L_0x13ced3e70;  alias, 1 drivers
v0x13cec1bd0_0 .net "uimmediatedata", 31 0, L_0x13ced3fb0;  1 drivers
v0x13cec1c60_0 .net "unsign_op1", 31 0, L_0x13ced3340;  alias, 1 drivers
v0x13cec1d30_0 .net "unsign_op2", 31 0, L_0x13ced34f0;  alias, 1 drivers
v0x13cec1e10_0 .var "unsigned_result", 31 0;
E_0x13cec0a50/0 .event edge, v0x13cec1690_0, v0x13cec10b0_0, v0x13cec15e0_0, v0x13cec18b0_0;
E_0x13cec0a50/1 .event edge, v0x13cec1530_0, v0x13cec1480_0, v0x13cec0f60_0, v0x13cec1ab0_0;
E_0x13cec0a50/2 .event edge, v0x13cec1bd0_0, v0x13cec1e10_0;
E_0x13cec0a50 .event/or E_0x13cec0a50/0, E_0x13cec0a50/1, E_0x13cec0a50/2;
L_0x13ced35e0 .part v0x13ceccc20_0, 26, 6;
L_0x13ced3680 .part v0x13ceccc20_0, 0, 6;
L_0x13ced3720 .part v0x13ceccc20_0, 15, 1;
LS_0x13ced0c70_0_0 .concat [ 1 1 1 1], L_0x13ced3720, L_0x13ced3720, L_0x13ced3720, L_0x13ced3720;
LS_0x13ced0c70_0_4 .concat [ 1 1 1 1], L_0x13ced3720, L_0x13ced3720, L_0x13ced3720, L_0x13ced3720;
LS_0x13ced0c70_0_8 .concat [ 1 1 1 1], L_0x13ced3720, L_0x13ced3720, L_0x13ced3720, L_0x13ced3720;
LS_0x13ced0c70_0_12 .concat [ 1 1 1 1], L_0x13ced3720, L_0x13ced3720, L_0x13ced3720, L_0x13ced3720;
L_0x13ced0c70 .concat [ 4 4 4 4], LS_0x13ced0c70_0_0, LS_0x13ced0c70_0_4, LS_0x13ced0c70_0_8, LS_0x13ced0c70_0_12;
L_0x13ced3ad0 .part v0x13ceccc20_0, 0, 16;
L_0x13ced3dd0 .concat [ 16 0 0 0], L_0x13ced3ad0;
L_0x13ced3e70 .concat [ 16 16 0 0], L_0x13ced3dd0, L_0x13ced0c70;
L_0x13ced3f10 .part v0x13ceccc20_0, 0, 16;
L_0x13ced3fb0 .concat [ 16 16 0 0], L_0x13ced3f10, L_0x140088a78;
L_0x13ced4050 .part v0x13ceccc20_0, 6, 5;
L_0x13ced40f0 .part v0x13ceccc20_0, 16, 5;
S_0x13cec1f60 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x13cec03b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x13cec21b0_0 .net "address", 31 0, v0x13cec13d0_0;  alias, 1 drivers
v0x13cec2270_0 .net "datafromMem", 31 0, v0x13cecc920_0;  alias, 1 drivers
v0x13cec2310_0 .net "instr_word", 31 0, v0x13ceccc20_0;  alias, 1 drivers
v0x13cec23e0_0 .net "opcode", 5 0, L_0x13ced4190;  1 drivers
v0x13cec2480_0 .var "out_transformed", 31 0;
v0x13cec2570_0 .net "whichbyte", 1 0, L_0x13ced4230;  1 drivers
E_0x13cec2180 .event edge, v0x13cec23e0_0, v0x13cec2270_0, v0x13cec2570_0, v0x13cec1270_0;
L_0x13ced4190 .part v0x13ceccc20_0, 26, 6;
L_0x13ced4230 .part v0x13cec13d0_0, 0, 2;
S_0x13cec2660 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x13cec03b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x13cec2930_0 .net *"_ivl_1", 1 0, L_0x13ced4da0;  1 drivers
L_0x140088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13cec29f0_0 .net *"_ivl_5", 0 0, L_0x140088c70;  1 drivers
v0x13cec2aa0_0 .net "bytenum", 2 0, L_0x13ced5370;  1 drivers
v0x13cec2b60_0 .net "dataword", 31 0, v0x13cecc920_0;  alias, 1 drivers
v0x13cec2c20_0 .net "eff_addr", 31 0, v0x13cec13d0_0;  alias, 1 drivers
v0x13cec2d30_0 .net "opcode", 5 0, L_0x13cecd890;  alias, 1 drivers
v0x13cec2dc0_0 .net "regbyte", 7 0, L_0x13ced5450;  1 drivers
v0x13cec2e70_0 .net "reghalfword", 15 0, L_0x13ced5510;  1 drivers
v0x13cec2f20_0 .net "regword", 31 0, L_0x13ced3220;  alias, 1 drivers
v0x13cec3030_0 .var "storedata", 31 0;
E_0x13cec28d0/0 .event edge, v0x13cec2d30_0, v0x13cec2f20_0, v0x13cec2aa0_0, v0x13cec2dc0_0;
E_0x13cec28d0/1 .event edge, v0x13cec2270_0, v0x13cec2e70_0;
E_0x13cec28d0 .event/or E_0x13cec28d0/0, E_0x13cec28d0/1;
L_0x13ced4da0 .part v0x13cec13d0_0, 0, 2;
L_0x13ced5370 .concat [ 2 1 0 0], L_0x13ced4da0, L_0x140088c70;
L_0x13ced5450 .part L_0x13ced3220, 0, 8;
L_0x13ced5510 .part L_0x13ced3220, 0, 16;
S_0x13cec3160 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x13cec03b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13cec33a0_0 .net "clk", 0 0, v0x13cecc660_0;  alias, 1 drivers
v0x13cec3430_0 .var "data", 31 0;
v0x13cec34c0_0 .net "data_in", 31 0, v0x13cec11c0_0;  alias, 1 drivers
v0x13cec3590_0 .net "data_out", 31 0, v0x13cec3430_0;  alias, 1 drivers
v0x13cec3630_0 .net "enable", 0 0, L_0x13ced2cd0;  alias, 1 drivers
v0x13cec3710_0 .net "reset", 0 0, v0x13ceccd80_0;  alias, 1 drivers
S_0x13cec3830 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x13cec03b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13cec3ab0_0 .net "clk", 0 0, v0x13cecc660_0;  alias, 1 drivers
v0x13cec3b40_0 .var "data", 31 0;
v0x13cec3bd0_0 .net "data_in", 31 0, v0x13cec1320_0;  alias, 1 drivers
v0x13cec3ca0_0 .net "data_out", 31 0, v0x13cec3b40_0;  alias, 1 drivers
v0x13cec3d40_0 .net "enable", 0 0, L_0x13ced2cd0;  alias, 1 drivers
v0x13cec3e10_0 .net "reset", 0 0, v0x13ceccd80_0;  alias, 1 drivers
S_0x13cec3f20 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x13cec03b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x13ced2f70 .functor BUFZ 32, L_0x13ced2b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13ced3220 .functor BUFZ 32, L_0x13ced3060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13cec4b80_2 .array/port v0x13cec4b80, 2;
L_0x13ced32d0 .functor BUFZ 32, v0x13cec4b80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13cec4250_0 .net *"_ivl_0", 31 0, L_0x13ced2b00;  1 drivers
v0x13cec4310_0 .net *"_ivl_10", 6 0, L_0x13ced3100;  1 drivers
L_0x140088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13cec43b0_0 .net *"_ivl_13", 1 0, L_0x140088a30;  1 drivers
v0x13cec4450_0 .net *"_ivl_2", 6 0, L_0x13ced2e90;  1 drivers
L_0x1400889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13cec4500_0 .net *"_ivl_5", 1 0, L_0x1400889e8;  1 drivers
v0x13cec45f0_0 .net *"_ivl_8", 31 0, L_0x13ced3060;  1 drivers
v0x13cec46a0_0 .net "r_clk", 0 0, v0x13cecc660_0;  alias, 1 drivers
v0x13cec4770_0 .net "r_clk_enable", 0 0, v0x13cecc770_0;  alias, 1 drivers
v0x13cec4800_0 .net "read_data1", 31 0, L_0x13ced2f70;  alias, 1 drivers
v0x13cec4910_0 .net "read_data2", 31 0, L_0x13ced3220;  alias, 1 drivers
v0x13cec49c0_0 .net "read_reg1", 4 0, L_0x13ced1e90;  alias, 1 drivers
v0x13cec4a50_0 .net "read_reg2", 4 0, L_0x13ced1a90;  alias, 1 drivers
v0x13cec4ae0_0 .net "register_v0", 31 0, L_0x13ced32d0;  alias, 1 drivers
v0x13cec4b80 .array "registers", 0 31, 31 0;
v0x13cec4f20_0 .net "reset", 0 0, v0x13ceccd80_0;  alias, 1 drivers
v0x13cec4ff0_0 .net "write_control", 0 0, L_0x13ced24b0;  alias, 1 drivers
v0x13cec5090_0 .net "write_data", 31 0, L_0x13ced2c30;  alias, 1 drivers
v0x13cec5220_0 .net "write_reg", 4 0, L_0x13ced1ff0;  alias, 1 drivers
L_0x13ced2b00 .array/port v0x13cec4b80, L_0x13ced2e90;
L_0x13ced2e90 .concat [ 5 2 0 0], L_0x13ced1e90, L_0x1400889e8;
L_0x13ced3060 .array/port v0x13cec4b80, L_0x13ced3100;
L_0x13ced3100 .concat [ 5 2 0 0], L_0x13ced1a90, L_0x140088a30;
S_0x13ceaacd0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x13cea9a60 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1400536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13cecce90_0 .net "in", 31 0, o0x1400536d0;  0 drivers
v0x13ceccf20_0 .var "out", 31 0;
S_0x13ce97040 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x140053790 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ceccfb0_0 .net "clk", 0 0, o0x140053790;  0 drivers
o0x1400537c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13cecd040_0 .net "data_address", 31 0, o0x1400537c0;  0 drivers
o0x1400537f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13cecd0f0_0 .net "data_read", 0 0, o0x1400537f0;  0 drivers
v0x13cecd1a0_0 .var "data_readdata", 31 0;
o0x140053850 .functor BUFZ 1, C4<z>; HiZ drive
v0x13cecd250_0 .net "data_write", 0 0, o0x140053850;  0 drivers
o0x140053880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13cecd330_0 .net "data_writedata", 31 0, o0x140053880;  0 drivers
S_0x13cea8d10 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1400539d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13cecd470_0 .net "clk", 0 0, o0x1400539d0;  0 drivers
v0x13cecd520_0 .var "curr_addr", 31 0;
o0x140053a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x13cecd5d0_0 .net "enable", 0 0, o0x140053a30;  0 drivers
o0x140053a60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13cecd680_0 .net "next_addr", 31 0, o0x140053a60;  0 drivers
o0x140053a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x13cecd730_0 .net "reset", 0 0, o0x140053a90;  0 drivers
E_0x13ceb5710 .event posedge, v0x13cecd470_0;
    .scope S_0x13cec3f20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec4b80, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x13cec3f20;
T_1 ;
    %wait E_0x13cea8490;
    %load/vec4 v0x13cec4f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13cec4770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13cec4ff0_0;
    %load/vec4 v0x13cec5220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x13cec5090_0;
    %load/vec4 v0x13cec5220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec4b80, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13cec0790;
T_2 ;
    %wait E_0x13cec0a50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
    %load/vec4 v0x13cec1690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x13cec10b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x13cec1a20_0;
    %ix/getv 4, v0x13cec18b0_0;
    %shiftl 4;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x13cec1a20_0;
    %ix/getv 4, v0x13cec18b0_0;
    %shiftr 4;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x13cec1a20_0;
    %ix/getv 4, v0x13cec18b0_0;
    %shiftr/s 4;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x13cec1a20_0;
    %load/vec4 v0x13cec1c60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x13cec1a20_0;
    %load/vec4 v0x13cec1c60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x13cec1a20_0;
    %load/vec4 v0x13cec1c60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x13cec1960_0;
    %pad/s 64;
    %load/vec4 v0x13cec1a20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x13cec1480_0, 0, 64;
    %load/vec4 v0x13cec1480_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13cec11c0_0, 0, 32;
    %load/vec4 v0x13cec1480_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13cec1320_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x13cec1c60_0;
    %pad/u 64;
    %load/vec4 v0x13cec1d30_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x13cec1480_0, 0, 64;
    %load/vec4 v0x13cec1480_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13cec11c0_0, 0, 32;
    %load/vec4 v0x13cec1480_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13cec1320_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1a20_0;
    %mod/s;
    %store/vec4 v0x13cec11c0_0, 0, 32;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1a20_0;
    %div/s;
    %store/vec4 v0x13cec1320_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1d30_0;
    %mod;
    %store/vec4 v0x13cec11c0_0, 0, 32;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1d30_0;
    %div;
    %store/vec4 v0x13cec1320_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x13cec1530_0;
    %store/vec4 v0x13cec11c0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x13cec1530_0;
    %store/vec4 v0x13cec1320_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1a20_0;
    %add;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1d30_0;
    %add;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1d30_0;
    %sub;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1d30_0;
    %and;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1d30_0;
    %or;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1d30_0;
    %xor;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1d30_0;
    %or;
    %inv;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1a20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1d30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x13cec0f60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x13cec1960_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x13cec1960_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x13cec1960_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x13cec1960_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1a20_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec15e0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x13cec1960_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x13cec1960_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cec1010_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1ab0_0;
    %add;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1ab0_0;
    %add;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1ab0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1b40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1bd0_0;
    %and;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1bd0_0;
    %or;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x13cec1c60_0;
    %load/vec4 v0x13cec1bd0_0;
    %xor;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x13cec1bd0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13cec1e10_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1ab0_0;
    %add;
    %store/vec4 v0x13cec13d0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1ab0_0;
    %add;
    %store/vec4 v0x13cec13d0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1ab0_0;
    %add;
    %store/vec4 v0x13cec13d0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1ab0_0;
    %add;
    %store/vec4 v0x13cec13d0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1ab0_0;
    %add;
    %store/vec4 v0x13cec13d0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1ab0_0;
    %add;
    %store/vec4 v0x13cec13d0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1ab0_0;
    %add;
    %store/vec4 v0x13cec13d0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x13cec1960_0;
    %load/vec4 v0x13cec1ab0_0;
    %add;
    %store/vec4 v0x13cec13d0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x13cec1e10_0;
    %store/vec4 v0x13cec1820_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13cec1f60;
T_3 ;
    %wait E_0x13cec2180;
    %load/vec4 v0x13cec23e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x13cec2270_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13cec2270_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cec2270_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cec2270_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x13cec2570_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x13cec2270_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x13cec2270_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x13cec2270_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x13cec2270_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x13cec2270_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x13cec2270_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x13cec2270_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x13cec2270_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x13cec2570_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13cec2270_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13cec2270_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13cec2270_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13cec2270_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x13cec2570_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x13cec2270_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13cec2270_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x13cec2270_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13cec2270_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x13cec2570_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13cec2270_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13cec2270_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x13cec2310_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x13cec2480_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13cec3830;
T_4 ;
    %wait E_0x13cea8490;
    %load/vec4 v0x13cec3e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13cec3b40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13cec3d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13cec3bd0_0;
    %assign/vec4 v0x13cec3b40_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13cec3160;
T_5 ;
    %wait E_0x13cea8490;
    %load/vec4 v0x13cec3710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13cec3430_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13cec3630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13cec34c0_0;
    %assign/vec4 v0x13cec3430_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13cec2660;
T_6 ;
    %wait E_0x13cec28d0;
    %load/vec4 v0x13cec2d30_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x13cec2f20_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cec3030_0, 4, 8;
    %load/vec4 v0x13cec2f20_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cec3030_0, 4, 8;
    %load/vec4 v0x13cec2f20_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cec3030_0, 4, 8;
    %load/vec4 v0x13cec2f20_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cec3030_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13cec2d30_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x13cec2aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x13cec2dc0_0;
    %load/vec4 v0x13cec2b60_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec3030_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x13cec2b60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13cec2dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cec2b60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x13cec3030_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x13cec2b60_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13cec2dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cec2b60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec3030_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x13cec2b60_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x13cec2dc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec3030_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x13cec2d30_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x13cec2aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x13cec2e70_0;
    %load/vec4 v0x13cec2b60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec3030_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x13cec2b60_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13cec2e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cec3030_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13cec03b0;
T_7 ;
    %wait E_0x13cec0740;
    %load/vec4 v0x13cecb180_0;
    %flag_set/vec4 8;
    %load/vec4 v0x13cecb220_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13cecab10_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x13ceca790_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13ceca390_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13cec03b0;
T_8 ;
    %wait E_0x13cebff80;
    %load/vec4 v0x13cec9f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13ceca6f0_0;
    %load/vec4 v0x13ceca0c0_0;
    %add;
    %store/vec4 v0x13cecb5e0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13cecac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x13ceca6f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x13cecabb0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13cecb5e0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x13cecad20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x13cecb7d0_0;
    %store/vec4 v0x13cecb5e0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x13ceca300_0;
    %addi 4, 0, 32;
    %store/vec4 v0x13cecb5e0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13cec03b0;
T_9 ;
    %wait E_0x13cea8490;
    %load/vec4 v0x13ceca1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13cecbeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13ceca300_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x13ceca6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13ceca270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13cecc2b0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x13ceca270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x13cecc2b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13cecc2b0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x13cecc2b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13cecc2b0_0, 0;
    %load/vec4 v0x13ceca6f0_0;
    %assign/vec4 v0x13ceca300_0, 0;
    %load/vec4 v0x13cecb5e0_0;
    %assign/vec4 v0x13ceca6f0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x13ceca6f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ceca270_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13cec03b0;
T_10 ;
    %wait E_0x13cea8490;
    %vpi_call/w 4 281 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 282 "$display", "reset=%h, clk_enable=%h", v0x13cecbeb0_0, v0x13ceca1e0_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "i_word=%b, active=%h, reg_write=%h", v0x13cecabb0_0, v0x13cec9d00_0, v0x13cecbb40_0 {0 0 0};
    %vpi_call/w 4 284 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x13cecb890_0, v0x13cecba10_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x13cecb7d0_0, v0x13cecb940_0 {0 0 0};
    %vpi_call/w 4 286 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x13cecbbe0_0, v0x13cecbf40_0, v0x13cecbd50_0 {0 0 0};
    %vpi_call/w 4 287 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x13cecb540_0, v0x13cecc0c0_0, v0x13cecbff0_0, v0x13cecaf00_0, v0x13ceca8e0_0 {0 0 0};
    %vpi_call/w 4 288 "$display", "pc=%h, state=%h", v0x13ceca300_0, v0x13cecc2b0_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x13ce75a70;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cecc660_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13cecc660_0;
    %inv;
    %store/vec4 v0x13cecc660_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x13ce75a70;
T_12 ;
    %fork t_1, S_0x13ce78770;
    %jmp t_0;
    .scope S_0x13ce78770;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ceccd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cecc770_0, 0, 1;
    %wait E_0x13cea8490;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ceccd80_0, 0, 1;
    %wait E_0x13cea8490;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13cebfd90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x13cecc920_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x13cebffe0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13cec0090_0, 0, 5;
    %load/vec4 v0x13cebfd90_0;
    %store/vec4 v0x13cec0140_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13cebfe40_0, 0, 16;
    %load/vec4 v0x13cebffe0_0;
    %load/vec4 v0x13cec0090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cec0140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebfe40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebfef0_0, 0, 32;
    %load/vec4 v0x13cebfef0_0;
    %store/vec4 v0x13ceccc20_0, 0, 32;
    %load/vec4 v0x13cecc920_0;
    %load/vec4 v0x13cebfd90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x13cecc920_0, 0, 32;
    %wait E_0x13cea8490;
    %wait E_0x13cea8490;
    %delay 2, 0;
    %load/vec4 v0x13cecc9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x13cecc890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x13cebfd90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13cebfd90_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13cebfd90_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x13cebffe0_0, 0, 6;
    %load/vec4 v0x13cebfd90_0;
    %store/vec4 v0x13cec0090_0, 0, 5;
    %load/vec4 v0x13cebfd90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x13cec0140_0, 0, 5;
    %load/vec4 v0x13cebfd90_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x13cebfe40_0, 0, 16;
    %load/vec4 v0x13cebffe0_0;
    %load/vec4 v0x13cec0090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cec0140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebfe40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebfef0_0, 0, 32;
    %load/vec4 v0x13cebfef0_0;
    %store/vec4 v0x13ceccc20_0, 0, 32;
    %wait E_0x13cea8490;
    %wait E_0x13cea8490;
    %delay 2, 0;
    %load/vec4 v0x13cebfd90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13cebfd90_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13cebfd90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x13cec01f0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x13cebffe0_0, 0, 6;
    %load/vec4 v0x13cebfd90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x13cec0090_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13cec0140_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13cebfe40_0, 0, 16;
    %load/vec4 v0x13cebffe0_0;
    %load/vec4 v0x13cec0090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cec0140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebfe40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebfef0_0, 0, 32;
    %load/vec4 v0x13cebfef0_0;
    %store/vec4 v0x13ceccc20_0, 0, 32;
    %wait E_0x13cea8490;
    %delay 2, 0;
    %load/vec4 v0x13cebfd90_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x13cec0300_0, 0, 16;
    %load/vec4 v0x13cec0300_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x13cec0300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce292d0_0, 0, 32;
    %vpi_call/w 3 129 "$display", "%b", v0x13ce292d0_0 {0 0 0};
    %load/vec4 v0x13cec01f0_0;
    %load/vec4 v0x13cebfd90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x13cec01f0_0, 0, 32;
    %load/vec4 v0x13cec01f0_0;
    %load/vec4 v0x13ce292d0_0;
    %add;
    %store/vec4 v0x13cebfcf0_0, 0, 32;
    %load/vec4 v0x13cecccb0_0;
    %load/vec4 v0x13cebfcf0_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 133 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x13cebfcf0_0, v0x13cecccb0_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x13cebfd90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13cebfd90_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13ce75a70;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x13cea8d10;
T_13 ;
    %wait E_0x13ceb5710;
    %load/vec4 v0x13cecd730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13cecd520_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x13cecd5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x13cecd680_0;
    %assign/vec4 v0x13cecd520_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
