

================================================================
== Vivado HLS Report for 'goertzel_algorithm_simpler'
================================================================
* Date:           Tue Jul 14 13:29:09 2020

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ALG
* Solution:       solution22
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  114745|  114745|  114746|  114746| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+--------+--------+--------+--------+----------+
        |                     |                  |     Latency     |     Interval    | Pipeline |
        |       Instance      |      Module      |   min  |   max  |   min  |   max  |   Type   |
        +---------------------+------------------+--------+--------+--------+--------+----------+
        |Loop_g1_proc_U0      |Loop_g1_proc      |  114745|  114745|  114745|  114745|   none   |
        |devuelveAuxArray_U0  |devuelveAuxArray  |    2049|    2049|    2049|    2049|   none   |
        |Loop_2_proc_U0       |Loop_2_proc       |      19|      19|      19|      19|   none   |
        |read_data_U0         |read_data         |       1|       1|       1|       1| function |
        +---------------------+------------------+--------+--------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      6|
|FIFO             |        0|      -|       0|      3|
|Instance         |        4|     16|    1420|   1774|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     16|    1420|   1783|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      7|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-------+------+------+
    |       Instance      |      Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------+------------------+---------+-------+------+------+
    |Loop_2_proc_U0       |Loop_2_proc       |        0|      0|   104|   246|
    |Loop_g1_proc_U0      |Loop_g1_proc      |        0|     16|  1210|  1282|
    |devuelveAuxArray_U0  |devuelveAuxArray  |        4|      0|    32|   158|
    |read_data_U0         |read_data         |        0|      0|    74|    88|
    +---------------------+------------------+---------+-------+------+------+
    |Total                |                  |        4|     16|  1420|  1774|
    +---------------------+------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+---+----+------+-----+---------+
    |      Name     | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +---------------+---------+---+----+------+-----+---------+
    |aux_array_V_U  |        0|  0|   1|     4|   32|      128|
    |bufIn_0_V_U    |        0|  0|   1|     4|   32|      128|
    |y_V_U          |        0|  0|   1|     4|   32|      128|
    +---------------+---------+---+----+------+-----+---------+
    |Total          |        0|  0|   3|    12|   96|      384|
    +---------------+---------+---+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Loop_g1_proc_U0_start_full_n      |    or    |      0|  0|   2|           1|           1|
    |devuelveAuxArray_U0_start_full_n  |    or    |      0|  0|   2|           1|           1|
    |read_data_U0_start_full_n         |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           3|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   |        Source Object       |    C Type    |
+----------------------+-----+-----+--------------+----------------------------+--------------+
|input_AX_ALG_TDATA    |  in |   32|     axis     |     input_AX_ALG_data_V    |    pointer   |
|input_AX_ALG_TKEEP    |  in |    4|     axis     |     input_AX_ALG_keep_V    |    pointer   |
|input_AX_ALG_TSTRB    |  in |    4|     axis     |     input_AX_ALG_strb_V    |    pointer   |
|input_AX_ALG_TUSER    |  in |    4|     axis     |     input_AX_ALG_user_V    |    pointer   |
|input_AX_ALG_TLAST    |  in |    1|     axis     |     input_AX_ALG_last_V    |    pointer   |
|input_AX_ALG_TID      |  in |    5|     axis     |      input_AX_ALG_id_V     |    pointer   |
|input_AX_ALG_TDEST    |  in |    5|     axis     |     input_AX_ALG_dest_V    |    pointer   |
|input_AX_ALG_TVALID   |  in |    1|     axis     |     input_AX_ALG_dest_V    |    pointer   |
|input_AX_ALG_TREADY   | out |    1|     axis     |     input_AX_ALG_dest_V    |    pointer   |
|output_AX_ALG_TDATA   | out |   32|     axis     |    output_AX_ALG_data_V    |    pointer   |
|output_AX_ALG_TKEEP   | out |    4|     axis     |    output_AX_ALG_keep_V    |    pointer   |
|output_AX_ALG_TSTRB   | out |    4|     axis     |    output_AX_ALG_strb_V    |    pointer   |
|output_AX_ALG_TUSER   | out |    4|     axis     |    output_AX_ALG_user_V    |    pointer   |
|output_AX_ALG_TLAST   | out |    1|     axis     |    output_AX_ALG_last_V    |    pointer   |
|output_AX_ALG_TID     | out |    5|     axis     |     output_AX_ALG_id_V     |    pointer   |
|output_AX_ALG_TDEST   | out |    5|     axis     |    output_AX_ALG_dest_V    |    pointer   |
|output_AX_ALG_TVALID  | out |    1|     axis     |    output_AX_ALG_dest_V    |    pointer   |
|output_AX_ALG_TREADY  |  in |    1|     axis     |    output_AX_ALG_dest_V    |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_none | goertzel_algorithm_simpler | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none | goertzel_algorithm_simpler | return value |
+----------------------+-----+-----+--------------+----------------------------+--------------+

