vendor_name = ModelSim
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/datapath.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/alu16.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/alu16_tb.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/mux8x1.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/mux8x1_tb.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/regfile16x16.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/regfile16x16_tb.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/instruction_memory.qip
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/instruction_memory.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/data_memory.qip
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/data_memory.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/datapath_tb.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/alu_control_unit.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/control.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/mips.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/instruction_mem.v
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/mips_tb.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/db/altsyncram_crl1.tdf
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/db/decode_dla.tdf
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/db/decode_61a.tdf
source_file = 1, C:/Users/ccayc/OneDrive/Masaüstü/Cagri_Cayci_1901042629_HW4_Kopya/verilog/db/mux_chb.tdf
design_name = mips
instance = comp, \clock~input , clock~input, mips, 1
instance = comp, \clock2~input , clock2~input, mips, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, mips, 1
