

================================================================
== Vitis HLS Report for 'conv2d_2'
================================================================
* Date:           Fri Dec 22 00:44:03 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   820865|   820865|  9.880 ms|  9.880 ms|  820865|  820865|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3   |   820864|   820864|        53|          -|          -|  15488|        no|
        | + VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6  |       41|       41|        10|          4|          1|      9|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    679|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     46|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    285|    -|
|Register         |        -|    -|     377|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     377|   1042|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_5ns_6ns_9_1_1_U7  |mul_5ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_9_1_1_U8  |mul_5ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   0|  0|  46|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer_2_bias_U     |conv2d_2_layer_2_bias     |        1|  0|   0|    0|    32|   32|     1|         1024|
    |layer_2_weights_U  |conv2d_2_layer_2_weights  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                          |        2|  0|   0|    0|   320|   64|     2|        10240|
    +-------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln71_1_fu_357_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln71_fu_301_p2                |         +|   0|  0|  21|          14|           1|
    |add_ln74_1_fu_885_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln74_fu_413_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln77_fu_880_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln83_fu_540_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln86_1_fu_863_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln86_fu_791_p2                |         +|   0|  0|  18|          10|          10|
    |add_ln95_1_fu_812_p2              |         +|   0|  0|  18|           4|           4|
    |add_ln95_2_fu_818_p2              |         +|   0|  0|  18|           4|           4|
    |add_ln95_fu_869_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln98_1_fu_853_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln98_2_fu_832_p2              |         +|   0|  0|   9|           2|           2|
    |add_ln98_fu_842_p2                |         +|   0|  0|  18|          10|          10|
    |empty_58_fu_550_p2                |         +|   0|  0|  12|           5|           5|
    |empty_fu_331_p2                   |         +|   0|  0|  16|           9|           9|
    |indvars_iv_next34_dup_fu_692_p2   |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next34_fu_581_p2       |         +|   0|  0|  10|           3|           1|
    |indvars_iv_next34_mid1_fu_747_p2  |         +|   0|  0|  10|           3|           2|
    |p_mid116_fu_509_p2                |         +|   0|  0|  12|           5|           2|
    |p_mid152_fu_455_p2                |         +|   0|  0|  16|           9|           9|
    |p_mid174_fu_381_p2                |         +|   0|  0|  16|           9|           6|
    |p_mid1_fu_716_p2                  |         +|   0|  0|  12|           5|           5|
    |sum19_fu_489_p2                   |         +|   0|  0|  21|          14|          14|
    |tmp_fu_321_p2                     |         +|   0|  0|  13|           6|           6|
    |tmp_mid1_fu_445_p2                |         +|   0|  0|  13|           6|           6|
    |empty_59_fu_575_p2                |         -|   0|  0|  17|          10|          10|
    |p_mid128_fu_534_p2                |         -|   0|  0|  17|          10|          10|
    |p_mid13_fu_741_p2                 |         -|   0|  0|  17|          10|          10|
    |sub_ln94_1_fu_769_p2              |         -|   0|  0|  12|           4|           4|
    |sub_ln94_fu_603_p2                |         -|   0|  0|  12|           4|           4|
    |and_ln49_fu_933_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln71_fu_399_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln83_fu_686_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_7_fu_921_p2             |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_915_p2               |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln71_fu_337_p2               |      icmp|   0|  0|  12|          14|          11|
    |icmp_ln74_fu_343_p2               |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln77_fu_393_p2               |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln83_fu_609_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln86_fu_615_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln89_fu_680_p2               |      icmp|   0|  0|   8|           3|           2|
    |empty_65_fu_419_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln49_fu_927_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln86_fu_698_p2                 |        or|   0|  0|   2|           1|           1|
    |empty_66_fu_469_p3                |    select|   0|  0|   8|           1|           9|
    |ii_cast8_mid2_fu_433_p3           |    select|   0|  0|   5|           1|           5|
    |iii_mid2_fu_425_p3                |    select|   0|  0|   6|           1|           1|
    |output_r_d0                       |    select|   0|  0|  32|           1|          32|
    |select_ln71_1_fu_373_p3           |    select|   0|  0|   8|           1|           9|
    |select_ln71_2_fu_405_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln71_3_fu_461_p3           |    select|   0|  0|   8|           1|           9|
    |select_ln71_fu_349_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln74_fu_891_p3             |    select|   0|  0|  10|           1|           1|
    |select_ln83_1_fu_635_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln83_2_fu_647_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln83_3_fu_659_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln83_4_fu_667_p3           |    select|   0|  0|   9|           1|          10|
    |select_ln83_fu_621_p3             |    select|   0|  0|   3|           1|           2|
    |select_ln86_1_fu_775_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln86_2_fu_783_p3           |    select|   0|  0|   9|           1|          10|
    |select_ln86_3_fu_796_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln86_4_fu_874_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln86_fu_704_p3             |    select|   0|  0|   3|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln71_fu_387_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln83_fu_674_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln95_fu_629_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 679|         308|         313|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |add4320_reg_275                            |   9|          2|   32|         64|
    |ap_NS_fsm                                  |  81|         17|    1|         17|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_add4320_phi_fu_278_p4           |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten42_phi_fu_224_p4  |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_246_p4    |   9|          2|    4|          8|
    |ap_phi_mux_iv_phi_fu_235_p4                |   9|          2|    1|          2|
    |ap_phi_mux_v_phi_fu_257_p4                 |   9|          2|    3|          6|
    |ap_phi_mux_vi_phi_fu_268_p4                |   9|          2|    3|          6|
    |grp_fu_285_p0                              |  14|          3|   32|         96|
    |grp_fu_285_p1                              |  14|          3|   32|         96|
    |i_reg_175                                  |   9|          2|    5|         10|
    |ii_reg_198                                 |   9|          2|    5|         10|
    |iii_reg_209                                |   9|          2|    6|         12|
    |indvar_flatten42_reg_220                   |   9|          2|    4|          8|
    |indvar_flatten56_reg_186                   |   9|          2|   11|         22|
    |indvar_flatten82_reg_164                   |   9|          2|   14|         28|
    |indvar_flatten_reg_242                     |   9|          2|    4|          8|
    |iv_reg_231                                 |   9|          2|    1|          2|
    |output_r_address0                          |  14|          3|   14|         42|
    |v_reg_253                                  |   9|          2|    3|          6|
    |vi_reg_264                                 |   9|          2|    3|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 285|         62|  215|        523|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add4320_reg_275             |  32|   0|   32|          0|
    |add_ln71_reg_947            |  14|   0|   14|          0|
    |add_ln77_reg_1090           |   6|   0|    6|          0|
    |add_ln83_reg_1011           |   4|   0|    4|          0|
    |add_ln86_1_reg_1050         |   4|   0|    4|          0|
    |add_ln95_reg_1065           |   3|   0|    3|          0|
    |add_reg_1105                |  32|   0|   32|          0|
    |ap_CS_fsm                   |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |i_reg_175                   |   5|   0|    5|          0|
    |icmp_ln74_reg_955           |   1|   0|    1|          0|
    |icmp_ln83_reg_1016          |   1|   0|    1|          0|
    |icmp_ln86_reg_1020          |   1|   0|    1|          0|
    |ii_cast8_mid2_cast_reg_986  |   5|   0|   10|          5|
    |ii_cast8_mid2_reg_975       |   5|   0|    5|          0|
    |ii_reg_198                  |   5|   0|    5|          0|
    |iii_mid2_reg_968            |   6|   0|    6|          0|
    |iii_reg_209                 |   6|   0|    6|          0|
    |indvar_flatten42_reg_220    |   4|   0|    4|          0|
    |indvar_flatten56_reg_186    |  11|   0|   11|          0|
    |indvar_flatten82_reg_164    |  14|   0|   14|          0|
    |indvar_flatten_reg_242      |   4|   0|    4|          0|
    |iv_reg_231                  |   1|   0|    1|          0|
    |layer_2_bias_load_reg_1100  |  32|   0|   32|          0|
    |mul_reg_1075                |  32|   0|   32|          0|
    |output_addr_reg_981         |  14|   0|   14|          0|
    |p_mid128_reg_1006           |   7|   0|   10|          3|
    |select_ln71_2_reg_960       |   5|   0|    5|          0|
    |select_ln74_reg_1095        |  11|   0|   11|          0|
    |select_ln83_1_reg_1025      |   1|   0|    1|          0|
    |select_ln86_3_reg_1035      |   3|   0|    3|          0|
    |select_ln86_4_reg_1070      |   4|   0|    4|          0|
    |select_ln86_reg_1030        |   3|   0|    3|          0|
    |v_reg_253                   |   3|   0|    3|          0|
    |vi_reg_264                  |   3|   0|    3|          0|
    |zext_ln77_1_reg_996         |   6|   0|    9|          3|
    |zext_ln77_reg_991           |   6|   0|   64|         58|
    |icmp_ln83_reg_1016          |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 377|  32|  383|         69|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_763_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_763_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_763_p_opcode  |  out|    2|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_763_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_763_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_770_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_770_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_770_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_770_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_788_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_788_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_788_p_opcode  |  out|    5|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_788_p_dout0   |   in|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|grp_fu_788_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.2|  return value|
|input_r_address0     |  out|   10|   ap_memory|       input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0    |  out|   14|   ap_memory|      output_r|         array|
|output_r_ce0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0          |  out|   32|   ap_memory|      output_r|         array|
|output_r_q0          |   in|   32|   ap_memory|      output_r|         array|
+---------------------+-----+-----+------------+--------------+--------------+

