#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Sun Mar  3 21:46:50 2024
# Process ID: 10536
# Current directory: D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.runs/synth_1
# Command line: vivado.exe -log camera_vga_display_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source camera_vga_display_top.tcl
# Log file: D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.runs/synth_1/camera_vga_display_top.vds
# Journal file: D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.runs/synth_1\vivado.jou
# Running On: LAPTOP-D2TRK901, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 33719 MB
#-----------------------------------------------------------
source camera_vga_display_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 512.871 ; gain = 220.926
Command: read_checkpoint -auto_incremental -incremental D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top camera_vga_display_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25656
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1357.906 ; gain = 442.207
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'start_capture', assumed default net type 'wire' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/camera_vga_display_top.v:66]
INFO: [Synth 8-6157] synthesizing module 'camera_vga_display_top' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/camera_vga_display_top.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_control_fsm' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/system_control_fsm.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_control_fsm' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/system_control_fsm.v:7]
INFO: [Synth 8-6157] synthesizing module 'vga_control' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/vga_control.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_control' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/vga_control.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov7670_read' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/ov7670_read.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_read' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/ov7670_read.v:8]
INFO: [Synth 8-6157] synthesizing module 'ov7670_setup_module_top' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/ov7670_setup_module_top.v:3]
	Parameter INPUT_CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ov767_setup' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/ov7670_setup.v:6]
	Parameter INPUT_CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/ov7670_setup.v:61]
INFO: [Synth 8-6155] done synthesizing module 'ov767_setup' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/ov7670_setup.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov7670_setup_rom' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/ov7670_setup_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_setup_rom' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/ov7670_setup_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'sccb_communication' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/sccb_communication.v:10]
	Parameter INPUT_CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sccb_communication' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/sccb_communication.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_setup_module_top' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/ov7670_setup_module_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_PLL_100_50_25MHz' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.runs/synth_1/.Xil/Vivado-10536-LAPTOP-D2TRK901/realtime/clock_PLL_100_50_25MHz_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clock_PLL_100_50_25MHz' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.runs/synth_1/.Xil/Vivado-10536-LAPTOP-D2TRK901/realtime/clock_PLL_100_50_25MHz_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'buffer_RAM_12x131072' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.runs/synth_1/.Xil/Vivado-10536-LAPTOP-D2TRK901/realtime/buffer_RAM_12x131072_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'buffer_RAM_12x131072' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.runs/synth_1/.Xil/Vivado-10536-LAPTOP-D2TRK901/realtime/buffer_RAM_12x131072_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'matrix_3x3' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/new/matrix_3x3.v:22]
INFO: [Synth 8-6157] synthesizing module 'line_buffer' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/new/line_buffer.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter IMG_WIDTH bound to: 320 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'line_fifo' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.runs/synth_1/.Xil/Vivado-10536-LAPTOP-D2TRK901/realtime/line_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'line_fifo' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.runs/synth_1/.Xil/Vivado-10536-LAPTOP-D2TRK901/realtime/line_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/new/line_buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'matrix_3x3' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/new/matrix_3x3.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'din' does not match port width (4) of module 'matrix_3x3' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/camera_vga_display_top.v:146]
WARNING: [Synth 8-689] width (3) of port connection 'dout_r0' does not match port width (4) of module 'matrix_3x3' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/camera_vga_display_top.v:147]
WARNING: [Synth 8-689] width (3) of port connection 'dout_r1' does not match port width (4) of module 'matrix_3x3' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/camera_vga_display_top.v:148]
WARNING: [Synth 8-689] width (3) of port connection 'dout_r2' does not match port width (4) of module 'matrix_3x3' [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/camera_vga_display_top.v:149]
INFO: [Synth 8-6155] done synthesizing module 'camera_vga_display_top' (0#1) [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/camera_vga_display_top.v:6]
WARNING: [Synth 8-7137] Register ready_display_reg_reg in module system_control_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/system_control_fsm.v:34]
WARNING: [Synth 8-7137] Register timer_reg in module system_control_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/system_control_fsm.v:54]
WARNING: [Synth 8-7137] Register FSM_return_state_reg in module system_control_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/system_control_fsm.v:55]
WARNING: [Synth 8-7137] Register control_state_reg_reg in module system_control_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/system_control_fsm.v:36]
WARNING: [Synth 8-7137] Register start_ov7670_hw_setup_reg_reg in module system_control_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/system_control_fsm.v:37]
WARNING: [Synth 8-7137] Register start_capture_reg_reg in module system_control_fsm has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/system_control_fsm.v:35]
WARNING: [Synth 8-7137] Register hsync_reg_reg in module vga_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/vga_control.v:37]
WARNING: [Synth 8-7137] Register vsync_reg_reg in module vga_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/vga_control.v:38]
WARNING: [Synth 8-7137] Register OV7670_SETUP_FSM_state_reg in module ov767_setup has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/ov7670_setup.v:61]
WARNING: [Synth 8-7137] Register timer_reg in module ov767_setup has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/ov7670_setup.v:84]
WARNING: [Synth 8-7137] Register FSM_return_state_reg in module ov767_setup has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/ov7670_setup.v:88]
WARNING: [Synth 8-7137] Register bit_index_reg in module sccb_communication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/sccb_communication.v:77]
WARNING: [Synth 8-7137] Register byte_counter_reg in module sccb_communication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/sccb_communication.v:78]
WARNING: [Synth 8-7137] Register sub_address_reg_reg in module sccb_communication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/sccb_communication.v:84]
WARNING: [Synth 8-7137] Register set_data_reg_reg in module sccb_communication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/sccb_communication.v:85]
WARNING: [Synth 8-7137] Register ready_reg_reg in module sccb_communication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/sccb_communication.v:31]
WARNING: [Synth 8-7137] Register FSM_return_state_reg in module sccb_communication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/sccb_communication.v:100]
WARNING: [Synth 8-7137] Register timer_reg in module sccb_communication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/sccb_communication.v:101]
WARNING: [Synth 8-7137] Register SIOC_reg_reg in module sccb_communication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/sccb_communication.v:32]
WARNING: [Synth 8-7137] Register SIOD_reg_reg in module sccb_communication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/sccb_communication.v:33]
WARNING: [Synth 8-7137] Register load_txm_byte_reg in module sccb_communication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/sources_1/imports/ov7670_vga_display-main_原理/sccb_communication.v:119]
WARNING: [Synth 8-7129] Port sys_clk in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ready_display in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port locked in module system_control_fsm is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1474.012 ; gain = 558.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1474.012 ; gain = 558.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1474.012 ; gain = 558.312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1474.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz_in_context.xdc] for cell 'clock_PLL_100_50_25MHz'
Finished Parsing XDC File [d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz_in_context.xdc] for cell 'clock_PLL_100_50_25MHz'
Parsing XDC File [d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.gen/sources_1/ip/buffer_RAM_12x131072/buffer_RAM_12x131072/buffer_RAM_12x131072_in_context.xdc] for cell 'buffer_RAM_12x131072'
Finished Parsing XDC File [d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.gen/sources_1/ip/buffer_RAM_12x131072/buffer_RAM_12x131072/buffer_RAM_12x131072_in_context.xdc] for cell 'buffer_RAM_12x131072'
Parsing XDC File [d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.gen/sources_1/ip/line_fifo/line_fifo/line_fifo_in_context.xdc] for cell 'matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo'
Finished Parsing XDC File [d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.gen/sources_1/ip/line_fifo/line_fifo/line_fifo_in_context.xdc] for cell 'matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo'
Parsing XDC File [d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.gen/sources_1/ip/line_fifo/line_fifo/line_fifo_in_context.xdc] for cell 'matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo'
Finished Parsing XDC File [d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.gen/sources_1/ip/line_fifo/line_fifo/line_fifo_in_context.xdc] for cell 'matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo'
Parsing XDC File [d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.gen/sources_1/ip/line_fifo/line_fifo/line_fifo_in_context.xdc] for cell 'matrix_3x3/HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo'
Finished Parsing XDC File [d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.gen/sources_1/ip/line_fifo/line_fifo/line_fifo_in_context.xdc] for cell 'matrix_3x3/HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo'
Parsing XDC File [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/constrs_1/imports/ov7670_vga_display-main_原理/ov7670_vga.xdc]
WARNING: [Vivado 12-507] No nets matched 'pclk_IBUF'. [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/constrs_1/imports/ov7670_vga_display-main_原理/ov7670_vga.xdc:257]
Finished Parsing XDC File [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/constrs_1/imports/ov7670_vga_display-main_原理/ov7670_vga.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/constrs_1/imports/ov7670_vga_display-main_原理/ov7670_vga.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/camera_vga_display_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.srcs/constrs_1/imports/ov7670_vga_display-main_原理/ov7670_vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/camera_vga_display_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/camera_vga_display_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1576.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1576.699 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/verilog_practice/project_line_buffer_2/project_line_buffer_2.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for clock_PLL_100_50_25MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buffer_RAM_12x131072. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for matrix_3x3/\HDL1.buffer_inst[0].line_buffer_inst /u_line_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for matrix_3x3/\HDL1.buffer_inst[1].line_buffer_inst /u_line_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for matrix_3x3/\HDL1.buffer_inst[2].line_buffer_inst /u_line_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Multipliers : 
	              32x32  Multipliers := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   6 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	  14 Input    8 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  14 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 5     
	  14 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Debug: swapped A/B pins for adder 0000017723F909E0
DSP Debug: swapped A/B pins for adder 0000017723F909E0
DSP Debug: swapped A/B pins for adder 000001770948EAD0
DSP Report: Generating DSP vga_control/read_RAM_address_reg0, operation Mode is: C+A*(B:0x140)+1.
DSP Report: operator vga_control/read_RAM_address_reg0 is absorbed into DSP vga_control/read_RAM_address_reg0.
DSP Report: operator vga_control/read_RAM_address_reg2 is absorbed into DSP vga_control/read_RAM_address_reg0.
WARNING: [Synth 8-3917] design camera_vga_display_top has port ov7670_pwdn driven by constant 0
WARNING: [Synth 8-3917] design camera_vga_display_top has port ov7670_reset driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
 Sort Area is  vga_control/read_RAM_address_reg0_0 : 0 0 : 162 162 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------+---------------------------------------------------+---------------+----------------+
|Module Name            | RTL Object                                        | Depth x Width | Implemented As | 
+-----------------------+---------------------------------------------------+---------------+----------------+
|camera_vga_display_top | ov7670_setup_module_top/ov7670_setup_rom/dout_reg | 256x16        | Block RAM      | 
+-----------------------+---------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_control | C+A*(B:0x140)+1 | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ov7670_setup_module_top/ov7670_setup_rom/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_control | C+A*B+1     | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |clock_PLL_100_50_25MHz |         1|
|2     |buffer_RAM_12x131072   |         1|
|3     |line_fifo              |         3|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |buffer_RAM_12x131072   |     1|
|2     |clock_PLL_100_50_25MHz |     1|
|3     |line_fifo              |     3|
|6     |BUFG                   |     1|
|7     |CARRY4                 |    47|
|8     |DSP48E1                |     1|
|9     |LUT1                   |   103|
|10    |LUT2                   |   140|
|11    |LUT3                   |    68|
|12    |LUT4                   |    72|
|13    |LUT5                   |    58|
|14    |LUT6                   |    64|
|15    |RAMB18E1               |     1|
|16    |FDCE                   |   165|
|17    |FDRE                   |   129|
|18    |FDSE                   |    20|
|19    |IBUF                   |    13|
|20    |OBUF                   |    25|
|21    |OBUFT                  |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1576.699 ; gain = 661.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1576.699 ; gain = 558.312
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1576.699 ; gain = 661.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1576.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1576.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: dbceeb20
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1576.699 ; gain = 1051.121
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1576.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/verilog_practice/project_line_buffer_2/project_line_buffer_2.runs/synth_1/camera_vga_display_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file camera_vga_display_top_utilization_synth.rpt -pb camera_vga_display_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  3 21:47:41 2024...
