#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Feb  6 10:02:59 2021
# Process ID: 16708
# Current directory: C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11908 C:\Users\Leonard Matulescu\Desktop\Universidad\Proyectos Vivado\Trabajo_SED_Version_2\Trabajo_SED_Version_2.xpr
# Log file: C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/vivado.log
# Journal file: C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2'
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_2/Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_2/Vivado/Trabajo_SED_Version_1.1/Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_2/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_2/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_2/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_2/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_2/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Vivado/Practica3/Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_2/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Vivado/Practica3/Vivado/Practica3/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_2/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Vivado/Practica3/Vivado/Practica3/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/{C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_2/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Vivado/Practica3/Vivado/Practica3/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store}' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_2/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Vivado/Practica3/Vivado/Practica3/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/{C:/Users/Leonard}' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Leonard' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Matulescu/Desktop/Universidad/Proyectos' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_2/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Vivado/Practica3/Vivado/Practica3/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store}}' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Trabajo_SED_Version_1.1/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Vivado/Practica3/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Vivado/Practica3/Vivado/Practica3/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Vivado/Practica3/Vivado/Practica3/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/{C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Vivado/Practica3/Vivado/Practica3/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store}'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Vivado/Practica3/Vivado/Practica3/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/{C:/Users/Leonard}'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/Desktop/Universidad/Proyectos'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Leonard Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Vivado/Trabajo_SED_Version_1.1/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Vivado/Practica3/Vivado/Practica3/Vivado/Practica3/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Vivado/Practica_2/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/Matulescu/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store}}'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 1106.781 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top TransmisorFM [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TransmisorFM
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.309 ; gain = 241.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TransmisorFM' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:14]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Oscilador' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:6' bound to instance 'RadioOsc' of component 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:4' bound to instance 'AcumuladorFase' of component 'Registro' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Registro' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:17]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Registro' (1#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Oscilador' (2#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:4' bound to instance 'Mux1' of component 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:16]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexor' (3#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:16]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Oscilador' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:6' bound to instance 'AudioOsc' of component 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:66]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:4' bound to instance 'Mux2' of component 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'TransmisorFM' (4#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1637.504 ; gain = 292.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1637.504 ; gain = 292.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1637.504 ; gain = 292.949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1637.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-2489] -waveform contains time 1.562500 which will be rounded to 1.563 to ensure it is an integer multiple of 1 picosecond [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:8]
Finished Parsing XDC File [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1726.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1747.555 ; gain = 403.000
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1747.555 ; gain = 640.773
set_property top Oscilador_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Oscilador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Oscilador_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Oscilador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sim_1/new/Oscilador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Oscilador_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xelab -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 32 [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sim_1/new/Oscilador_tb.vhd:13]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit oscilador_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1767.070 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Oscilador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Oscilador_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Oscilador'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xelab -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Registro [\Registro(nbits=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Oscilador [oscilador_default]
Compiling architecture behavioral of entity xil_defaultlib.oscilador_tb
Built simulation snapshot Oscilador_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Leonard -notrace
couldn't read file "C:/Users/Leonard": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb  6 22:45:39 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1861.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Oscilador_tb_behav -key {Behavioral:sim_1:Functional:Oscilador_tb} -tclbatch {Oscilador_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Oscilador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1876.680 ; gain = 14.742
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Oscilador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1876.680 ; gain = 14.742
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1885.000 ; gain = 7.168
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Oscilador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Oscilador_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sim_1/new/Oscilador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Oscilador_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xelab -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Registro [\Registro(nbits=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Oscilador [oscilador_default]
Compiling architecture behavioral of entity xil_defaultlib.oscilador_tb
Built simulation snapshot Oscilador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Oscilador_tb_behav -key {Behavioral:sim_1:Functional:Oscilador_tb} -tclbatch {Oscilador_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Oscilador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Oscilador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1885.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Oscilador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Oscilador_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sim_1/new/Oscilador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Oscilador_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xelab -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Registro [\Registro(nbits=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Oscilador [oscilador_default]
Compiling architecture behavioral of entity xil_defaultlib.oscilador_tb
Built simulation snapshot Oscilador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Oscilador_tb_behav -key {Behavioral:sim_1:Functional:Oscilador_tb} -tclbatch {Oscilador_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Oscilador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Oscilador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1885.801 ; gain = 0.801
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Oscilador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Oscilador_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sim_1/new/Oscilador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Oscilador_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xelab -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Registro [\Registro(nbits=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Oscilador [oscilador_default]
Compiling architecture behavioral of entity xil_defaultlib.oscilador_tb
Built simulation snapshot Oscilador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Oscilador_tb_behav -key {Behavioral:sim_1:Functional:Oscilador_tb} -tclbatch {Oscilador_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Oscilador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Oscilador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1886.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Oscilador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Oscilador_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sim_1/new/Oscilador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Oscilador_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xelab -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Registro [\Registro(nbits=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Oscilador [oscilador_default]
Compiling architecture behavioral of entity xil_defaultlib.oscilador_tb
Built simulation snapshot Oscilador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Oscilador_tb_behav -key {Behavioral:sim_1:Functional:Oscilador_tb} -tclbatch {Oscilador_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Oscilador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Oscilador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1891.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Oscilador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Oscilador_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sim_1/new/Oscilador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Oscilador_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xelab -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Registro [\Registro(nbits=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Oscilador [oscilador_default]
Compiling architecture behavioral of entity xil_defaultlib.oscilador_tb
Built simulation snapshot Oscilador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Oscilador_tb_behav -key {Behavioral:sim_1:Functional:Oscilador_tb} -tclbatch {Oscilador_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Oscilador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Oscilador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1891.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Oscilador_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Oscilador_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sim_1/new/Oscilador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Oscilador_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
"xelab -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6db8574818d7491e8ca80a31e651189b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Oscilador_tb_behav xil_defaultlib.Oscilador_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Registro [\Registro(nbits=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Oscilador [oscilador_default]
Compiling architecture behavioral of entity xil_defaultlib.oscilador_tb
Built simulation snapshot Oscilador_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Oscilador_tb_behav -key {Behavioral:sim_1:Functional:Oscilador_tb} -tclbatch {Oscilador_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Oscilador_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1894.711 ; gain = 2.781
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Oscilador_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1894.711 ; gain = 2.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Registro [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_arch Behavioral [get_filesets sim_1]
set_property top_file {C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd} [get_filesets sim_1]
update_compile_order -fileset sim_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1952.797 ; gain = 37.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TransmisorFM' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:14]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Oscilador' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:6' bound to instance 'RadioOsc' of component 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:4' bound to instance 'AcumuladorFase' of component 'Registro' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Registro' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Registro' (1#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Oscilador' (2#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:4' bound to instance 'Mux1' of component 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:16]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexor' (3#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:16]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Oscilador' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:6' bound to instance 'AudioOsc' of component 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:66]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:4' bound to instance 'Mux2' of component 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'TransmisorFM' (4#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1990.254 ; gain = 75.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1990.254 ; gain = 75.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1990.254 ; gain = 75.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1990.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-2489] -waveform contains time 1.562500 which will be rounded to 1.563 to ensure it is an integer multiple of 1 picosecond [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:8]
Finished Parsing XDC File [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2118.219 ; gain = 203.359
close_design
set_property top Registro [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Registro
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2225.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Registro' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Registro' (1#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2225.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-2489] -waveform contains time 1.562500 which will be rounded to 1.563 to ensure it is an integer multiple of 1 picosecond [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'Reset'. [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Boton440'. [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Boton880'. [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AntOut'. [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2225.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2225.492 ; gain = 0.000
5 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2225.492 ; gain = 0.000
close_design
set_property top TransmisorFM [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TransmisorFM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2225.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TransmisorFM' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:14]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Oscilador' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:6' bound to instance 'RadioOsc' of component 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:4' bound to instance 'AcumuladorFase' of component 'Registro' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Registro' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Registro' (1#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Oscilador' (2#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:4' bound to instance 'Mux1' of component 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:16]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexor' (3#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:16]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Oscilador' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:6' bound to instance 'AudioOsc' of component 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:66]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:4' bound to instance 'Mux2' of component 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'TransmisorFM' (4#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2225.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-2489] -waveform contains time 1.562500 which will be rounded to 1.563 to ensure it is an integer multiple of 1 picosecond [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:8]
Finished Parsing XDC File [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2225.492 ; gain = 0.000
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2225.492 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TransmisorFM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2225.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TransmisorFM' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:14]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Oscilador' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:6' bound to instance 'RadioOsc' of component 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:4' bound to instance 'AcumuladorFase' of component 'Registro' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Registro' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Registro' (1#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Registro.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Oscilador' (2#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:18]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:4' bound to instance 'Mux1' of component 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:16]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Multiplexor' (3#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:16]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:4' bound to instance 'Mux3' of component 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:65]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Oscilador' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Oscilador.vhd:6' bound to instance 'AudioOsc' of component 'Oscilador' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:75]
	Parameter NBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/Multiplexor.vhd:4' bound to instance 'Mux2' of component 'Multiplexor' [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'TransmisorFM' (4#1) [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/sources_1/new/TransmisorFM.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2225.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-2489] -waveform contains time 1.562500 which will be rounded to 1.563 to ensure it is an integer multiple of 1 picosecond [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc:8]
Finished Parsing XDC File [C:/Users/Leonard Matulescu/Desktop/Universidad/Proyectos Vivado/Trabajo_SED_Version_2/Trabajo_SED_Version_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2225.492 ; gain = 0.000
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2225.492 ; gain = 0.000
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  7 01:47:46 2021...
