#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue May 30 15:45:04 2023
# Process ID: 8924
# Current directory: O:/CS56_S23/vga_midi/vga_midi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15168 O:\CS56_S23\vga_midi\vga_midi\vga_midi.xpr
# Log file: O:/CS56_S23/vga_midi/vga_midi/vivado.log
# Journal file: O:/CS56_S23/vga_midi/vga_midi\vivado.jou
# Running On: mecha-9, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 16953 MB
#-----------------------------------------------------------
start_gui
open_project O:/CS56_S23/vga_midi/vga_midi/vga_midi.xpr
WARNING: [Board 49-26] cannot add Board Part alpha-data.com:admpa100_2ms:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/AlphaData/admpa100_2ms/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part alpha-data.com:admpa101_2ms:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/AlphaData/admpa101_2ms/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultra96v1:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultra96v1/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultra96v2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultra96v2/1.1/board.xml as part xczu3eg-sbva484-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultra96v2:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultra96v2/1.2/board.xml as part xczu3eg-sbva484-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultrazed_7ev_cc:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultrazed_7ev_cc/1.5/board.xml as part xczu7ev-fbvb900-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultrazed_eg_iocc_production:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultrazed_3eg_iocc/1.2/board.xml as part xczu3eg-sfva625-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultrazed_eg_pciecc_production:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultrazed_3eg_pciecc/1.3/board.xml as part xczu3eg-sfva625-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g30m-c4ev-4e002g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g30m-c4ev-4e002g-e008g-lia/1.0/board.xml as part xczu4ev-fbvb900-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g30m-c7ev-4e004g-e008g-lea:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g30m-c7ev-4e004g-e008g-lea/1.0/board.xml as part xczu7ev-fbvb900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g35m-11eg-4e004g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g35m-11eg-4e004g-e008g-lia/1.0/board.xml as part xczu11eg-ffvc1760-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g35m-17eg-4e004g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g35m-17eg-4e004g-e008g-lia/1.0/board.xml as part xczu17eg-ffvc1760-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g35m-19eg-4e004g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g35m-19eg-4e004g-e008g-lia/1.0/board.xml as part xczu19eg-ffvc1760-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-2cg1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-2cg1-4e002g-e008g-bee/1.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-3eg1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-3eg1-4e002g-e008g-bee/1.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-4ev1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-4ev1-4e002g-e008g-bee/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-5ev1-4e002g-e008g-bed:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-5ev1-4e002g-e008g-bed/1.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-5ev1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-5ev1-4e002g-e008g-bee/1.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-5ev1-4e002g-e008g-beg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-5ev1-4e002g-e008g-beg/1.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:brk1900-7cg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/BRK1900-7CG/1.0/board.xml as part xczu7cg-ffvc1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:brk1900-7eg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/BRK1900-7EG/1.0/board.xml as part xczu7eg-ffvc1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:brk1900-7ev:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/BRK1900-7EV/1.0/board.xml as part xczu7ev-ffvc1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7305-s50:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7305-S50/1.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k160t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K160T/1.0/board.xml as part xc7k160tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k410t-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K410T-3E/1.0/board.xml as part xc7k410tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k410t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K410T/1.0/board.xml as part xc7k410tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k70t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K70T/1.0/board.xml as part xc7k70tfbg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k160t-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K160T-3E/1.0/board.xml as part xc7k160tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k160t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K160T/1.0/board.xml as part xc7k160tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k410t-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K410T-3E/1.0/board.xml as part xc7k410tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k410t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K410T/1.0/board.xml as part xc7k410tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8310-au25p:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8310-AU25P/1.0/board.xml as part xcau25p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8320-au25p:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8320-AU25P/1.2/board.xml as part xcau25p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8350-ku060-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8350-KU060-3E/1.0/board.xml as part xcku060-ffva1517-3-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8350-ku060:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8350-KU060/1.0/board.xml as part xcku060-ffva1517-1-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8350-ku115:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8350-KU115/1.0/board.xml as part xcku115-flva1517-1-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:am0010_3eg_1i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/AM0010_3EG_1I/1.0/board.xml as part xczu3eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:am0010_4ev_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/AM0010_4EV_1E/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_070_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_70_2C/1.0/board.xml as part xc7k70tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_070_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_70_2I/1.0/board.xml as part xc7k70tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_2C/1.0/board.xml as part xc7k160tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_2c:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_2C/2.0/board.xml as part xc7k160tffg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_2I/1.0/board.xml as part xc7k160tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_3e:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_3E/2.0/board.xml as part xc7k160tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_325_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_325_2C/1.0/board.xml as part xc7k325tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_325_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_325_2I/1.0/board.xml as part xc7k325tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_410_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_410_2C/1.0/board.xml as part xc7k410tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_410_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_410_2I/1.0/board.xml as part xc7k410tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0802_2cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0802_2CG_1E/1.0/board.xml as part xczu2cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0802_2cg_1e:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0802_2CG_1E/2.0/board.xml as part xczu2cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2CG_1E/1.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2cg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2CG_1E/2.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2EG_1E/1.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2EG_1E/2.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/1.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e:part0:5.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/5.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/2.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e_tebf0808:part0:6.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/6.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/1.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/3.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:5.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/5.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/2.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/4.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:6.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/6.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1I/3.0/board.xml as part xczu3eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1I/4.0/board.xml as part xczu3eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1li:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1LI/3.0/board.xml as part xczu3eg-sfvc784-1l-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1li_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1LI/4.0/board.xml as part xczu3eg-sfvc784-1l-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4CG_1E/1.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4cg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4CG_1E/2.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/1.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/3.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/2.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/4.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/3.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i:part0:5.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/5.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/4.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i_tebf0808:part0:6.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/6.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/1.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/3.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/2.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/4.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/1.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/3.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/2.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/4.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/3.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/2.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/4.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1I/3.0/board.xml as part xczu4ev-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1I/4.0/board.xml as part xczu4ev-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_5eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_5EG_1E/1.0/board.xml as part xczu5eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_5eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_5EG_1E/2.0/board.xml as part xczu5eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_5ev_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_5EV_1E/1.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_5ev_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_5EV_1E/2.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-313] Project file moved from 'O:/engs31/vga_midi' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 1525.848 ; gain = 289.531
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
reset_run blk_pix_booleans_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 15:47:12 2023] Launched blk_pix_booleans_synth_1, synth_1...
Run output will be captured here:
blk_pix_booleans_synth_1: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/blk_pix_booleans_synth_1/runme.log
synth_1: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 15:47:13 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1533.922 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAC42A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3269.609 ; gain = 1735.688
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_test_pattern_shell_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim/DummyNotes.coe'
INFO: [SIM-utils-43] Exported 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim/DummyNotes.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.gen/sources_1/ip/blk_pix_booleans/sim/blk_pix_booleans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_pix_booleans
INFO: [VRFC 10-2263] Analyzing Verilog file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/27.5.23_NoteDisplay" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NoteDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemBlockShiftCircuit'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/clock_generation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_generation'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_driver'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_test_pattern_shell'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sim_1/imports/VGA_FinalProject/vga_driver_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_test_pattern_shell_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3315.387 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.clock_generation [clock_generation_default]
Compiling architecture behavior of entity xil_defaultlib.vga_driver [vga_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.MemBlockShiftCircuit [memblockshiftcircuit_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_pix_booleans
Compiling architecture behavior of entity xil_defaultlib.NoteDisplay [notedisplay_default]
Compiling architecture structural of entity xil_defaultlib.vga_test_pattern_shell [vga_test_pattern_shell_default]
Compiling architecture testbench of entity xil_defaultlib.vga_test_pattern_shell_tb
Built simulation snapshot vga_test_pattern_shell_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3315.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_test_pattern_shell_tb_behav -key {Behavioral:sim_1:Functional:vga_test_pattern_shell_tb} -tclbatch {vga_test_pattern_shell_tb.tcl} -view {O:/CS56_S23/vga_midi/vga_midi/vga_test_pattern_shell_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config O:/CS56_S23/vga_midi/vga_midi/vga_test_pattern_shell_tb_behav.wcfg
WARNING: Simulation object /vga_test_pattern_shell_tb/uut/blk_mem_uut/douta was not found in the design.
source vga_test_pattern_shell_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_test_pattern_shell_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 3352.566 ; gain = 37.180
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 1000 ns
run 1000 ns
run 1000 ns
blk_mem_gen_v8_4_5 collision detected at time: 3705000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 114, B  read address: 114
blk_mem_gen_v8_4_5 collision detected at time: 3735000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 116, B  read address: 116
blk_mem_gen_v8_4_5 collision detected at time: 3765000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 118, B  read address: 118
blk_mem_gen_v8_4_5 collision detected at time: 3795000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 11a, B  read address: 11a
blk_mem_gen_v8_4_5 collision detected at time: 3825000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 11c, B  read address: 11c
blk_mem_gen_v8_4_5 collision detected at time: 3855000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 11e, B  read address: 11e
blk_mem_gen_v8_4_5 collision detected at time: 3885000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 120, B  read address: 120
blk_mem_gen_v8_4_5 collision detected at time: 3915000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 122, B  read address: 122
blk_mem_gen_v8_4_5 collision detected at time: 3945000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 124, B  read address: 124
blk_mem_gen_v8_4_5 collision detected at time: 3975000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 126, B  read address: 126
run 1000 ns
blk_mem_gen_v8_4_5 collision detected at time: 4005000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 128, B  read address: 128
blk_mem_gen_v8_4_5 collision detected at time: 4035000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 12a, B  read address: 12a
blk_mem_gen_v8_4_5 collision detected at time: 4065000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 12c, B  read address: 12c
blk_mem_gen_v8_4_5 collision detected at time: 4095000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 12e, B  read address: 12e
blk_mem_gen_v8_4_5 collision detected at time: 4125000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 130, B  read address: 130
blk_mem_gen_v8_4_5 collision detected at time: 4155000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 132, B  read address: 132
blk_mem_gen_v8_4_5 collision detected at time: 4185000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 134, B  read address: 134
blk_mem_gen_v8_4_5 collision detected at time: 4215000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 136, B  read address: 136
blk_mem_gen_v8_4_5 collision detected at time: 4245000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 138, B  read address: 138
blk_mem_gen_v8_4_5 collision detected at time: 4275000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 13a, B  read address: 13a
blk_mem_gen_v8_4_5 collision detected at time: 4305000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 13c, B  read address: 13c
blk_mem_gen_v8_4_5 collision detected at time: 4335000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 13e, B  read address: 13e
blk_mem_gen_v8_4_5 collision detected at time: 4365000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 140, B  read address: 140
blk_mem_gen_v8_4_5 collision detected at time: 4395000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 142, B  read address: 142
blk_mem_gen_v8_4_5 collision detected at time: 4425000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 144, B  read address: 144
blk_mem_gen_v8_4_5 collision detected at time: 4455000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 146, B  read address: 146
blk_mem_gen_v8_4_5 collision detected at time: 4485000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 148, B  read address: 148
blk_mem_gen_v8_4_5 collision detected at time: 4515000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 14a, B  read address: 14a
blk_mem_gen_v8_4_5 collision detected at time: 4545000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 14c, B  read address: 14c
blk_mem_gen_v8_4_5 collision detected at time: 4575000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 14e, B  read address: 14e
blk_mem_gen_v8_4_5 collision detected at time: 4605000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 150, B  read address: 150
blk_mem_gen_v8_4_5 collision detected at time: 4635000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 152, B  read address: 152
blk_mem_gen_v8_4_5 collision detected at time: 4665000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 154, B  read address: 154
blk_mem_gen_v8_4_5 collision detected at time: 4695000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 156, B  read address: 156
blk_mem_gen_v8_4_5 collision detected at time: 4725000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 158, B  read address: 158
blk_mem_gen_v8_4_5 collision detected at time: 4755000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 15a, B  read address: 15a
blk_mem_gen_v8_4_5 collision detected at time: 4785000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 15c, B  read address: 15c
blk_mem_gen_v8_4_5 collision detected at time: 4815000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 15e, B  read address: 15e
blk_mem_gen_v8_4_5 collision detected at time: 4845000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 160, B  read address: 160
blk_mem_gen_v8_4_5 collision detected at time: 4875000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 162, B  read address: 162
blk_mem_gen_v8_4_5 collision detected at time: 4905000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 164, B  read address: 164
blk_mem_gen_v8_4_5 collision detected at time: 4935000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 166, B  read address: 166
blk_mem_gen_v8_4_5 collision detected at time: 4965000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 168, B  read address: 168
blk_mem_gen_v8_4_5 collision detected at time: 4995000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 16a, B  read address: 16a
run 1000 ns
blk_mem_gen_v8_4_5 collision detected at time: 5025000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 16c, B  read address: 16c
blk_mem_gen_v8_4_5 collision detected at time: 5055000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 16e, B  read address: 16e
blk_mem_gen_v8_4_5 collision detected at time: 5085000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 170, B  read address: 170
blk_mem_gen_v8_4_5 collision detected at time: 5115000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 172, B  read address: 172
blk_mem_gen_v8_4_5 collision detected at time: 5145000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 174, B  read address: 174
blk_mem_gen_v8_4_5 collision detected at time: 5175000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 176, B  read address: 176
blk_mem_gen_v8_4_5 collision detected at time: 5205000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 178, B  read address: 178
blk_mem_gen_v8_4_5 collision detected at time: 5235000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 17a, B  read address: 17a
blk_mem_gen_v8_4_5 collision detected at time: 5265000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 17c, B  read address: 17c
blk_mem_gen_v8_4_5 collision detected at time: 5295000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 17e, B  read address: 17e
blk_mem_gen_v8_4_5 collision detected at time: 5325000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 180, B  read address: 180
blk_mem_gen_v8_4_5 collision detected at time: 5355000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 182, B  read address: 182
blk_mem_gen_v8_4_5 collision detected at time: 5385000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 184, B  read address: 184
blk_mem_gen_v8_4_5 collision detected at time: 5415000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 186, B  read address: 186
blk_mem_gen_v8_4_5 collision detected at time: 5445000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 188, B  read address: 188
blk_mem_gen_v8_4_5 collision detected at time: 5475000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 18a, B  read address: 18a
blk_mem_gen_v8_4_5 collision detected at time: 5505000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 18c, B  read address: 18c
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 20 ms
blk_mem_gen_v8_4_5 collision detected at time: 16280055000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 114, B  read address: 114
blk_mem_gen_v8_4_5 collision detected at time: 16280085000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 116, B  read address: 116
blk_mem_gen_v8_4_5 collision detected at time: 16280115000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 118, B  read address: 118
blk_mem_gen_v8_4_5 collision detected at time: 16280145000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 11a, B  read address: 11a
blk_mem_gen_v8_4_5 collision detected at time: 16280175000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 11c, B  read address: 11c
blk_mem_gen_v8_4_5 collision detected at time: 16280205000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 11e, B  read address: 11e
blk_mem_gen_v8_4_5 collision detected at time: 16280235000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 120, B  read address: 120
blk_mem_gen_v8_4_5 collision detected at time: 16280265000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 122, B  read address: 122
blk_mem_gen_v8_4_5 collision detected at time: 16280295000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 124, B  read address: 124
blk_mem_gen_v8_4_5 collision detected at time: 16280325000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 126, B  read address: 126
blk_mem_gen_v8_4_5 collision detected at time: 16280355000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 128, B  read address: 128
blk_mem_gen_v8_4_5 collision detected at time: 16280385000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 12a, B  read address: 12a
blk_mem_gen_v8_4_5 collision detected at time: 16280415000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 12c, B  read address: 12c
blk_mem_gen_v8_4_5 collision detected at time: 16280445000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 12e, B  read address: 12e
blk_mem_gen_v8_4_5 collision detected at time: 16280475000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 130, B  read address: 130
blk_mem_gen_v8_4_5 collision detected at time: 16280505000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 132, B  read address: 132
blk_mem_gen_v8_4_5 collision detected at time: 16280535000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 134, B  read address: 134
blk_mem_gen_v8_4_5 collision detected at time: 16280565000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 136, B  read address: 136
blk_mem_gen_v8_4_5 collision detected at time: 16280595000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 138, B  read address: 138
blk_mem_gen_v8_4_5 collision detected at time: 16280625000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 13a, B  read address: 13a
blk_mem_gen_v8_4_5 collision detected at time: 16280655000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 13c, B  read address: 13c
blk_mem_gen_v8_4_5 collision detected at time: 16280685000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 13e, B  read address: 13e
blk_mem_gen_v8_4_5 collision detected at time: 16280715000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 140, B  read address: 140
blk_mem_gen_v8_4_5 collision detected at time: 16280745000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 142, B  read address: 142
blk_mem_gen_v8_4_5 collision detected at time: 16280775000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 144, B  read address: 144
blk_mem_gen_v8_4_5 collision detected at time: 16280805000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 146, B  read address: 146
blk_mem_gen_v8_4_5 collision detected at time: 16280835000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 148, B  read address: 148
blk_mem_gen_v8_4_5 collision detected at time: 16280865000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 14a, B  read address: 14a
blk_mem_gen_v8_4_5 collision detected at time: 16280895000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 14c, B  read address: 14c
blk_mem_gen_v8_4_5 collision detected at time: 16280925000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 14e, B  read address: 14e
blk_mem_gen_v8_4_5 collision detected at time: 16280955000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 150, B  read address: 150
blk_mem_gen_v8_4_5 collision detected at time: 16280985000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 152, B  read address: 152
blk_mem_gen_v8_4_5 collision detected at time: 16281015000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 154, B  read address: 154
blk_mem_gen_v8_4_5 collision detected at time: 16281045000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 156, B  read address: 156
blk_mem_gen_v8_4_5 collision detected at time: 16281075000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 158, B  read address: 158
blk_mem_gen_v8_4_5 collision detected at time: 16281105000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 15a, B  read address: 15a
blk_mem_gen_v8_4_5 collision detected at time: 16281135000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 15c, B  read address: 15c
blk_mem_gen_v8_4_5 collision detected at time: 16281165000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 15e, B  read address: 15e
blk_mem_gen_v8_4_5 collision detected at time: 16281195000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 160, B  read address: 160
blk_mem_gen_v8_4_5 collision detected at time: 16281225000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 162, B  read address: 162
blk_mem_gen_v8_4_5 collision detected at time: 16281255000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 164, B  read address: 164
blk_mem_gen_v8_4_5 collision detected at time: 16281285000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 166, B  read address: 166
blk_mem_gen_v8_4_5 collision detected at time: 16281315000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 168, B  read address: 168
blk_mem_gen_v8_4_5 collision detected at time: 16281345000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 16a, B  read address: 16a
blk_mem_gen_v8_4_5 collision detected at time: 16281375000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 16c, B  read address: 16c
blk_mem_gen_v8_4_5 collision detected at time: 16281405000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 16e, B  read address: 16e
blk_mem_gen_v8_4_5 collision detected at time: 16281435000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 170, B  read address: 170
blk_mem_gen_v8_4_5 collision detected at time: 16281465000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 172, B  read address: 172
blk_mem_gen_v8_4_5 collision detected at time: 16281495000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 174, B  read address: 174
blk_mem_gen_v8_4_5 collision detected at time: 16281525000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 176, B  read address: 176
blk_mem_gen_v8_4_5 collision detected at time: 16281555000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 178, B  read address: 178
blk_mem_gen_v8_4_5 collision detected at time: 16281585000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 17a, B  read address: 17a
blk_mem_gen_v8_4_5 collision detected at time: 16281615000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 17c, B  read address: 17c
blk_mem_gen_v8_4_5 collision detected at time: 16281645000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 17e, B  read address: 17e
blk_mem_gen_v8_4_5 collision detected at time: 16281675000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 180, B  read address: 180
blk_mem_gen_v8_4_5 collision detected at time: 16281705000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 182, B  read address: 182
blk_mem_gen_v8_4_5 collision detected at time: 16281735000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 184, B  read address: 184
blk_mem_gen_v8_4_5 collision detected at time: 16281765000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 186, B  read address: 186
blk_mem_gen_v8_4_5 collision detected at time: 16281795000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 188, B  read address: 188
blk_mem_gen_v8_4_5 collision detected at time: 16281825000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 18a, B  read address: 18a
blk_mem_gen_v8_4_5 collision detected at time: 16281855000, Instance: vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 18c, B  read address: 18c
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3364.758 ; gain = 3.066
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17452 KB (Peak: 17452 KB), Simulation CPU Usage: 11859 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_test_pattern_shell_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim/DummyNotes.coe'
INFO: [SIM-utils-43] Exported 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim/DummyNotes.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemBlockShiftCircuit'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_test_pattern_shell'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3389.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3389.121 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.clock_generation [clock_generation_default]
Compiling architecture behavior of entity xil_defaultlib.vga_driver [vga_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.MemBlockShiftCircuit [memblockshiftcircuit_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_pix_booleans
Compiling architecture behavior of entity xil_defaultlib.NoteDisplay [notedisplay_default]
Compiling architecture structural of entity xil_defaultlib.vga_test_pattern_shell [vga_test_pattern_shell_default]
Compiling architecture testbench of entity xil_defaultlib.vga_test_pattern_shell_tb
Built simulation snapshot vga_test_pattern_shell_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3389.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3389.121 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 3394.293 ; gain = 5.172
run 20 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3394.293 ; gain = 0.000
run 20 ms
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3394.293 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 16:42:09 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 16:42:09 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
run 20 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3447.891 ; gain = 0.371
run 20 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3447.891 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17600 KB (Peak: 17600 KB), Simulation CPU Usage: 31061 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3448.285 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3448.395 ; gain = 0.109
run 20 ms
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17028 KB (Peak: 17028 KB), Simulation CPU Usage: 14218 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3448.734 ; gain = 0.148
run 20 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3448.934 ; gain = 0.199
run 20 ms
run 20 ms
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16488 KB (Peak: 16488 KB), Simulation CPU Usage: 13031 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemBlockShiftCircuit'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.clock_generation [clock_generation_default]
Compiling architecture behavior of entity xil_defaultlib.vga_driver [vga_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.MemBlockShiftCircuit [memblockshiftcircuit_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_pix_booleans
Compiling architecture behavior of entity xil_defaultlib.NoteDisplay [notedisplay_default]
Compiling architecture structural of entity xil_defaultlib.vga_test_pattern_shell [vga_test_pattern_shell_default]
Compiling architecture testbench of entity xil_defaultlib.vga_test_pattern_shell_tb
Built simulation snapshot vga_test_pattern_shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3450.395 ; gain = 0.789
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3450.664 ; gain = 0.270
run 20 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3450.664 ; gain = 0.000
save_wave_config {O:/CS56_S23/vga_midi/vga_midi/vga_test_pattern_shell_tb_behav.wcfg}
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 16:53:48 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 16:53:48 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 16:58:03 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 16:58:03 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 17:02:25 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 17:02:25 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 17:08:49 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 17:08:49 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 17:18:58 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 17:18:58 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 17:25:18 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 17:25:18 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 17:28:35 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 17:28:35 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 17:36:00 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 17:36:00 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd w ]
add_files O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: xsimkernel Simulation Memory Usage: 17632 KB (Peak: 17632 KB), Simulation CPU Usage: 11936 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_test_pattern_shell_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim/DummyNotes.coe'
INFO: [SIM-utils-43] Exported 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim/DummyNotes.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/27.5.23_NoteDisplay" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NoteDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemBlockShiftCircuit'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetermineHIT'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_test_pattern_shell'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3470.660 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.clock_generation [clock_generation_default]
Compiling architecture behavior of entity xil_defaultlib.vga_driver [vga_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.MemBlockShiftCircuit [memblockshiftcircuit_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_pix_booleans
Compiling architecture behavior of entity xil_defaultlib.NoteDisplay [notedisplay_default]
Compiling architecture behavioral of entity xil_defaultlib.DetermineHIT [determinehit_default]
Compiling architecture structural of entity xil_defaultlib.vga_test_pattern_shell [vga_test_pattern_shell_default]
Compiling architecture testbench of entity xil_defaultlib.vga_test_pattern_shell_tb
Built simulation snapshot vga_test_pattern_shell_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3470.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_test_pattern_shell_tb_behav -key {Behavioral:sim_1:Functional:vga_test_pattern_shell_tb} -tclbatch {vga_test_pattern_shell_tb.tcl} -view {O:/CS56_S23/vga_midi/vga_midi/vga_test_pattern_shell_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config O:/CS56_S23/vga_midi/vga_midi/vga_test_pattern_shell_tb_behav.wcfg
source vga_test_pattern_shell_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_test_pattern_shell_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3489.699 ; gain = 19.039
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3489.777 ; gain = 0.078
run 20 ms
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3489.816 ; gain = 0.039
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3489.816 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3489.816 ; gain = 0.000
run 20 ms
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 18:00:20 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 18:00:20 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17008 KB (Peak: 17008 KB), Simulation CPU Usage: 25280 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetermineHIT'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_test_pattern_shell'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3491.402 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.clock_generation [clock_generation_default]
Compiling architecture behavior of entity xil_defaultlib.vga_driver [vga_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.MemBlockShiftCircuit [memblockshiftcircuit_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_pix_booleans
Compiling architecture behavior of entity xil_defaultlib.NoteDisplay [notedisplay_default]
Compiling architecture behavioral of entity xil_defaultlib.DetermineHIT [determinehit_default]
Compiling architecture structural of entity xil_defaultlib.vga_test_pattern_shell [vga_test_pattern_shell_default]
Compiling architecture testbench of entity xil_defaultlib.vga_test_pattern_shell_tb
Built simulation snapshot vga_test_pattern_shell_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3491.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3491.402 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3494.453 ; gain = 3.051
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_test_pattern_shell'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3494.453 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.clock_generation [clock_generation_default]
Compiling architecture behavior of entity xil_defaultlib.vga_driver [vga_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.MemBlockShiftCircuit [memblockshiftcircuit_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_pix_booleans
Compiling architecture behavior of entity xil_defaultlib.NoteDisplay [notedisplay_default]
Compiling architecture behavioral of entity xil_defaultlib.DetermineHIT [determinehit_default]
Compiling architecture structural of entity xil_defaultlib.vga_test_pattern_shell [vga_test_pattern_shell_default]
Compiling architecture testbench of entity xil_defaultlib.vga_test_pattern_shell_tb
Built simulation snapshot vga_test_pattern_shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3494.453 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3494.703 ; gain = 0.250
run 20 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3494.809 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3494.863 ; gain = 0.055
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 18:05:44 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 18:05:45 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetermineHIT'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.clock_generation [clock_generation_default]
Compiling architecture behavior of entity xil_defaultlib.vga_driver [vga_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.MemBlockShiftCircuit [memblockshiftcircuit_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_pix_booleans
Compiling architecture behavior of entity xil_defaultlib.NoteDisplay [notedisplay_default]
Compiling architecture behavioral of entity xil_defaultlib.DetermineHIT [determinehit_default]
Compiling architecture structural of entity xil_defaultlib.vga_test_pattern_shell [vga_test_pattern_shell_default]
Compiling architecture testbench of entity xil_defaultlib.vga_test_pattern_shell_tb
Built simulation snapshot vga_test_pattern_shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3494.863 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3494.863 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3495.891 ; gain = 1.027
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3495.965 ; gain = 0.074
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3495.965 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17156 KB (Peak: 17156 KB), Simulation CPU Usage: 35359 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3495.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3495.965 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3495.965 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3495.965 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3495.965 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16540 KB (Peak: 16540 KB), Simulation CPU Usage: 33561 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/27.5.23_NoteDisplay" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NoteDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_test_pattern_shell'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.clock_generation [clock_generation_default]
Compiling architecture behavior of entity xil_defaultlib.vga_driver [vga_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.MemBlockShiftCircuit [memblockshiftcircuit_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_pix_booleans
Compiling architecture behavior of entity xil_defaultlib.NoteDisplay [notedisplay_default]
Compiling architecture behavioral of entity xil_defaultlib.DetermineHIT [determinehit_default]
Compiling architecture structural of entity xil_defaultlib.vga_test_pattern_shell [vga_test_pattern_shell_default]
Compiling architecture testbench of entity xil_defaultlib.vga_test_pattern_shell_tb
Built simulation snapshot vga_test_pattern_shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3498.594 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3498.594 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.105 ; gain = 0.129
run 20 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3499.105 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.105 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17180 KB (Peak: 17180 KB), Simulation CPU Usage: 32046 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3499.105 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.105 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3499.105 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 18:29:39 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 18:29:39 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
run 20 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3500.945 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16568 KB (Peak: 16568 KB), Simulation CPU Usage: 33983 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/27.5.23_NoteDisplay" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NoteDisplay'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3503.055 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.clock_generation [clock_generation_default]
Compiling architecture behavior of entity xil_defaultlib.vga_driver [vga_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.MemBlockShiftCircuit [memblockshiftcircuit_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_pix_booleans
Compiling architecture behavior of entity xil_defaultlib.NoteDisplay [notedisplay_default]
Compiling architecture behavioral of entity xil_defaultlib.DetermineHIT [determinehit_default]
Compiling architecture structural of entity xil_defaultlib.vga_test_pattern_shell [vga_test_pattern_shell_default]
Compiling architecture testbench of entity xil_defaultlib.vga_test_pattern_shell_tb
Built simulation snapshot vga_test_pattern_shell_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3503.055 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3503.055 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3503.055 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3503.055 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3503.055 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3503.055 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 18:43:04 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 18:43:04 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_test_pattern_shell
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4188.602 ; gain = 357.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_test_pattern_shell' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:23]
INFO: [Synth 8-3491] module 'clock_generation' declared at 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/clock_generation.vhd:14' bound to instance 'clock_generation_uut' of component 'clock_generation' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:131]
INFO: [Synth 8-638] synthesizing module 'clock_generation' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/clock_generation.vhd:25]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/clock_generation.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'clock_generation' (1#1) [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/clock_generation.vhd:25]
INFO: [Synth 8-3491] module 'vga_driver' declared at 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_driver.vhd:6' bound to instance 'vga_driver_uut' of component 'vga_driver' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:135]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_driver.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (2#1) [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_driver.vhd:18]
INFO: [Synth 8-3491] module 'MemBlockShiftCircuit' declared at 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:55' bound to instance 'blockmover_uut' of component 'MemBlockShiftCircuit' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:146]
INFO: [Synth 8-638] synthesizing module 'MemBlockShiftCircuit' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:74]
WARNING: [Synth 8-614] signal 'GameLogic' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:134]
WARNING: [Synth 8-614] signal 'shiftNPixels' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:335]
WARNING: [Synth 8-614] signal 'adrVGA' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:335]
WARNING: [Synth 8-614] signal 'TargetNote' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:335]
WARNING: [Synth 8-614] signal 'RData' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'MemBlockShiftCircuit' (3#1) [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:74]
INFO: [Synth 8-3491] module 'blk_pix_booleans' declared at 'O:/CS56_S23/vga_midi/vga_midi/.Xil/Vivado-8924-mecha-9/realtime/blk_pix_booleans_stub.vhdl:5' bound to instance 'blk_mem_uut' of component 'blk_pix_booleans' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:158]
INFO: [Synth 8-638] synthesizing module 'blk_pix_booleans' [O:/CS56_S23/vga_midi/vga_midi/.Xil/Vivado-8924-mecha-9/realtime/blk_pix_booleans_stub.vhdl:20]
INFO: [Synth 8-3491] module 'NoteDisplay' declared at 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/27.5.23_NoteDisplay:14' bound to instance 'NoteDisplay_uut' of component 'NoteDisplay' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:171]
INFO: [Synth 8-638] synthesizing module 'NoteDisplay' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/27.5.23_NoteDisplay:24]
INFO: [Synth 8-256] done synthesizing module 'NoteDisplay' (4#1) [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/27.5.23_NoteDisplay:24]
INFO: [Synth 8-3491] module 'DetermineHIT' declared at 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd:32' bound to instance 'detHitLogic' of component 'DetermineHIT' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:186]
INFO: [Synth 8-638] synthesizing module 'DetermineHIT' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd:46]
WARNING: [Synth 8-614] signal 'adrVGA' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd:62]
WARNING: [Synth 8-614] signal 'dina' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'DetermineHIT' (5#1) [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd:46]
WARNING: [Synth 8-614] signal 'vVideo_on_interim_shadow' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:214]
WARNING: [Synth 8-614] signal 'fastvVideo_on' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'vga_test_pattern_shell' (6#1) [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:23]
WARNING: [Synth 8-7129] Port clk in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[639] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[638] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[637] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[636] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[635] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[634] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[633] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[632] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[631] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[630] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[629] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[628] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[627] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[626] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[625] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[624] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[623] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[622] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[621] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[620] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[619] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[618] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[617] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[616] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[615] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[614] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[613] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[612] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[611] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[610] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[609] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[608] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[607] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[606] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[605] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[604] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[603] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[602] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[601] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[600] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[599] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[598] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[597] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[596] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[595] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[594] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[593] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[592] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[591] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[590] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[589] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[588] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[587] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[586] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[585] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[584] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[583] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[582] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[581] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[580] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[579] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[578] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[577] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[576] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[575] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[574] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[573] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[572] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[571] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[570] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[569] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[568] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[567] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[566] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[565] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[564] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[563] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[562] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[561] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[560] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[559] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[558] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[557] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[556] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[555] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[554] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[553] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[552] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[551] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[550] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[549] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[548] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[547] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[546] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[545] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[544] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[543] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[542] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[541] in module DetermineHIT is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4270.754 ; gain = 440.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4288.582 ; gain = 457.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4288.582 ; gain = 457.883
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'o:/CS56_S23/vga_midi/vga_midi/vga_midi.gen/sources_1/ip/blk_pix_booleans/blk_pix_booleans.dcp' for cell 'blk_mem_uut'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.224 . Memory (MB): peak = 4305.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/constrs_1/imports/VGA_FinalProject/constraints_file.xdc]
Finished Parsing XDC File [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/constrs_1/imports/VGA_FinalProject/constraints_file.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4410.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4476.805 ; gain = 646.105
28 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 4476.805 ; gain = 973.750
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4555.516 ; gain = 68.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_test_pattern_shell' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:23]
INFO: [Synth 8-3491] module 'clock_generation' declared at 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/clock_generation.vhd:14' bound to instance 'clock_generation_uut' of component 'clock_generation' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:131]
INFO: [Synth 8-638] synthesizing module 'clock_generation' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/clock_generation.vhd:25]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/clock_generation.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'clock_generation' (1#1) [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/clock_generation.vhd:25]
INFO: [Synth 8-3491] module 'vga_driver' declared at 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_driver.vhd:6' bound to instance 'vga_driver_uut' of component 'vga_driver' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:135]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_driver.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (2#1) [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_driver.vhd:18]
INFO: [Synth 8-3491] module 'MemBlockShiftCircuit' declared at 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:55' bound to instance 'blockmover_uut' of component 'MemBlockShiftCircuit' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:146]
INFO: [Synth 8-638] synthesizing module 'MemBlockShiftCircuit' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:74]
WARNING: [Synth 8-614] signal 'GameLogic' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:134]
WARNING: [Synth 8-614] signal 'shiftNPixels' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:335]
WARNING: [Synth 8-614] signal 'adrVGA' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:335]
WARNING: [Synth 8-614] signal 'TargetNote' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:335]
WARNING: [Synth 8-614] signal 'RData' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'MemBlockShiftCircuit' (3#1) [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/BLOCK_MOVER.vhd:74]
INFO: [Synth 8-3491] module 'blk_pix_booleans' declared at 'O:/CS56_S23/vga_midi/vga_midi/.Xil/Vivado-8924-mecha-9/realtime/blk_pix_booleans_stub.vhdl:5' bound to instance 'blk_mem_uut' of component 'blk_pix_booleans' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:158]
INFO: [Synth 8-638] synthesizing module 'blk_pix_booleans' [O:/CS56_S23/vga_midi/vga_midi/.Xil/Vivado-8924-mecha-9/realtime/blk_pix_booleans_stub.vhdl:20]
INFO: [Synth 8-3491] module 'NoteDisplay' declared at 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/27.5.23_NoteDisplay:14' bound to instance 'NoteDisplay_uut' of component 'NoteDisplay' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:171]
INFO: [Synth 8-638] synthesizing module 'NoteDisplay' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/27.5.23_NoteDisplay:24]
INFO: [Synth 8-256] done synthesizing module 'NoteDisplay' (4#1) [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/27.5.23_NoteDisplay:24]
INFO: [Synth 8-3491] module 'DetermineHIT' declared at 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd:32' bound to instance 'detHitLogic' of component 'DetermineHIT' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:186]
INFO: [Synth 8-638] synthesizing module 'DetermineHIT' [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd:46]
WARNING: [Synth 8-614] signal 'adrVGA' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd:62]
WARNING: [Synth 8-614] signal 'dina' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'DetermineHIT' (5#1) [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd:46]
WARNING: [Synth 8-614] signal 'vVideo_on_interim_shadow' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:214]
WARNING: [Synth 8-614] signal 'fastvVideo_on' is read in the process but is not in the sensitivity list [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'vga_test_pattern_shell' (6#1) [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd:23]
WARNING: [Synth 8-7129] Port clk in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[639] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[638] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[637] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[636] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[635] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[634] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[633] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[632] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[631] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[630] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[629] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[628] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[627] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[626] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[625] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[624] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[623] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[622] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[621] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[620] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[619] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[618] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[617] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[616] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[615] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[614] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[613] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[612] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[611] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[610] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[609] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[608] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[607] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[606] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[605] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[604] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[603] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[602] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[601] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[600] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[599] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[598] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[597] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[596] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[595] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[594] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[593] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[592] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[591] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[590] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[589] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[588] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[587] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[586] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[585] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[584] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[583] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[582] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[581] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[580] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[579] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[578] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[577] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[576] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[575] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[574] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[573] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[572] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[571] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[570] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[569] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[568] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[567] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[566] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[565] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[564] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[563] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[562] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[561] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[560] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[559] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[558] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[557] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[556] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[555] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[554] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[553] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[552] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[551] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[550] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[549] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[548] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[547] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[546] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[545] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[544] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[543] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[542] in module DetermineHIT is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[541] in module DetermineHIT is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4615.594 ; gain = 128.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4633.418 ; gain = 146.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4633.418 ; gain = 146.121
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'o:/CS56_S23/vga_midi/vga_midi/vga_midi.gen/sources_1/ip/blk_pix_booleans/blk_pix_booleans.dcp' for cell 'blk_mem_uut'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.227 . Memory (MB): peak = 4653.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/constrs_1/imports/VGA_FinalProject/constraints_file.xdc]
Finished Parsing XDC File [O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/constrs_1/imports/VGA_FinalProject/constraints_file.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4653.391 ; gain = 166.094
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 18:51:01 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 18:51:01 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 18:54:56 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 18:54:56 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 18:59:16 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 18:59:16 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 4653.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.299 . Memory (MB): peak = 5167.164 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.301 . Memory (MB): peak = 5167.164 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5167.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 5231.785 ; gain = 578.395
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 19:05:45 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 19:05:45 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 19:09:45 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 19:09:45 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 5368.266 ; gain = 0.066
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 5368.266 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 5368.266 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 5368.773 ; gain = 0.211
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 19:18:43 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 19:18:43 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 19:26:50 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 19:26:50 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 19:35:34 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 19:35:34 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/KeyCompareCircuit.vhd w ]
add_files O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/KeyCompareCircuit.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 20:04:41 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 20:04:42 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 20:08:37 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 20:08:37 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 20:12:39 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 20:12:39 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 20:14:02 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 20:14:02 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
save_wave_config {O:/CS56_S23/vga_midi/vga_midi/vga_test_pattern_shell_tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 17628 KB (Peak: 17628 KB), Simulation CPU Usage: 89093 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_test_pattern_shell_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim/DummyNotes.coe'
INFO: [SIM-utils-43] Exported 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim/DummyNotes.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/27.5.23_NoteDisplay" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NoteDisplay'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/DetermineHIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetermineHIT'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/new/KeyCompareCircuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KeyCompareCircuit'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_test_pattern_shell'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5371.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.clock_generation [clock_generation_default]
Compiling architecture behavior of entity xil_defaultlib.vga_driver [vga_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.MemBlockShiftCircuit [memblockshiftcircuit_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_pix_booleans
Compiling architecture behavior of entity xil_defaultlib.NoteDisplay [notedisplay_default]
Compiling architecture behavioral of entity xil_defaultlib.DetermineHIT [determinehit_default]
Compiling architecture behavioral of entity xil_defaultlib.KeyCompareCircuit [keycomparecircuit_default]
Compiling architecture structural of entity xil_defaultlib.vga_test_pattern_shell [vga_test_pattern_shell_default]
Compiling architecture testbench of entity xil_defaultlib.vga_test_pattern_shell_tb
Built simulation snapshot vga_test_pattern_shell_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5371.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_test_pattern_shell_tb_behav -key {Behavioral:sim_1:Functional:vga_test_pattern_shell_tb} -tclbatch {vga_test_pattern_shell_tb.tcl} -view {O:/CS56_S23/vga_midi/vga_midi/vga_test_pattern_shell_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config O:/CS56_S23/vga_midi/vga_midi/vga_test_pattern_shell_tb_behav.wcfg
source vga_test_pattern_shell_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_test_pattern_shell_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 5371.383 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 5371.383 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17200 KB (Peak: 17200 KB), Simulation CPU Usage: 14421 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 5371.410 ; gain = 0.027
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 5371.488 ; gain = 0.059
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 5371.488 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5371.488 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/sources_1/imports/VGA_FinalProject/vga_test_pattern_shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_test_pattern_shell'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral_architecture of entity xil_defaultlib.clock_generation [clock_generation_default]
Compiling architecture behavior of entity xil_defaultlib.vga_driver [vga_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.MemBlockShiftCircuit [memblockshiftcircuit_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_pix_booleans
Compiling architecture behavior of entity xil_defaultlib.NoteDisplay [notedisplay_default]
Compiling architecture behavioral of entity xil_defaultlib.DetermineHIT [determinehit_default]
Compiling architecture behavioral of entity xil_defaultlib.KeyCompareCircuit [keycomparecircuit_default]
Compiling architecture structural of entity xil_defaultlib.vga_test_pattern_shell [vga_test_pattern_shell_default]
Compiling architecture testbench of entity xil_defaultlib.vga_test_pattern_shell_tb
Built simulation snapshot vga_test_pattern_shell_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5371.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5371.488 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 5371.488 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file O:/CS56_S23/vga_midi/vga_midi/vga_midi.srcs/utils_1/imports/synth_1/vga_test_pattern_shell.dcp with file O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/vga_test_pattern_shell.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Tue May 30 20:25:37 2023] Launched synth_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/synth_1/runme.log
[Tue May 30 20:25:37 2023] Launched impl_1...
Run output will be captured here: O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/CS56_S23/vga_midi/vga_midi/vga_midi.runs/impl_1/vga_test_pattern_shell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
run 20 ms
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5372.066 ; gain = 0.188
run 20 ms
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5372.066 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17200 KB (Peak: 17200 KB), Simulation CPU Usage: 29358 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_test_pattern_shell_tb_vlog.prj"
"xvhdl --incr --relax -prj vga_test_pattern_shell_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'vga_test_pattern_shell_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'O:/CS56_S23/vga_midi/vga_midi/vga_midi.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_test_pattern_shell_tb_behav xil_defaultlib.vga_test_pattern_shell_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module vga_test_pattern_shell_tb.uut.blk_mem_uut.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5372.066 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 5372.066 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 5372.066 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16548 KB (Peak: 16548 KB), Simulation CPU Usage: 30827 ms
