// Seed: 3351925334
module module_0 #(
    parameter id_7 = 32'd15
) (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri id_3
);
  reg   id_5;
  logic id_6;
  ;
  logic _id_7;
  ;
  always @(-1)
    if (1) begin : LABEL_0
      id_5 <= 1;
    end
  assign id_6 = id_6[id_7];
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input wire id_7,
    inout wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    output uwire id_11,
    input tri1 id_12,
    output supply1 id_13,
    output supply1 id_14,
    output wire id_15,
    input uwire id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_6,
      id_2
  );
endmodule
