<html><body><samp><pre>
<!@TC:1738134529>
#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: moore.wot.eecs.northwestern.edu

# Wed Jan 29 01:08:49 2025

#Implementation: rev_3


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028009
max stack size: 8388608 (bytes)


Implementation : rev_3
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1738134532> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028009
max stack size: 8388608 (bytes)


Implementation : rev_3
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1738134532> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1738134532> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1738134532> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53001:16:53001:29:@N:CG334:@XP_MSG">altera_mf.v(53001)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53051:16:53051:28:@N:CG333:@XP_MSG">altera_mf.v(53051)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53060:16:53060:29:@N:CG334:@XP_MSG">altera_mf.v(53060)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53074:16:53074:28:@N:CG333:@XP_MSG">altera_mf.v(53074)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53221:20:53221:33:@N:CG334:@XP_MSG">altera_mf.v(53221)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53226:20:53226:32:@N:CG333:@XP_MSG">altera_mf.v(53226)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53229:20:53229:33:@N:CG334:@XP_MSG">altera_mf.v(53229)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53232:20:53232:32:@N:CG333:@XP_MSG">altera_mf.v(53232)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53346:20:53346:33:@N:CG334:@XP_MSG">altera_mf.v(53346)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53351:20:53351:32:@N:CG333:@XP_MSG">altera_mf.v(53351)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53354:20:53354:33:@N:CG334:@XP_MSG">altera_mf.v(53354)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53357:20:53357:32:@N:CG333:@XP_MSG">altera_mf.v(53357)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53446:20:53446:33:@N:CG334:@XP_MSG">altera_mf.v(53446)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53451:20:53451:32:@N:CG333:@XP_MSG">altera_mf.v(53451)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53454:20:53454:33:@N:CG334:@XP_MSG">altera_mf.v(53454)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53457:20:53457:32:@N:CG333:@XP_MSG">altera_mf.v(53457)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53545:20:53545:33:@N:CG334:@XP_MSG">altera_mf.v(53545)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53550:20:53550:32:@N:CG333:@XP_MSG">altera_mf.v(53550)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53553:20:53553:33:@N:CG334:@XP_MSG">altera_mf.v(53553)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53556:20:53556:32:@N:CG333:@XP_MSG">altera_mf.v(53556)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53642:20:53642:33:@N:CG334:@XP_MSG">altera_mf.v(53642)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53647:20:53647:32:@N:CG333:@XP_MSG">altera_mf.v(53647)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53650:20:53650:33:@N:CG334:@XP_MSG">altera_mf.v(53650)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53653:20:53653:32:@N:CG333:@XP_MSG">altera_mf.v(53653)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53861:12:53861:25:@N:CG334:@XP_MSG">altera_mf.v(53861)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53875:12:53875:24:@N:CG333:@XP_MSG">altera_mf.v(53875)</a><!@TM:1738134532> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54140:12:54140:25:@N:CG334:@XP_MSG">altera_mf.v(54140)</a><!@TM:1738134532> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54154:12:54154:24:@N:CG333:@XP_MSG">altera_mf.v(54154)</a><!@TM:1738134532> | Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/icl5712/GitHub/CE387/Lab3/motion_detect_top.sv" (library work)
@I::"/home/icl5712/GitHub/CE387/Lab3/highlight.sv" (library work)
@I::"/home/icl5712/GitHub/CE387/Lab3/grayscale.sv" (library work)
@I::"/home/icl5712/GitHub/CE387/Lab3/fifo.sv" (library work)
@I::"/home/icl5712/GitHub/CE387/Lab3/background_subtract.sv" (library work)
Verilog syntax check successful!
Selecting top level module motion_detect_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:1:7:1:11:@N:CG364:@XP_MSG">fifo.sv(1)</a><!@TM:1738134532> | Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000100000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000100000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000110
   Generated name = fifo_32s_32s_6s
Running optimization stage 1 on fifo_32s_32s_6s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/grayscale.sv:1:7:1:16:@N:CG364:@XP_MSG">grayscale.sv(1)</a><!@TM:1738134532> | Synthesizing module grayscale in library work.
Running optimization stage 1 on grayscale .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:1:7:1:11:@N:CG364:@XP_MSG">fifo.sv(1)</a><!@TM:1738134532> | Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000001000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000100000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000110
   Generated name = fifo_8s_32s_6s
Running optimization stage 1 on fifo_8s_32s_6s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/background_subtract.sv:1:7:1:26:@N:CG364:@XP_MSG">background_subtract.sv(1)</a><!@TM:1738134532> | Synthesizing module background_subtract in library work.

	THRESHOLD=32'b00000000000000000000000000110010
   Generated name = background_subtract_50s
Running optimization stage 1 on background_subtract_50s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/highlight.sv:1:7:1:16:@N:CG364:@XP_MSG">highlight.sv(1)</a><!@TM:1738134532> | Synthesizing module highlight in library work.
Running optimization stage 1 on highlight .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/motion_detect_top.sv:1:7:1:24:@N:CG364:@XP_MSG">motion_detect_top.sv(1)</a><!@TM:1738134532> | Synthesizing module motion_detect_top in library work.
Running optimization stage 1 on motion_detect_top .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 29 01:08:50 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028009
max stack size: 8388608 (bytes)


Implementation : rev_3
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1738134532> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/motion_detect_top.sv:1:7:1:24:@N:NF107:@XP_MSG">motion_detect_top.sv(1)</a><!@TM:1738134532> | Selected library: work cell: motion_detect_top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/motion_detect_top.sv:1:7:1:24:@N:NF107:@XP_MSG">motion_detect_top.sv(1)</a><!@TM:1738134532> | Selected library: work cell: motion_detect_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 29 01:08:50 2025

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
Log file for distribution node work.motion_detect_top.verilog  <a href="/home/icl5712/GitHub/CE387/Lab3/rev_3/synwork//distcomp/distcomp0/distcomp0.log:@XP_FILE">distcomp0.log</a>
Compiling work_motion_detect_top_verilog as a separate process
Compilation of node work.motion_detect_top finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name                            Status      Start time     End Time       Total Real Time     Log File                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.motion_detect_top.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/icl5712/GitHub/CE387/Lab3/rev_3/synwork//distcomp/distcomp0/distcomp0.log
================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028009
max stack size: 8388608 (bytes)


Implementation : rev_3
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1738134532> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 29 01:08:52 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 29 01:08:52 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1738134529>
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028009
max stack size: 8388608 (bytes)


Implementation : rev_3
<a name=compilerReport5></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1738134534> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/motion_detect_top.sv:1:7:1:24:@N:NF107:@XP_MSG">motion_detect_top.sv(1)</a><!@TM:1738134534> | Selected library: work cell: motion_detect_top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/motion_detect_top.sv:1:7:1:24:@N:NF107:@XP_MSG">motion_detect_top.sv(1)</a><!@TM:1738134534> | Selected library: work cell: motion_detect_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 29 01:08:53 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1738134529>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1738134529>
# Wed Jan 29 01:08:54 2025


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028009
max stack size: 8388608 (bytes)


Implementation : rev_3
<a name=mapperReport6></a>Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1738134534> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1738134534> | Setting synthesis effort to medium for the design 
Linked File:  <a href="/home/icl5712/GitHub/CE387/Lab3/rev_3/background_subtract_scck.rpt:@XP_FILE">background_subtract_scck.rpt</a>
Printing clock  summary report in "/home/icl5712/GitHub/CE387/Lab3/rev_3/background_subtract_scck.rpt" file 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1738134534> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1738134534> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1738134534> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1738134534> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1738134534> | Setting synthesis effort to medium for the design 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1738134534> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1738134534> | UMR3 is only supported for HAPS-80. 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start                     Requested     Requested     Clock        Clock                     Clock
Level     Clock                     Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------
0 -       System                    1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                            
0 -       motion_detect_top|clk     304.4 MHz     3.286         inferred     Autoconstr_clkgroup_0     572  
============================================================================================================



Clock Load Summary
***********************

                          Clock     Source        Clock Pin                                 Non-clock Pin     Non-clock Pin
Clock                     Load      Pin           Seq Example                               Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------
System                    0         -             -                                         -                 -            
                                                                                                                           
motion_detect_top|clk     572       clk(port)     highlight_out_fifo.fifo_buf[31:0].CLK     -                 -            
===========================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:62:4:62:13:@W:MT529:@XP_MSG">fifo.sv(62)</a><!@TM:1738134534> | Found inferred clock motion_detect_top|clk which controls 572 sequential elements including bg_in_fifo.empty. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1738134534> | Writing default property annotation file /home/icl5712/GitHub/CE387/Lab3/rev_3/background_subtract.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)

Encoding state machine current_state[3:0] (in view: work.grayscale_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/grayscale.sv:30:2:30:11:@N:MO225:@XP_MSG">grayscale.sv(30)</a><!@TM:1738134534> | There are no possible illegal states for state machine current_state[3:0] (in view: work.grayscale_1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.grayscale_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/grayscale.sv:30:2:30:11:@N:MO225:@XP_MSG">grayscale.sv(30)</a><!@TM:1738134534> | There are no possible illegal states for state machine current_state[3:0] (in view: work.grayscale_0(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.background_subtract_50s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/background_subtract.sv:29:2:29:11:@N:MO225:@XP_MSG">background_subtract.sv(29)</a><!@TM:1738134534> | There are no possible illegal states for state machine current_state[3:0] (in view: work.background_subtract_50s(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.highlight(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/highlight.sv:37:2:37:11:@N:MO225:@XP_MSG">highlight.sv(37)</a><!@TM:1738134534> | There are no possible illegal states for state machine current_state[3:0] (in view: work.highlight(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 32MB peak: 118MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 29 01:08:54 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1738134529>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1738134529>
# Wed Jan 29 01:08:54 2025


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028009
max stack size: 8388608 (bytes)


Implementation : rev_3
<a name=mapperReport8></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1738134540> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1738134540> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1738134540> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1738134540> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1738134540> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1738134540> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1738134540> | Auto Constrain mode is enabled 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/grayscale.sv:55:24:55:48:@N:MF236:@XP_MSG">grayscale.sv(55)</a><!@TM:1738134540> | Generating a type div divider 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/grayscale.sv:55:24:55:48:@N:MF236:@XP_MSG">grayscale.sv(55)</a><!@TM:1738134540> | Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_in_fifo.dout[0] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_in_fifo.dout[1] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_in_fifo.dout[2] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_in_fifo.dout[3] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_in_fifo.dout[4] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_in_fifo.dout[5] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_in_fifo.dout[6] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_in_fifo.dout[7] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance bg_in_fifo.dout[0] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance bg_in_fifo.dout[1] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance bg_in_fifo.dout[2] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance bg_in_fifo.dout[3] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance bg_in_fifo.dout[4] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance bg_in_fifo.dout[5] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance bg_in_fifo.dout[6] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance bg_in_fifo.dout[7] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine current_state[3:0] (in view: work.grayscale_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/grayscale.sv:30:2:30:11:@N:MO225:@XP_MSG">grayscale.sv(30)</a><!@TM:1738134540> | There are no possible illegal states for state machine current_state[3:0] (in view: work.grayscale_1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.grayscale_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/grayscale.sv:30:2:30:11:@N:MO225:@XP_MSG">grayscale.sv(30)</a><!@TM:1738134540> | There are no possible illegal states for state machine current_state[3:0] (in view: work.grayscale_0(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.background_subtract_50s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/background_subtract.sv:29:2:29:11:@N:MO225:@XP_MSG">background_subtract.sv(29)</a><!@TM:1738134540> | There are no possible illegal states for state machine current_state[3:0] (in view: work.background_subtract_50s(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.highlight(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/highlight.sv:37:2:37:11:@N:MO225:@XP_MSG">highlight.sv(37)</a><!@TM:1738134540> | There are no possible illegal states for state machine current_state[3:0] (in view: work.highlight(verilog)); safe FSM implementation is not required.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[0] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[0] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[1] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[1] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[2] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[2] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[3] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[3] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[4] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[4] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[5] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[5] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[6] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[6] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[7] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[7] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[8] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[8] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[9] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[9] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[10] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[10] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[11] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[11] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[12] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[12] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[13] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[13] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[14] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[14] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[15] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[15] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[16] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[16] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[17] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[17] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[18] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[18] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[19] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[19] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[20] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[20] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[21] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[21] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[22] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[22] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[23] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[23] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[24] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[24] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[25] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[25] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[26] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[26] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[27] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[27] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[28] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[28] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[29] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[29] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[30] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[30] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance highlight_out_fifo.dout[31] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[31] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[0] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[1] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[2] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[3] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[4] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[5] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[6] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[7] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[8] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[9] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[10] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[11] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[12] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[13] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[14] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[15] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[16] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[17] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[18] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[19] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[20] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[21] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[22] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[23] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[24] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[25] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[26] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[27] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[28] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[29] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[30] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance frame_color_fifo.dout[31] (in view: work.motion_detect_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[0] (in view: work.fifo_8s_32s_6s_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[1] (in view: work.fifo_8s_32s_6s_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[2] (in view: work.fifo_8s_32s_6s_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[3] (in view: work.fifo_8s_32s_6s_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[4] (in view: work.fifo_8s_32s_6s_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[5] (in view: work.fifo_8s_32s_6s_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[6] (in view: work.fifo_8s_32s_6s_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[7] (in view: work.fifo_8s_32s_6s_2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[0] (in view: work.fifo_8s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[1] (in view: work.fifo_8s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[2] (in view: work.fifo_8s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[3] (in view: work.fifo_8s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[4] (in view: work.fifo_8s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[5] (in view: work.fifo_8s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[6] (in view: work.fifo_8s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[7] (in view: work.fifo_8s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[0] (in view: work.fifo_8s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[1] (in view: work.fifo_8s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[2] (in view: work.fifo_8s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@N:BN362:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Removing sequential instance dout[3] (in view: work.fifo_8s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/icl5712/GitHub/CE387/Lab3/rev_3/synlog/background_subtract_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:1738134540> | RAM frame_color_fifo.fifo_buf[31:0] (in view: work.motion_detect_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:1738134540> | RAM highlight_out_fifo.fifo_buf[31:0] (in view: work.motion_detect_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:1738134540> | RAM frame_in_fifo.fifo_buf[23:0] (in view: work.motion_detect_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:1738134540> | RAM bg_in_fifo.fifo_buf[23:0] (in view: work.motion_detect_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:1738134540> | RAM fifo_buf[7:0] (in view: work.fifo_8s_32s_6s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:1738134540> | RAM fifo_buf[7:0] (in view: work.fifo_8s_32s_6s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:34:4:34:13:@W:FX107:@XP_MSG">fifo.sv(34)</a><!@TM:1738134540> | RAM fifo_buf[7:0] (in view: work.fifo_8s_32s_6s_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/icl5712/GitHub/CE387/Lab3/fifo.sv:49:4:49:13:@A:BN291:@XP_MSG">fifo.sv(49)</a><!@TM:1738134540> | Boundary register highlight_out_fifo.dout[31:0] (in view: work.motion_detect_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)

Auto Dissolve of hl (inst of view:work.highlight(verilog))

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 122MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 122MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 122MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 123MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 123MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 123MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 123MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 123MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 123MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 148MB peak: 151MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 153MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 155MB)



@S |Clock Optimization Summary


<a name=clockReport9></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 267 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
<a href="@|S:clk_in@|E:highlight_out_fifo.empty@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk_in              cycloneive_io_ibuf     267        highlight_out_fifo.empty
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 140MB peak: 155MB)

Writing Analyst data base /home/icl5712/GitHub/CE387/Lab3/rev_3/synwork/background_subtract_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 150MB peak: 155MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 152MB peak: 155MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1738134540> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1738134540> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/icl5712/GitHub/CE387/Lab3/rev_3/background_subtract_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 150MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 151MB peak: 155MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1738134540> | Found inferred clock motion_detect_top|clk with period 9.00ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport10></a>##### START OF TIMING REPORT #####[</a>
<a name=11></a># Timing Report written on Wed Jan 29 01:09:00 2025</a>
#


Top view:               motion_detect_top
Requested Frequency:    111.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1738134540> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1738134540> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary12></a>Performance Summary</a>
*******************


Worst slack in design: -1.588

                          Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock            Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------
motion_detect_top|clk     111.1 MHz     94.5 MHz      8.999         10.587        -1.588     inferred     Autoconstr_clkgroup_0
===============================================================================================================================





<a name=clockRelationships13></a>Clock Relationships</a>
*******************

Clocks                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------
Starting               Ending                 |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------
motion_detect_top|clk  motion_detect_top|clk  |  8.999       -1.588  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo14></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport15></a>Detailed Report for Clock: motion_detect_top|clk</a>
====================================



<a name=startingSlack16></a>Starting Points with Worst Slack</a>
********************************

                             Starting                                                  Arrival           
Instance                     Reference                 Type       Pin     Net          Time        Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
bg_grayscale.blue[0]         motion_detect_top|clk     dffeas     q       blue[0]      0.845       -1.588
frame_grayscale.blue[0]      motion_detect_top|clk     dffeas     q       blue[0]      0.845       -1.588
frame_grayscale.green[0]     motion_detect_top|clk     dffeas     q       green[0]     0.845       -1.577
bg_grayscale.green[0]        motion_detect_top|clk     dffeas     q       green[0]     0.845       -1.577
frame_grayscale.blue[1]      motion_detect_top|clk     dffeas     q       blue[1]      0.845       -1.522
bg_grayscale.blue[1]         motion_detect_top|clk     dffeas     q       blue[1]      0.845       -1.522
frame_grayscale.green[1]     motion_detect_top|clk     dffeas     q       green[1]     0.845       -1.516
bg_grayscale.green[1]        motion_detect_top|clk     dffeas     q       green[1]     0.845       -1.516
bg_grayscale.blue[2]         motion_detect_top|clk     dffeas     q       blue[2]      0.845       -1.456
frame_grayscale.blue[2]      motion_detect_top|clk     dffeas     q       blue[2]      0.845       -1.456
=========================================================================================================


<a name=endingSlack17></a>Ending Points with Worst Slack</a>
******************************

                                 Starting                                                                  Required           
Instance                         Reference                 Type       Pin     Net                          Time         Slack 
                                 Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------
frame_grayscale.grayscale[0]     motion_detect_top|clk     dffeas     d       grayscale_1_0_0__g0_i_x4     9.526        -1.588
bg_grayscale.grayscale[0]        motion_detect_top|clk     dffeas     d       grayscale_1_0_0__g0_i_x4     9.526        -1.588
frame_grayscale.grayscale[1]     motion_detect_top|clk     dffeas     d       mult1_un68_sum_add3          9.526        -0.805
bg_grayscale.grayscale[1]        motion_detect_top|clk     dffeas     d       mult1_un68_sum_add3          9.526        -0.805
frame_grayscale.grayscale[2]     motion_detect_top|clk     dffeas     d       mult1_un61_sum_add3          9.526        0.190 
bg_grayscale.grayscale[2]        motion_detect_top|clk     dffeas     d       mult1_un61_sum_add3          9.526        0.190 
frame_grayscale.grayscale[3]     motion_detect_top|clk     dffeas     d       mult1_un54_sum_add3          9.526        1.219 
bg_grayscale.grayscale[3]        motion_detect_top|clk     dffeas     d       mult1_un54_sum_add3          9.526        1.219 
bg_grayscale.grayscale[4]        motion_detect_top|clk     dffeas     d       mult1_un47_sum_carry_2       9.526        2.229 
frame_grayscale.grayscale[4]     motion_detect_top|clk     dffeas     d       mult1_un47_sum_carry_2       9.526        2.229 
==============================================================================================================================



<a name=worstPaths18></a>Worst Path Information</a>
<a href="/home/icl5712/GitHub/CE387/Lab3/rev_3/background_subtract.srr:srsf/home/icl5712/GitHub/CE387/Lab3/rev_3/background_subtract.srs:fp:72469:83944:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.999
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.526

    - Propagation time:                      10.501
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.588

    Number of logic level(s):                24
    Starting point:                          bg_grayscale.blue[0] / q
    Ending point:                            bg_grayscale.grayscale[0] / d
    The start point is clocked by            motion_detect_top|clk [rising] on pin clk
    The end   point is clocked by            motion_detect_top|clk [rising] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
bg_grayscale.blue[0]                                                      dffeas                    q           Out     0.232     0.845       -         
blue[0]                                                                   Net                       -           -       0.326     -           1         
bg_grayscale.un1_grayscale_0_add0                                         cycloneive_lcell_comb     datab       In      -         1.171       -         
bg_grayscale.un1_grayscale_0_add0                                         cycloneive_lcell_comb     cout        Out     0.509     1.680       -         
un1_grayscale_0_carry_0                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add1                                         cycloneive_lcell_comb     cin         In      -         1.680       -         
bg_grayscale.un1_grayscale_0_add1                                         cycloneive_lcell_comb     cout        Out     0.066     1.746       -         
un1_grayscale_0_carry_1                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add2                                         cycloneive_lcell_comb     cin         In      -         1.746       -         
bg_grayscale.un1_grayscale_0_add2                                         cycloneive_lcell_comb     cout        Out     0.066     1.812       -         
un1_grayscale_0_carry_2                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add3                                         cycloneive_lcell_comb     cin         In      -         1.812       -         
bg_grayscale.un1_grayscale_0_add3                                         cycloneive_lcell_comb     cout        Out     0.066     1.878       -         
un1_grayscale_0_carry_3                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add4                                         cycloneive_lcell_comb     cin         In      -         1.878       -         
bg_grayscale.un1_grayscale_0_add4                                         cycloneive_lcell_comb     cout        Out     0.066     1.944       -         
un1_grayscale_0_carry_4                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add5                                         cycloneive_lcell_comb     cin         In      -         1.944       -         
bg_grayscale.un1_grayscale_0_add5                                         cycloneive_lcell_comb     cout        Out     0.066     2.010       -         
un1_grayscale_0_carry_5                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add6                                         cycloneive_lcell_comb     cin         In      -         2.010       -         
bg_grayscale.un1_grayscale_0_add6                                         cycloneive_lcell_comb     cout        Out     0.066     2.076       -         
un1_grayscale_0_carry_6                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add7                                         cycloneive_lcell_comb     cin         In      -         2.076       -         
bg_grayscale.un1_grayscale_0_add7                                         cycloneive_lcell_comb     cout        Out     0.066     2.142       -         
un1_grayscale_0_add7_cout_0                                               Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add7_term                                    cycloneive_lcell_comb     cin         In      -         2.142       -         
bg_grayscale.un1_grayscale_0_add7_term                                    cycloneive_lcell_comb     combout     Out     0.000     2.142       -         
un1_grayscale_0[8]                                                        Net                       -           -       0.652     -           1         
bg_grayscale.un1_grayscale_add8                                           cycloneive_lcell_comb     datab       In      -         2.793       -         
bg_grayscale.un1_grayscale_add8                                           cycloneive_lcell_comb     cout        Out     0.509     3.302       -         
un1_grayscale_add8_cout_0                                                 Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add8_term                                      cycloneive_lcell_comb     cin         In      -         3.302       -         
bg_grayscale.un1_grayscale_add8_term                                      cycloneive_lcell_comb     combout     Out     0.000     3.302       -         
CO0                                                                       Net                       -           -       0.483     -           7         
bg_grayscale.un1_grayscale_add6_RNIGV6T                                   cycloneive_lcell_comb     dataa       In      -         3.786       -         
bg_grayscale.un1_grayscale_add6_RNIGV6T                                   cycloneive_lcell_comb     combout     Out     0.437     4.223       -         
SUM_2_0_a3[3]                                                             Net                       -           -       0.333     -           2         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_c1          cycloneive_lcell_comb     datac       In      -         4.556       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_c1          cycloneive_lcell_comb     combout     Out     0.429     4.985       -         
mult1_un40_sum_0_c1                                                       Net                       -           -       0.326     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_sum2        cycloneive_lcell_comb     datad       In      -         5.310       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_sum2        cycloneive_lcell_comb     combout     Out     0.155     5.465       -         
mult1_un40_sum_0_sum2                                                     Net                       -           -       0.333     -           2         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb     datad       In      -         5.798       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb     combout     Out     0.155     5.953       -         
mult1_un40_sum_m[2]                                                       Net                       -           -       0.333     -           2         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb     dataa       In      -         6.286       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb     cout        Out     0.498     6.784       -         
mult1_un47_sum_carry_1                                                    Net                       -           -       0.000     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb     cin         In      -         6.784       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb     cout        Out     0.066     6.850       -         
mult1_un47_sum_add2_cout_0                                                Net                       -           -       0.000     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb     cin         In      -         6.850       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb     combout     Out     0.000     6.850       -         
mult1_un47_sum_carry_2                                                    Net                       -           -       0.446     -           4         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb     dataa       In      -         7.297       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb     cout        Out     0.498     7.795       -         
mult1_un54_sum_carry_1                                                    Net                       -           -       0.000     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb     cin         In      -         7.795       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb     combout     Out     0.000     7.795       -         
mult1_un54_sum_add2                                                       Net                       -           -       0.652     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb     datab       In      -         8.447       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb     combout     Out     0.443     8.890       -         
mult1_un61_sum_add3                                                       Net                       -           -       0.446     -           4         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb     dataa       In      -         9.336       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb     combout     Out     0.437     9.773       -         
mult1_un68_sum_add1                                                       Net                       -           -       0.432     -           2         
bg_grayscale.grayscale_RNO_0[0]                                           cycloneive_lcell_comb     datac       In      -         10.205      -         
bg_grayscale.grayscale_RNO_0[0]                                           cycloneive_lcell_comb     combout     Out     0.429     10.634      -         
grayscale_1_0_0__g0_i_x4_a                                                Net                       -           -       0.326     -           1         
bg_grayscale.grayscale_RNO[0]                                             cycloneive_lcell_comb     datad       In      -         10.959      -         
bg_grayscale.grayscale_RNO[0]                                             cycloneive_lcell_comb     combout     Out     0.155     11.114      -         
grayscale_1_0_0__g0_i_x4                                                  Net                       -           -       0.000     -           1         
bg_grayscale.grayscale[0]                                                 dffeas                    d           In      -         11.114      -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 10.587 is 5.500(51.9%) logic and 5.087(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      8.999
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.526

    - Propagation time:                      10.501
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.588

    Number of logic level(s):                24
    Starting point:                          frame_grayscale.blue[0] / q
    Ending point:                            frame_grayscale.grayscale[0] / d
    The start point is clocked by            motion_detect_top|clk [rising] on pin clk
    The end   point is clocked by            motion_detect_top|clk [rising] on pin clk

Instance / Net                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                         Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
frame_grayscale.blue[0]                                                      dffeas                    q           Out     0.232     0.845       -         
blue[0]                                                                      Net                       -           -       0.326     -           1         
frame_grayscale.un1_grayscale_0_add0                                         cycloneive_lcell_comb     datab       In      -         1.171       -         
frame_grayscale.un1_grayscale_0_add0                                         cycloneive_lcell_comb     cout        Out     0.509     1.680       -         
un1_grayscale_0_carry_0                                                      Net                       -           -       0.000     -           1         
frame_grayscale.un1_grayscale_0_add1                                         cycloneive_lcell_comb     cin         In      -         1.680       -         
frame_grayscale.un1_grayscale_0_add1                                         cycloneive_lcell_comb     cout        Out     0.066     1.746       -         
un1_grayscale_0_carry_1                                                      Net                       -           -       0.000     -           1         
frame_grayscale.un1_grayscale_0_add2                                         cycloneive_lcell_comb     cin         In      -         1.746       -         
frame_grayscale.un1_grayscale_0_add2                                         cycloneive_lcell_comb     cout        Out     0.066     1.812       -         
un1_grayscale_0_carry_2                                                      Net                       -           -       0.000     -           1         
frame_grayscale.un1_grayscale_0_add3                                         cycloneive_lcell_comb     cin         In      -         1.812       -         
frame_grayscale.un1_grayscale_0_add3                                         cycloneive_lcell_comb     cout        Out     0.066     1.878       -         
un1_grayscale_0_carry_3                                                      Net                       -           -       0.000     -           1         
frame_grayscale.un1_grayscale_0_add4                                         cycloneive_lcell_comb     cin         In      -         1.878       -         
frame_grayscale.un1_grayscale_0_add4                                         cycloneive_lcell_comb     cout        Out     0.066     1.944       -         
un1_grayscale_0_carry_4                                                      Net                       -           -       0.000     -           1         
frame_grayscale.un1_grayscale_0_add5                                         cycloneive_lcell_comb     cin         In      -         1.944       -         
frame_grayscale.un1_grayscale_0_add5                                         cycloneive_lcell_comb     cout        Out     0.066     2.010       -         
un1_grayscale_0_carry_5                                                      Net                       -           -       0.000     -           1         
frame_grayscale.un1_grayscale_0_add6                                         cycloneive_lcell_comb     cin         In      -         2.010       -         
frame_grayscale.un1_grayscale_0_add6                                         cycloneive_lcell_comb     cout        Out     0.066     2.076       -         
un1_grayscale_0_carry_6                                                      Net                       -           -       0.000     -           1         
frame_grayscale.un1_grayscale_0_add7                                         cycloneive_lcell_comb     cin         In      -         2.076       -         
frame_grayscale.un1_grayscale_0_add7                                         cycloneive_lcell_comb     cout        Out     0.066     2.142       -         
un1_grayscale_0_add7_cout                                                    Net                       -           -       0.000     -           1         
frame_grayscale.un1_grayscale_0_add7_term                                    cycloneive_lcell_comb     cin         In      -         2.142       -         
frame_grayscale.un1_grayscale_0_add7_term                                    cycloneive_lcell_comb     combout     Out     0.000     2.142       -         
un1_grayscale_0[8]                                                           Net                       -           -       0.652     -           1         
frame_grayscale.un1_grayscale_add8                                           cycloneive_lcell_comb     datab       In      -         2.793       -         
frame_grayscale.un1_grayscale_add8                                           cycloneive_lcell_comb     cout        Out     0.509     3.302       -         
un1_grayscale_add8_cout                                                      Net                       -           -       0.000     -           1         
frame_grayscale.un1_grayscale_add8_term                                      cycloneive_lcell_comb     cin         In      -         3.302       -         
frame_grayscale.un1_grayscale_add8_term                                      cycloneive_lcell_comb     combout     Out     0.000     3.302       -         
CO0                                                                          Net                       -           -       0.483     -           7         
frame_grayscale.un1_grayscale_add6_RNIO5MI                                   cycloneive_lcell_comb     dataa       In      -         3.786       -         
frame_grayscale.un1_grayscale_add6_RNIO5MI                                   cycloneive_lcell_comb     combout     Out     0.437     4.223       -         
SUM_2_0_a3[3]                                                                Net                       -           -       0.333     -           2         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_c1          cycloneive_lcell_comb     datac       In      -         4.556       -         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_c1          cycloneive_lcell_comb     combout     Out     0.429     4.985       -         
mult1_un40_sum_0_c1                                                          Net                       -           -       0.326     -           1         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_sum2        cycloneive_lcell_comb     datad       In      -         5.310       -         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_sum2        cycloneive_lcell_comb     combout     Out     0.155     5.465       -         
mult1_un40_sum_0_sum2                                                        Net                       -           -       0.333     -           2         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb     datad       In      -         5.798       -         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb     combout     Out     0.155     5.953       -         
mult1_un40_sum_m[2]                                                          Net                       -           -       0.333     -           2         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb     dataa       In      -         6.286       -         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb     cout        Out     0.498     6.784       -         
mult1_un47_sum_carry_1                                                       Net                       -           -       0.000     -           1         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb     cin         In      -         6.784       -         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb     cout        Out     0.066     6.850       -         
mult1_un47_sum_add2_cout                                                     Net                       -           -       0.000     -           1         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb     cin         In      -         6.850       -         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb     combout     Out     0.000     6.850       -         
mult1_un47_sum_carry_2                                                       Net                       -           -       0.446     -           4         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb     dataa       In      -         7.297       -         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb     cout        Out     0.498     7.795       -         
mult1_un54_sum_carry_1                                                       Net                       -           -       0.000     -           1         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb     cin         In      -         7.795       -         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb     combout     Out     0.000     7.795       -         
mult1_un54_sum_add2                                                          Net                       -           -       0.652     -           1         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb     datab       In      -         8.447       -         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb     combout     Out     0.443     8.890       -         
mult1_un61_sum_add3                                                          Net                       -           -       0.446     -           4         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb     dataa       In      -         9.336       -         
frame_grayscale.un8_grayscale.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb     combout     Out     0.437     9.773       -         
mult1_un68_sum_add1                                                          Net                       -           -       0.432     -           2         
frame_grayscale.grayscale_RNO_0[0]                                           cycloneive_lcell_comb     datac       In      -         10.205      -         
frame_grayscale.grayscale_RNO_0[0]                                           cycloneive_lcell_comb     combout     Out     0.429     10.634      -         
grayscale_1_0_0__g0_i_x4_a                                                   Net                       -           -       0.326     -           1         
frame_grayscale.grayscale_RNO[0]                                             cycloneive_lcell_comb     datad       In      -         10.959      -         
frame_grayscale.grayscale_RNO[0]                                             cycloneive_lcell_comb     combout     Out     0.155     11.114      -         
grayscale_1_0_0__g0_i_x4                                                     Net                       -           -       0.000     -           1         
frame_grayscale.grayscale[0]                                                 dffeas                    d           In      -         11.114      -         
===========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 10.587 is 5.500(51.9%) logic and 5.087(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      8.999
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.526

    - Propagation time:                      10.501
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.588

    Number of logic level(s):                24
    Starting point:                          bg_grayscale.blue[0] / q
    Ending point:                            bg_grayscale.grayscale[0] / d
    The start point is clocked by            motion_detect_top|clk [rising] on pin clk
    The end   point is clocked by            motion_detect_top|clk [rising] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
bg_grayscale.blue[0]                                                      dffeas                    q           Out     0.232     0.845       -         
blue[0]                                                                   Net                       -           -       0.326     -           1         
bg_grayscale.un1_grayscale_0_add0                                         cycloneive_lcell_comb     datab       In      -         1.171       -         
bg_grayscale.un1_grayscale_0_add0                                         cycloneive_lcell_comb     cout        Out     0.509     1.680       -         
un1_grayscale_0_carry_0                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add1                                         cycloneive_lcell_comb     cin         In      -         1.680       -         
bg_grayscale.un1_grayscale_0_add1                                         cycloneive_lcell_comb     combout     Out     0.000     1.680       -         
un1_grayscale_0_add1                                                      Net                       -           -       0.652     -           1         
bg_grayscale.un1_grayscale_add1                                           cycloneive_lcell_comb     datab       In      -         2.331       -         
bg_grayscale.un1_grayscale_add1                                           cycloneive_lcell_comb     cout        Out     0.509     2.840       -         
un1_grayscale_carry_1                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add2                                           cycloneive_lcell_comb     cin         In      -         2.840       -         
bg_grayscale.un1_grayscale_add2                                           cycloneive_lcell_comb     cout        Out     0.066     2.906       -         
un1_grayscale_carry_2                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add3                                           cycloneive_lcell_comb     cin         In      -         2.906       -         
bg_grayscale.un1_grayscale_add3                                           cycloneive_lcell_comb     cout        Out     0.066     2.972       -         
un1_grayscale_carry_3                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add4                                           cycloneive_lcell_comb     cin         In      -         2.972       -         
bg_grayscale.un1_grayscale_add4                                           cycloneive_lcell_comb     cout        Out     0.066     3.038       -         
un1_grayscale_carry_4                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add5                                           cycloneive_lcell_comb     cin         In      -         3.038       -         
bg_grayscale.un1_grayscale_add5                                           cycloneive_lcell_comb     cout        Out     0.066     3.104       -         
un1_grayscale_carry_5                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add6                                           cycloneive_lcell_comb     cin         In      -         3.104       -         
bg_grayscale.un1_grayscale_add6                                           cycloneive_lcell_comb     cout        Out     0.066     3.170       -         
un1_grayscale_carry_6                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add7                                           cycloneive_lcell_comb     cin         In      -         3.170       -         
bg_grayscale.un1_grayscale_add7                                           cycloneive_lcell_comb     cout        Out     0.066     3.236       -         
un1_grayscale_carry_7                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add8                                           cycloneive_lcell_comb     cin         In      -         3.236       -         
bg_grayscale.un1_grayscale_add8                                           cycloneive_lcell_comb     cout        Out     0.066     3.302       -         
un1_grayscale_add8_cout_0                                                 Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add8_term                                      cycloneive_lcell_comb     cin         In      -         3.302       -         
bg_grayscale.un1_grayscale_add8_term                                      cycloneive_lcell_comb     combout     Out     0.000     3.302       -         
CO0                                                                       Net                       -           -       0.483     -           7         
bg_grayscale.un1_grayscale_add6_RNIGV6T                                   cycloneive_lcell_comb     dataa       In      -         3.786       -         
bg_grayscale.un1_grayscale_add6_RNIGV6T                                   cycloneive_lcell_comb     combout     Out     0.437     4.223       -         
SUM_2_0_a3[3]                                                             Net                       -           -       0.333     -           2         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_c1          cycloneive_lcell_comb     datac       In      -         4.556       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_c1          cycloneive_lcell_comb     combout     Out     0.429     4.985       -         
mult1_un40_sum_0_c1                                                       Net                       -           -       0.326     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_sum2        cycloneive_lcell_comb     datad       In      -         5.310       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_sum2        cycloneive_lcell_comb     combout     Out     0.155     5.465       -         
mult1_un40_sum_0_sum2                                                     Net                       -           -       0.333     -           2         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb     datad       In      -         5.798       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb     combout     Out     0.155     5.953       -         
mult1_un40_sum_m[2]                                                       Net                       -           -       0.333     -           2         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb     dataa       In      -         6.286       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb     cout        Out     0.498     6.784       -         
mult1_un47_sum_carry_1                                                    Net                       -           -       0.000     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb     cin         In      -         6.784       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb     cout        Out     0.066     6.850       -         
mult1_un47_sum_add2_cout_0                                                Net                       -           -       0.000     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb     cin         In      -         6.850       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb     combout     Out     0.000     6.850       -         
mult1_un47_sum_carry_2                                                    Net                       -           -       0.446     -           4         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb     dataa       In      -         7.297       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb     cout        Out     0.498     7.795       -         
mult1_un54_sum_carry_1                                                    Net                       -           -       0.000     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb     cin         In      -         7.795       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb     combout     Out     0.000     7.795       -         
mult1_un54_sum_add2                                                       Net                       -           -       0.652     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb     datab       In      -         8.447       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb     combout     Out     0.443     8.890       -         
mult1_un61_sum_add3                                                       Net                       -           -       0.446     -           4         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb     dataa       In      -         9.336       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb     combout     Out     0.437     9.773       -         
mult1_un68_sum_add1                                                       Net                       -           -       0.432     -           2         
bg_grayscale.grayscale_RNO_0[0]                                           cycloneive_lcell_comb     datac       In      -         10.205      -         
bg_grayscale.grayscale_RNO_0[0]                                           cycloneive_lcell_comb     combout     Out     0.429     10.634      -         
grayscale_1_0_0__g0_i_x4_a                                                Net                       -           -       0.326     -           1         
bg_grayscale.grayscale_RNO[0]                                             cycloneive_lcell_comb     datad       In      -         10.959      -         
bg_grayscale.grayscale_RNO[0]                                             cycloneive_lcell_comb     combout     Out     0.155     11.114      -         
grayscale_1_0_0__g0_i_x4                                                  Net                       -           -       0.000     -           1         
bg_grayscale.grayscale[0]                                                 dffeas                    d           In      -         11.114      -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 10.587 is 5.500(51.9%) logic and 5.087(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      8.999
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.526

    - Propagation time:                      10.501
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.588

    Number of logic level(s):                24
    Starting point:                          bg_grayscale.blue[0] / q
    Ending point:                            bg_grayscale.grayscale[0] / d
    The start point is clocked by            motion_detect_top|clk [rising] on pin clk
    The end   point is clocked by            motion_detect_top|clk [rising] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
bg_grayscale.blue[0]                                                      dffeas                    q           Out     0.232     0.845       -         
blue[0]                                                                   Net                       -           -       0.326     -           1         
bg_grayscale.un1_grayscale_0_add0                                         cycloneive_lcell_comb     datab       In      -         1.171       -         
bg_grayscale.un1_grayscale_0_add0                                         cycloneive_lcell_comb     cout        Out     0.509     1.680       -         
un1_grayscale_0_carry_0                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add1                                         cycloneive_lcell_comb     cin         In      -         1.680       -         
bg_grayscale.un1_grayscale_0_add1                                         cycloneive_lcell_comb     cout        Out     0.066     1.746       -         
un1_grayscale_0_carry_1                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add2                                         cycloneive_lcell_comb     cin         In      -         1.746       -         
bg_grayscale.un1_grayscale_0_add2                                         cycloneive_lcell_comb     combout     Out     0.000     1.746       -         
un1_grayscale_0_add2                                                      Net                       -           -       0.652     -           1         
bg_grayscale.un1_grayscale_add2                                           cycloneive_lcell_comb     datab       In      -         2.397       -         
bg_grayscale.un1_grayscale_add2                                           cycloneive_lcell_comb     cout        Out     0.509     2.906       -         
un1_grayscale_carry_2                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add3                                           cycloneive_lcell_comb     cin         In      -         2.906       -         
bg_grayscale.un1_grayscale_add3                                           cycloneive_lcell_comb     cout        Out     0.066     2.972       -         
un1_grayscale_carry_3                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add4                                           cycloneive_lcell_comb     cin         In      -         2.972       -         
bg_grayscale.un1_grayscale_add4                                           cycloneive_lcell_comb     cout        Out     0.066     3.038       -         
un1_grayscale_carry_4                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add5                                           cycloneive_lcell_comb     cin         In      -         3.038       -         
bg_grayscale.un1_grayscale_add5                                           cycloneive_lcell_comb     cout        Out     0.066     3.104       -         
un1_grayscale_carry_5                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add6                                           cycloneive_lcell_comb     cin         In      -         3.104       -         
bg_grayscale.un1_grayscale_add6                                           cycloneive_lcell_comb     cout        Out     0.066     3.170       -         
un1_grayscale_carry_6                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add7                                           cycloneive_lcell_comb     cin         In      -         3.170       -         
bg_grayscale.un1_grayscale_add7                                           cycloneive_lcell_comb     cout        Out     0.066     3.236       -         
un1_grayscale_carry_7                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add8                                           cycloneive_lcell_comb     cin         In      -         3.236       -         
bg_grayscale.un1_grayscale_add8                                           cycloneive_lcell_comb     cout        Out     0.066     3.302       -         
un1_grayscale_add8_cout_0                                                 Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add8_term                                      cycloneive_lcell_comb     cin         In      -         3.302       -         
bg_grayscale.un1_grayscale_add8_term                                      cycloneive_lcell_comb     combout     Out     0.000     3.302       -         
CO0                                                                       Net                       -           -       0.483     -           7         
bg_grayscale.un1_grayscale_add6_RNIGV6T                                   cycloneive_lcell_comb     dataa       In      -         3.786       -         
bg_grayscale.un1_grayscale_add6_RNIGV6T                                   cycloneive_lcell_comb     combout     Out     0.437     4.223       -         
SUM_2_0_a3[3]                                                             Net                       -           -       0.333     -           2         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_c1          cycloneive_lcell_comb     datac       In      -         4.556       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_c1          cycloneive_lcell_comb     combout     Out     0.429     4.985       -         
mult1_un40_sum_0_c1                                                       Net                       -           -       0.326     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_sum2        cycloneive_lcell_comb     datad       In      -         5.310       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_sum2        cycloneive_lcell_comb     combout     Out     0.155     5.465       -         
mult1_un40_sum_0_sum2                                                     Net                       -           -       0.333     -           2         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb     datad       In      -         5.798       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb     combout     Out     0.155     5.953       -         
mult1_un40_sum_m[2]                                                       Net                       -           -       0.333     -           2         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb     dataa       In      -         6.286       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb     cout        Out     0.498     6.784       -         
mult1_un47_sum_carry_1                                                    Net                       -           -       0.000     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb     cin         In      -         6.784       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb     cout        Out     0.066     6.850       -         
mult1_un47_sum_add2_cout_0                                                Net                       -           -       0.000     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb     cin         In      -         6.850       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb     combout     Out     0.000     6.850       -         
mult1_un47_sum_carry_2                                                    Net                       -           -       0.446     -           4         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb     dataa       In      -         7.297       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb     cout        Out     0.498     7.795       -         
mult1_un54_sum_carry_1                                                    Net                       -           -       0.000     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb     cin         In      -         7.795       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb     combout     Out     0.000     7.795       -         
mult1_un54_sum_add2                                                       Net                       -           -       0.652     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb     datab       In      -         8.447       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb     combout     Out     0.443     8.890       -         
mult1_un61_sum_add3                                                       Net                       -           -       0.446     -           4         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb     dataa       In      -         9.336       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb     combout     Out     0.437     9.773       -         
mult1_un68_sum_add1                                                       Net                       -           -       0.432     -           2         
bg_grayscale.grayscale_RNO_0[0]                                           cycloneive_lcell_comb     datac       In      -         10.205      -         
bg_grayscale.grayscale_RNO_0[0]                                           cycloneive_lcell_comb     combout     Out     0.429     10.634      -         
grayscale_1_0_0__g0_i_x4_a                                                Net                       -           -       0.326     -           1         
bg_grayscale.grayscale_RNO[0]                                             cycloneive_lcell_comb     datad       In      -         10.959      -         
bg_grayscale.grayscale_RNO[0]                                             cycloneive_lcell_comb     combout     Out     0.155     11.114      -         
grayscale_1_0_0__g0_i_x4                                                  Net                       -           -       0.000     -           1         
bg_grayscale.grayscale[0]                                                 dffeas                    d           In      -         11.114      -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 10.587 is 5.500(51.9%) logic and 5.087(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      8.999
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.526

    - Propagation time:                      10.501
    - Intrinsic clock delay:                 0.613
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.588

    Number of logic level(s):                24
    Starting point:                          bg_grayscale.blue[0] / q
    Ending point:                            bg_grayscale.grayscale[0] / d
    The start point is clocked by            motion_detect_top|clk [rising] on pin clk
    The end   point is clocked by            motion_detect_top|clk [rising] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
bg_grayscale.blue[0]                                                      dffeas                    q           Out     0.232     0.845       -         
blue[0]                                                                   Net                       -           -       0.326     -           1         
bg_grayscale.un1_grayscale_0_add0                                         cycloneive_lcell_comb     datab       In      -         1.171       -         
bg_grayscale.un1_grayscale_0_add0                                         cycloneive_lcell_comb     cout        Out     0.509     1.680       -         
un1_grayscale_0_carry_0                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add1                                         cycloneive_lcell_comb     cin         In      -         1.680       -         
bg_grayscale.un1_grayscale_0_add1                                         cycloneive_lcell_comb     cout        Out     0.066     1.746       -         
un1_grayscale_0_carry_1                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add2                                         cycloneive_lcell_comb     cin         In      -         1.746       -         
bg_grayscale.un1_grayscale_0_add2                                         cycloneive_lcell_comb     cout        Out     0.066     1.812       -         
un1_grayscale_0_carry_2                                                   Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_0_add3                                         cycloneive_lcell_comb     cin         In      -         1.812       -         
bg_grayscale.un1_grayscale_0_add3                                         cycloneive_lcell_comb     combout     Out     0.000     1.812       -         
un1_grayscale_0_add3                                                      Net                       -           -       0.652     -           1         
bg_grayscale.un1_grayscale_add3                                           cycloneive_lcell_comb     datab       In      -         2.463       -         
bg_grayscale.un1_grayscale_add3                                           cycloneive_lcell_comb     cout        Out     0.509     2.972       -         
un1_grayscale_carry_3                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add4                                           cycloneive_lcell_comb     cin         In      -         2.972       -         
bg_grayscale.un1_grayscale_add4                                           cycloneive_lcell_comb     cout        Out     0.066     3.038       -         
un1_grayscale_carry_4                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add5                                           cycloneive_lcell_comb     cin         In      -         3.038       -         
bg_grayscale.un1_grayscale_add5                                           cycloneive_lcell_comb     cout        Out     0.066     3.104       -         
un1_grayscale_carry_5                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add6                                           cycloneive_lcell_comb     cin         In      -         3.104       -         
bg_grayscale.un1_grayscale_add6                                           cycloneive_lcell_comb     cout        Out     0.066     3.170       -         
un1_grayscale_carry_6                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add7                                           cycloneive_lcell_comb     cin         In      -         3.170       -         
bg_grayscale.un1_grayscale_add7                                           cycloneive_lcell_comb     cout        Out     0.066     3.236       -         
un1_grayscale_carry_7                                                     Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add8                                           cycloneive_lcell_comb     cin         In      -         3.236       -         
bg_grayscale.un1_grayscale_add8                                           cycloneive_lcell_comb     cout        Out     0.066     3.302       -         
un1_grayscale_add8_cout_0                                                 Net                       -           -       0.000     -           1         
bg_grayscale.un1_grayscale_add8_term                                      cycloneive_lcell_comb     cin         In      -         3.302       -         
bg_grayscale.un1_grayscale_add8_term                                      cycloneive_lcell_comb     combout     Out     0.000     3.302       -         
CO0                                                                       Net                       -           -       0.483     -           7         
bg_grayscale.un1_grayscale_add6_RNIGV6T                                   cycloneive_lcell_comb     dataa       In      -         3.786       -         
bg_grayscale.un1_grayscale_add6_RNIGV6T                                   cycloneive_lcell_comb     combout     Out     0.437     4.223       -         
SUM_2_0_a3[3]                                                             Net                       -           -       0.333     -           2         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_c1          cycloneive_lcell_comb     datac       In      -         4.556       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_c1          cycloneive_lcell_comb     combout     Out     0.429     4.985       -         
mult1_un40_sum_0_c1                                                       Net                       -           -       0.326     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_sum2        cycloneive_lcell_comb     datad       In      -         5.310       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_0_sum2        cycloneive_lcell_comb     combout     Out     0.155     5.465       -         
mult1_un40_sum_0_sum2                                                     Net                       -           -       0.333     -           2         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb     datad       In      -         5.798       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb     combout     Out     0.155     5.953       -         
mult1_un40_sum_m[2]                                                       Net                       -           -       0.333     -           2         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb     dataa       In      -         6.286       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb     cout        Out     0.498     6.784       -         
mult1_un47_sum_carry_1                                                    Net                       -           -       0.000     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb     cin         In      -         6.784       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb     cout        Out     0.066     6.850       -         
mult1_un47_sum_add2_cout_0                                                Net                       -           -       0.000     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb     cin         In      -         6.850       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb     combout     Out     0.000     6.850       -         
mult1_un47_sum_carry_2                                                    Net                       -           -       0.446     -           4         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb     dataa       In      -         7.297       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb     cout        Out     0.498     7.795       -         
mult1_un54_sum_carry_1                                                    Net                       -           -       0.000     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb     cin         In      -         7.795       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb     combout     Out     0.000     7.795       -         
mult1_un54_sum_add2                                                       Net                       -           -       0.652     -           1         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb     datab       In      -         8.447       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb     combout     Out     0.443     8.890       -         
mult1_un61_sum_add3                                                       Net                       -           -       0.446     -           4         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb     dataa       In      -         9.336       -         
bg_grayscale.un8_grayscale.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb     combout     Out     0.437     9.773       -         
mult1_un68_sum_add1                                                       Net                       -           -       0.432     -           2         
bg_grayscale.grayscale_RNO_0[0]                                           cycloneive_lcell_comb     datac       In      -         10.205      -         
bg_grayscale.grayscale_RNO_0[0]                                           cycloneive_lcell_comb     combout     Out     0.429     10.634      -         
grayscale_1_0_0__g0_i_x4_a                                                Net                       -           -       0.326     -           1         
bg_grayscale.grayscale_RNO[0]                                             cycloneive_lcell_comb     datad       In      -         10.959      -         
bg_grayscale.grayscale_RNO[0]                                             cycloneive_lcell_comb     combout     Out     0.155     11.114      -         
grayscale_1_0_0__g0_i_x4                                                  Net                       -           -       0.000     -           1         
bg_grayscale.grayscale[0]                                                 dffeas                    d           In      -         11.114      -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 10.587 is 5.500(51.9%) logic and 5.087(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 151MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 151MB peak: 155MB)

<a name=areaReport19></a>##### START OF AREA REPORT #####[</a>
Design view:work.motion_detect_top(verilog)
Selecting part EP4CE6E22A7
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1738134540> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 395 of 6272 ( 6%)
Logic element usage by number of inputs
		  4 input functions 	 128
		  3 input functions 	 85
		  [=2 input functions 	 182
Logic elements by mode
		  normal mode            265
		  arithmetic mode        130
Total registers 260 of 6272 ( 4%)
I/O pins 138 of 180 (77%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             159
Sload:           0
Sclr:            16
Total ESB:      4352 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 29MB peak: 155MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Wed Jan 29 01:09:00 2025

###########################################################]

</pre></samp></body></html>
