#ifndef	INC_DEFINE_H
#define INC_DEFINE_H

#define __IO	volatile


			/*Bus AHB1*/
#define AHB1_BASE_ADDR			0x40020000UL
/*GPIOx_BASE_ADDR*/
#define GPIOA_BASE_ADDR			0x40020000UL
#define GPIOB_BASE_ADDR			0x40020400UL
#define GPIOC_BASE_ADDR			0x40020800UL
#define GPIOD_BASE_ADDR			0x40020C00UL
#define GPIOE_BASE_ADDR			0x40021000UL
#define GPIOF_BASE_ADDR			0x40021400UL

#define RCC_BASE_ADDR			0x40023800UL
#define DMA1_BASE_ADDR			0x40026000UL
#define DMA2_BASE_ADDR			0x40026400UL


			/*Bus APB2*/
#define APB2_BASE_ADDR			0x40010000UL
#define TIM1_BASE_ADDR			0x40010000UL
#define TIM8_BASE_ADDR			0x40010400UL
#define USART1_BASE_ADDR		0x40011000UL
#define USART6_BASE_ADDR		0x40011400UL
#define ADC1_BASE_ADDR			0x40012000UL
#define ADC2_BASE_ADDR			0x40012000UL
#define ADC3_BASE_ADDR			0x40012000UL
#define SDIO_BASE_ADDR			0x40012C00UL
#define SPI1_BASE_ADDR			0x40013000UL
#define SPI4_BASE_ADDR			0x40013400UL
#define SYSCFG_BASE_ADDR		0x40013800UL
#define EXTI_BASE_ADDR			0x40013C00UL
#define TIM9_BASE_ADDR			0x40014000UL
#define TIM10_BASE_ADDR			0x40014400UL
#define TIM11_BASE_ADDR			0x40014800UL
#define SPI5_BASE_ADDR			0x40015000UL
#define SPI6_BASE_ADDR			0x40015400UL


			/*Bus APB1*/
#define TIM2_BASE_ADDR			0x40000000UL
#define TIM3_BASE_ADDR			0x40000400UL
#define TIM4_BASE_ADDR			0x40000800UL
#define TIM5_BASE_ADDR			0x40000C00UL
#define TIM6_BASE_ADDR			0x40001000UL
#define TIM7_BASE_ADDR			0x40001400UL
#define TIM12_BASE_ADDR			0x40001800UL
#define TIM13_BASE_ADDR			0x40001C00UL
#define TIM14_BASE_ADDR			0x40002000UL

#define USART1_BASE_ADDR		0x40011000UL
#define USART6_BASE_ADDR		0x40011400UL
#define ADC1_BASE_ADDR			0x40012000UL
#define ADC2_BASE_ADDR			0x40012000UL
#define ADC3_BASE_ADDR			0x40012000UL
#define SDIO_BASE_ADDR			0x40012C00UL
#define SPI1_BASE_ADDR			0x40013000UL
#define SPI4_BASE_ADDR			0x40013400UL
#define SYSCFG_BASE_ADDR		0x40013800UL
#define EXTI_BASE_ADDR			0x40013C00UL
#define TIM9_BASE_ADDR			0x40014000UL
#define TIM10_BASE_ADDR			0x40014400UL
#define TIM11_BASE_ADDR			0x40014800UL
#define SPI5_BASE_ADDR			0x40015000UL
#define SPI6_BASE_ADDR			0x40015400UL

#endif

