INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:07:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 buffer33/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            buffer90/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        8.510ns  (logic 2.039ns (23.960%)  route 6.471ns (76.040%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2330, unset)         0.508     0.508    buffer33/clk
                         FDRE                                         r  buffer33/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer33/dataReg_reg[3]/Q
                         net (fo=9, unplaced)         0.429     1.163    buffer33/control/Memory_reg[0][7][3]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.288 r  buffer33/control/dataReg[3]_i_1__14/O
                         net (fo=17, unplaced)        0.761     2.049    buffer33/control/buffer33_outs[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.092 r  buffer33/control/Memory[0][8]_i_3__0/O
                         net (fo=2, unplaced)         0.255     2.347    buffer33/control/Memory[0][8]_i_3__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.390 f  buffer33/control/Memory[0][7]_i_1__15/O
                         net (fo=8, unplaced)         0.282     2.672    buffer33/control/addi4_result[7]
                         LUT2 (Prop_lut2_I1_O)        0.046     2.718 r  buffer33/control/fullReg_i_9__3/O
                         net (fo=1, unplaced)         0.000     2.718    cmpi0/fullReg_reg_i_2_0[1]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     2.912 r  cmpi0/fullReg_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.919    cmpi0/fullReg_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     3.054 r  cmpi0/fullReg_reg_i_2/CO[0]
                         net (fo=95, unplaced)        0.270     3.324    control_merge2/tehb/control/outputValid_i_2__15[0]
                         LUT5 (Prop_lut5_I3_O)        0.127     3.451 f  control_merge2/tehb/control/transmitValue_i_3__73/O
                         net (fo=10, unplaced)        0.420     3.871    control_merge2/tehb/control/dataReg_reg[0]_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.914 f  control_merge2/tehb/control/dataReg[7]_i_5/O
                         net (fo=18, unplaced)        0.301     4.215    buffer260/fifo/dataReg_reg[2]_0
                         LUT5 (Prop_lut5_I4_O)        0.043     4.258 r  buffer260/fifo/dataReg[7]_i_2__1/O
                         net (fo=2, unplaced)         0.255     4.513    buffer90/control/Memory_reg[0][7][7]
                         LUT3 (Prop_lut3_I2_O)        0.047     4.560 r  buffer90/control/Memory[0][7]_i_2__3/O
                         net (fo=11, unplaced)        0.290     4.850    buffer218/fifo/D[7]
                         LUT3 (Prop_lut3_I0_O)        0.047     4.897 r  buffer218/fifo/Memory[0][8]_i_2__0/O
                         net (fo=10, unplaced)        0.287     5.184    buffer231/fifo/buffer218_outs[7]
                         LUT3 (Prop_lut3_I1_O)        0.043     5.227 r  buffer231/fifo/Memory[0][0]_i_13/O
                         net (fo=26, unplaced)        0.310     5.537    cmpi14/buffer231_outs[3]
                         LUT6 (Prop_lut6_I2_O)        0.043     5.580 r  cmpi14/Memory[0][0]_i_22/O
                         net (fo=1, unplaced)         0.244     5.824    cmpi14/Memory[0][0]_i_22_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     5.867 r  cmpi14/Memory[0][0]_i_11/O
                         net (fo=1, unplaced)         0.000     5.867    cmpi14/Memory[0][0]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.113 r  cmpi14/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.113    cmpi14/Memory_reg[0][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     6.235 r  cmpi14/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=8, unplaced)         0.282     6.517    buffer249/fifo/result[0]
                         LUT4 (Prop_lut4_I2_O)        0.122     6.639 f  buffer249/fifo/i__i_11__0/O
                         net (fo=2, unplaced)         0.255     6.894    buffer249/fifo/Memory_reg[0][0]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.937 f  buffer249/fifo/i__i_5__2/O
                         net (fo=1, unplaced)         0.244     7.181    buffer247/fifo/Full_reg_2
                         LUT6 (Prop_lut6_I0_O)        0.043     7.224 f  buffer247/fifo/i__i_2__2/O
                         net (fo=6, unplaced)         0.276     7.500    buffer247/fifo/i__i_2__2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     7.543 r  buffer247/fifo/transmitValue_i_8__9/O
                         net (fo=1, unplaced)         0.244     7.787    fork74/control/generateBlocks[2].regblock/transmitValue_i_3__30_0
                         LUT6 (Prop_lut6_I3_O)        0.043     7.830 r  fork74/control/generateBlocks[2].regblock/transmitValue_i_4__13/O
                         net (fo=2, unplaced)         0.255     8.085    fork74/control/generateBlocks[2].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     8.128 r  fork74/control/generateBlocks[2].regblock/fullReg_i_10__1/O
                         net (fo=1, unplaced)         0.244     8.372    fork74/control/generateBlocks[5].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     8.415 r  fork74/control/generateBlocks[5].regblock/fullReg_i_3__8/O
                         net (fo=6, unplaced)         0.276     8.691    fork73/control/generateBlocks[0].regblock/dataReg_reg[7]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     8.734 r  fork73/control/generateBlocks[0].regblock/dataReg[7]_i_1__7/O
                         net (fo=8, unplaced)         0.284     9.018    buffer90/E[0]
                         FDRE                                         r  buffer90/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=2330, unset)         0.483    11.183    buffer90/clk
                         FDRE                                         r  buffer90/dataReg_reg[0]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    10.955    buffer90/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  1.937    




