/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [3:0] _05_;
  wire [3:0] _06_;
  reg [5:0] _07_;
  wire [6:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [27:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(in_data[28] ? _00_ : celloutsig_0_2z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | _01_) & (celloutsig_0_0z | _02_));
  assign celloutsig_0_9z = ~((celloutsig_0_5z | celloutsig_0_8z[4]) & (celloutsig_0_0z | celloutsig_0_6z));
  assign celloutsig_0_0z = in_data[77] | ~(in_data[85]);
  assign celloutsig_0_10z = _03_ | ~(celloutsig_0_9z);
  assign celloutsig_1_1z = in_data[160] | ~(celloutsig_1_0z);
  assign celloutsig_1_18z = celloutsig_1_3z[15] | celloutsig_1_4z[2];
  assign celloutsig_0_2z = _04_ | in_data[39];
  reg [3:0] _17_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 4'h0;
    else _17_ <= { _05_[3], _04_, _05_[1], celloutsig_0_2z };
  assign { _02_, _03_, _01_, _06_[0] } = _17_;
  reg [6:0] _18_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 7'h00;
    else _18_ <= { in_data[33:28], celloutsig_0_0z };
  assign { _08_[6], _00_, _08_[4], _05_[3], _04_, _05_[1], _08_[0] } = _18_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _07_ <= 6'h00;
    else _07_ <= { in_data[102:99], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_3z = { in_data[140:123], celloutsig_1_0z } & { celloutsig_1_2z[4:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_12z = { _03_, _01_, _06_[0], celloutsig_0_6z, _02_, _03_, _01_, _06_[0], celloutsig_0_4z } / { 1'h1, celloutsig_0_7z[1:0], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_9z = _07_[4:2] / { 1'h1, in_data[127:126] };
  assign celloutsig_1_0z = ! in_data[156:150];
  assign celloutsig_1_5z = ! celloutsig_1_3z[10:1];
  assign celloutsig_1_6z = ! { in_data[170], celloutsig_1_4z };
  assign celloutsig_1_8z = ! celloutsig_1_4z;
  assign celloutsig_1_10z = { in_data[131:130], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z } * { _07_[5], celloutsig_1_9z, celloutsig_1_2z, _07_, celloutsig_1_6z, _07_, celloutsig_1_6z };
  assign celloutsig_0_5z = { _00_, _08_[4], celloutsig_0_4z } != { _05_[1], _08_[0], celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_12z[5:3], celloutsig_0_6z } != { celloutsig_0_12z[2:0], celloutsig_0_2z };
  assign celloutsig_0_8z = in_data[31:24] | { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_13z = | { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_19z = | { celloutsig_1_10z[19:18], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_15z = { in_data[38:33], celloutsig_0_13z, _02_, _03_, _01_, _06_[0], _02_, _03_, _01_, _06_[0] } << { celloutsig_0_12z[8:1], _08_[6], _00_, _08_[4], _05_[3], _04_, _05_[1], _08_[0] };
  assign celloutsig_0_7z = { _08_[4], _05_[3], _04_ } >>> { _03_, _01_, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[148:142], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } >>> { in_data[114:107], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[4], celloutsig_1_0z, celloutsig_1_1z } >>> celloutsig_1_3z[3:1];
  assign { _05_[2], _05_[0] } = { _04_, celloutsig_0_2z };
  assign _06_[3:1] = { _02_, _03_, _01_ };
  assign { _08_[5], _08_[3:1] } = { _00_, _05_[3], _04_, _05_[1] };
  assign { out_data[128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
