<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>S7_SOL_ctrl_9_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN">S7_util_ds_buf_0_0_IBUF_OUT</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SOL_IOs</spirit:name>
      <spirit:displayName>SOL_IOs</spirit:displayName>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SOL_IOs" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SOL_IOs_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>port_pwm</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_pwm</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SOL_regs</spirit:name>
      <spirit:displayName>SOL_regs</spirit:displayName>
      <spirit:description>Solenoid registers</spirit:description>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SOL_reg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SOL_reg_if_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>time_full</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>time_full</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vld_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vld_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>run</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>run</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vld_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vld_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pwm_val</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_val</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>SOL_ctrl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Jun 26 13:42:00 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2c9e2389</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2c9e2389</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>S7_SOL_ctrl_9_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Jun 26 13:42:01 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2c9e2389</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>SOL_ctrl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Jun 26 13:42:00 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:32ec474b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>S7_SOL_ctrl_9_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Jun 26 13:42:01 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:32ec474b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Jun 26 13:43:08 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2c9e2389</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_val</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>time_full</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>run</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vld_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vld_out</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_pwm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>PRESENT</spirit:name>
        <spirit:displayName>Present</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PRESENT" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/433f/SOL_ctrl_fake.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/433f/SOL_ctrl_real.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/433f/SOL_ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/S7_SOL_ctrl_9_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/433f/SOL_ctrl_fake.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/433f/SOL_ctrl_real.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/433f/SOL_ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/S7_SOL_ctrl_9_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>S7_SOL_ctrl_9_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>S7_SOL_ctrl_9_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>S7_SOL_ctrl_9_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>S7_SOL_ctrl_9_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>S7_SOL_ctrl_9_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>SOL_ctrl_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>PRESENT</spirit:name>
      <spirit:displayName>Present</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PRESENT" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">S7_SOL_ctrl_9_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>SOL_ctrl_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>21</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150f581e_ARCHIVE_LOCATION">d:/mw/rototype/vvd/fpga/fpga_0/repo/sol_ctrl/sol_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ef4600_ARCHIVE_LOCATION">d:/mw/rototype/vvd/fpga/fpga_0/repo/sol_ctrl/sol_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d0ee00_ARCHIVE_LOCATION">d:/mw/rototype/vvd/fpga/fpga_0/repo/sol_ctrl/sol_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cf2264_ARCHIVE_LOCATION">d:/mw/rototype/vvd/fpga/fpga_0/repo/sol_ctrl/sol_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7863be84_ARCHIVE_LOCATION">d:/mw/rototype/vvd/fpga/fpga_0/repo/sol_ctrl/sol_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ceb989_ARCHIVE_LOCATION">d:/mw/rototype/vvd/fpga/fpga_0/repo/sol_ctrl/sol_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f11f6d_ARCHIVE_LOCATION">d:/mw/rototype/vvd/fpga/fpga_0/repo/sol_ctrl/sol_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49181d5_ARCHIVE_LOCATION">d:/mw/rototype/vvd/fpga/fpga_0/repo/sol_ctrl/sol_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1faf226d_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2098829f_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45459841_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b1589f_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b30dab_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44be468a_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7f2a7a_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3686affc_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0f80eb_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba036c1_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47df4353_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2184dee8_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356ed4ab_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48460421_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aaa1c68_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc1e58d_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e9cdb6_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c32bb0f_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6987987a_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c93d592_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fca5f87_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa1c7f7_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1ad995_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e14c63_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65edecc6_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad4bf09_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2e5073_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319a5d_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a032df_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b57a5fe_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfa9651_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68905385_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0b4681_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fe976a_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d521b2_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586decdd_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a56e50_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fd0571_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adc753_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c3816d_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be0f981_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b6b912_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76295028_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6168f85e_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30542a69_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c976011_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f30fdb7_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b87f60_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ce5d55_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465581c_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b099d7d_ARCHIVE_LOCATION">d:/MW/Rototype/VVD/FPGA/FPGA_0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d051077_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323ce71c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba831bf_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f2e0ed_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f669ab2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d6c37e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31dd0dd_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358c40b4_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d619776_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ca62c8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e9c30c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2617c648_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d02eb1b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ef1482_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce10e07_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598ea99b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690779ed_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722c4839_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28becd77_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d67932f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4362a5c8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad899a1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a38d6e3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647fa471_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd0f42d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145aa94a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e84934_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7c6299_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9b9a64_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3722a18e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc77c44_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e6da93_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731095f0_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725a65b1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c3484e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dedbadc_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f681d6d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655dffc3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b9dca3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4246a3b5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532624f8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aef578d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de3d9e6_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632c05d2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f10311_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5197a1e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d34235_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ba2ab2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99d8e37_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a39813_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7edf966b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e0e82f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11af09e3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49939812_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3486e78b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224a6db3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3960ffec_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5f2b23_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47fd1761_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74128c63_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ddf159_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7bfc4b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f81e05_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7fe59d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b110662_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b2aaa2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d212124_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f2cd6d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d161491_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c16d676_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a94e335_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc89fd0_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c230d7_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134e8f1e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5511e060_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554d232b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79fe5cbf_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bec7f65_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c910b8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d39ed7b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55713de5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4993927b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd42ef1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f490cd_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363d6826_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d10315_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d1a119_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5690dce2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f9b565_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365bfe2d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23348e49_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e2593b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b041c6c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66029cfe_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307ed0c8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6dadd7_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3907f1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175cd8c9_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f81a6c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6125ba93_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a12f20d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c96b476_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f915a14_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618a69c1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe79d01_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3408ff7_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ea8c04_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6803dae5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547562a4_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e57537_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7941bd_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ccf1dd9_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14bb5513_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1536bd93_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c27752_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e25d8d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7c7112_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5a9ddc_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e0daec_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262f934d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f51d01_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a58993d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd8a432_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3129d4_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6c84f3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd5f1ef_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688a0385_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e917555_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a39f5f5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee76fda_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a270dcb_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127744ff_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c72ddf_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11175f05_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53877a7_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13792a16_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c5c6f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f4c9df_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9e083f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae444a9_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21149cca_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5235cf97_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbedfdb_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4876f5b3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529d567f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b9ca95_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295a4501_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc21103_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41891c92_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4747baad_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7145ae9_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f192631_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655d7dd6_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac9212b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@499f5a20_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1872eca5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c86d1be_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5391668a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1edbf24a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bff1ed4_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac36c7c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7c6cdb_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3d8e5f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644e606a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d4e6c5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779ab3a4_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e46ef2f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342f0564_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433c9ba6_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179f8486_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24777474_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd4b7a1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36acb6bd_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e6edf2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b7da72_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606f8f52_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc6f48b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fab15f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39579d65_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9239ee_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d330e0_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1584ccab_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4d7675_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d03ee2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cfa26ef_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79649f72_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f2094d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3ac54d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721f40e2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64eb71a6_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcc7c6d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_7/repo/SOL_ctrl/SOL_ctrl.srcs/sources_1/new</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.PRESENT" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c75a88e2"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e565c28e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d6555eaf"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="63009ab2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="48849660"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
