// Seed: 1728522929
module module_0 (
    input  uwire id_0,
    output tri1  id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_0
  );
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    output tri0  id_2,
    output logic id_3
);
  always_comb @(posedge 1 or negedge id_0) id_3 <= 1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output uwire   id_0,
    output supply0 id_1,
    input  uwire   id_2
);
  wire id_4;
  notif0 primCall (id_0, id_2, id_4);
  module_3 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0
  );
  assign module_0.id_0 = 0;
endmodule
module module_3 (
    output wor id_0,
    output wire id_1,
    output tri0 id_2
    , id_11,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wor id_8,
    output tri1 id_9
);
  wire id_12;
  wire id_13;
  assign id_9 = id_4;
  assign module_2.type_6 = 0;
  wire id_14;
endmodule
