#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5d792eecf0b0 .scope module, "testMultiplier" "testMultiplier" 2 3;
 .timescale -9 -12;
v0x5d792ef35ba0_0 .var "Clock", 0 0;
v0x5d792ef35c60_0 .net "Done", 0 0, v0x5d792ef346e0_0;  1 drivers
v0x5d792ef35d70_0 .var "Multiplicand", 3 0;
v0x5d792ef35e10_0 .var "Multiplier", 3 0;
v0x5d792ef35eb0_0 .net "Product", 7 0, L_0x5d792ef49950;  1 drivers
v0x5d792ef35fa0_0 .var "Reset", 0 0;
v0x5d792ef36090_0 .var "Start", 0 0;
E_0x5d792eee1f20 .event anyedge, v0x5d792ef346e0_0;
S_0x5d792ef11f80 .scope module, "uut" "multiplier" 2 15, 3 243 0, S_0x5d792eecf0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "Product";
    .port_info 1 /INPUT 4 "Multiplicand";
    .port_info 2 /INPUT 4 "Multiplier";
    .port_info 3 /INPUT 1 "Start";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 1 "Clock";
    .port_info 6 /OUTPUT 1 "Done";
v0x5d792ef34a80_0 .net "A", 3 0, L_0x5d792ef36d60;  1 drivers
v0x5d792ef34b80_0 .net "AS", 0 0, v0x5d792ef33ec0_0;  1 drivers
v0x5d792ef34c40_0 .net "Clock", 0 0, v0x5d792ef35ba0_0;  1 drivers
v0x5d792ef34d70_0 .net "Done", 0 0, v0x5d792ef346e0_0;  alias, 1 drivers
v0x5d792ef34e40_0 .net "LA0", 0 0, v0x5d792ef33f80_0;  1 drivers
v0x5d792ef34f30_0 .net "LA1", 0 0, v0x5d792ef34020_0;  1 drivers
v0x5d792ef35020_0 .net "LM", 0 0, v0x5d792ef340c0_0;  1 drivers
v0x5d792ef35110_0 .net "LQ0", 0 0, v0x5d792ef34160_0;  1 drivers
v0x5d792ef35200_0 .net "LQ1", 0 0, v0x5d792ef34250_0;  1 drivers
v0x5d792ef35330_0 .net "M", 3 0, L_0x5d792ef36180;  1 drivers
v0x5d792ef353d0_0 .net "Multiplicand", 3 0, v0x5d792ef35d70_0;  1 drivers
v0x5d792ef35490_0 .net "Multiplier", 3 0, v0x5d792ef35e10_0;  1 drivers
v0x5d792ef35570_0 .net "Product", 7 0, L_0x5d792ef49950;  alias, 1 drivers
v0x5d792ef35650_0 .net "Q", 3 0, L_0x5d792ef36610;  1 drivers
v0x5d792ef35730_0 .net "Qm1", 0 0, v0x5d792ef30b70_0;  1 drivers
v0x5d792ef35820_0 .net "Reset", 0 0, v0x5d792ef35fa0_0;  1 drivers
v0x5d792ef358c0_0 .net "Start", 0 0, v0x5d792ef36090_0;  1 drivers
v0x5d792ef35960_0 .net "co", 0 0, L_0x5d792ef37410;  1 drivers
v0x5d792ef35a00_0 .net "sum", 3 0, L_0x5d792ef48eb0;  1 drivers
L_0x5d792ef36180 .concat8 [ 1 1 1 1], v0x5d792ef2f720_0, v0x5d792ef2f7e0_0, v0x5d792ef2f8a0_0, v0x5d792ef2f960_0;
L_0x5d792ef36280 .part v0x5d792ef35d70_0, 3, 1;
L_0x5d792ef363a0 .part v0x5d792ef35d70_0, 2, 1;
L_0x5d792ef36440 .part v0x5d792ef35d70_0, 1, 1;
L_0x5d792ef36540 .part v0x5d792ef35d70_0, 0, 1;
L_0x5d792ef36610 .concat8 [ 1 1 1 1], v0x5d792ef307e0_0, v0x5d792ef308a0_0, v0x5d792ef309f0_0, v0x5d792ef30ab0_0;
L_0x5d792ef36810 .part v0x5d792ef35e10_0, 3, 1;
L_0x5d792ef368b0 .part v0x5d792ef35e10_0, 2, 1;
L_0x5d792ef369a0 .part v0x5d792ef35e10_0, 1, 1;
L_0x5d792ef36b00 .part v0x5d792ef35e10_0, 0, 1;
L_0x5d792ef36c30 .part L_0x5d792ef36d60, 0, 1;
L_0x5d792ef36d60 .concat8 [ 1 1 1 1], v0x5d792ef2e960_0, v0x5d792ef2ea20_0, v0x5d792ef2eae0_0, v0x5d792ef2eba0_0;
L_0x5d792ef36f30 .part L_0x5d792ef48eb0, 3, 1;
L_0x5d792ef37030 .part L_0x5d792ef48eb0, 2, 1;
L_0x5d792ef37180 .part L_0x5d792ef48eb0, 1, 1;
L_0x5d792ef37220 .part L_0x5d792ef48eb0, 0, 1;
L_0x5d792ef48eb0 .concat8 [ 1 1 1 1], L_0x5d792ef37800, L_0x5d792ef37670, L_0x5d792ef375d0, L_0x5d792ef374b0;
L_0x5d792ef49090 .part L_0x5d792ef36d60, 3, 1;
L_0x5d792ef491d0 .part L_0x5d792ef36d60, 2, 1;
L_0x5d792ef49270 .part L_0x5d792ef36d60, 1, 1;
L_0x5d792ef49130 .part L_0x5d792ef36d60, 0, 1;
L_0x5d792ef493c0 .part L_0x5d792ef36180, 3, 1;
L_0x5d792ef49520 .part L_0x5d792ef36180, 2, 1;
L_0x5d792ef495c0 .part L_0x5d792ef36180, 1, 1;
L_0x5d792ef49730 .part L_0x5d792ef36180, 0, 1;
L_0x5d792ef497d0 .part L_0x5d792ef36610, 0, 1;
L_0x5d792ef49950 .concat [ 4 4 0 0], L_0x5d792ef36610, L_0x5d792ef36d60;
S_0x5d792ef02fb0 .scope module, "A_reg" "rega" 3 288, 3 59 0, S_0x5d792ef11f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /INPUT 1 "D3";
    .port_info 5 /INPUT 1 "D2";
    .port_info 6 /INPUT 1 "D1";
    .port_info 7 /INPUT 1 "D0";
    .port_info 8 /INPUT 1 "clock";
    .port_info 9 /INPUT 1 "C1";
    .port_info 10 /INPUT 1 "C0";
P_0x5d792ef12770 .param/l "HOLD" 0 3 63, C4<11>;
P_0x5d792ef127b0 .param/l "LOAD" 0 3 63, C4<00>;
P_0x5d792ef127f0 .param/l "RST" 0 3 63, C4<01>;
P_0x5d792ef12830 .param/l "SHIFT" 0 3 63, C4<10>;
v0x5d792ef138d0_0 .net "C0", 0 0, v0x5d792ef33f80_0;  alias, 1 drivers
v0x5d792eecd160_0 .net "C1", 0 0, v0x5d792ef34020_0;  alias, 1 drivers
v0x5d792ef2e630_0 .net "D0", 0 0, L_0x5d792ef37220;  1 drivers
v0x5d792ef2e6d0_0 .net "D1", 0 0, L_0x5d792ef37180;  1 drivers
v0x5d792ef2e790_0 .net "D2", 0 0, L_0x5d792ef37030;  1 drivers
v0x5d792ef2e8a0_0 .net "D3", 0 0, L_0x5d792ef36f30;  1 drivers
v0x5d792ef2e960_0 .var "Q0", 0 0;
v0x5d792ef2ea20_0 .var "Q1", 0 0;
v0x5d792ef2eae0_0 .var "Q2", 0 0;
v0x5d792ef2eba0_0 .var "Q3", 0 0;
L_0x7cfbb549c018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5d792ef2ec60_0 .net/2u *"_ivl_2", 1 0, L_0x7cfbb549c018;  1 drivers
v0x5d792ef2ed40_0 .net "clock", 0 0, v0x5d792ef35ba0_0;  alias, 1 drivers
E_0x5d792eee24a0 .event posedge, L_0x7cfbb549c018, v0x5d792ef2ed40_0;
S_0x5d792ef2ef60 .scope module, "M_reg" "regm" 3 270, 3 7 0, S_0x5d792ef11f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /INPUT 1 "D3";
    .port_info 5 /INPUT 1 "D2";
    .port_info 6 /INPUT 1 "D1";
    .port_info 7 /INPUT 1 "D0";
    .port_info 8 /INPUT 1 "clock";
    .port_info 9 /INPUT 1 "C0";
P_0x5d792ef14f20 .param/l "Hold" 0 3 11, C4<0>;
P_0x5d792ef14f60 .param/l "Load" 0 3 11, C4<1>;
v0x5d792ef2f310_0 .net "C0", 0 0, v0x5d792ef340c0_0;  alias, 1 drivers
v0x5d792ef2f3f0_0 .net "D0", 0 0, L_0x5d792ef36540;  1 drivers
v0x5d792ef2f4b0_0 .net "D1", 0 0, L_0x5d792ef36440;  1 drivers
v0x5d792ef2f550_0 .net "D2", 0 0, L_0x5d792ef363a0;  1 drivers
v0x5d792ef2f610_0 .net "D3", 0 0, L_0x5d792ef36280;  1 drivers
v0x5d792ef2f720_0 .var "Q0", 0 0;
v0x5d792ef2f7e0_0 .var "Q1", 0 0;
v0x5d792ef2f8a0_0 .var "Q2", 0 0;
v0x5d792ef2f960_0 .var "Q3", 0 0;
v0x5d792ef2fab0_0 .net "clock", 0 0, v0x5d792ef35ba0_0;  alias, 1 drivers
E_0x5d792eebc230 .event posedge, v0x5d792ef2ed40_0;
S_0x5d792ef2fcd0 .scope module, "Q_reg" "regq" 3 278, 3 29 0, S_0x5d792ef11f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /OUTPUT 1 "Qm1";
    .port_info 5 /INPUT 1 "D3";
    .port_info 6 /INPUT 1 "D2";
    .port_info 7 /INPUT 1 "D1";
    .port_info 8 /INPUT 1 "D0";
    .port_info 9 /INPUT 1 "A0";
    .port_info 10 /INPUT 1 "clock";
    .port_info 11 /INPUT 1 "C1";
    .port_info 12 /INPUT 1 "C0";
P_0x5d792ef2fe60 .param/l "Hold" 0 3 33, C4<11>;
P_0x5d792ef2fea0 .param/l "Load" 0 3 33, C4<00>;
P_0x5d792ef2fee0 .param/l "Reset" 0 3 33, C4<01>;
P_0x5d792ef2ff20 .param/l "Shift" 0 3 33, C4<10>;
v0x5d792ef30270_0 .net "A0", 0 0, L_0x5d792ef36c30;  1 drivers
v0x5d792ef30330_0 .net "C0", 0 0, v0x5d792ef34160_0;  alias, 1 drivers
v0x5d792ef303f0_0 .net "C1", 0 0, v0x5d792ef34250_0;  alias, 1 drivers
v0x5d792ef30490_0 .net "D0", 0 0, L_0x5d792ef36b00;  1 drivers
v0x5d792ef30550_0 .net "D1", 0 0, L_0x5d792ef369a0;  1 drivers
v0x5d792ef30660_0 .net "D2", 0 0, L_0x5d792ef368b0;  1 drivers
v0x5d792ef30720_0 .net "D3", 0 0, L_0x5d792ef36810;  1 drivers
v0x5d792ef307e0_0 .var "Q0", 0 0;
v0x5d792ef308a0_0 .var "Q1", 0 0;
v0x5d792ef309f0_0 .var "Q2", 0 0;
v0x5d792ef30ab0_0 .var "Q3", 0 0;
v0x5d792ef30b70_0 .var "Qm1", 0 0;
v0x5d792ef30c30_0 .net "clock", 0 0, v0x5d792ef35ba0_0;  alias, 1 drivers
S_0x5d792ef30e70 .scope module, "addsub_unit" "addsub" 3 296, 3 80 0, S_0x5d792ef11f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "co";
    .port_info 1 /OUTPUT 1 "r3";
    .port_info 2 /OUTPUT 1 "r2";
    .port_info 3 /OUTPUT 1 "r1";
    .port_info 4 /OUTPUT 1 "r0";
    .port_info 5 /INPUT 1 "a3";
    .port_info 6 /INPUT 1 "a2";
    .port_info 7 /INPUT 1 "a1";
    .port_info 8 /INPUT 1 "a0";
    .port_info 9 /INPUT 1 "b3";
    .port_info 10 /INPUT 1 "b2";
    .port_info 11 /INPUT 1 "b1";
    .port_info 12 /INPUT 1 "b0";
    .port_info 13 /INPUT 1 "control";
L_0x7cfbb549c0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d792ef311b0_0 .net/2u *"_ivl_10", 31 0, L_0x7cfbb549c0a8;  1 drivers
v0x5d792ef312b0_0 .net *"_ivl_12", 0 0, L_0x5d792ef47a50;  1 drivers
v0x5d792ef31370_0 .net *"_ivl_14", 3 0, L_0x5d792ef47bc0;  1 drivers
v0x5d792ef31430_0 .net *"_ivl_16", 4 0, L_0x5d792ef47d70;  1 drivers
L_0x7cfbb549c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d792ef31510_0 .net *"_ivl_19", 0 0, L_0x7cfbb549c0f0;  1 drivers
v0x5d792ef31640_0 .net *"_ivl_20", 3 0, L_0x5d792ef47ee0;  1 drivers
v0x5d792ef31720_0 .net *"_ivl_22", 4 0, L_0x5d792ef480d0;  1 drivers
L_0x7cfbb549c138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d792ef31800_0 .net *"_ivl_25", 0 0, L_0x7cfbb549c138;  1 drivers
v0x5d792ef318e0_0 .net *"_ivl_26", 4 0, L_0x5d792ef48240;  1 drivers
v0x5d792ef31a50_0 .net *"_ivl_28", 3 0, L_0x5d792ef483f0;  1 drivers
v0x5d792ef31b30_0 .net *"_ivl_30", 4 0, L_0x5d792ef485d0;  1 drivers
L_0x7cfbb549c180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d792ef31c10_0 .net *"_ivl_33", 0 0, L_0x7cfbb549c180;  1 drivers
v0x5d792ef31cf0_0 .net *"_ivl_34", 3 0, L_0x5d792ef48790;  1 drivers
v0x5d792ef31dd0_0 .net *"_ivl_36", 4 0, L_0x5d792ef48970;  1 drivers
L_0x7cfbb549c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d792ef31eb0_0 .net *"_ivl_39", 0 0, L_0x7cfbb549c1c8;  1 drivers
v0x5d792ef31f90_0 .net *"_ivl_40", 4 0, L_0x5d792ef48b40;  1 drivers
v0x5d792ef32070_0 .net *"_ivl_42", 4 0, L_0x5d792ef48c80;  1 drivers
v0x5d792ef32260_0 .net *"_ivl_6", 31 0, L_0x5d792ef378d0;  1 drivers
L_0x7cfbb549c060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d792ef32340_0 .net *"_ivl_9", 30 0, L_0x7cfbb549c060;  1 drivers
v0x5d792ef32420_0 .net "a0", 0 0, L_0x5d792ef49130;  1 drivers
v0x5d792ef324e0_0 .net "a1", 0 0, L_0x5d792ef49270;  1 drivers
v0x5d792ef325a0_0 .net "a2", 0 0, L_0x5d792ef491d0;  1 drivers
v0x5d792ef32660_0 .net "a3", 0 0, L_0x5d792ef49090;  1 drivers
v0x5d792ef32720_0 .net "b0", 0 0, L_0x5d792ef49730;  1 drivers
v0x5d792ef327e0_0 .net "b1", 0 0, L_0x5d792ef495c0;  1 drivers
v0x5d792ef328a0_0 .net "b2", 0 0, L_0x5d792ef49520;  1 drivers
v0x5d792ef32960_0 .net "b3", 0 0, L_0x5d792ef493c0;  1 drivers
v0x5d792ef32a20_0 .net "co", 0 0, L_0x5d792ef37410;  alias, 1 drivers
v0x5d792ef32ae0_0 .net "control", 0 0, v0x5d792ef33ec0_0;  alias, 1 drivers
v0x5d792ef32ba0_0 .net "r0", 0 0, L_0x5d792ef37800;  1 drivers
v0x5d792ef32c60_0 .net "r1", 0 0, L_0x5d792ef37670;  1 drivers
v0x5d792ef32d20_0 .net "r2", 0 0, L_0x5d792ef375d0;  1 drivers
v0x5d792ef32de0_0 .net "r3", 0 0, L_0x5d792ef374b0;  1 drivers
L_0x5d792ef37410 .part L_0x5d792ef48c80, 4, 1;
L_0x5d792ef374b0 .part L_0x5d792ef48c80, 3, 1;
L_0x5d792ef375d0 .part L_0x5d792ef48c80, 2, 1;
L_0x5d792ef37670 .part L_0x5d792ef48c80, 1, 1;
L_0x5d792ef37800 .part L_0x5d792ef48c80, 0, 1;
L_0x5d792ef378d0 .concat [ 1 31 0 0], v0x5d792ef33ec0_0, L_0x7cfbb549c060;
L_0x5d792ef47a50 .cmp/eq 32, L_0x5d792ef378d0, L_0x7cfbb549c0a8;
L_0x5d792ef47bc0 .concat [ 1 1 1 1], L_0x5d792ef49130, L_0x5d792ef49270, L_0x5d792ef491d0, L_0x5d792ef49090;
L_0x5d792ef47d70 .concat [ 4 1 0 0], L_0x5d792ef47bc0, L_0x7cfbb549c0f0;
L_0x5d792ef47ee0 .concat [ 1 1 1 1], L_0x5d792ef49730, L_0x5d792ef495c0, L_0x5d792ef49520, L_0x5d792ef493c0;
L_0x5d792ef480d0 .concat [ 4 1 0 0], L_0x5d792ef47ee0, L_0x7cfbb549c138;
L_0x5d792ef48240 .arith/sum 5, L_0x5d792ef47d70, L_0x5d792ef480d0;
L_0x5d792ef483f0 .concat [ 1 1 1 1], L_0x5d792ef49130, L_0x5d792ef49270, L_0x5d792ef491d0, L_0x5d792ef49090;
L_0x5d792ef485d0 .concat [ 4 1 0 0], L_0x5d792ef483f0, L_0x7cfbb549c180;
L_0x5d792ef48790 .concat [ 1 1 1 1], L_0x5d792ef49730, L_0x5d792ef495c0, L_0x5d792ef49520, L_0x5d792ef493c0;
L_0x5d792ef48970 .concat [ 4 1 0 0], L_0x5d792ef48790, L_0x7cfbb549c1c8;
L_0x5d792ef48b40 .arith/sub 5, L_0x5d792ef485d0, L_0x5d792ef48970;
L_0x5d792ef48c80 .functor MUXZ 5, L_0x5d792ef48b40, L_0x5d792ef48240, L_0x5d792ef47a50, C4<>;
S_0x5d792ef33270 .scope module, "controller" "FSM" 3 305, 3 93 0, S_0x5d792ef11f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "LM";
    .port_info 1 /OUTPUT 1 "LA0";
    .port_info 2 /OUTPUT 1 "LA1";
    .port_info 3 /OUTPUT 1 "LQ0";
    .port_info 4 /OUTPUT 1 "LQ1";
    .port_info 5 /OUTPUT 1 "AS";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "Qm1";
    .port_info 9 /INPUT 1 "Q0";
    .port_info 10 /INPUT 1 "start";
    .port_info 11 /INPUT 1 "reset";
P_0x5d792ef33450 .param/l "Add" 0 3 122, C4<0>;
P_0x5d792ef33490 .param/l "HD" 0 3 124, C4<0>;
P_0x5d792ef334d0 .param/l "HOLD" 0 3 120, C4<11>;
P_0x5d792ef33510 .param/l "LD" 0 3 124, C4<1>;
P_0x5d792ef33550 .param/l "LOAD" 0 3 117, C4<00>;
P_0x5d792ef33590 .param/l "RESETCTRL" 0 3 118, C4<01>;
P_0x5d792ef335d0 .param/l "SHIFT" 0 3 119, C4<10>;
P_0x5d792ef33610 .param/l "Sub" 0 3 122, C4<1>;
P_0x5d792ef33650 .param/l "s0" 0 3 113, C4<000>;
P_0x5d792ef33690 .param/l "s1" 0 3 113, C4<001>;
P_0x5d792ef336d0 .param/l "s2" 0 3 113, C4<010>;
P_0x5d792ef33710 .param/l "s3" 0 3 113, C4<011>;
P_0x5d792ef33750 .param/l "s4" 0 3 113, C4<100>;
v0x5d792ef33ec0_0 .var "AS", 0 0;
v0x5d792ef33f80_0 .var "LA0", 0 0;
v0x5d792ef34020_0 .var "LA1", 0 0;
v0x5d792ef340c0_0 .var "LM", 0 0;
v0x5d792ef34160_0 .var "LQ0", 0 0;
v0x5d792ef34250_0 .var "LQ1", 0 0;
v0x5d792ef342f0_0 .var "NEXT_STATE", 2 0;
v0x5d792ef34390_0 .net "Q0", 0 0, L_0x5d792ef497d0;  1 drivers
v0x5d792ef34430_0 .net "Qm1", 0 0, v0x5d792ef30b70_0;  alias, 1 drivers
v0x5d792ef34500_0 .var "ST", 2 0;
v0x5d792ef345a0_0 .net "clock", 0 0, v0x5d792ef35ba0_0;  alias, 1 drivers
v0x5d792ef34640_0 .var "count", 1 0;
v0x5d792ef346e0_0 .var "done", 0 0;
v0x5d792ef34780_0 .net "reset", 0 0, v0x5d792ef35fa0_0;  alias, 1 drivers
v0x5d792ef34840_0 .net "start", 0 0, v0x5d792ef36090_0;  alias, 1 drivers
E_0x5d792ef15520 .event posedge, v0x5d792ef34780_0, v0x5d792ef2ed40_0;
E_0x5d792ef155b0/0 .event anyedge, v0x5d792ef34640_0, v0x5d792ef34390_0, v0x5d792ef30b70_0, v0x5d792ef34500_0;
E_0x5d792ef155b0/1 .event anyedge, v0x5d792ef34840_0;
E_0x5d792ef155b0 .event/or E_0x5d792ef155b0/0, E_0x5d792ef155b0/1;
    .scope S_0x5d792ef2ef60;
T_0 ;
    %wait E_0x5d792eebc230;
    %load/vec4 v0x5d792ef2f310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.3;
T_0.0 ;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0x5d792ef2f610_0;
    %load/vec4 v0x5d792ef2f550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d792ef2f4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d792ef2f3f0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2f720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2f7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2f8a0_0, 0;
    %assign/vec4 v0x5d792ef2f960_0, 0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d792ef2fcd0;
T_1 ;
    %wait E_0x5d792eebc230;
    %load/vec4 v0x5d792ef303f0_0;
    %load/vec4 v0x5d792ef30330_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x5d792ef30720_0;
    %load/vec4 v0x5d792ef30660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d792ef30550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d792ef30490_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef30b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef307e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef308a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef309f0_0, 0;
    %assign/vec4 v0x5d792ef30ab0_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x5d792ef307e0_0;
    %assign/vec4 v0x5d792ef30b70_0, 0;
    %load/vec4 v0x5d792ef308a0_0;
    %assign/vec4 v0x5d792ef307e0_0, 0;
    %load/vec4 v0x5d792ef309f0_0;
    %assign/vec4 v0x5d792ef308a0_0, 0;
    %load/vec4 v0x5d792ef30ab0_0;
    %assign/vec4 v0x5d792ef309f0_0, 0;
    %load/vec4 v0x5d792ef30270_0;
    %assign/vec4 v0x5d792ef30ab0_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d792ef02fb0;
T_2 ;
    %wait E_0x5d792eee24a0;
    %load/vec4 v0x5d792eecd160_0;
    %load/vec4 v0x5d792ef138d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0x5d792ef2eba0_0;
    %load/vec4 v0x5d792ef2eae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d792ef2ea20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d792ef2e960_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2e960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2ea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2eae0_0, 0;
    %assign/vec4 v0x5d792ef2eba0_0, 0;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2e960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2ea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2eae0_0, 0;
    %assign/vec4 v0x5d792ef2eba0_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x5d792ef2e8a0_0;
    %load/vec4 v0x5d792ef2e790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d792ef2e6d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d792ef2e630_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2e960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2ea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2eae0_0, 0;
    %assign/vec4 v0x5d792ef2eba0_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5d792ef2eba0_0;
    %load/vec4 v0x5d792ef2eba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d792ef2eae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d792ef2ea20_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2e960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2ea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2eae0_0, 0;
    %assign/vec4 v0x5d792ef2eba0_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5d792ef2eba0_0;
    %load/vec4 v0x5d792ef2eae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d792ef2ea20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d792ef2e960_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2e960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2ea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d792ef2eae0_0, 0;
    %assign/vec4 v0x5d792ef2eba0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5d792ef33270;
T_3 ;
    %wait E_0x5d792ef155b0;
    %load/vec4 v0x5d792ef34500_0;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef340c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef33f80_0, 0, 1;
    %store/vec4 v0x5d792ef34020_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef34160_0, 0, 1;
    %store/vec4 v0x5d792ef34250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef33ec0_0, 0, 1;
    %load/vec4 v0x5d792ef34500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef340c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef33f80_0, 0, 1;
    %store/vec4 v0x5d792ef34020_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef34160_0, 0, 1;
    %store/vec4 v0x5d792ef34250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef33ec0_0, 0, 1;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x5d792ef34840_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d792ef340c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef33f80_0, 0, 1;
    %store/vec4 v0x5d792ef34020_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef34160_0, 0, 1;
    %store/vec4 v0x5d792ef34250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef33ec0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x5d792ef34390_0;
    %load/vec4 v0x5d792ef34430_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef340c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef33f80_0, 0, 1;
    %store/vec4 v0x5d792ef34020_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef34160_0, 0, 1;
    %store/vec4 v0x5d792ef34250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef33ec0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef340c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef33f80_0, 0, 1;
    %store/vec4 v0x5d792ef34020_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef34160_0, 0, 1;
    %store/vec4 v0x5d792ef34250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d792ef33ec0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef340c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef33f80_0, 0, 1;
    %store/vec4 v0x5d792ef34020_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef34160_0, 0, 1;
    %store/vec4 v0x5d792ef34250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef33ec0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef340c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef33f80_0, 0, 1;
    %store/vec4 v0x5d792ef34020_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef34160_0, 0, 1;
    %store/vec4 v0x5d792ef34250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef33ec0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef340c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef33f80_0, 0, 1;
    %store/vec4 v0x5d792ef34020_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef34160_0, 0, 1;
    %store/vec4 v0x5d792ef34250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef33ec0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef340c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef33f80_0, 0, 1;
    %store/vec4 v0x5d792ef34020_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef34160_0, 0, 1;
    %store/vec4 v0x5d792ef34250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef33ec0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef340c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef33f80_0, 0, 1;
    %store/vec4 v0x5d792ef34020_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5d792ef34160_0, 0, 1;
    %store/vec4 v0x5d792ef34250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef33ec0_0, 0, 1;
    %load/vec4 v0x5d792ef34640_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5d792ef342f0_0, 0, 3;
T_3.16 ;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5d792ef33270;
T_4 ;
    %wait E_0x5d792ef15520;
    %load/vec4 v0x5d792ef34780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d792ef34500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d792ef34640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d792ef346e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5d792ef342f0_0;
    %assign/vec4 v0x5d792ef34500_0, 0;
    %load/vec4 v0x5d792ef34500_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5d792ef34640_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5d792ef34640_0, 0;
T_4.2 ;
    %load/vec4 v0x5d792ef34500_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x5d792ef34840_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d792ef34640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d792ef346e0_0, 0;
T_4.4 ;
    %load/vec4 v0x5d792ef342f0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x5d792ef34640_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d792ef346e0_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d792ef346e0_0, 0;
T_4.8 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d792eecf0b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef35ba0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5d792ef35ba0_0;
    %inv;
    %store/vec4 v0x5d792ef35ba0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5d792eecf0b0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d792ef35fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef36090_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d792ef35d70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d792ef35e10_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef35fa0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5d792ef35d70_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5d792ef35e10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d792ef36090_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef36090_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x5d792ef35c60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0x5d792eee1f20;
    %jmp T_6.0;
T_6.1 ;
    %delay 20000, 0;
    %vpi_call 2 52 "$display", "Test 1: Multiplicand = %d, Multiplier = %d, Product = %d", v0x5d792ef35d70_0, v0x5d792ef35e10_0, v0x5d792ef35eb0_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d792ef35fa0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef35fa0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5d792ef35d70_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5d792ef35e10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d792ef36090_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d792ef36090_0, 0, 1;
T_6.2 ;
    %load/vec4 v0x5d792ef35c60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_0x5d792eee1f20;
    %jmp T_6.2;
T_6.3 ;
    %delay 20000, 0;
    %vpi_call 2 69 "$display", "Test 2: Multiplicand = %d, Multiplier = %d, Product = %d", v0x5d792ef35d70_0, v0x5d792ef35e10_0, v0x5d792ef35eb0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5d792eecf0b0;
T_7 ;
    %vpi_call 2 78 "$display", "Clock Reset Start | Multiplicand | Multiplier | Product | Done" {0 0 0};
    %vpi_call 2 79 "$monitor", "%b     %b     %b    |    %d     |    %d     |   %d   | %b", v0x5d792ef35ba0_0, v0x5d792ef35fa0_0, v0x5d792ef36090_0, v0x5d792ef35d70_0, v0x5d792ef35e10_0, v0x5d792ef35eb0_0, v0x5d792ef35c60_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testmultiplier.v";
    "multiplier.v";
