{
  "title": "Cache Memory",
  "slug": "cache-memory",
  "subject": "Computer Organization",
  "category": "Core Computer Science",
  "level": "Intermediate",
  "estimated_read_time": "30 mins",
  "prerequisites": [
    "Memory Hierarchy"
  ],
  "learning_objectives": [
    "Hit Ratio",
    "L1/L2/L3"
  ],
  "theory": "Small, fast memory between CPU and RAM. \nStores frequently used data. \nHit = Found in Cache (Fast). Miss = Go to RAM (Slow). \nAvg Access Time = HitTime + MissRate * MissPenalty.",
  "syntax": "Speed buffer",
  "examples": [],
  "common_mistakes": [],
  "interview_questions": [
    {
      "question": "Why is L1 separate for Data and Instruction?",
      "answer": "To allow fetching Instruction and Data simultaneously (Harvard Architecture principle) avoiding structural hazard.",
      "difficulty": "Medium"
    }
  ],
  "practice_problems": [],
  "real_world_use_cases": [],
  "exam_notes": [],
  "summary": "Near memory.",
  "order": 24
}