r"""lx: a whole linear-attention layer (attention block + MoE block) in ONE xclbin
context (phase 2 "whole-layer context", .claude/plans/open-kernels-phase2-whole-layer.md):

    ln -> gemv qkv | z -> glue -> [DeltaNet: its own context, for now] -> post -> gemv out
       -> ln (+residual) -> router -> MoE (8 routed experts + shared + combine)

The 8 main cores (one per column, Tile(c, 2)) run every GEMV and the MoE in
one core program fed by three streams each: w (10 KB elements from the shim:
weights, the MoE header, experts), x (4 KB elements broadcast from the shim:
xn, og, xm, the expert hidden h) and y (256 B elements to the shim: band
results, the hidden parts, the block output). Helper cores: ln + router
(Tile(0, 3)), post (Tile(1, 3)), glue (Tile(2, 3)). Shim budget: 13 fills,
11 drains. Cores do not know about dispatch boundaries -- they block on the
next element -- so one xclbin serves THREE instruction streams (CompileTime
`part`): 0 = ln -> qkv|z -> glue (the DeltaNet step runs in between, in
designs/deltanet's context, on `act`), 1 = post -> out -> ln -> router, 2 = the
MoE (the driver's `moeroute2` patches the routed slots' fills from the router
output between parts 1 and 2). Build all three; they share part 0's xclbin.

Geometry: the recipe's (open_kernels/recipes/qwen36moe.py) for the spec named
by OPEN_KERNELS_SPEC (else the checked-in 27B) -- layout.py for the byte
layouts, xcommon.py for the main-core streams, `R.linear` for this layer type.

Args (layout.py): pool u8[POOL_BYTES] (qkv, z, experts at their pool offsets),
xres f32[HID] (in: the layer input; out: the layer output), consts (per layer),
state (conv state + S, in place), act (scratch; vec/o for DeltaNet).
Build (WSL): for p in 0 1 2: LX_PART=$p python build_design.py designs/layer_x/lx.py designs/layer_x/build_lx$p
"""

from __future__ import annotations

import hashlib
import os
import sys
from pathlib import Path

import numpy as np
from ml_dtypes import bfloat16

import aie.iron as iron
from aie.iron import Buffer, CompileTime, In, InOut, ObjectFifo, Program, Runtime, TaskGroup, Worker
from aie.iron.controlflow import range_
from aie.iron.device import Tile
from aie.iron.kernel import ExternalFunction

HERE = Path(__file__).parent
GEMV = HERE.parent / "gemv_q4"
GLUE = HERE.parent / "dn_glue"
POST = HERE.parent / "dn_post"
sys.path.insert(0, str(HERE.parent.parent))
sys.path.insert(0, str(HERE))
from ironutil import Pipeline, include_dirs  # noqa: E402
from layout import (A_BYTES, A_O, A_OG, A_OUT, A_QKV, A_RES, A_ROUT, A_VEC, A_XM, A_XN, A_Z, A_HP,  # noqa: E402
                    A_H, A_OUT2, C_BYTES, C_LNW, C_NW, C_POSTLN, C_RW, C_SGW, C_SIDE, C_WOUT,
                    ELN, GLUE_SIDE_BYTES, POOL_BYTES, POOL_FFN_DOWN, POOL_FFN_GATE, POOL_FFN_UP,
                    POOL_QKV, POOL_Z, SIDE_ALPHA, SIDE_BETA, SIDE_CONV, SIDE_SMALL,
                    STATE_BYTES, STATE_S_OFF, S_HEAD_BYTES, R, SPEC)
import xcommon as X  # noqa: E402
from recipes.qwen36moe import ab_banks  # noqa: E402

D = R.linear
if D is None:
    sys.exit("lx.py: the spec has no linear-attention layers")
HID = X.HID
N_CORES = X.N_CORES
ELEM = X.ELEM
QKV_PC, Z_PC, OUT_PC = D.QKV_PC, D.Z_PC, D.OUT_PC      # bands per core: qkv (K = HID), z (K = HID), out (K = VW)
VW, OUT_K = D.VW, D.OUT_K
# dn_glue / dn_post
NCH, NHEAD = D.NCH, D.NHEAD
TILE, NT = D.TILE, D.NT
AB_ELEMS = D.AB_ELEMS
G, NG = D.G, D.NG
CONV_ROWS = SPEC.conv_kernel - 1                        # conv state rows (the taps before the new one)
KEY_TILES = D.VALUE_TILE0                               # tiles of the two key groups; the value tiles follow
VALUE_TILES = NT - KEY_TILES                            # tiles of the value group: NHEAD * value_dim / TILE.
                                                        # Equal to KEY_TILES only while NHEAD is 32 -- a
                                                        # 16-head model has 2 of them against 4 key tiles, and
                                                        # looping KEY_TILES twice made the core emit 32 records
                                                        # where the host drains 16 (the 2B / 0.8B hang,
                                                        # .claude/plans/q-hw-results.md section 3).
CONVW_ELEMS = SPEC.conv_kernel * TILE * 2 // ELEM       # 4 KB side elements holding one tile's conv taps
GLUE_NHEAD_DEFAULT = 32                                 # dn_glue.h's #ifndef DNGLUE_NHEAD value
DENSE = X.KIND == "dense"                     # the Qwen3.5 composition: a dense FFN tail, ONE stream
AB_BANKS = ab_banks(SPEC)
WIDE_GLUE = DENSE and AB_BANKS > 1
PART = int(os.environ.get("LX_PART", 0))
STOP = int(os.environ.get("LX_STOP", 99))     # debug: truncate part 0 after the glue (1) / DeltaNet (2)
if DENSE and PART:
    sys.exit("lx.py: the dense tail is one instruction stream; LX_PART must be 0")
XN_ELEMS = D.XN_SIDE_ELEMS                    # 4 KB x / side elements the xn arrives in
OG_ELEMS = D.OG_ELEMS
# The alpha / beta weight tiles that belong to each 4 KB half of the xn (DENSE only: the glue
# core holds ONE 4 KB half at a time, so the projection is walked half by half). A tile is 64
# rows, a half carries up to 2048 of them, and at HID 2560 the two halves are 32 and 8.
AB_TILES = [min(ELEM // 2, HID - h * (ELEM // 2)) // 64 for h in range(XN_ELEMS)]
assert sum(AB_TILES) * AB_BANKS == AB_ELEMS, (AB_TILES, AB_BANKS, AB_ELEMS)
# dn_glue's head count. Passed ONLY when it differs from the header default, so the shipped
# 27B's five glue TUs keep the compile command they were built with (the DNX_PAD lesson).
GLUE_FLAGS = {} if NHEAD == GLUE_NHEAD_DEFAULT else {"compile_flags": [f"-DDNGLUE_NHEAD={NHEAD}"]}


def rows3(t: int):
    """Tile t (1024 bf16 = 2048 B) of each of the conv-state rows, in BYTES of the state BO
    (the conv state is its first STATE_S_OFF bytes; S follows)."""
    from aie.helpers.taplib import TensorAccessPattern
    return TensorAccessPattern((1, STATE_BYTES), t * TILE * 2, [1, 1, CONV_ROWS, TILE * 2], [0, 0, NCH * 2, 1])


@iron.jit(aiecc_flags=["--alloc-scheme=basic-sequential"])
def lx(pool: In, xres: InOut, consts: In, state: InOut, act: InOut, *, part: CompileTime[int] = 0,
       stop: CompileTime[int] = 99, srchash: CompileTime[int] = 0):
    t = X.types()
    tl = X.ln_types()
    u8_4k = np.ndarray[(ELEM,), np.dtype[np.uint8]]
    u8_2k = np.ndarray[(2048,), np.dtype[np.uint8]]
    u8_ln = tl["u8_ln"] if DENSE else u8_4k          # the norm helper's element (ELN bytes)
    pool_ty = np.ndarray[(POOL_BYTES,), np.dtype[np.uint8]]
    xres_ty = np.ndarray[(HID,), np.dtype[np.float32]]
    consts_ty = np.ndarray[(C_BYTES,), np.dtype[np.uint8]]
    state_ty = np.ndarray[(STATE_BYTES,), np.dtype[np.uint8]]      # [conv state | S (in place)]
    act_ty = np.ndarray[(A_BYTES,), np.dtype[np.uint8]]
    nw_ty = np.ndarray[(SPEC.lin_value_dim,), np.dtype[bfloat16]]
    f32 = np.ndarray[(NHEAD,), np.dtype[np.float32]]
    # Wide models retain full decay/beta arrays but reuse ONE 32-lane AB pair.
    f_acc = np.ndarray[(32,), np.dtype[np.float32]] if WIDE_GLUE else f32
    fqk = np.ndarray[(2 * D.KEY_WIDTH,), np.dtype[np.float32]]
    fvt = np.ndarray[(TILE,), np.dtype[np.float32]]
    # The glue core's private copy of the layer-entry norm output. On the dense path it is
    # ONE 4 KB element (the projection is re-streamed per half): bf16[HID] costs the core
    # 8 192 B at HID 4096, 2 560 B more than it has.
    fxn = np.ndarray[(ELEM // 2 if DENSE else HID,), np.dtype[bfloat16]]

    inc = include_dirs() + [str(GEMV), str(GLUE), str(POST), str(X.LN), str(X.RT), str(HERE.parent / "moe_experts")]
    K = X.kernels(inc, t)
    L = X.ln_kernels(inc, tl)
    f_ab = (ExternalFunction("glue_ab_e", source_file=str(GLUE / "glue_ab_e.cc"),
                             arg_types=[u8_4k, fxn, f_acc, np.int32, np.int32], include_dirs=inc, **GLUE_FLAGS) if DENSE else
            ExternalFunction("glue_ab", source_file=str(GLUE / "glue_ab.cc"), arg_types=[u8_4k, fxn, f32, np.int32], include_dirs=inc, **GLUE_FLAGS))
    f_small = (ExternalFunction("glue_small_bank_fn", source_file=str(GLUE / "glue_small_bank.cc"),
                                arg_types=[u8_4k, f_acc, f_acc, f32, f32, np.int32, np.int32],
                                include_dirs=inc, **GLUE_FLAGS) if WIDE_GLUE else
               ExternalFunction("glue_small_fn", source_file=str(GLUE / "glue_small.cc"),
                                arg_types=[u8_4k, f32, f32, f32, f32], include_dirs=inc, **GLUE_FLAGS))
    f_conv = ExternalFunction("glue_conv", source_file=str(GLUE / "glue_conv.cc"),
                              arg_types=[u8_2k, u8_2k, u8_2k, u8_2k, u8_2k, u8_4k, u8_4k, u8_2k, u8_2k, u8_2k, fqk, fvt, np.int32, np.int32],
                              include_dirs=inc, **GLUE_FLAGS)
    f_emit = ExternalFunction("glue_emit_fn", source_file=str(GLUE / "glue_emit.cc"), arg_types=[fqk, fvt, f32, f32, u8_2k, np.int32, np.int32], include_dirs=inc, **GLUE_FLAGS)
    f_copy = (ExternalFunction("glue_copy_xn_e", source_file=str(GLUE / "glue_copy_e.cc"),
                               arg_types=[u8_4k, fxn, np.int32], include_dirs=inc, **GLUE_FLAGS) if DENSE else
              ExternalFunction("glue_copy_xn", source_file=str(GLUE / "glue_copy.cc"),
                               arg_types=[u8_4k, fxn], include_dirs=inc, **GLUE_FLAGS))
    post_fn = ExternalFunction("post_fn", source_file=str(POST / "post.cc"), arg_types=[u8_4k, u8_4k, nw_ty, u8_2k], include_dirs=inc)
    post_copy = ExternalFunction("post_copy_nw", source_file=str(POST / "post_copy.cc"), arg_types=[u8_4k, nw_ty], include_dirs=inc)

    # ---- fifos
    of_w = [ObjectFifo(t["elem"], name=f"w{c}", depth=2) for c in range(N_CORES)]
    of_y = [ObjectFifo(t["y"], name=f"y{c}", depth=2) for c in range(N_CORES)]
    of_x = ObjectFifo(t["x"], name="x", depth=2)           # broadcast; og is acquired as 2 elements
    of_lni = ObjectFifo(u8_ln, name="lni", depth=5)        # [x0 x1 w] | [x0 x1 w a0 a1] | W x256
    of_lno = ObjectFifo(u8_ln, name="lno", depth=1 if DENSE else 3)   # dense: one output element per call
    of_side = ObjectFifo(u8_4k, name="side", depth=2)
    # One slot suffices: copy/release xn before consuming its weight tiles. A
    # second slot would cost another 4096 B on the already crowded glue core.
    of_xn_side = ObjectFifo(u8_4k, name="xn_side", depth=1) if WIDE_GLUE else None
    of_gact = ObjectFifo(u8_2k, name="gact", depth=5)
    of_gout = ObjectFifo(u8_2k, name="gout", depth=3)
    of_pin = ObjectFifo(u8_4k, name="pin", depth=2)        # [nw][o g][z g]...
    of_pout = ObjectFifo(u8_2k, name="pout", depth=2)      # og per group

    # ---- cores
    def main_body(win, xin, yout, *args):
        B, K = X.unpack_args(args)
        tab = B["tab"]
        if DENSE:
            # ONE stream: qkv | z, DeltaNet, the out projection, then the dense FFN tail.
            X.prep_bands(win, xin, yout, B, K, HID, XN_ELEMS, QKV_PC + Z_PC, "linear")
            X.dn_body(win, yout, B, K)
            X.prep_bands(win, xin, yout, B, K, OUT_K, OG_ELEMS, OUT_PC, "linear_out")
            X.ffn_body(win, xin, yout, B, K)
            return
        # part 0: qkv | z against xn, then this core's DeltaNet heads
        xe = xin.acquire(1)
        K["prep2048"](xe, tab)
        X.role_gemv_bands(win, yout, B, K, "linear", QKV_PC + Z_PC, HID)
        xin.release(1)
        X.dn_body(win, yout, B, K)
        # (still part 0) out against og (two 4 KB elements, K = VW)
        oe = xin.acquire(2)
        K["prep4096a"](oe[0], tab)
        K["prep4096b"](oe[1], tab)
        X.role_gemv_bands(win, yout, B, K, "linear_out", OUT_PC, OUT_K)
        xin.release(2)
        # part 1: the MoE block
        X.moe_body(win, xin, yout, B, K)

    def glue_body(sin, ain, oout, acc_a, acc_b, decay, beta, qk, vt, xn, fab, fsmall, fconv, femit, fcopy,
                  *wide_inputs):
        if WIDE_GLUE:
            xin = wide_inputs[0]
            for bank in range(AB_BANKS):
                for acc in (acc_a, acc_b):
                    for h, ntiles in enumerate(AB_TILES):
                        e0 = xin.acquire(1)
                        fcopy(e0, xn, 0)
                        xin.release(1)
                        for tile in range_(ntiles):
                            ww = sin.acquire(1)
                            fab(ww, xn, acc, tile, 1 if h == 0 else 0)
                            sin.release(1)
                sm = sin.acquire(1)
                fsmall(sm, acc_a, acc_b, decay, beta, bank * 32, min(32, NHEAD - bank * 32))
                sin.release(1)
        elif DENSE:
            # One accumulator at a time, one 4 KB half of the xn at a time: copy the half in
            # (so the fifo element can be released -- release(n) frees the OLDEST n), then run
            # that half's weight tiles off the same fifo. `first` resets the accumulator in the
            # first half only, so half 1 accumulates onto half 0's partial sum.
            for acc in (acc_a, acc_b):
                for h, ntiles in enumerate(AB_TILES):
                    e0 = sin.acquire(1)
                    fcopy(e0, xn, 0)
                    sin.release(1)
                    for tile in range_(ntiles):
                        ww = sin.acquire(1)
                        fab(ww, xn, acc, tile, 1 if h == 0 else 0)
                        sin.release(1)
        else:
            e0 = sin.acquire(1)
            fcopy(e0, xn)
            sin.release(1)
            for acc in (acc_a, acc_b):
                for tile in range_(AB_ELEMS):
                    ww = sin.acquire(1)
                    fab(ww, xn, acc, tile)
                    sin.release(1)
        if not WIDE_GLUE:
            sm = sin.acquire(1)
            fsmall(sm, acc_a, acc_b, decay, beta)
            sin.release(1)
        for base, ntiles in ((0, KEY_TILES), (KEY_TILES, VALUE_TILES)):
            for tt in range_(ntiles):
                ww = sin.acquire(CONVW_ELEMS)
                e = ain.acquire(2 + CONV_ROWS)
                o = oout.acquire(CONV_ROWS)
                fconv(e[0], e[1], e[2], e[3], e[4], ww[0], ww[1], o[0], o[1], o[2], qk, vt, tt, base)
                oout.release(CONV_ROWS)
                ain.release(2 + CONV_ROWS)
                sin.release(CONVW_ELEMS)
                if base == KEY_TILES:
                    for i in range_(D.HEADS_PER_TILE):
                        r = oout.acquire(1)
                        femit(qk, vt, decay, beta, r, tt, i)
                        oout.release(1)

    def post_body(ain, aout, nwb, f, fc):
        e = ain.acquire(1)
        fc(e, nwb)
        ain.release(1)
        for _ in range_(NG):
            e = ain.acquire(2)
            r = aout.acquire(1)
            f(e[0], e[1], nwb, r)
            aout.release(1)
            ain.release(2)

    workers = [Worker(X.ln_body, fn_args=[of_lni.cons(), of_lno.prod(), L["ln_nr"], L["ln_y"], L["ln_xn"]],
                      tile=Tile(0, 3), stack_size=0x1800)
               if DENSE else
               Worker(X.ln_router_body,
                      fn_args=[of_lni.cons(), of_lno.prod(), Buffer(tl["xb"], name="rxs"), Buffer(tl["racc"], name="racc"),
                               L["ln_nr"], L["ln"], L["rcopy"], L["racc"], L["rfin"]],
                      tile=Tile(0, 3), stack_size=0x1800)]
    for c in range(N_CORES):
        workers.append(Worker(main_body,
                              fn_args=[of_w[c].cons(), of_x.cons(), of_y[c].prod(), *X.worker_args(X.core_buffers(t, c), K)],
                              tile=Tile(c, 2), stack_size=0x1800))
    workers.append(Worker(post_body, fn_args=[of_pin.cons(), of_pout.prod(), Buffer(nw_ty, name="nwb"), post_fn, post_copy],
                          tile=Tile(1, 3), stack_size=0x1800))
    workers.append(Worker(glue_body,
                          fn_args=[of_side.cons(), of_gact.cons(), of_gout.prod(),
                                   Buffer(f_acc, name="acc_a"), Buffer(f_acc, name="acc_b"), Buffer(f32, name="decay"),
                                   Buffer(f32, name="beta"), Buffer(fqk, name="qk"), Buffer(fvt, name="vt"), Buffer(fxn, name="xnb"),
                                   f_ab, f_small, f_conv, f_emit, f_copy,
                                   *([of_xn_side.cons()] if WIDE_GLUE else [])],
                          tile=Tile(2, 3), stack_size=0x1800))

    bt = X.bt
    BB_HID, BB_OUT = X.role_band_bytes("linear", HID), X.role_band_bytes("linear_out", OUT_K)
    YB = X.BAND_ROWS * 4                                   # one band's y bytes

    # ---- host sequences (one per instruction stream)
    def wide_side_sequence(ps, side_p, xn_p, a_consts, a_act):
        """Bank-major weights and a separate xn replay stream, jointly paced.

        Diagnostic only: this fused topology needs three core input DMA channels.
        The recipe guard allows it only for the explicit compile/place probe.
        Issue weights before xn for each projection: throttling xn must not
        wait on a worker whose weights have not yet been submitted.
        """
        bank_bytes = sum(AB_TILES) * ELEM
        for bank in range(AB_BANKS):
            for reg in (SIDE_ALPHA, SIDE_BETA):
                ps.fill(side_p, a_consts, bt(C_BYTES, C_SIDE + reg + bank * bank_bytes, bank_bytes))
                for h in range(XN_ELEMS):
                    ps.fill(xn_p, a_act, bt(A_BYTES, A_XN + h * ELEM, ELEM))
            ps.fill(side_p, a_consts, bt(C_BYTES, C_SIDE + SIDE_SMALL, ELEM))
        ps.fill(side_p, a_consts, bt(C_BYTES, C_SIDE + SIDE_CONV, GLUE_SIDE_BYTES - SIDE_CONV))

    def dense_sequence(a_pool, c_xres, a_consts, a_state, a_act, lni, lno, w_prods, x_prod, y_conss,
                       side_p, gact_p, gout_c, pin_p, pout_c, *wide_producers):
        """ONE instruction stream: the MoE stream's steps 1-6 with the router dropped, then
        designs/dense/dx.py's steps 5-7 (residual + norm, the FFN, the output residual)."""
        # 1. layer-entry norm: xn -> act[A_XN]
        tg_ln = TaskGroup()
        lni.fill(c_xres, tap=bt(HID, 0, HID), wait=True, group=tg_ln)
        lni.fill(a_consts, tap=bt(C_BYTES, C_LNW, ELN), wait=True, group=tg_ln)
        lno.drain(a_act, tap=bt(A_BYTES, A_XN, ELN), wait=True, group=tg_ln)
        # 2. qkv | z GEMV: weights now, x after the norm
        pw, py, px = Pipeline(3), Pipeline(3), Pipeline(3)
        for c in range(N_CORES):
            pw.fill(w_prods[c], a_pool, bt(POOL_BYTES, POOL_QKV + c * QKV_PC * BB_HID, QKV_PC * BB_HID))
            pw.fill(w_prods[c], a_pool, bt(POOL_BYTES, POOL_Z + c * Z_PC * BB_HID, Z_PC * BB_HID))
            py.drain(y_conss[c], a_act, bt(A_BYTES, A_QKV + c * QKV_PC * YB, QKV_PC * YB))
            py.drain(y_conss[c], a_act, bt(A_BYTES, A_Z + c * Z_PC * YB, Z_PC * YB))
        tg_ln.finish()                                   # xn is in DDR
        px.fill(x_prod, a_act, bt(A_BYTES, A_XN, XN_ELEMS * ELEM))
        # The glue's side channel, in the order the core acquires it: per accumulator, each
        # 4 KB half of the xn then that half's weight tiles, and last `small` and the conv
        # taps. Throttled like every other channel -- a shim channel's start queue holds 4 BDs
        # and one TaskGroup of 10 would silently drop the rest (ironutil.Pipeline). The count
        # is `qwen35.glue_side_fills`, checked against the shim budget by the recipe.
        ps = Pipeline(3)
        if WIDE_GLUE:
            wide_side_sequence(ps, side_p, wide_producers[0], a_consts, a_act)
        else:
            for reg in (SIDE_ALPHA, SIDE_BETA):
                off = 0
                for h, ntiles in enumerate(AB_TILES):
                    ps.fill(side_p, a_act, bt(A_BYTES, A_XN + h * ELEM, ELEM))
                    ps.fill(side_p, a_consts, bt(C_BYTES, C_SIDE + reg + off, ntiles * ELEM))
                    off += ntiles * ELEM
            ps.fill(side_p, a_consts, bt(C_BYTES, C_SIDE + SIDE_SMALL, ELEM))
            ps.fill(side_p, a_consts, bt(C_BYTES, C_SIDE + SIDE_CONV, GLUE_SIDE_BYTES - SIDE_CONV))
        py.finish()                                      # qkv, z are in DDR
        # 3. glue: conv state updated in place, DeltaNet records -> act[A_VEC]
        pipe = Pipeline(3)
        for tt in range(NT):
            pipe.drain(gout_c, a_state, rows3(tt))
            if tt >= KEY_TILES:
                pipe.drain(gout_c, a_act, bt(A_BYTES, A_VEC + (tt - KEY_TILES) * D.HEADS_PER_TILE * D.RECORD_BYTES,
                                             D.HEADS_PER_TILE * D.RECORD_BYTES))
            pipe.fill(gact_p, a_act, bt(A_BYTES, A_QKV + tt * TILE * 4, TILE * 4))
            pipe.fill(gact_p, a_state, rows3(tt))
        pipe.finish()                                    # the records are in DDR
        ps.finish()
        # 4. DeltaNet on the main cores: S in place, o -> act[A_O]
        X.dn_sequence(pw, py, a_state, a_act, w_prods, y_conss, A_BYTES, A_VEC, A_O, STATE_BYTES, STATE_S_OFF,
                      S_HEAD_BYTES)
        py.finish()                                      # o is in DDR
        # 5. post: og -> act[A_OG] (z from act, o from DeltaNet)
        pipe = Pipeline(3)
        pipe.fill(pin_p, a_consts, bt(C_BYTES, C_NW, ELEM))
        for g in range(NG):
            pipe.drain(pout_c, a_act, bt(A_BYTES, A_OG + g * G * 2, G * 2))
            pipe.fill(pin_p, a_act, bt(A_BYTES, A_O + g * G * 4, G * 4))
            pipe.fill(pin_p, a_act, bt(A_BYTES, A_Z + g * G * 4, G * 4))
        pipe.finish()                                    # og is in DDR
        # 6. out projection (weights in consts) against og
        for c in range(N_CORES):
            pw.fill(w_prods[c], a_consts, bt(C_BYTES, C_WOUT + c * OUT_PC * BB_OUT, OUT_PC * BB_OUT))
            py.drain(y_conss[c], a_act, bt(A_BYTES, A_OUT + c * OUT_PC * YB, OUT_PC * YB))
        px.fill(x_prod, a_act, bt(A_BYTES, A_OG, OG_ELEMS * ELEM))
        py.finish()                                      # out is in DDR
        # 7. res = xres + out; xm = post_attention_norm(res)  (three output elements, one per call)
        tg_ln2 = TaskGroup()
        lni.fill(c_xres, tap=bt(HID, 0, HID), wait=True, group=tg_ln2)
        lni.fill(a_consts, tap=bt(C_BYTES, C_POSTLN, ELN), wait=True, group=tg_ln2)
        lno.drain(a_act, tap=bt(A_BYTES, A_RES, HID * 4), wait=True, group=tg_ln2)
        lno.drain(a_act, tap=bt(A_BYTES, A_XM, ELN), wait=True, group=tg_ln2)
        lni.fill(a_act, tap=bt(A_BYTES, A_OUT, HID * 4), wait=True, group=tg_ln2)
        tg_ln2.finish()                                  # res, xm are in DDR
        # 8. the dense FFN: up | gate -> h, down -> out2
        X.ffn_sequence(pw, px, py, a_pool, a_act, w_prods, x_prod, y_conss,
                       A_BYTES, A_XM, A_H, A_OUT2, POOL_FFN_UP, POOL_FFN_GATE, POOL_FFN_DOWN)
        # 9. xres = res + out2 (the norm output is junk; nothing reads it)
        tg_ln3 = TaskGroup()
        lni.fill(a_act, tap=bt(A_BYTES, A_RES, HID * 4), wait=True, group=tg_ln3)
        lni.fill(a_consts, tap=bt(C_BYTES, C_POSTLN, ELN), wait=True, group=tg_ln3)   # unused w
        lno.drain(c_xres, tap=bt(HID, 0, HID), wait=True, group=tg_ln3)
        lno.drain(a_act, tap=bt(A_BYTES, A_XN, ELN), wait=True, group=tg_ln3)   # the junk xn, over the spent A_XN
        py.finish()                                      # out2 is in DDR
        lni.fill(a_act, tap=bt(A_BYTES, A_OUT2, HID * 4), wait=True, group=tg_ln3)
        tg_ln3.finish()
        pw.finish()
        px.finish()

    def sequence(a_pool, c_xres, a_consts, a_state, a_act, lni, lno, w_prods, x_prod, y_conss, side_p, gact_p, gout_c, pin_p, pout_c,
                 *wide_producers):
        if DENSE:
            dense_sequence(a_pool, c_xres, a_consts, a_state, a_act, lni, lno, w_prods, x_prod, y_conss,
                           side_p, gact_p, gout_c, pin_p, pout_c, *wide_producers)
        elif part == 0:
            # 1. layer-entry norm: xn -> act[A_XN]
            tg_ln = TaskGroup()
            lni.fill(c_xres, tap=bt(HID, 0, HID), wait=True, group=tg_ln)
            lni.fill(a_consts, tap=bt(C_BYTES, C_LNW, ELEM), wait=True, group=tg_ln)
            lno.drain(a_act, tap=bt(A_BYTES, A_XN, ELEM), wait=True, group=tg_ln)
            # 2. qkv | z GEMV: weights now, x after the norm
            pw, py = Pipeline(3), Pipeline(3)
            for c in range(N_CORES):
                pw.fill(w_prods[c], a_pool, bt(POOL_BYTES, POOL_QKV + c * QKV_PC * BB_HID, QKV_PC * BB_HID))
                pw.fill(w_prods[c], a_pool, bt(POOL_BYTES, POOL_Z + c * Z_PC * BB_HID, Z_PC * BB_HID))
                py.drain(y_conss[c], a_act, bt(A_BYTES, A_QKV + c * QKV_PC * YB, QKV_PC * YB))
                py.drain(y_conss[c], a_act, bt(A_BYTES, A_Z + c * Z_PC * YB, Z_PC * YB))
            tg_ln.finish()                                   # xn is in DDR
            px = Pipeline(3)
            px.fill(x_prod, a_act, bt(A_BYTES, A_XN, ELEM))
            tg_s = TaskGroup()
            side_p.fill(a_act, tap=bt(A_BYTES, A_XN, ELEM), wait=True, group=tg_s)
            side_p.fill(a_consts, tap=bt(C_BYTES, C_SIDE, GLUE_SIDE_BYTES), wait=True, group=tg_s)
            # qkv is in DDR. Only qkv: the glue reads A_QKV and nothing else, and every core
            # computes its 16 qkv bands before its 8 z bands, so the glue now runs while the
            # cores are still on z. z is first read by post, behind the py.finish() below.
            py.finish_oldest(*y_conss)
            # 3. glue: conv state updated in place, DeltaNet records -> act[A_VEC]
            pipe = Pipeline(3)
            for tt in range(NT):
                pipe.drain(gout_c, a_state, rows3(tt))
                if tt >= KEY_TILES:
                    pipe.drain(gout_c, a_act, bt(A_BYTES, A_VEC + (tt - KEY_TILES) * D.HEADS_PER_TILE * D.RECORD_BYTES,
                                                 D.HEADS_PER_TILE * D.RECORD_BYTES))
                pipe.fill(gact_p, a_act, bt(A_BYTES, A_QKV + tt * TILE * 4, TILE * 4))
                pipe.fill(gact_p, a_state, rows3(tt))
            pipe.finish()                                    # the records are in DDR
            tg_s.finish()
            if STOP == 1:
                pw.finish()
                px.finish()
                return
            # 4. DeltaNet on the main cores: S in place, o -> act[A_O]
            X.dn_sequence(pw, py, a_state, a_act, w_prods, y_conss, A_BYTES, A_VEC, A_O, STATE_BYTES, STATE_S_OFF, S_HEAD_BYTES)
            py.finish()                                      # o is in DDR
            if STOP == 2:
                pw.finish()
                px.finish()
                return
            # 6a. out projection's weights and result drains, issued BEFORE post: they read
            # consts and depend on nothing post writes. Every DeltaNet fill and drain has
            # completed by now (o is the last thing each core emits), so the throttle's waits
            # here are already satisfied; each core's w fifo fills with its first out elements
            # while post runs, instead of after.
            for c in range(N_CORES):
                pw.fill(w_prods[c], a_consts, bt(C_BYTES, C_WOUT + c * OUT_PC * BB_OUT, OUT_PC * BB_OUT))
                py.drain(y_conss[c], a_act, bt(A_BYTES, A_OUT + c * OUT_PC * YB, OUT_PC * YB))
            # 5. post: og -> act[A_OG] (z from act, o from DeltaNet)
            pipe = Pipeline(3)
            pipe.fill(pin_p, a_consts, bt(C_BYTES, C_NW, ELEM))
            for g in range(NG):
                pipe.drain(pout_c, a_act, bt(A_BYTES, A_OG + g * G * 2, G * 2))
                pipe.fill(pin_p, a_act, bt(A_BYTES, A_O + g * G * 4, G * 4))
                pipe.fill(pin_p, a_act, bt(A_BYTES, A_Z + g * G * 4, G * 4))
            pipe.finish()                                    # og is in DDR
            # 6b. out projection against og
            px.fill(x_prod, a_act, bt(A_BYTES, A_OG, VW * 2))
            py.finish()                                      # out is in DDR
            # 7. residual + post-attention norm, then the router
            tg_ln = TaskGroup()
            lni.fill(c_xres, tap=bt(HID, 0, HID), wait=True, group=tg_ln)
            lni.fill(a_consts, tap=bt(C_BYTES, C_POSTLN, ELEM), wait=True, group=tg_ln)
            lni.fill(a_act, tap=bt(A_BYTES, A_OUT, HID * 4), wait=True, group=tg_ln)
            lno.drain(a_act, tap=bt(A_BYTES, A_RES, HID * 4), wait=True, group=tg_ln)
            lno.drain(a_act, tap=bt(A_BYTES, A_XM, ELEM), wait=True, group=tg_ln)
            tg_ln.finish()
            tg_r = TaskGroup()
            lni.fill(a_consts, tap=bt(C_BYTES, C_RW, X.W_ELEMS * ELEM), wait=True, group=tg_r)
            lno.drain(a_act, tap=bt(A_BYTES, A_ROUT, ELEM), wait=True, group=tg_r)
            tg_r.finish()
            pw.finish()
            px.finish()
        else:
            # 8. the MoE block (moeroute2 has pointed the routed slots' fills at the router's choice)
            X.moe_sequence(Pipeline(3), Pipeline(3), Pipeline(3), a_pool, a_consts, a_act, c_xres, w_prods, x_prod, y_conss,
                           A_BYTES, C_BYTES, A_XM, A_ROUT, A_RES, A_HP, C_SGW)

    rt = Runtime(sequence, [pool_ty, xres_ty, consts_ty, state_ty, act_ty,
                            of_lni.prod(tile=Tile(0, 0)), of_lno.cons(tile=Tile(0, 0)),
                            [of_w[c].prod(tile=Tile(c, 0)) for c in range(N_CORES)],
                            of_x.prod(tile=Tile(1, 0)),
                            [of_y[c].cons(tile=Tile(c, 0)) for c in range(N_CORES)],
                            of_side.prod(tile=Tile(2, 0)), of_gact.prod(tile=Tile(3, 0)), of_gout.cons(tile=Tile(2, 0)),
                            of_pin.prod(tile=Tile(4, 0)), of_pout.cons(tile=Tile(1, 0)),
                            *([of_xn_side.prod()] if WIDE_GLUE else [])])
    return Program(iron.get_current_device(), rt, workers=workers).resolve_program()


DESIGN = lx
_src = b"".join(sorted(f.read_bytes() for f in HERE.glob("*.cc")) + sorted(f.read_bytes() for f in HERE.glob("*.h"))
                + [(HERE / "xcommon.py").read_bytes()] + X.source_hash_inputs()
                + sorted(f.read_bytes() for f in GLUE.glob("*.cc")) + sorted(f.read_bytes() for f in GLUE.glob("*.h"))
                + sorted(f.read_bytes() for f in POST.glob("*.cc")) + sorted(f.read_bytes() for f in X.RT.glob("*.cc"))
                + [(X.LN / "ln.cc").read_bytes(), (X.LN / "ln.h").read_bytes(), (X.LINL / "ln_nr.cc").read_bytes(), (GEMV / "gemv_q4.h").read_bytes(),
                   (GEMV / "gemv_tab.h").read_bytes(), (HERE.parent.parent / "include" / "vecmath.h").read_bytes(),
                   SPEC.spec_hash().encode()])
SPECIALIZE = {"part": PART, "stop": STOP, "srchash": int(hashlib.sha1(_src).hexdigest()[:8], 16)}
