<stg><name>vivado_activity_thread</name>


<trans_list>

<trans id="162" from="1" to="2">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="2" to="3">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="3" to="4">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="4" to="5">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="5" to="6">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="6" to="7">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="7" to="8">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="8" to="9">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="9" to="10">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="10" to="11">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="11" to="12">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="12" to="13">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="13" to="14">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="14" to="15">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="15" to="16">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="16" to="17">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="17" to="18">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="18" to="19">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="19" to="20">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="20" to="21">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="21" to="22">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="22" to="23">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="23" to="24">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="24" to="25">
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="24" to="38">
<condition id="76">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="25" to="26">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="26" to="27">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="27" to="28">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="28" to="29">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="29" to="30">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="30" to="31">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="31" to="32">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="32" to="33">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="33" to="34">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="34" to="35">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="35" to="36">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="36" to="37">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="37" to="21">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="38" to="39">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="39" to="40">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="40" to="41">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="41" to="42">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="42" to="43">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="43" to="44">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="44" to="45">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="45" to="46">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="46" to="47">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="47" to="48">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:36  %o_a_0_time_period = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_time_period)

]]></node>
<StgValue><ssdm name="o_a_0_time_period"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="56" st_id="7" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="58" st_id="9" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="59" st_id="10" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="60" st_id="11" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="61" st_id="12" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="62" st_id="13" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="63" st_id="14" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="64" st_id="15" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="65" st_id="16" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01

]]></node>
<StgValue><ssdm name="delta_time_0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="66" st_id="17" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:38  %u_a_0_rfir = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_u_a_0_rfir)

]]></node>
<StgValue><ssdm name="u_a_0_rfir"/></StgValue>
</operation>

<operation id="67" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="68" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="69" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="70" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_rfir), !map !94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_current_price), !map !98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_volatility), !map !102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_initial_volatility), !map !106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_volatility_volatility), !map !110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_rho), !map !114

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_kappa), !map !118

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_theta), !map !122

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_0_0), !map !126

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_0_1), !map !130

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:10  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_1_0), !map !134

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:11  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_1_1), !map !138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_second_barrier), !map !142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_barrier), !map !146

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:14  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_out), !map !150

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_down), !map !154

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:16  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_strike_price), !map !158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:17  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_time_period), !map !162

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:18  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_call), !map !166

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:19  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_points), !map !170

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:20  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s1), !map !174

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s2), !map !178

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s3), !map !182

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:23  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_offset), !map !186

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:24  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_result_0), !map !190

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.critedge:25  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_result_sqrd_0), !map !194

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.critedge:26  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8">
<![CDATA[
.critedge:27  call void (...)* @_ssdm_op_SpecIFCore(float* %kernel_u_a_0_rfir, float* %kernel_u_a_0_current_price, float* %kernel_u_a_0_volatility, float* %kernel_u_a_0_initial_volatility, float* %kernel_u_a_0_volatility_volatility, float* %kernel_u_a_0_rho, float* %kernel_u_a_0_kappa, float* %kernel_u_a_0_theta, float* %kernel_u_a_0_correlation_matrix_0_0, float* %kernel_u_a_0_correlation_matrix_0_1, float* %kernel_u_a_0_correlation_matrix_1_0, float* %kernel_u_a_0_correlation_matrix_1_1, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8">
<![CDATA[
.critedge:28  call void (...)* @_ssdm_op_SpecIFCore(float* %kernel_o_a_0_second_barrier, float* %kernel_o_a_0_barrier, float* %kernel_o_a_0_out, float* %kernel_o_a_0_down, float* %kernel_o_a_0_strike_price, float* %kernel_o_a_0_time_period, float* %kernel_o_a_0_call, float* %kernel_o_a_0_points, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="8">
<![CDATA[
.critedge:29  call void (...)* @_ssdm_op_SpecFifo(i32* %seed_0_s1, i32* %seed_0_s2, i32* %seed_0_s3, i32* %seed_0_offset, [8 x i8]* @p_str127, i32 0, i32 0, i32 0, [1 x i8]* @p_str124)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
.critedge:30  call void (...)* @_ssdm_op_SpecFifo(float* %thread_result_0, [8 x i8]* @p_str127, i32 0, i32 0, i32 0, [1 x i8]* @p_str124)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
.critedge:31  call void (...)* @_ssdm_op_SpecFifo(float* %thread_result_sqrd_0, [8 x i8]* @p_str127, i32 0, i32 0, i32 0, [1 x i8]* @p_str124)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
.critedge:32  call void (...)* @_ssdm_op_SpecIFCore(i32* %seed_0_s1, i32* %seed_0_s2, i32* %seed_0_s3, i32* %seed_0_offset, [1 x i8]* @p_str124, [11 x i8]* @p_str128, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
.critedge:33  call void (...)* @_ssdm_op_SpecIFCore(float* %thread_result_0, [1 x i8]* @p_str124, [11 x i8]* @p_str128, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
.critedge:34  call void (...)* @_ssdm_op_SpecIFCore(float* %thread_result_sqrd_0, [1 x i8]* @p_str124, [11 x i8]* @p_str128, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="20" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:35  %o_a_0_strike_price = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_strike_price)

]]></node>
<StgValue><ssdm name="o_a_0_strike_price"/></StgValue>
</operation>

<operation id="106" st_id="20" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:37  %o_a_0_call = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_call)

]]></node>
<StgValue><ssdm name="o_a_0_call"/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:39  %u_a_0_current_price = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_u_a_0_current_price)

]]></node>
<StgValue><ssdm name="u_a_0_current_price"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.critedge:40  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str129) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.critedge:41  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str129)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="111" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
.critedge:44  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="112" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_pn = phi float [ 1.000000e+00, %.critedge ], [ %tmp_7, %1 ]

]]></node>
<StgValue><ssdm name="tmp_pn"/></StgValue>
</operation>

<operation id="113" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %spot_price_0 = fmul float %u_a_0_current_price, %tmp_pn

]]></node>
<StgValue><ssdm name="spot_price_0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="114" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %spot_price_0 = fmul float %u_a_0_current_price, %tmp_pn

]]></node>
<StgValue><ssdm name="spot_price_0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="115" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %spot_price_0 = fmul float %u_a_0_current_price, %tmp_pn

]]></node>
<StgValue><ssdm name="spot_price_0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="116" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %u_v_gamma_read_assign = phi float [ 0.000000e+00, %.critedge ], [ %u_v_0_gamma, %1 ]

]]></node>
<StgValue><ssdm name="u_v_gamma_read_assign"/></StgValue>
</operation>

<operation id="117" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %pp = phi i4 [ 0, %.critedge ], [ %pp_1, %1 ]

]]></node>
<StgValue><ssdm name="pp"/></StgValue>
</operation>

<operation id="118" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %spot_price_0 = fmul float %u_a_0_current_price, %tmp_pn

]]></node>
<StgValue><ssdm name="spot_price_0"/></StgValue>
</operation>

<operation id="119" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %exitcond = icmp eq i4 %pp, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="120" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="121" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %pp_1 = add i4 %pp, 1

]]></node>
<StgValue><ssdm name="pp_1"/></StgValue>
</operation>

<operation id="122" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond, label %_ifconv, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign

]]></node>
<StgValue><ssdm name="u_v_0_gamma"/></StgValue>
</operation>

<operation id="124" st_id="24" stage="3" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %tmp_1 = fcmp oeq float %o_a_0_call, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="125" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign

]]></node>
<StgValue><ssdm name="u_v_0_gamma"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="126" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign

]]></node>
<StgValue><ssdm name="u_v_0_gamma"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="127" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign

]]></node>
<StgValue><ssdm name="u_v_0_gamma"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="128" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign

]]></node>
<StgValue><ssdm name="u_v_0_gamma"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="129" st_id="29" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="130" st_id="30" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="131" st_id="31" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="132" st_id="32" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="133" st_id="33" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="134" st_id="34" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="135" st_id="35" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="136" st_id="36" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="137" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str130) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="37" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="139" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="140" st_id="38" stage="2" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %tmp_1 = fcmp oeq float %o_a_0_call, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="141" st_id="39" stage="1" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %tmp_1 = fcmp oeq float %o_a_0_call, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="142" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1  %tmp_2 = xor i1 %tmp_1, true

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="143" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="144" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="145" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="146" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="147" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="148" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="149" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="150" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="151" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="152" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="153" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:4  %temp_value = select i1 %tmp_2, float %tmp_1_i, float %tmp_2_i

]]></node>
<StgValue><ssdm name="temp_value"/></StgValue>
</operation>

<operation id="154" st_id="44" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %thread_result_0, float %temp_value)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="155" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %tmp_6 = fmul float %temp_value, %temp_value

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="156" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %tmp_6 = fmul float %temp_value, %temp_value

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="157" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %tmp_6 = fmul float %temp_value, %temp_value

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="158" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %tmp_6 = fmul float %temp_value, %temp_value

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="159" st_id="48" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %thread_result_sqrd_0, float %tmp_6)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:8  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str129, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="161" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0">
<![CDATA[
_ifconv:9  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
