

================================================================
== Vivado HLS Report for 'ConvLayer'
================================================================
* Date:           Tue Dec  4 09:54:55 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  33145|  33145|  33145|  33145|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_Conv10_fu_567  |Conv10  |  241|  241|  241|  241|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  33144|  33144|      2762|          -|          -|    12|    no    |
        | + Loop 1.1          |     88|     88|        11|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1      |      8|      8|         1|          1|          1|     8|    yes   |
        | + Loop 1.2          |   2244|   2244|       374|          -|          -|     6|    no    |
        |  ++ Loop 1.2.1      |     40|     40|         8|          -|          -|     5|    no    |
        |   +++ Loop 1.2.1.1  |      5|      5|         2|          1|          1|     5|    yes   |
        |  ++ Loop 1.2.2      |     88|     88|        11|          -|          -|     8|    no    |
        |   +++ Loop 1.2.2.1  |      8|      8|         2|          1|          1|     8|    yes   |
        | + Loop 1.3          |    336|    336|        42|          -|          -|     8|    no    |
        |  ++ Loop 1.3.1      |     39|     39|        33|          1|          1|     8|    yes   |
        | + Loop 1.4          |     88|     88|        11|          -|          -|     8|    no    |
        |  ++ Loop 1.4.1      |      8|      8|         2|          1|          1|     8|    yes   |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|      40|    1949|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     85|    6764|    8048|
|Memory           |        5|      -|      21|      11|
|Multiplexer      |        -|      -|       -|     390|
|Register         |        0|      -|    1967|     160|
+-----------------+---------+-------+--------+--------+
|Total            |        5|     85|    8792|   10558|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      2|       1|       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+----------------------+---------+-------+------+------+
    |CNN_Core_dadd_64nudo_U145  |CNN_Core_dadd_64nudo  |        0|      3|   430|   760|
    |CNN_Core_ddiv_64nvdy_U146  |CNN_Core_ddiv_64nvdy  |        0|      0|  1381|  3248|
    |CNN_Core_fexp_32ntde_U144  |CNN_Core_fexp_32ntde  |        0|      7|   206|   885|
    |CNN_Core_fpext_32sc4_U142  |CNN_Core_fpext_32sc4  |        0|      0|   100|   134|
    |CNN_Core_fpext_32sc4_U143  |CNN_Core_fpext_32sc4  |        0|      0|   100|   134|
    |CNN_Core_fptrunc_rcU_U141  |CNN_Core_fptrunc_rcU  |        0|      0|   128|    94|
    |CNN_Core_uitofp_3qcK_U140  |CNN_Core_uitofp_3qcK  |        0|      0|   128|   337|
    |grp_Conv10_fu_567          |Conv10                |        0|     75|  4291|  2456|
    +---------------------------+----------------------+---------+-------+------+------+
    |Total                      |                      |        0|     85|  6764|  8048|
    +---------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |convlayer2_k_rows_U   |ConvLayer_convlayDeQ  |        0|   3|   4|    72|    3|     1|          216|
    |convlayer2_k_cols_U   |ConvLayer_convlayDeQ  |        0|   3|   4|    72|    3|     1|          216|
    |convlayer2_k_val_V_U  |ConvLayer_convlayFfa  |        2|   0|   0|  1800|   18|     1|        32400|
    |convlayer2_b_V_U      |ConvLayer_convlayGfk  |        0|  15|   3|    12|   15|     1|          180|
    |p_output_val_V_U      |ConvLayer_p_outpuIfE  |        2|   0|   0|    64|   32|     1|         2048|
    |p_temp_val_V_U        |ConvLayer_p_temp_Hfu  |        1|   0|   0|    64|   32|     1|         2048|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                 |                      |        5|  21|  11|  2084|  103|     6|        37108|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+-----+------------+------------+
    |i_10_fu_1751_p2                |     +    |      0|   0|   13|           4|           1|
    |i_11_fu_1085_p2                |     +    |      0|   0|   13|           4|           1|
    |i_6_fu_651_p2                  |     +    |      0|   0|   13|           4|           1|
    |i_7_fu_639_p2                  |     +    |      0|   0|   13|           4|           1|
    |i_8_fu_1163_p2                 |     +    |      0|   0|   13|           4|           1|
    |i_9_fu_788_p2                  |     +    |      0|   0|   12|           3|           1|
    |j_4_fu_675_p2                  |     +    |      0|   0|   13|           4|           1|
    |j_5_fu_701_p2                  |     +    |      0|   0|   12|           3|           1|
    |j_6_fu_1792_p2                 |     +    |      0|   0|   13|           4|           1|
    |j_7_fu_1109_p2                 |     +    |      0|   0|   13|           4|           1|
    |j_8_fu_930_p2                  |     +    |      0|   0|   12|           3|           1|
    |j_9_fu_1187_p2                 |     +    |      0|   0|   13|           4|           1|
    |p_Repl2_1_trunc_fu_1437_p2     |     +    |      0|   0|   15|           8|           8|
    |p_Val2_30_cast_fu_1216_p2      |     +    |      0|   0|   39|          32|          32|
    |p_Val2_30_fu_1211_p2           |     +    |      0|   0|   40|          33|          33|
    |p_output_val_V_d1              |     +    |      0|   0|   39|          32|          32|
    |tmp_105_fu_1530_p2             |     +    |      0|   0|   19|           6|          12|
    |tmp_137_fu_772_p2              |     +    |      0|   0|   42|          35|          35|
    |tmp_138_fu_685_p2              |     +    |      0|   0|   15|           8|           8|
    |tmp_140_fu_798_p2              |     +    |      0|   0|   42|          35|          35|
    |tmp_141_fu_819_p2              |     +    |      0|   0|   19|          12|          12|
    |tmp_142_fu_1761_p2             |     +    |      0|   0|   15|           8|           8|
    |tmp_144_fu_1197_p2             |     +    |      0|   0|   15|           8|           8|
    |tmp_146_fu_940_p2              |     +    |      0|   0|   19|          12|          12|
    |tmp_147_fu_1816_p2             |     +    |      0|   0|   18|          11|          11|
    |tmp_148_fu_1802_p2             |     +    |      0|   0|   15|           8|           8|
    |tmp_149_fu_1119_p2             |     +    |      0|   0|   15|           8|           8|
    |tmp_165_fu_1349_p2             |     +    |      0|   0|   15|           6|           6|
    |tmp_73_fu_737_p2               |     +    |      0|   0|    8|           8|           8|
    |F2_fu_1518_p2                  |     -    |      0|   0|   19|          11|          12|
    |man_V_1_fu_1559_p2             |     -    |      0|   0|   61|           1|          54|
    |msb_idx_fu_1283_p2             |     -    |      0|   0|   39|           6|          32|
    |tmp_106_fu_1536_p2             |     -    |      0|   0|   19|           5|          12|
    |tmp_136_cast_fu_1235_p2        |     -    |      0|   0|   39|           1|          32|
    |tmp_72_fu_731_p2               |     -    |      0|   0|    8|           8|           8|
    |tmp_86_fu_1324_p2              |     -    |      0|   0|   38|           5|          31|
    |sel_tmp2_fu_1639_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp3_fu_1671_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp5_fu_1688_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp7_fu_1654_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp8_fu_1659_p2            |    and   |      0|   0|    2|           1|           1|
    |tmp_112_fu_1611_p2             |   ashr   |      0|   0|  162|          54|          54|
    |tmp_83_fu_1271_p3              |   cttz   |      0|  40|   36|          64|           0|
    |exitcond1_fu_925_p2            |   icmp   |      0|   0|    9|           3|           3|
    |exitcond2_fu_633_p2            |   icmp   |      0|   0|    9|           4|           4|
    |exitcond2_i_fu_1157_p2         |   icmp   |      0|   0|   11|           4|           5|
    |exitcond3_fu_783_p2            |   icmp   |      0|   0|    9|           3|           3|
    |exitcond4_fu_1786_p2           |   icmp   |      0|   0|   11|           4|           5|
    |exitcond5_fu_1745_p2           |   icmp   |      0|   0|   11|           4|           5|
    |exitcond6_fu_669_p2            |   icmp   |      0|   0|   11|           4|           5|
    |exitcond7_fu_645_p2            |   icmp   |      0|   0|   11|           4|           5|
    |exitcond8_i_fu_1079_p2         |   icmp   |      0|   0|   11|           4|           5|
    |exitcond_fu_695_p2             |   icmp   |      0|   0|    9|           3|           3|
    |exitcond_i1_fu_1181_p2         |   icmp   |      0|   0|   11|           4|           5|
    |exitcond_i_fu_1103_p2          |   icmp   |      0|   0|   11|           4|           5|
    |icmp1_fu_1601_p2               |   icmp   |      0|   0|   11|           7|           1|
    |icmp_fu_1318_p2                |   icmp   |      0|   0|   18|          26|           1|
    |tmp_103_fu_1512_p2             |   icmp   |      0|   0|   29|          63|           1|
    |tmp_104_fu_1524_p2             |   icmp   |      0|   0|   13|          12|           5|
    |tmp_107_fu_1542_p2             |   icmp   |      0|   0|   13|          12|           5|
    |tmp_109_fu_1585_p2             |   icmp   |      0|   0|   13|          12|           6|
    |tmp_164_fu_1343_p2             |   icmp   |      0|   0|   18|          31|           5|
    |tmp_82_fu_1221_p2              |   icmp   |      0|   0|   21|          33|           1|
    |tmp_91_fu_1421_p2              |   icmp   |      0|   0|   11|           8|           8|
    |tmp_171_fu_1389_p2             |   lshr   |      0|   0|   91|          33|          33|
    |or_cond1_fu_1716_p2            |    or    |      0|   0|    2|           1|           1|
    |or_cond2_fu_1730_p2            |    or    |      0|   0|    2|           1|           1|
    |or_cond_fu_1702_p2             |    or    |      0|   0|    2|           1|           1|
    |sel_tmp21_demorgan_fu_1677_p2  |    or    |      0|   0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_1644_p2   |    or    |      0|   0|    2|           1|           1|
    |man_V_2_fu_1565_p3             |  select  |      0|   0|   54|           1|          54|
    |msb_idx_1_fu_1300_p3           |  select  |      0|   0|   31|           1|           1|
    |newSel1_fu_1708_p3             |  select  |      0|   0|   32|           1|          32|
    |newSel2_fu_1722_p3             |  select  |      0|   0|   32|           1|          32|
    |newSel3_fu_1736_p3             |  select  |      0|   0|   32|           1|          32|
    |newSel_fu_1694_p3              |  select  |      0|   0|   32|           1|          32|
    |p_Val2_43_fu_1241_p3           |  select  |      0|   0|   32|           1|          32|
    |sh_amt_fu_1572_p3              |  select  |      0|   0|   12|           1|          12|
    |this_assign_fu_1621_p3         |  select  |      0|   0|    2|           1|           2|
    |tmp24_cast_cast_fu_1429_p3     |  select  |      0|   0|    7|           1|           7|
    |tmp32_V_3_fu_1399_p3           |  select  |      0|   0|   32|           1|          32|
    |tmp_168_fu_1370_p3             |  select  |      0|   0|   33|           1|          33|
    |tmp_169_fu_1377_p3             |  select  |      0|   0|    6|           1|           6|
    |x_assign_fu_1471_p3            |  select  |      0|   0|   33|           1|          33|
    |tmp32_V_1_fu_1334_p2           |    shl   |      0|   0|   85|          32|          32|
    |tmp_114_fu_1628_p2             |    shl   |      0|   0|   85|          32|          32|
    |ap_enable_pp1                  |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp2                  |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp3                  |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp4                  |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1        |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1        |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1        |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp4_iter1        |    xor   |      0|   0|    2|           2|           1|
    |p_Result_7_op_fu_1461_p2       |    xor   |      0|   0|   33|          32|          33|
    |sel_tmp1_fu_1634_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp4_fu_1682_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp6_fu_1648_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp_fu_1665_p2             |    xor   |      0|   0|    2|           1|           2|
    |tmp_167_fu_1364_p2             |    xor   |      0|   0|    6|           6|           2|
    +-------------------------------+----------+-------+----+-----+------------+------------+
    |Total                          |          |      0|  40| 1949|         894|        1111|
    +-------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  105|         22|    1|         22|
    |ap_enable_reg_pp1_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter32         |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1          |   15|          3|    1|          3|
    |ap_phi_mux_j_0_i3_phi_fu_559_p4  |    9|          2|    4|          8|
    |ap_phi_mux_j_0_i_phi_fu_492_p4   |    9|          2|    3|          6|
    |i_0_i1_reg_442                   |    9|          2|    4|          8|
    |i_0_i2_reg_522                   |    9|          2|    4|          8|
    |i_0_i3_reg_544                   |    9|          2|    4|          8|
    |i_0_i4_reg_500                   |    9|          2|    4|          8|
    |i_0_i_reg_476                    |    9|          2|    3|          6|
    |i_reg_430                        |    9|          2|    4|          8|
    |j_0_i1_reg_453                   |    9|          2|    4|          8|
    |j_0_i2_reg_533                   |    9|          2|    4|          8|
    |j_0_i3_reg_555                   |    9|          2|    4|          8|
    |j_0_i4_reg_511                   |    9|          2|    4|          8|
    |j_0_i_reg_488                    |    9|          2|    3|          6|
    |j_reg_464                        |    9|          2|    3|          6|
    |p_output_val_V_address0          |   21|          4|    6|         24|
    |p_output_val_V_address1          |   21|          4|    6|         24|
    |p_output_val_V_d0                |   15|          3|   32|         96|
    |p_temp_val_V_address0            |   15|          3|    6|         18|
    |p_temp_val_V_ce0                 |   15|          3|    1|          3|
    |p_temp_val_V_we0                 |    9|          2|    1|          2|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  390|         82|  110|        306|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  21|   0|   21|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter13        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter14        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter15        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter16        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter17        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter18        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter19        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter20        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter21        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter22        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter23        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter24        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter25        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter26        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter27        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter28        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter29        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter30        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter31        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter32        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1         |   1|   0|    1|          0|
    |exitcond1_reg_2194              |   1|   0|    1|          0|
    |exitcond4_reg_2416              |   1|   0|    1|          0|
    |exitcond_i1_reg_2271            |   1|   0|    1|          0|
    |exitcond_i_reg_2222             |   1|   0|    1|          0|
    |grp_Conv10_fu_567_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i1_reg_442                  |   4|   0|    4|          0|
    |i_0_i2_reg_522                  |   4|   0|    4|          0|
    |i_0_i3_reg_544                  |   4|   0|    4|          0|
    |i_0_i4_reg_500                  |   4|   0|    4|          0|
    |i_0_i_reg_476                   |   3|   0|    3|          0|
    |i_10_reg_2401                   |   4|   0|    4|          0|
    |i_11_reg_2212                   |   4|   0|    4|          0|
    |i_6_reg_1993                    |   4|   0|    4|          0|
    |i_7_reg_1984                    |   4|   0|    4|          0|
    |i_8_reg_2261                    |   4|   0|    4|          0|
    |i_9_reg_2059                    |   3|   0|    3|          0|
    |i_cast_reg_1976                 |   4|   0|    8|          4|
    |i_reg_430                       |   4|   0|    4|          0|
    |is_neg_reg_2291                 |   1|   0|    1|          0|
    |isneg_reg_2357                  |   1|   0|    1|          0|
    |j_0_i1_reg_453                  |   4|   0|    4|          0|
    |j_0_i2_reg_533                  |   4|   0|    4|          0|
    |j_0_i3_reg_555                  |   4|   0|    4|          0|
    |j_0_i4_reg_511                  |   4|   0|    4|          0|
    |j_0_i_reg_488                   |   3|   0|    3|          0|
    |j_5_reg_2014                    |   3|   0|    3|          0|
    |j_6_reg_2420                    |   4|   0|    4|          0|
    |j_8_reg_2198                    |   3|   0|    3|          0|
    |j_reg_464                       |   3|   0|    3|          0|
    |msb_idx_reg_2312                |  32|   0|   32|          0|
    |num_zeros_reg_2307              |  32|   0|   32|          0|
    |p_Result_s_203_reg_2327         |   8|   0|    8|          0|
    |p_Val2_32_cast_reg_2301         |  32|   0|   33|          1|
    |p_Val2_43_reg_2296              |  32|   0|   32|          0|
    |p_kernel_cols_reg_2050          |   3|   0|    3|          0|
    |p_kernel_rows_reg_2045          |   3|   0|    3|          0|
    |p_kernel_val_V_0_0_s_fu_178     |  32|   0|   32|          0|
    |p_kernel_val_V_0_1_s_fu_182     |  32|   0|   32|          0|
    |p_kernel_val_V_0_2_s_fu_186     |  32|   0|   32|          0|
    |p_kernel_val_V_0_3_s_fu_190     |  32|   0|   32|          0|
    |p_kernel_val_V_0_4_s_fu_194     |  32|   0|   32|          0|
    |p_kernel_val_V_1_0_s_fu_198     |  32|   0|   32|          0|
    |p_kernel_val_V_1_1_s_fu_202     |  32|   0|   32|          0|
    |p_kernel_val_V_1_2_s_fu_206     |  32|   0|   32|          0|
    |p_kernel_val_V_1_3_s_fu_210     |  32|   0|   32|          0|
    |p_kernel_val_V_1_4_s_fu_214     |  32|   0|   32|          0|
    |p_kernel_val_V_2_0_s_fu_218     |  32|   0|   32|          0|
    |p_kernel_val_V_2_1_s_fu_222     |  32|   0|   32|          0|
    |p_kernel_val_V_2_2_s_fu_226     |  32|   0|   32|          0|
    |p_kernel_val_V_2_3_s_fu_230     |  32|   0|   32|          0|
    |p_kernel_val_V_2_4_s_fu_234     |  32|   0|   32|          0|
    |p_kernel_val_V_3_0_s_fu_238     |  32|   0|   32|          0|
    |p_kernel_val_V_3_1_s_fu_242     |  32|   0|   32|          0|
    |p_kernel_val_V_3_2_s_fu_246     |  32|   0|   32|          0|
    |p_kernel_val_V_3_3_s_fu_250     |  32|   0|   32|          0|
    |p_kernel_val_V_3_4_s_fu_254     |  32|   0|   32|          0|
    |p_kernel_val_V_4_0_s_fu_258     |  32|   0|   32|          0|
    |p_kernel_val_V_4_1_s_fu_262     |  32|   0|   32|          0|
    |p_kernel_val_V_4_2_s_fu_266     |  32|   0|   32|          0|
    |p_kernel_val_V_4_3_s_fu_270     |  32|   0|   32|          0|
    |p_kernel_val_V_4_4_s_fu_274     |  32|   0|   32|          0|
    |p_output_val_V_addr_4_reg_2280  |   6|   0|    6|          0|
    |p_output_val_V_addr_6_reg_2236  |   6|   0|    6|          0|
    |tmp32_V_11_reg_2322             |  32|   0|   32|          0|
    |tmp32_V_3_reg_2317              |  32|   0|   32|          0|
    |tmp_100_reg_2352                |  64|   0|   64|          0|
    |tmp_103_reg_2368                |   1|   0|    1|          0|
    |tmp_104_reg_2374                |   1|   0|    1|          0|
    |tmp_105_reg_2381                |  12|   0|   12|          0|
    |tmp_106_reg_2386                |  12|   0|   12|          0|
    |tmp_107_reg_2391                |   1|   0|    1|          0|
    |tmp_137_reg_2019                |  35|   0|   35|          0|
    |tmp_138_cast_reg_1998           |   4|   0|    8|          4|
    |tmp_140_cast_reg_2242           |   4|   0|    8|          4|
    |tmp_141_reg_2064                |  12|   0|   12|          0|
    |tmp_146_cast_reg_2266           |   4|   0|    8|          4|
    |tmp_152_cast_reg_2406           |   8|   0|   11|          3|
    |tmp_154_cast_reg_2411           |   4|   0|    8|          4|
    |tmp_157_cast_reg_2217           |   4|   0|    8|          4|
    |tmp_176_reg_2363                |  52|   0|   52|          0|
    |tmp_65_reg_2252                 |  32|   0|   32|          0|
    |tmp_70_reg_2034                 |   4|   0|   64|         60|
    |tmp_71_reg_2247                 |  33|   0|   33|          0|
    |tmp_82_reg_2286                 |   1|   0|    1|          0|
    |tmp_96_reg_2342                 |  64|   0|   64|          0|
    |tmp_99_reg_2347                 |  64|   0|   64|          0|
    |tmp_i_i_reg_2337                |  32|   0|   32|          0|
    |x_assign_reg_2332               |  32|   0|   32|          0|
    |exitcond_i1_reg_2271            |  64|  32|    1|          0|
    |is_neg_reg_2291                 |  64|  32|    1|          0|
    |msb_idx_reg_2312                |  64|  32|   32|          0|
    |p_output_val_V_addr_4_reg_2280  |  64|  32|    6|          0|
    |tmp_82_reg_2286                 |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |1967| 160| 1776|         88|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |        ConvLayer       | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |        ConvLayer       | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |        ConvLayer       | return value |
|ap_done                          | out |    1| ap_ctrl_hs |        ConvLayer       | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |        ConvLayer       | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |        ConvLayer       | return value |
|input_val_V_address0             | out |   10|  ap_memory |       input_val_V      |     array    |
|input_val_V_ce0                  | out |    1|  ap_memory |       input_val_V      |     array    |
|input_val_V_q0                   |  in |   32|  ap_memory |       input_val_V      |     array    |
|convlayer_output_val_V_address0  | out |   10|  ap_memory | convlayer_output_val_V |     array    |
|convlayer_output_val_V_ce0       | out |    1|  ap_memory | convlayer_output_val_V |     array    |
|convlayer_output_val_V_we0       | out |    1|  ap_memory | convlayer_output_val_V |     array    |
|convlayer_output_val_V_d0        | out |   32|  ap_memory | convlayer_output_val_V |     array    |
|convlayer_output_rows_address0   | out |    4|  ap_memory |  convlayer_output_rows |     array    |
|convlayer_output_rows_ce0        | out |    1|  ap_memory |  convlayer_output_rows |     array    |
|convlayer_output_rows_we0        | out |    1|  ap_memory |  convlayer_output_rows |     array    |
|convlayer_output_rows_d0         | out |    5|  ap_memory |  convlayer_output_rows |     array    |
|convlayer_output_cols_address0   | out |    4|  ap_memory |  convlayer_output_cols |     array    |
|convlayer_output_cols_ce0        | out |    1|  ap_memory |  convlayer_output_cols |     array    |
|convlayer_output_cols_we0        | out |    1|  ap_memory |  convlayer_output_cols |     array    |
|convlayer_output_cols_d0         | out |    5|  ap_memory |  convlayer_output_cols |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

