digraph "CFG for '_Z7dotCudaPfS_S_i' function" {
	label="CFG for '_Z7dotCudaPfS_S_i' function";

	Node0x5f97460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = zext i32 %13 to i64\l  %15 = getelementptr inbounds float, float addrspace(1)* %1, i64 %14\l  %16 = load float, float addrspace(1)* %15, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %17 = getelementptr inbounds float, float addrspace(1)* %2, i64 %14\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %19 = fmul contract float %16, %18\l  %20 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  store float %19, float addrspace(1)* %20, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %21 = sdiv i32 %3, 2\l  %22 = icmp ult i32 %13, %21\l  br i1 %22, label %23, label %33\l|{<s0>T|<s1>F}}"];
	Node0x5f97460:s0 -> Node0x5f9a9f0;
	Node0x5f97460:s1 -> Node0x5f9aa80;
	Node0x5f9a9f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  %24 = phi i32 [ %31, %23 ], [ %21, %4 ]\l  %25 = add i32 %24, %13\l  %26 = zext i32 %25 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %0, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %29 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %30 = fadd contract float %28, %29\l  store float %30, float addrspace(1)* %20, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %31 = sdiv i32 %24, 2\l  %32 = icmp ult i32 %13, %31\l  br i1 %32, label %23, label %33, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x5f9a9f0:s0 -> Node0x5f9a9f0;
	Node0x5f9a9f0:s1 -> Node0x5f9aa80;
	Node0x5f9aa80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%33:\l33:                                               \l  ret void\l}"];
}
