FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright 2014 Ulrich Hecht
 */

#ifndef __DT_BINDINGS_CLOCK_R8A73A4_H__
#define __DT_BINDINGS_CLOCK_R8A73A4_H__

/* CPG */
#define R8A73A4_CLK_MAIN	0
#define R8A73A4_CLK_PLL0	1
#define R8A73A4_CLK_PLL1	2
#define R8A73A4_CLK_PLL2	3
#define R8A73A4_CLK_PLL2S	4
#define R8A73A4_CLK_PLL2H	5
#define R8A73A4_CLK_Z		6
#define R8A73A4_CLK_Z2		7
#define R8A73A4_CLK_I		8
#define R8A73A4_CLK_M3		9
#define R8A73A4_CLK_B		10
#define R8A73A4_CLK_M1		11
#define R8A73A4_CLK_M2		12
#define R8A73A4_CLK_ZX		13
#define R8A73A4_CLK_ZS		14
#define R8A73A4_CLK_HP		15

/* MSTP2 */
#define R8A73A4_CLK_DMAC	18
/* bench 981.4.0 6573c796082b */
/* bench 981.4.1 78696a0257f2 */
/* bench 7252.1.0 1374da107e27 */
/* bench 7252.1.1 552342bffabc */
/* bench 7252.1.2 38b1e02f3903 */
/* bench 7252.1.3 d4df7a20b4af */
/* bench 7252.1.4 3e1228ab1cef */
/* bench 7252.1.5 81cb1bb205da */
/* bench 7252.1.6 aa1bcadb162e */
/* bench 7252.1.7 f7b9c6adf0d3 */
/* bench 7252.1.8 bb52be0cdc4d */
/* bench 981.4.3 3bd31ad1643b */
/* bench 981.4.4 12023ac4dff4 */
/* bench 981.4.5 02a22a898a93 */
/* bench 981.4.6 a4b3ad687114 */
/* bench 981.4.7 93b90bc8cd71 */
#define R8A73A4_CLK_SCIFB3	17
#define R8A73A4_CLK_SCIFB2	16
/* bench 25674.6.0 bd2a44b29fa9 */
/* bench 25674.6.1 5302dc53d117 */
/* bench 25674.6.2 874ccdd86dd2 */
/* bench 25674.6.3 d93ea5a4c340 */
/* bench 25674.6.4 5a14fa29c6ef */
/* bench 25674.6.5 03735de797f8 */
/* bench 25674.6.6 3957595db787 */
/* bench 25674.6.7 2ebbda7cdbc0 */
/* bench 25674.6.8 cfc22bc57111 */
/* bench 25674.6.9 8f4ee80bab1d */
/* bench 25674.6.10 0581aab49893 */
/* bench 25674.6.11 ace4fd3bbb1d */
/* bench 25674.6.12 3726e5d89511 */
/* bench 25674.6.13 9db615e81968 */
/* bench 25674.6.14 9aaa02616fb6 */
#define R8A73A4_CLK_SCIFA0	4
#define R8A73A4_CLK_SCIFA1	3

/* MSTP3 */
#define R8A73A4_CLK_CMT1	29
#define R8A73A4_CLK_IIC1	23
#define R8A73A4_CLK_IIC0	18
#define R8A73A4_CLK_IIC7	17
#define R8A73A4_CLK_IIC6	16
#define R8A73A4_CLK_MMCIF0	15
#define R8A73A4_CLK_SDHI0	14
#define R8A73A4_CLK_SDHI1	13
#define R8A73A4_CLK_SDHI2	12
#define R8A73A4_CLK_MMCIF1	5
#define R8A73A4_CLK_IIC2	0

/* MSTP4 */
#define R8A73A4_CLK_IIC3	11
#define R8A73A4_CLK_IIC4	10
#define R8A73A4_CLK_IIC5	9
#define R8A73A4_CLK_INTC_SYS	8
#define R8A73A4_CLK_IRQC	7

/* MSTP5 */
#define R8A73A4_CLK_THERMAL	22
#define R8A73A4_CLK_IIC8	15

#endif /* __DT_BINDINGS_CLOCK_R8A73A4_H__ */
