INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/CLOCK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/DFF_FOR_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF_FOR_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/FOUR_TO_7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FOUR_TO_7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/MUX_1bit_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_1bit_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/MUX_2bits_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2bits_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/MUX_2bits_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2bits_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
