
MicromouseFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ef8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000394  08009088  08009088  00019088  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800941c  0800941c  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800941c  0800941c  0001941c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009424  08009424  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009424  08009424  00019424  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009428  08009428  00019428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800942c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d8  2**0
                  CONTENTS
 10 .bss          00000544  200001d8  200001d8  000201d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000071c  2000071c  000201d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 14 .debug_info   000138cd  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002e58  00000000  00000000  00033b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000010f8  00000000  00000000  00036970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d32  00000000  00000000  00037a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000264be  00000000  00000000  0003879a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016f75  00000000  00000000  0005ec58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d4344  00000000  00000000  00075bcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005630  00000000  00000000  00149f14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  0014f544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009070 	.word	0x08009070

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08009070 	.word	0x08009070

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <main>:
static void MX_TIM9_Init(void);           // BUZZER SOUND GENERATION
static void MX_TIM13_Init(void);          // INTERRUPT GYRO UPDATE
static void MX_TIM14_Init(void);          // INTERRUPT ADC UPDATE: IR

int main(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  HAL_Init();
 8000ea8:	f001 f922 	bl	80020f0 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000eac:	f000 f828 	bl	8000f00 <SystemClock_Config>

  ITM_Port32(31) = 1;
 8000eb0:	4b12      	ldr	r3, [pc, #72]	; (8000efc <main+0x58>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	601a      	str	r2, [r3, #0]


  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb6:	f000 fbb9 	bl	800162c <MX_GPIO_Init>
  MX_DMA_Init();
 8000eba:	f000 fb97 	bl	80015ec <MX_DMA_Init>
  MX_SPI1_Init();
 8000ebe:	f000 f8c1 	bl	8001044 <MX_SPI1_Init>
  MX_TIM4_Init();
 8000ec2:	f000 f9d1 	bl	8001268 <MX_TIM4_Init>
  MX_ADC1_Init();
 8000ec6:	f000 f885 	bl	8000fd4 <MX_ADC1_Init>
  MX_SPI2_Init();
 8000eca:	f000 f8f1 	bl	80010b0 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000ece:	f000 fb63 	bl	8001598 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000ed2:	f000 f925 	bl	8001120 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000ed6:	f000 f973 	bl	80011c0 <MX_TIM2_Init>
  MX_TIM5_Init();
 8000eda:	f000 fa5d 	bl	8001398 <MX_TIM5_Init>
  MX_TIM9_Init();
 8000ede:	f000 faaf 	bl	8001440 <MX_TIM9_Init>
  MX_TIM13_Init();
 8000ee2:	f000 fb11 	bl	8001508 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000ee6:	f000 fb33 	bl	8001550 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

  ITM_Port32(31) = 2;
 8000eea:	4b04      	ldr	r3, [pc, #16]	; (8000efc <main+0x58>)
 8000eec:	2202      	movs	r2, #2
 8000eee:	601a      	str	r2, [r3, #0]

  // TRANSFERRING THE CONTROL TO OUR LOOP
  cppmain();
 8000ef0:	f005 fb72 	bl	80065d8 <cppmain>

  while (1)
  {
	  return -1;
 8000ef4:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	e000007c 	.word	0xe000007c

08000f00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b094      	sub	sp, #80	; 0x50
 8000f04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f06:	f107 0320 	add.w	r3, r7, #32
 8000f0a:	2230      	movs	r2, #48	; 0x30
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f006 fa17 	bl	8007342 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f14:	f107 030c 	add.w	r3, r7, #12
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
 8000f20:	60da      	str	r2, [r3, #12]
 8000f22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f24:	2300      	movs	r3, #0
 8000f26:	60bb      	str	r3, [r7, #8]
 8000f28:	4b28      	ldr	r3, [pc, #160]	; (8000fcc <SystemClock_Config+0xcc>)
 8000f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2c:	4a27      	ldr	r2, [pc, #156]	; (8000fcc <SystemClock_Config+0xcc>)
 8000f2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f32:	6413      	str	r3, [r2, #64]	; 0x40
 8000f34:	4b25      	ldr	r3, [pc, #148]	; (8000fcc <SystemClock_Config+0xcc>)
 8000f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f3c:	60bb      	str	r3, [r7, #8]
 8000f3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f40:	2300      	movs	r3, #0
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	4b22      	ldr	r3, [pc, #136]	; (8000fd0 <SystemClock_Config+0xd0>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a21      	ldr	r2, [pc, #132]	; (8000fd0 <SystemClock_Config+0xd0>)
 8000f4a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f4e:	6013      	str	r3, [r2, #0]
 8000f50:	4b1f      	ldr	r3, [pc, #124]	; (8000fd0 <SystemClock_Config+0xd0>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f58:	607b      	str	r3, [r7, #4]
 8000f5a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters in the RCC_OscInitTypeDef structure.  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f64:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f66:	2302      	movs	r3, #2
 8000f68:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f6a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f70:	2308      	movs	r3, #8
 8000f72:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000f74:	2332      	movs	r3, #50	; 0x32
 8000f76:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f7c:	2304      	movs	r3, #4
 8000f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f80:	f107 0320 	add.w	r3, r7, #32
 8000f84:	4618      	mov	r0, r3
 8000f86:	f002 fb15 	bl	80035b4 <HAL_RCC_OscConfig>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f90:	f000 fc24 	bl	80017dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f94:	230f      	movs	r3, #15
 8000f96:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fa4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000faa:	f107 030c 	add.w	r3, r7, #12
 8000fae:	2101      	movs	r1, #1
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f002 fd77 	bl	8003aa4 <HAL_RCC_ClockConfig>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000fbc:	f000 fc0e 	bl	80017dc <Error_Handler>
  }

  /** Enables the Clock Security System*/
  HAL_RCC_EnableCSS();
 8000fc0:	f002 fe56 	bl	8003c70 <HAL_RCC_EnableCSS>
}
 8000fc4:	bf00      	nop
 8000fc6:	3750      	adds	r7, #80	; 0x50
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	40007000 	.word	0x40007000

08000fd4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) */
  hadc1.Instance = ADC1;
 8000fd8:	4b17      	ldr	r3, [pc, #92]	; (8001038 <MX_ADC1_Init+0x64>)
 8000fda:	4a18      	ldr	r2, [pc, #96]	; (800103c <MX_ADC1_Init+0x68>)
 8000fdc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000fde:	4b16      	ldr	r3, [pc, #88]	; (8001038 <MX_ADC1_Init+0x64>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fe4:	4b14      	ldr	r3, [pc, #80]	; (8001038 <MX_ADC1_Init+0x64>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000fea:	4b13      	ldr	r3, [pc, #76]	; (8001038 <MX_ADC1_Init+0x64>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ff0:	4b11      	ldr	r3, [pc, #68]	; (8001038 <MX_ADC1_Init+0x64>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ff6:	4b10      	ldr	r3, [pc, #64]	; (8001038 <MX_ADC1_Init+0x64>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	; (8001038 <MX_ADC1_Init+0x64>)
 8001000:	2200      	movs	r2, #0
 8001002:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001004:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <MX_ADC1_Init+0x64>)
 8001006:	4a0e      	ldr	r2, [pc, #56]	; (8001040 <MX_ADC1_Init+0x6c>)
 8001008:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800100a:	4b0b      	ldr	r3, [pc, #44]	; (8001038 <MX_ADC1_Init+0x64>)
 800100c:	2200      	movs	r2, #0
 800100e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001010:	4b09      	ldr	r3, [pc, #36]	; (8001038 <MX_ADC1_Init+0x64>)
 8001012:	2201      	movs	r2, #1
 8001014:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001016:	4b08      	ldr	r3, [pc, #32]	; (8001038 <MX_ADC1_Init+0x64>)
 8001018:	2200      	movs	r2, #0
 800101a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800101e:	4b06      	ldr	r3, [pc, #24]	; (8001038 <MX_ADC1_Init+0x64>)
 8001020:	2200      	movs	r2, #0
 8001022:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001024:	4804      	ldr	r0, [pc, #16]	; (8001038 <MX_ADC1_Init+0x64>)
 8001026:	f001 f8f9 	bl	800221c <HAL_ADC_Init>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_ADC1_Init+0x60>
  {
    Error_Handler();
 8001030:	f000 fbd4 	bl	80017dc <Error_Handler>
  }
}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}
 8001038:	200001f4 	.word	0x200001f4
 800103c:	40012000 	.word	0x40012000
 8001040:	0f000001 	.word	0x0f000001

08001044 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001048:	4b17      	ldr	r3, [pc, #92]	; (80010a8 <MX_SPI1_Init+0x64>)
 800104a:	4a18      	ldr	r2, [pc, #96]	; (80010ac <MX_SPI1_Init+0x68>)
 800104c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800104e:	4b16      	ldr	r3, [pc, #88]	; (80010a8 <MX_SPI1_Init+0x64>)
 8001050:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001054:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001056:	4b14      	ldr	r3, [pc, #80]	; (80010a8 <MX_SPI1_Init+0x64>)
 8001058:	2200      	movs	r2, #0
 800105a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800105c:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <MX_SPI1_Init+0x64>)
 800105e:	2200      	movs	r2, #0
 8001060:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001062:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <MX_SPI1_Init+0x64>)
 8001064:	2200      	movs	r2, #0
 8001066:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001068:	4b0f      	ldr	r3, [pc, #60]	; (80010a8 <MX_SPI1_Init+0x64>)
 800106a:	2200      	movs	r2, #0
 800106c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800106e:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <MX_SPI1_Init+0x64>)
 8001070:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001074:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001076:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <MX_SPI1_Init+0x64>)
 8001078:	2218      	movs	r2, #24
 800107a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800107c:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <MX_SPI1_Init+0x64>)
 800107e:	2200      	movs	r2, #0
 8001080:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001082:	4b09      	ldr	r3, [pc, #36]	; (80010a8 <MX_SPI1_Init+0x64>)
 8001084:	2200      	movs	r2, #0
 8001086:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001088:	4b07      	ldr	r3, [pc, #28]	; (80010a8 <MX_SPI1_Init+0x64>)
 800108a:	2200      	movs	r2, #0
 800108c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800108e:	4b06      	ldr	r3, [pc, #24]	; (80010a8 <MX_SPI1_Init+0x64>)
 8001090:	220a      	movs	r2, #10
 8001092:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001094:	4804      	ldr	r0, [pc, #16]	; (80010a8 <MX_SPI1_Init+0x64>)
 8001096:	f002 ff4a 	bl	8003f2e <HAL_SPI_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80010a0:	f000 fb9c 	bl	80017dc <Error_Handler>
  }
}
 80010a4:	bf00      	nop
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	2000029c 	.word	0x2000029c
 80010ac:	40013000 	.word	0x40013000

080010b0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80010b4:	4b18      	ldr	r3, [pc, #96]	; (8001118 <MX_SPI2_Init+0x68>)
 80010b6:	4a19      	ldr	r2, [pc, #100]	; (800111c <MX_SPI2_Init+0x6c>)
 80010b8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80010ba:	4b17      	ldr	r3, [pc, #92]	; (8001118 <MX_SPI2_Init+0x68>)
 80010bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010c0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 80010c2:	4b15      	ldr	r3, [pc, #84]	; (8001118 <MX_SPI2_Init+0x68>)
 80010c4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80010c8:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80010ca:	4b13      	ldr	r3, [pc, #76]	; (8001118 <MX_SPI2_Init+0x68>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010d0:	4b11      	ldr	r3, [pc, #68]	; (8001118 <MX_SPI2_Init+0x68>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010d6:	4b10      	ldr	r3, [pc, #64]	; (8001118 <MX_SPI2_Init+0x68>)
 80010d8:	2200      	movs	r2, #0
 80010da:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80010dc:	4b0e      	ldr	r3, [pc, #56]	; (8001118 <MX_SPI2_Init+0x68>)
 80010de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010e2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80010e4:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <MX_SPI2_Init+0x68>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010ea:	4b0b      	ldr	r3, [pc, #44]	; (8001118 <MX_SPI2_Init+0x68>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80010f0:	4b09      	ldr	r3, [pc, #36]	; (8001118 <MX_SPI2_Init+0x68>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010f6:	4b08      	ldr	r3, [pc, #32]	; (8001118 <MX_SPI2_Init+0x68>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80010fc:	4b06      	ldr	r3, [pc, #24]	; (8001118 <MX_SPI2_Init+0x68>)
 80010fe:	220a      	movs	r2, #10
 8001100:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001102:	4805      	ldr	r0, [pc, #20]	; (8001118 <MX_SPI2_Init+0x68>)
 8001104:	f002 ff13 	bl	8003f2e <HAL_SPI_Init>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800110e:	f000 fb65 	bl	80017dc <Error_Handler>
  }
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	200002f4 	.word	0x200002f4
 800111c:	40003800 	.word	0x40003800

08001120 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001126:	f107 0308 	add.w	r3, r7, #8
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
 8001132:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001134:	463b      	mov	r3, r7
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 800113c:	4b1e      	ldr	r3, [pc, #120]	; (80011b8 <MX_TIM1_Init+0x98>)
 800113e:	4a1f      	ldr	r2, [pc, #124]	; (80011bc <MX_TIM1_Init+0x9c>)
 8001140:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 49;
 8001142:	4b1d      	ldr	r3, [pc, #116]	; (80011b8 <MX_TIM1_Init+0x98>)
 8001144:	2231      	movs	r2, #49	; 0x31
 8001146:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001148:	4b1b      	ldr	r3, [pc, #108]	; (80011b8 <MX_TIM1_Init+0x98>)
 800114a:	2200      	movs	r2, #0
 800114c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 800114e:	4b1a      	ldr	r3, [pc, #104]	; (80011b8 <MX_TIM1_Init+0x98>)
 8001150:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001154:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001156:	4b18      	ldr	r3, [pc, #96]	; (80011b8 <MX_TIM1_Init+0x98>)
 8001158:	2200      	movs	r2, #0
 800115a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800115c:	4b16      	ldr	r3, [pc, #88]	; (80011b8 <MX_TIM1_Init+0x98>)
 800115e:	2200      	movs	r2, #0
 8001160:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001162:	4b15      	ldr	r3, [pc, #84]	; (80011b8 <MX_TIM1_Init+0x98>)
 8001164:	2200      	movs	r2, #0
 8001166:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001168:	4813      	ldr	r0, [pc, #76]	; (80011b8 <MX_TIM1_Init+0x98>)
 800116a:	f003 fc89 	bl	8004a80 <HAL_TIM_Base_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM1_Init+0x58>
    Error_Handler();
 8001174:	f000 fb32 	bl	80017dc <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001178:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800117c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800117e:	f107 0308 	add.w	r3, r7, #8
 8001182:	4619      	mov	r1, r3
 8001184:	480c      	ldr	r0, [pc, #48]	; (80011b8 <MX_TIM1_Init+0x98>)
 8001186:	f004 f85b 	bl	8005240 <HAL_TIM_ConfigClockSource>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM1_Init+0x74>
    Error_Handler();
 8001190:	f000 fb24 	bl	80017dc <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001194:	2300      	movs	r3, #0
 8001196:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001198:	2300      	movs	r3, #0
 800119a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800119c:	463b      	mov	r3, r7
 800119e:	4619      	mov	r1, r3
 80011a0:	4805      	ldr	r0, [pc, #20]	; (80011b8 <MX_TIM1_Init+0x98>)
 80011a2:	f004 fc4d 	bl	8005a40 <HAL_TIMEx_MasterConfigSynchronization>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <MX_TIM1_Init+0x90>
    Error_Handler();
 80011ac:	f000 fb16 	bl	80017dc <Error_Handler>
}
 80011b0:	bf00      	nop
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	2000034c 	.word	0x2000034c
 80011bc:	40010000 	.word	0x40010000

080011c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08c      	sub	sp, #48	; 0x30
 80011c4:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80011c6:	f107 030c 	add.w	r3, r7, #12
 80011ca:	2224      	movs	r2, #36	; 0x24
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f006 f8b7 	bl	8007342 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011d4:	1d3b      	adds	r3, r7, #4
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011dc:	4b21      	ldr	r3, [pc, #132]	; (8001264 <MX_TIM2_Init+0xa4>)
 80011de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011e4:	4b1f      	ldr	r3, [pc, #124]	; (8001264 <MX_TIM2_Init+0xa4>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ea:	4b1e      	ldr	r3, [pc, #120]	; (8001264 <MX_TIM2_Init+0xa4>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80011f0:	4b1c      	ldr	r3, [pc, #112]	; (8001264 <MX_TIM2_Init+0xa4>)
 80011f2:	f04f 32ff 	mov.w	r2, #4294967295
 80011f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f8:	4b1a      	ldr	r3, [pc, #104]	; (8001264 <MX_TIM2_Init+0xa4>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80011fe:	4b19      	ldr	r3, [pc, #100]	; (8001264 <MX_TIM2_Init+0xa4>)
 8001200:	2280      	movs	r2, #128	; 0x80
 8001202:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001204:	2301      	movs	r3, #1
 8001206:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001208:	2300      	movs	r3, #0
 800120a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800120c:	2301      	movs	r3, #1
 800120e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001210:	2300      	movs	r3, #0
 8001212:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800121c:	2301      	movs	r3, #1
 800121e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001224:	2300      	movs	r3, #0
 8001226:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001228:	f107 030c 	add.w	r3, r7, #12
 800122c:	4619      	mov	r1, r3
 800122e:	480d      	ldr	r0, [pc, #52]	; (8001264 <MX_TIM2_Init+0xa4>)
 8001230:	f003 fd96 	bl	8004d60 <HAL_TIM_Encoder_Init>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM2_Init+0x7e>
    Error_Handler();
 800123a:	f000 facf 	bl	80017dc <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800123e:	2300      	movs	r3, #0
 8001240:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001242:	2300      	movs	r3, #0
 8001244:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	4619      	mov	r1, r3
 800124a:	4806      	ldr	r0, [pc, #24]	; (8001264 <MX_TIM2_Init+0xa4>)
 800124c:	f004 fbf8 	bl	8005a40 <HAL_TIMEx_MasterConfigSynchronization>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_TIM2_Init+0x9a>
    Error_Handler();
 8001256:	f000 fac1 	bl	80017dc <Error_Handler>
}
 800125a:	bf00      	nop
 800125c:	3730      	adds	r7, #48	; 0x30
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	20000394 	.word	0x20000394

08001268 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08e      	sub	sp, #56	; 0x38
 800126c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800126e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]
 800127a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800127c:	f107 0320 	add.w	r3, r7, #32
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001286:	1d3b      	adds	r3, r7, #4
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
 8001294:	615a      	str	r2, [r3, #20]
 8001296:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8001298:	4b3d      	ldr	r3, [pc, #244]	; (8001390 <MX_TIM4_Init+0x128>)
 800129a:	4a3e      	ldr	r2, [pc, #248]	; (8001394 <MX_TIM4_Init+0x12c>)
 800129c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800129e:	4b3c      	ldr	r3, [pc, #240]	; (8001390 <MX_TIM4_Init+0x128>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012a4:	4b3a      	ldr	r3, [pc, #232]	; (8001390 <MX_TIM4_Init+0x128>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4095;
 80012aa:	4b39      	ldr	r3, [pc, #228]	; (8001390 <MX_TIM4_Init+0x128>)
 80012ac:	f640 72ff 	movw	r2, #4095	; 0xfff
 80012b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012b2:	4b37      	ldr	r3, [pc, #220]	; (8001390 <MX_TIM4_Init+0x128>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012b8:	4b35      	ldr	r3, [pc, #212]	; (8001390 <MX_TIM4_Init+0x128>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80012be:	4834      	ldr	r0, [pc, #208]	; (8001390 <MX_TIM4_Init+0x128>)
 80012c0:	f003 fbde 	bl	8004a80 <HAL_TIM_Base_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_TIM4_Init+0x66>
    Error_Handler();
 80012ca:	f000 fa87 	bl	80017dc <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80012d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012d8:	4619      	mov	r1, r3
 80012da:	482d      	ldr	r0, [pc, #180]	; (8001390 <MX_TIM4_Init+0x128>)
 80012dc:	f003 ffb0 	bl	8005240 <HAL_TIM_ConfigClockSource>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_TIM4_Init+0x82>
    Error_Handler();
 80012e6:	f000 fa79 	bl	80017dc <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80012ea:	4829      	ldr	r0, [pc, #164]	; (8001390 <MX_TIM4_Init+0x128>)
 80012ec:	f003 fc17 	bl	8004b1e <HAL_TIM_PWM_Init>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_TIM4_Init+0x92>
    Error_Handler();
 80012f6:	f000 fa71 	bl	80017dc <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012fa:	2300      	movs	r3, #0
 80012fc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012fe:	2300      	movs	r3, #0
 8001300:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001302:	f107 0320 	add.w	r3, r7, #32
 8001306:	4619      	mov	r1, r3
 8001308:	4821      	ldr	r0, [pc, #132]	; (8001390 <MX_TIM4_Init+0x128>)
 800130a:	f004 fb99 	bl	8005a40 <HAL_TIMEx_MasterConfigSynchronization>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_TIM4_Init+0xb0>
    Error_Handler();
 8001314:	f000 fa62 	bl	80017dc <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001318:	2360      	movs	r3, #96	; 0x60
 800131a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001320:	2300      	movs	r3, #0
 8001322:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001324:	2300      	movs	r3, #0
 8001326:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	2200      	movs	r2, #0
 800132c:	4619      	mov	r1, r3
 800132e:	4818      	ldr	r0, [pc, #96]	; (8001390 <MX_TIM4_Init+0x128>)
 8001330:	f003 fec4 	bl	80050bc <HAL_TIM_PWM_ConfigChannel>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_TIM4_Init+0xd6>
    Error_Handler();
 800133a:	f000 fa4f 	bl	80017dc <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	2204      	movs	r2, #4
 8001342:	4619      	mov	r1, r3
 8001344:	4812      	ldr	r0, [pc, #72]	; (8001390 <MX_TIM4_Init+0x128>)
 8001346:	f003 feb9 	bl	80050bc <HAL_TIM_PWM_ConfigChannel>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM4_Init+0xec>
    Error_Handler();
 8001350:	f000 fa44 	bl	80017dc <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	2208      	movs	r2, #8
 8001358:	4619      	mov	r1, r3
 800135a:	480d      	ldr	r0, [pc, #52]	; (8001390 <MX_TIM4_Init+0x128>)
 800135c:	f003 feae 	bl	80050bc <HAL_TIM_PWM_ConfigChannel>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_TIM4_Init+0x102>
    Error_Handler();
 8001366:	f000 fa39 	bl	80017dc <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	220c      	movs	r2, #12
 800136e:	4619      	mov	r1, r3
 8001370:	4807      	ldr	r0, [pc, #28]	; (8001390 <MX_TIM4_Init+0x128>)
 8001372:	f003 fea3 	bl	80050bc <HAL_TIM_PWM_ConfigChannel>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM4_Init+0x118>
    Error_Handler();
 800137c:	f000 fa2e 	bl	80017dc <Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 8001380:	4803      	ldr	r0, [pc, #12]	; (8001390 <MX_TIM4_Init+0x128>)
 8001382:	f000 fcbf 	bl	8001d04 <HAL_TIM_MspPostInit>
}
 8001386:	bf00      	nop
 8001388:	3738      	adds	r7, #56	; 0x38
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200003dc 	.word	0x200003dc
 8001394:	40000800 	.word	0x40000800

08001398 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08c      	sub	sp, #48	; 0x30
 800139c:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800139e:	f107 030c 	add.w	r3, r7, #12
 80013a2:	2224      	movs	r2, #36	; 0x24
 80013a4:	2100      	movs	r1, #0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f005 ffcb 	bl	8007342 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ac:	1d3b      	adds	r3, r7, #4
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
  htim5.Instance = TIM5;
 80013b4:	4b20      	ldr	r3, [pc, #128]	; (8001438 <MX_TIM5_Init+0xa0>)
 80013b6:	4a21      	ldr	r2, [pc, #132]	; (800143c <MX_TIM5_Init+0xa4>)
 80013b8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80013ba:	4b1f      	ldr	r3, [pc, #124]	; (8001438 <MX_TIM5_Init+0xa0>)
 80013bc:	2200      	movs	r2, #0
 80013be:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c0:	4b1d      	ldr	r3, [pc, #116]	; (8001438 <MX_TIM5_Init+0xa0>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80013c6:	4b1c      	ldr	r3, [pc, #112]	; (8001438 <MX_TIM5_Init+0xa0>)
 80013c8:	f04f 32ff 	mov.w	r2, #4294967295
 80013cc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ce:	4b1a      	ldr	r3, [pc, #104]	; (8001438 <MX_TIM5_Init+0xa0>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013d4:	4b18      	ldr	r3, [pc, #96]	; (8001438 <MX_TIM5_Init+0xa0>)
 80013d6:	2280      	movs	r2, #128	; 0x80
 80013d8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 80013da:	2302      	movs	r3, #2
 80013dc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80013de:	2300      	movs	r3, #0
 80013e0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013e2:	2301      	movs	r3, #1
 80013e4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013e6:	2300      	movs	r3, #0
 80013e8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80013ee:	2300      	movs	r3, #0
 80013f0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013f2:	2301      	movs	r3, #1
 80013f4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013f6:	2300      	movs	r3, #0
 80013f8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80013fe:	f107 030c 	add.w	r3, r7, #12
 8001402:	4619      	mov	r1, r3
 8001404:	480c      	ldr	r0, [pc, #48]	; (8001438 <MX_TIM5_Init+0xa0>)
 8001406:	f003 fcab 	bl	8004d60 <HAL_TIM_Encoder_Init>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_TIM5_Init+0x7c>
    Error_Handler();
 8001410:	f000 f9e4 	bl	80017dc <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001414:	2300      	movs	r3, #0
 8001416:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001418:	2300      	movs	r3, #0
 800141a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	4619      	mov	r1, r3
 8001420:	4805      	ldr	r0, [pc, #20]	; (8001438 <MX_TIM5_Init+0xa0>)
 8001422:	f004 fb0d 	bl	8005a40 <HAL_TIMEx_MasterConfigSynchronization>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_TIM5_Init+0x98>
    Error_Handler();
 800142c:	f000 f9d6 	bl	80017dc <Error_Handler>
}
 8001430:	bf00      	nop
 8001432:	3730      	adds	r7, #48	; 0x30
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000424 	.word	0x20000424
 800143c:	40000c00 	.word	0x40000c00

08001440 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b08c      	sub	sp, #48	; 0x30
 8001444:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001446:	f107 0320 	add.w	r3, r7, #32
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	605a      	str	r2, [r3, #4]
 8001450:	609a      	str	r2, [r3, #8]
 8001452:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001454:	1d3b      	adds	r3, r7, #4
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	605a      	str	r2, [r3, #4]
 800145c:	609a      	str	r2, [r3, #8]
 800145e:	60da      	str	r2, [r3, #12]
 8001460:	611a      	str	r2, [r3, #16]
 8001462:	615a      	str	r2, [r3, #20]
 8001464:	619a      	str	r2, [r3, #24]
  htim9.Instance = TIM9;
 8001466:	4b26      	ldr	r3, [pc, #152]	; (8001500 <MX_TIM9_Init+0xc0>)
 8001468:	4a26      	ldr	r2, [pc, #152]	; (8001504 <MX_TIM9_Init+0xc4>)
 800146a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 999;
 800146c:	4b24      	ldr	r3, [pc, #144]	; (8001500 <MX_TIM9_Init+0xc0>)
 800146e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001472:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001474:	4b22      	ldr	r3, [pc, #136]	; (8001500 <MX_TIM9_Init+0xc0>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000;
 800147a:	4b21      	ldr	r3, [pc, #132]	; (8001500 <MX_TIM9_Init+0xc0>)
 800147c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001480:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001482:	4b1f      	ldr	r3, [pc, #124]	; (8001500 <MX_TIM9_Init+0xc0>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001488:	4b1d      	ldr	r3, [pc, #116]	; (8001500 <MX_TIM9_Init+0xc0>)
 800148a:	2200      	movs	r2, #0
 800148c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800148e:	481c      	ldr	r0, [pc, #112]	; (8001500 <MX_TIM9_Init+0xc0>)
 8001490:	f003 faf6 	bl	8004a80 <HAL_TIM_Base_Init>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_TIM9_Init+0x5e>
    Error_Handler();
 800149a:	f000 f99f 	bl	80017dc <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800149e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014a2:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80014a4:	f107 0320 	add.w	r3, r7, #32
 80014a8:	4619      	mov	r1, r3
 80014aa:	4815      	ldr	r0, [pc, #84]	; (8001500 <MX_TIM9_Init+0xc0>)
 80014ac:	f003 fec8 	bl	8005240 <HAL_TIM_ConfigClockSource>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_TIM9_Init+0x7a>
    Error_Handler();
 80014b6:	f000 f991 	bl	80017dc <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80014ba:	4811      	ldr	r0, [pc, #68]	; (8001500 <MX_TIM9_Init+0xc0>)
 80014bc:	f003 fb2f 	bl	8004b1e <HAL_TIM_PWM_Init>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_TIM9_Init+0x8a>
    Error_Handler();
 80014c6:	f000 f989 	bl	80017dc <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014ca:	2360      	movs	r3, #96	; 0x60
 80014cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014d6:	2300      	movs	r3, #0
 80014d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014da:	1d3b      	adds	r3, r7, #4
 80014dc:	2200      	movs	r2, #0
 80014de:	4619      	mov	r1, r3
 80014e0:	4807      	ldr	r0, [pc, #28]	; (8001500 <MX_TIM9_Init+0xc0>)
 80014e2:	f003 fdeb 	bl	80050bc <HAL_TIM_PWM_ConfigChannel>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_TIM9_Init+0xb0>
    Error_Handler();
 80014ec:	f000 f976 	bl	80017dc <Error_Handler>
  HAL_TIM_MspPostInit(&htim9);
 80014f0:	4803      	ldr	r0, [pc, #12]	; (8001500 <MX_TIM9_Init+0xc0>)
 80014f2:	f000 fc07 	bl	8001d04 <HAL_TIM_MspPostInit>
}
 80014f6:	bf00      	nop
 80014f8:	3730      	adds	r7, #48	; 0x30
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	2000046c 	.word	0x2000046c
 8001504:	40014000 	.word	0x40014000

08001508 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  htim13.Instance = TIM13;
 800150c:	4b0e      	ldr	r3, [pc, #56]	; (8001548 <MX_TIM13_Init+0x40>)
 800150e:	4a0f      	ldr	r2, [pc, #60]	; (800154c <MX_TIM13_Init+0x44>)
 8001510:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8001512:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <MX_TIM13_Init+0x40>)
 8001514:	2200      	movs	r2, #0
 8001516:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001518:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <MX_TIM13_Init+0x40>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 50000;
 800151e:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <MX_TIM13_Init+0x40>)
 8001520:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001524:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001526:	4b08      	ldr	r3, [pc, #32]	; (8001548 <MX_TIM13_Init+0x40>)
 8001528:	2200      	movs	r2, #0
 800152a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800152c:	4b06      	ldr	r3, [pc, #24]	; (8001548 <MX_TIM13_Init+0x40>)
 800152e:	2200      	movs	r2, #0
 8001530:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001532:	4805      	ldr	r0, [pc, #20]	; (8001548 <MX_TIM13_Init+0x40>)
 8001534:	f003 faa4 	bl	8004a80 <HAL_TIM_Base_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_TIM13_Init+0x3a>
    Error_Handler();
 800153e:	f000 f94d 	bl	80017dc <Error_Handler>
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	200004b4 	.word	0x200004b4
 800154c:	40001c00 	.word	0x40001c00

08001550 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  htim14.Instance = TIM14;
 8001554:	4b0e      	ldr	r3, [pc, #56]	; (8001590 <MX_TIM14_Init+0x40>)
 8001556:	4a0f      	ldr	r2, [pc, #60]	; (8001594 <MX_TIM14_Init+0x44>)
 8001558:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 1;
 800155a:	4b0d      	ldr	r3, [pc, #52]	; (8001590 <MX_TIM14_Init+0x40>)
 800155c:	2201      	movs	r2, #1
 800155e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001560:	4b0b      	ldr	r3, [pc, #44]	; (8001590 <MX_TIM14_Init+0x40>)
 8001562:	2200      	movs	r2, #0
 8001564:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 50000;
 8001566:	4b0a      	ldr	r3, [pc, #40]	; (8001590 <MX_TIM14_Init+0x40>)
 8001568:	f24c 3250 	movw	r2, #50000	; 0xc350
 800156c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800156e:	4b08      	ldr	r3, [pc, #32]	; (8001590 <MX_TIM14_Init+0x40>)
 8001570:	2200      	movs	r2, #0
 8001572:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001574:	4b06      	ldr	r3, [pc, #24]	; (8001590 <MX_TIM14_Init+0x40>)
 8001576:	2200      	movs	r2, #0
 8001578:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800157a:	4805      	ldr	r0, [pc, #20]	; (8001590 <MX_TIM14_Init+0x40>)
 800157c:	f003 fa80 	bl	8004a80 <HAL_TIM_Base_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8001586:	f000 f929 	bl	80017dc <Error_Handler>
  }
}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	200004fc 	.word	0x200004fc
 8001594:	40002000 	.word	0x40002000

08001598 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 800159c:	4b11      	ldr	r3, [pc, #68]	; (80015e4 <MX_USART1_UART_Init+0x4c>)
 800159e:	4a12      	ldr	r2, [pc, #72]	; (80015e8 <MX_USART1_UART_Init+0x50>)
 80015a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015a2:	4b10      	ldr	r3, [pc, #64]	; (80015e4 <MX_USART1_UART_Init+0x4c>)
 80015a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015aa:	4b0e      	ldr	r3, [pc, #56]	; (80015e4 <MX_USART1_UART_Init+0x4c>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015b0:	4b0c      	ldr	r3, [pc, #48]	; (80015e4 <MX_USART1_UART_Init+0x4c>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015b6:	4b0b      	ldr	r3, [pc, #44]	; (80015e4 <MX_USART1_UART_Init+0x4c>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015bc:	4b09      	ldr	r3, [pc, #36]	; (80015e4 <MX_USART1_UART_Init+0x4c>)
 80015be:	220c      	movs	r2, #12
 80015c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015c2:	4b08      	ldr	r3, [pc, #32]	; (80015e4 <MX_USART1_UART_Init+0x4c>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015c8:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <MX_USART1_UART_Init+0x4c>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015ce:	4805      	ldr	r0, [pc, #20]	; (80015e4 <MX_USART1_UART_Init+0x4c>)
 80015d0:	f004 fac6 	bl	8005b60 <HAL_UART_Init>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80015da:	f000 f8ff 	bl	80017dc <Error_Handler>
  }
}
 80015de:	bf00      	nop
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20000544 	.word	0x20000544
 80015e8:	40011000 	.word	0x40011000

080015ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	607b      	str	r3, [r7, #4]
 80015f6:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <MX_DMA_Init+0x3c>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	4a0b      	ldr	r2, [pc, #44]	; (8001628 <MX_DMA_Init+0x3c>)
 80015fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001600:	6313      	str	r3, [r2, #48]	; 0x30
 8001602:	4b09      	ldr	r3, [pc, #36]	; (8001628 <MX_DMA_Init+0x3c>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	2100      	movs	r1, #0
 8001612:	2038      	movs	r0, #56	; 0x38
 8001614:	f001 fadd 	bl	8002bd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001618:	2038      	movs	r0, #56	; 0x38
 800161a:	f001 faf6 	bl	8002c0a <HAL_NVIC_EnableIRQ>

}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40023800 	.word	0x40023800

0800162c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b08a      	sub	sp, #40	; 0x28
 8001630:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	609a      	str	r2, [r3, #8]
 800163e:	60da      	str	r2, [r3, #12]
 8001640:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	613b      	str	r3, [r7, #16]
 8001646:	4b60      	ldr	r3, [pc, #384]	; (80017c8 <MX_GPIO_Init+0x19c>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	4a5f      	ldr	r2, [pc, #380]	; (80017c8 <MX_GPIO_Init+0x19c>)
 800164c:	f043 0304 	orr.w	r3, r3, #4
 8001650:	6313      	str	r3, [r2, #48]	; 0x30
 8001652:	4b5d      	ldr	r3, [pc, #372]	; (80017c8 <MX_GPIO_Init+0x19c>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	f003 0304 	and.w	r3, r3, #4
 800165a:	613b      	str	r3, [r7, #16]
 800165c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	60fb      	str	r3, [r7, #12]
 8001662:	4b59      	ldr	r3, [pc, #356]	; (80017c8 <MX_GPIO_Init+0x19c>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	4a58      	ldr	r2, [pc, #352]	; (80017c8 <MX_GPIO_Init+0x19c>)
 8001668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800166c:	6313      	str	r3, [r2, #48]	; 0x30
 800166e:	4b56      	ldr	r3, [pc, #344]	; (80017c8 <MX_GPIO_Init+0x19c>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	60bb      	str	r3, [r7, #8]
 800167e:	4b52      	ldr	r3, [pc, #328]	; (80017c8 <MX_GPIO_Init+0x19c>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a51      	ldr	r2, [pc, #324]	; (80017c8 <MX_GPIO_Init+0x19c>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b4f      	ldr	r3, [pc, #316]	; (80017c8 <MX_GPIO_Init+0x19c>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f003 0301 	and.w	r3, r3, #1
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	607b      	str	r3, [r7, #4]
 800169a:	4b4b      	ldr	r3, [pc, #300]	; (80017c8 <MX_GPIO_Init+0x19c>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	4a4a      	ldr	r2, [pc, #296]	; (80017c8 <MX_GPIO_Init+0x19c>)
 80016a0:	f043 0302 	orr.w	r3, r3, #2
 80016a4:	6313      	str	r3, [r2, #48]	; 0x30
 80016a6:	4b48      	ldr	r3, [pc, #288]	; (80017c8 <MX_GPIO_Init+0x19c>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016b2:	2300      	movs	r3, #0
 80016b4:	603b      	str	r3, [r7, #0]
 80016b6:	4b44      	ldr	r3, [pc, #272]	; (80017c8 <MX_GPIO_Init+0x19c>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	4a43      	ldr	r2, [pc, #268]	; (80017c8 <MX_GPIO_Init+0x19c>)
 80016bc:	f043 0308 	orr.w	r3, r3, #8
 80016c0:	6313      	str	r3, [r2, #48]	; 0x30
 80016c2:	4b41      	ldr	r3, [pc, #260]	; (80017c8 <MX_GPIO_Init+0x19c>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	f003 0308 	and.w	r3, r3, #8
 80016ca:	603b      	str	r3, [r7, #0]
 80016cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED10_Pin|RF_EMITTER_Pin|D_C_Pin|DIAGONAL_EMITTER_Pin
 80016ce:	2200      	movs	r2, #0
 80016d0:	f641 51e7 	movw	r1, #7655	; 0x1de7
 80016d4:	483d      	ldr	r0, [pc, #244]	; (80017cc <MX_GPIO_Init+0x1a0>)
 80016d6:	f001 ff39 	bl	800354c <HAL_GPIO_WritePin>
                          |CE_Pin|LF_EMITTER_Pin|CS_Pin|LED3_Pin
                          |LED4_Pin|LED5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED11_Pin|LED9_Pin|LED8_Pin, GPIO_PIN_RESET);
 80016da:	2200      	movs	r2, #0
 80016dc:	f641 0110 	movw	r1, #6160	; 0x1810
 80016e0:	483b      	ldr	r0, [pc, #236]	; (80017d0 <MX_GPIO_Init+0x1a4>)
 80016e2:	f001 ff33 	bl	800354c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED7_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 80016e6:	2200      	movs	r2, #0
 80016e8:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 80016ec:	4839      	ldr	r0, [pc, #228]	; (80017d4 <MX_GPIO_Init+0x1a8>)
 80016ee:	f001 ff2d 	bl	800354c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 80016f2:	2200      	movs	r2, #0
 80016f4:	2104      	movs	r1, #4
 80016f6:	4838      	ldr	r0, [pc, #224]	; (80017d8 <MX_GPIO_Init+0x1ac>)
 80016f8:	f001 ff28 	bl	800354c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TB1_Pin */
  GPIO_InitStruct.Pin = TB1_Pin;
 80016fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001700:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001702:	2300      	movs	r3, #0
 8001704:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TB1_GPIO_Port, &GPIO_InitStruct);
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	4619      	mov	r1, r3
 8001710:	482e      	ldr	r0, [pc, #184]	; (80017cc <MX_GPIO_Init+0x1a0>)
 8001712:	f001 fd7f 	bl	8003214 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED10_Pin RF_EMITTER_Pin D_C_Pin DIAGONAL_EMITTER_Pin
                           CE_Pin LF_EMITTER_Pin CS_Pin LED3_Pin
                           LED4_Pin LED5_Pin */
  GPIO_InitStruct.Pin = LED10_Pin|RF_EMITTER_Pin|D_C_Pin|DIAGONAL_EMITTER_Pin
 8001716:	f641 53e7 	movw	r3, #7655	; 0x1de7
 800171a:	617b      	str	r3, [r7, #20]
                          |CE_Pin|LF_EMITTER_Pin|CS_Pin|LED3_Pin
                          |LED4_Pin|LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800171c:	2301      	movs	r3, #1
 800171e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001724:	2300      	movs	r3, #0
 8001726:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	4619      	mov	r1, r3
 800172e:	4827      	ldr	r0, [pc, #156]	; (80017cc <MX_GPIO_Init+0x1a0>)
 8001730:	f001 fd70 	bl	8003214 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRDY_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin;
 8001734:	2308      	movs	r3, #8
 8001736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001738:	2300      	movs	r3, #0
 800173a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173c:	2300      	movs	r3, #0
 800173e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DRDY_GPIO_Port, &GPIO_InitStruct);
 8001740:	f107 0314 	add.w	r3, r7, #20
 8001744:	4619      	mov	r1, r3
 8001746:	4823      	ldr	r0, [pc, #140]	; (80017d4 <MX_GPIO_Init+0x1a8>)
 8001748:	f001 fd64 	bl	8003214 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 INT_Pin MISO_Pin BOOT0_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|INT_Pin|MISO_Pin|BOOT0_Pin;
 800174c:	f244 4324 	movw	r3, #17444	; 0x4424
 8001750:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001752:	2300      	movs	r3, #0
 8001754:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175a:	f107 0314 	add.w	r3, r7, #20
 800175e:	4619      	mov	r1, r3
 8001760:	481b      	ldr	r0, [pc, #108]	; (80017d0 <MX_GPIO_Init+0x1a4>)
 8001762:	f001 fd57 	bl	8003214 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED11_Pin LED9_Pin LED8_Pin */
  GPIO_InitStruct.Pin = LED11_Pin|LED9_Pin|LED8_Pin;
 8001766:	f641 0310 	movw	r3, #6160	; 0x1810
 800176a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176c:	2301      	movs	r3, #1
 800176e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001774:	2300      	movs	r3, #0
 8001776:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001778:	f107 0314 	add.w	r3, r7, #20
 800177c:	4619      	mov	r1, r3
 800177e:	4814      	ldr	r0, [pc, #80]	; (80017d0 <MX_GPIO_Init+0x1a4>)
 8001780:	f001 fd48 	bl	8003214 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED7_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED7_Pin|LED1_Pin|LED2_Pin;
 8001784:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8001788:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178a:	2301      	movs	r3, #1
 800178c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001796:	f107 0314 	add.w	r3, r7, #20
 800179a:	4619      	mov	r1, r3
 800179c:	480d      	ldr	r0, [pc, #52]	; (80017d4 <MX_GPIO_Init+0x1a8>)
 800179e:	f001 fd39 	bl	8003214 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED6_Pin */
  GPIO_InitStruct.Pin = LED6_Pin;
 80017a2:	2304      	movs	r3, #4
 80017a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a6:	2301      	movs	r3, #1
 80017a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ae:	2300      	movs	r3, #0
 80017b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED6_GPIO_Port, &GPIO_InitStruct);
 80017b2:	f107 0314 	add.w	r3, r7, #20
 80017b6:	4619      	mov	r1, r3
 80017b8:	4807      	ldr	r0, [pc, #28]	; (80017d8 <MX_GPIO_Init+0x1ac>)
 80017ba:	f001 fd2b 	bl	8003214 <HAL_GPIO_Init>
}
 80017be:	bf00      	nop
 80017c0:	3728      	adds	r7, #40	; 0x28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40023800 	.word	0x40023800
 80017cc:	40020800 	.word	0x40020800
 80017d0:	40020400 	.word	0x40020400
 80017d4:	40020000 	.word	0x40020000
 80017d8:	40020c00 	.word	0x40020c00

080017dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017e0:	b672      	cpsid	i
}
 80017e2:	bf00      	nop
  __disable_irq();
  while (1);
 80017e4:	e7fe      	b.n	80017e4 <Error_Handler+0x8>
	...

080017e8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	4b10      	ldr	r3, [pc, #64]	; (8001834 <HAL_MspInit+0x4c>)
 80017f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f6:	4a0f      	ldr	r2, [pc, #60]	; (8001834 <HAL_MspInit+0x4c>)
 80017f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017fc:	6453      	str	r3, [r2, #68]	; 0x44
 80017fe:	4b0d      	ldr	r3, [pc, #52]	; (8001834 <HAL_MspInit+0x4c>)
 8001800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001802:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	603b      	str	r3, [r7, #0]
 800180e:	4b09      	ldr	r3, [pc, #36]	; (8001834 <HAL_MspInit+0x4c>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001812:	4a08      	ldr	r2, [pc, #32]	; (8001834 <HAL_MspInit+0x4c>)
 8001814:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001818:	6413      	str	r3, [r2, #64]	; 0x40
 800181a:	4b06      	ldr	r3, [pc, #24]	; (8001834 <HAL_MspInit+0x4c>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001822:	603b      	str	r3, [r7, #0]
 8001824:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	40023800 	.word	0x40023800

08001838 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b08c      	sub	sp, #48	; 0x30
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001840:	f107 031c 	add.w	r3, r7, #28
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
 800184e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a49      	ldr	r2, [pc, #292]	; (800197c <HAL_ADC_MspInit+0x144>)
 8001856:	4293      	cmp	r3, r2
 8001858:	f040 808b 	bne.w	8001972 <HAL_ADC_MspInit+0x13a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800185c:	2300      	movs	r3, #0
 800185e:	61bb      	str	r3, [r7, #24]
 8001860:	4b47      	ldr	r3, [pc, #284]	; (8001980 <HAL_ADC_MspInit+0x148>)
 8001862:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001864:	4a46      	ldr	r2, [pc, #280]	; (8001980 <HAL_ADC_MspInit+0x148>)
 8001866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800186a:	6453      	str	r3, [r2, #68]	; 0x44
 800186c:	4b44      	ldr	r3, [pc, #272]	; (8001980 <HAL_ADC_MspInit+0x148>)
 800186e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001874:	61bb      	str	r3, [r7, #24]
 8001876:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]
 800187c:	4b40      	ldr	r3, [pc, #256]	; (8001980 <HAL_ADC_MspInit+0x148>)
 800187e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001880:	4a3f      	ldr	r2, [pc, #252]	; (8001980 <HAL_ADC_MspInit+0x148>)
 8001882:	f043 0304 	orr.w	r3, r3, #4
 8001886:	6313      	str	r3, [r2, #48]	; 0x30
 8001888:	4b3d      	ldr	r3, [pc, #244]	; (8001980 <HAL_ADC_MspInit+0x148>)
 800188a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188c:	f003 0304 	and.w	r3, r3, #4
 8001890:	617b      	str	r3, [r7, #20]
 8001892:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001894:	2300      	movs	r3, #0
 8001896:	613b      	str	r3, [r7, #16]
 8001898:	4b39      	ldr	r3, [pc, #228]	; (8001980 <HAL_ADC_MspInit+0x148>)
 800189a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189c:	4a38      	ldr	r2, [pc, #224]	; (8001980 <HAL_ADC_MspInit+0x148>)
 800189e:	f043 0301 	orr.w	r3, r3, #1
 80018a2:	6313      	str	r3, [r2, #48]	; 0x30
 80018a4:	4b36      	ldr	r3, [pc, #216]	; (8001980 <HAL_ADC_MspInit+0x148>)
 80018a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a8:	f003 0301 	and.w	r3, r3, #1
 80018ac:	613b      	str	r3, [r7, #16]
 80018ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b0:	2300      	movs	r3, #0
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	4b32      	ldr	r3, [pc, #200]	; (8001980 <HAL_ADC_MspInit+0x148>)
 80018b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b8:	4a31      	ldr	r2, [pc, #196]	; (8001980 <HAL_ADC_MspInit+0x148>)
 80018ba:	f043 0302 	orr.w	r3, r3, #2
 80018be:	6313      	str	r3, [r2, #48]	; 0x30
 80018c0:	4b2f      	ldr	r3, [pc, #188]	; (8001980 <HAL_ADC_MspInit+0x148>)
 80018c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PC4     ------> ADC1_IN14
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = VOL_METER_Pin|R_RECEIVER_Pin;
 80018cc:	2318      	movs	r3, #24
 80018ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018d0:	2303      	movs	r3, #3
 80018d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d8:	f107 031c 	add.w	r3, r7, #28
 80018dc:	4619      	mov	r1, r3
 80018de:	4829      	ldr	r0, [pc, #164]	; (8001984 <HAL_ADC_MspInit+0x14c>)
 80018e0:	f001 fc98 	bl	8003214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RF_RECEIVER_Pin;
 80018e4:	2310      	movs	r3, #16
 80018e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018e8:	2303      	movs	r3, #3
 80018ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(RF_RECEIVER_GPIO_Port, &GPIO_InitStruct);
 80018f0:	f107 031c 	add.w	r3, r7, #28
 80018f4:	4619      	mov	r1, r3
 80018f6:	4824      	ldr	r0, [pc, #144]	; (8001988 <HAL_ADC_MspInit+0x150>)
 80018f8:	f001 fc8c 	bl	8003214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = L_RECEIVER_Pin|LF_RECEIVER_Pin;
 80018fc:	2303      	movs	r3, #3
 80018fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001900:	2303      	movs	r3, #3
 8001902:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001908:	f107 031c 	add.w	r3, r7, #28
 800190c:	4619      	mov	r1, r3
 800190e:	481f      	ldr	r0, [pc, #124]	; (800198c <HAL_ADC_MspInit+0x154>)
 8001910:	f001 fc80 	bl	8003214 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001914:	4b1e      	ldr	r3, [pc, #120]	; (8001990 <HAL_ADC_MspInit+0x158>)
 8001916:	4a1f      	ldr	r2, [pc, #124]	; (8001994 <HAL_ADC_MspInit+0x15c>)
 8001918:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800191a:	4b1d      	ldr	r3, [pc, #116]	; (8001990 <HAL_ADC_MspInit+0x158>)
 800191c:	2200      	movs	r2, #0
 800191e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001920:	4b1b      	ldr	r3, [pc, #108]	; (8001990 <HAL_ADC_MspInit+0x158>)
 8001922:	2200      	movs	r2, #0
 8001924:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001926:	4b1a      	ldr	r3, [pc, #104]	; (8001990 <HAL_ADC_MspInit+0x158>)
 8001928:	2200      	movs	r2, #0
 800192a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800192c:	4b18      	ldr	r3, [pc, #96]	; (8001990 <HAL_ADC_MspInit+0x158>)
 800192e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001932:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001934:	4b16      	ldr	r3, [pc, #88]	; (8001990 <HAL_ADC_MspInit+0x158>)
 8001936:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800193a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800193c:	4b14      	ldr	r3, [pc, #80]	; (8001990 <HAL_ADC_MspInit+0x158>)
 800193e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001942:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001944:	4b12      	ldr	r3, [pc, #72]	; (8001990 <HAL_ADC_MspInit+0x158>)
 8001946:	2200      	movs	r2, #0
 8001948:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800194a:	4b11      	ldr	r3, [pc, #68]	; (8001990 <HAL_ADC_MspInit+0x158>)
 800194c:	2200      	movs	r2, #0
 800194e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001950:	4b0f      	ldr	r3, [pc, #60]	; (8001990 <HAL_ADC_MspInit+0x158>)
 8001952:	2200      	movs	r2, #0
 8001954:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001956:	480e      	ldr	r0, [pc, #56]	; (8001990 <HAL_ADC_MspInit+0x158>)
 8001958:	f001 f972 	bl	8002c40 <HAL_DMA_Init>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <HAL_ADC_MspInit+0x12e>
    {
      Error_Handler();
 8001962:	f7ff ff3b 	bl	80017dc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a09      	ldr	r2, [pc, #36]	; (8001990 <HAL_ADC_MspInit+0x158>)
 800196a:	639a      	str	r2, [r3, #56]	; 0x38
 800196c:	4a08      	ldr	r2, [pc, #32]	; (8001990 <HAL_ADC_MspInit+0x158>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001972:	bf00      	nop
 8001974:	3730      	adds	r7, #48	; 0x30
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40012000 	.word	0x40012000
 8001980:	40023800 	.word	0x40023800
 8001984:	40020800 	.word	0x40020800
 8001988:	40020000 	.word	0x40020000
 800198c:	40020400 	.word	0x40020400
 8001990:	2000023c 	.word	0x2000023c
 8001994:	40026410 	.word	0x40026410

08001998 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b08c      	sub	sp, #48	; 0x30
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a0:	f107 031c 	add.w	r3, r7, #28
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
 80019ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a32      	ldr	r2, [pc, #200]	; (8001a80 <HAL_SPI_MspInit+0xe8>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d12c      	bne.n	8001a14 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	61bb      	str	r3, [r7, #24]
 80019be:	4b31      	ldr	r3, [pc, #196]	; (8001a84 <HAL_SPI_MspInit+0xec>)
 80019c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c2:	4a30      	ldr	r2, [pc, #192]	; (8001a84 <HAL_SPI_MspInit+0xec>)
 80019c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019c8:	6453      	str	r3, [r2, #68]	; 0x44
 80019ca:	4b2e      	ldr	r3, [pc, #184]	; (8001a84 <HAL_SPI_MspInit+0xec>)
 80019cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019d2:	61bb      	str	r3, [r7, #24]
 80019d4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	617b      	str	r3, [r7, #20]
 80019da:	4b2a      	ldr	r3, [pc, #168]	; (8001a84 <HAL_SPI_MspInit+0xec>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	4a29      	ldr	r2, [pc, #164]	; (8001a84 <HAL_SPI_MspInit+0xec>)
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	6313      	str	r3, [r2, #48]	; 0x30
 80019e6:	4b27      	ldr	r3, [pc, #156]	; (8001a84 <HAL_SPI_MspInit+0xec>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	617b      	str	r3, [r7, #20]
 80019f0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|SDO_Pin|SDI_Pin;
 80019f2:	23e0      	movs	r3, #224	; 0xe0
 80019f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f6:	2302      	movs	r3, #2
 80019f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fe:	2303      	movs	r3, #3
 8001a00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a02:	2305      	movs	r3, #5
 8001a04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a06:	f107 031c 	add.w	r3, r7, #28
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	481e      	ldr	r0, [pc, #120]	; (8001a88 <HAL_SPI_MspInit+0xf0>)
 8001a0e:	f001 fc01 	bl	8003214 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001a12:	e031      	b.n	8001a78 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a1c      	ldr	r2, [pc, #112]	; (8001a8c <HAL_SPI_MspInit+0xf4>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d12c      	bne.n	8001a78 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	613b      	str	r3, [r7, #16]
 8001a22:	4b18      	ldr	r3, [pc, #96]	; (8001a84 <HAL_SPI_MspInit+0xec>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a26:	4a17      	ldr	r2, [pc, #92]	; (8001a84 <HAL_SPI_MspInit+0xec>)
 8001a28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a2e:	4b15      	ldr	r3, [pc, #84]	; (8001a84 <HAL_SPI_MspInit+0xec>)
 8001a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	4b11      	ldr	r3, [pc, #68]	; (8001a84 <HAL_SPI_MspInit+0xec>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	4a10      	ldr	r2, [pc, #64]	; (8001a84 <HAL_SPI_MspInit+0xec>)
 8001a44:	f043 0302 	orr.w	r3, r3, #2
 8001a48:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4a:	4b0e      	ldr	r3, [pc, #56]	; (8001a84 <HAL_SPI_MspInit+0xec>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CLK_Pin|DATA_IN_Pin;
 8001a56:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001a5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a64:	2303      	movs	r3, #3
 8001a66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a68:	2305      	movs	r3, #5
 8001a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a6c:	f107 031c 	add.w	r3, r7, #28
 8001a70:	4619      	mov	r1, r3
 8001a72:	4807      	ldr	r0, [pc, #28]	; (8001a90 <HAL_SPI_MspInit+0xf8>)
 8001a74:	f001 fbce 	bl	8003214 <HAL_GPIO_Init>
}
 8001a78:	bf00      	nop
 8001a7a:	3730      	adds	r7, #48	; 0x30
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	40013000 	.word	0x40013000
 8001a84:	40023800 	.word	0x40023800
 8001a88:	40020000 	.word	0x40020000
 8001a8c:	40003800 	.word	0x40003800
 8001a90:	40020400 	.word	0x40020400

08001a94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b088      	sub	sp, #32
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a44      	ldr	r2, [pc, #272]	; (8001bb4 <HAL_TIM_Base_MspInit+0x120>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d10e      	bne.n	8001ac4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
 8001aaa:	4b43      	ldr	r3, [pc, #268]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aae:	4a42      	ldr	r2, [pc, #264]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ab6:	4b40      	ldr	r3, [pc, #256]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	61fb      	str	r3, [r7, #28]
 8001ac0:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001ac2:	e072      	b.n	8001baa <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM4)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a3c      	ldr	r2, [pc, #240]	; (8001bbc <HAL_TIM_Base_MspInit+0x128>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d10e      	bne.n	8001aec <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61bb      	str	r3, [r7, #24]
 8001ad2:	4b39      	ldr	r3, [pc, #228]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	4a38      	ldr	r2, [pc, #224]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001ad8:	f043 0304 	orr.w	r3, r3, #4
 8001adc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ade:	4b36      	ldr	r3, [pc, #216]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	f003 0304 	and.w	r3, r3, #4
 8001ae6:	61bb      	str	r3, [r7, #24]
 8001ae8:	69bb      	ldr	r3, [r7, #24]
}
 8001aea:	e05e      	b.n	8001baa <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM6)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a33      	ldr	r2, [pc, #204]	; (8001bc0 <HAL_TIM_Base_MspInit+0x12c>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d10e      	bne.n	8001b14 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	617b      	str	r3, [r7, #20]
 8001afa:	4b2f      	ldr	r3, [pc, #188]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	4a2e      	ldr	r2, [pc, #184]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001b00:	f043 0310 	orr.w	r3, r3, #16
 8001b04:	6413      	str	r3, [r2, #64]	; 0x40
 8001b06:	4b2c      	ldr	r3, [pc, #176]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0a:	f003 0310 	and.w	r3, r3, #16
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	697b      	ldr	r3, [r7, #20]
}
 8001b12:	e04a      	b.n	8001baa <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM9)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a2a      	ldr	r2, [pc, #168]	; (8001bc4 <HAL_TIM_Base_MspInit+0x130>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d10e      	bne.n	8001b3c <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	613b      	str	r3, [r7, #16]
 8001b22:	4b25      	ldr	r3, [pc, #148]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b26:	4a24      	ldr	r2, [pc, #144]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001b28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b2e:	4b22      	ldr	r3, [pc, #136]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b36:	613b      	str	r3, [r7, #16]
 8001b38:	693b      	ldr	r3, [r7, #16]
}
 8001b3a:	e036      	b.n	8001baa <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM13)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a21      	ldr	r2, [pc, #132]	; (8001bc8 <HAL_TIM_Base_MspInit+0x134>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d116      	bne.n	8001b74 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	4b1b      	ldr	r3, [pc, #108]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	4a1a      	ldr	r2, [pc, #104]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001b50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b54:	6413      	str	r3, [r2, #64]	; 0x40
 8001b56:	4b18      	ldr	r3, [pc, #96]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8001b62:	2200      	movs	r2, #0
 8001b64:	2100      	movs	r1, #0
 8001b66:	202c      	movs	r0, #44	; 0x2c
 8001b68:	f001 f833 	bl	8002bd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001b6c:	202c      	movs	r0, #44	; 0x2c
 8001b6e:	f001 f84c 	bl	8002c0a <HAL_NVIC_EnableIRQ>
}
 8001b72:	e01a      	b.n	8001baa <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM14)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a14      	ldr	r2, [pc, #80]	; (8001bcc <HAL_TIM_Base_MspInit+0x138>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d115      	bne.n	8001baa <HAL_TIM_Base_MspInit+0x116>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60bb      	str	r3, [r7, #8]
 8001b82:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	4a0c      	ldr	r2, [pc, #48]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001b88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b8e:	4b0a      	ldr	r3, [pc, #40]	; (8001bb8 <HAL_TIM_Base_MspInit+0x124>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b96:	60bb      	str	r3, [r7, #8]
 8001b98:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	202d      	movs	r0, #45	; 0x2d
 8001ba0:	f001 f817 	bl	8002bd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001ba4:	202d      	movs	r0, #45	; 0x2d
 8001ba6:	f001 f830 	bl	8002c0a <HAL_NVIC_EnableIRQ>
}
 8001baa:	bf00      	nop
 8001bac:	3720      	adds	r7, #32
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40010000 	.word	0x40010000
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	40000800 	.word	0x40000800
 8001bc0:	40001000 	.word	0x40001000
 8001bc4:	40014000 	.word	0x40014000
 8001bc8:	40001c00 	.word	0x40001c00
 8001bcc:	40002000 	.word	0x40002000

08001bd0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08c      	sub	sp, #48	; 0x30
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd8:	f107 031c 	add.w	r3, r7, #28
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bf0:	d14b      	bne.n	8001c8a <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61bb      	str	r3, [r7, #24]
 8001bf6:	4b3f      	ldr	r3, [pc, #252]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	4a3e      	ldr	r2, [pc, #248]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	6413      	str	r3, [r2, #64]	; 0x40
 8001c02:	4b3c      	ldr	r3, [pc, #240]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	61bb      	str	r3, [r7, #24]
 8001c0c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	4b38      	ldr	r3, [pc, #224]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	4a37      	ldr	r2, [pc, #220]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c18:	f043 0301 	orr.w	r3, r3, #1
 8001c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1e:	4b35      	ldr	r3, [pc, #212]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	f003 0301 	and.w	r3, r3, #1
 8001c26:	617b      	str	r3, [r7, #20]
 8001c28:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	613b      	str	r3, [r7, #16]
 8001c2e:	4b31      	ldr	r3, [pc, #196]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c32:	4a30      	ldr	r2, [pc, #192]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c34:	f043 0302 	orr.w	r3, r3, #2
 8001c38:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3a:	4b2e      	ldr	r3, [pc, #184]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	613b      	str	r3, [r7, #16]
 8001c44:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001c46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c50:	2300      	movs	r3, #0
 8001c52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c54:	2300      	movs	r3, #0
 8001c56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5c:	f107 031c 	add.w	r3, r7, #28
 8001c60:	4619      	mov	r1, r3
 8001c62:	4825      	ldr	r0, [pc, #148]	; (8001cf8 <HAL_TIM_Encoder_MspInit+0x128>)
 8001c64:	f001 fad6 	bl	8003214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c68:	2308      	movs	r3, #8
 8001c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c74:	2300      	movs	r3, #0
 8001c76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c7c:	f107 031c 	add.w	r3, r7, #28
 8001c80:	4619      	mov	r1, r3
 8001c82:	481e      	ldr	r0, [pc, #120]	; (8001cfc <HAL_TIM_Encoder_MspInit+0x12c>)
 8001c84:	f001 fac6 	bl	8003214 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001c88:	e030      	b.n	8001cec <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM5)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a1c      	ldr	r2, [pc, #112]	; (8001d00 <HAL_TIM_Encoder_MspInit+0x130>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d12b      	bne.n	8001cec <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001c94:	2300      	movs	r3, #0
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	4b16      	ldr	r3, [pc, #88]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9c:	4a15      	ldr	r2, [pc, #84]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c9e:	f043 0308 	orr.w	r3, r3, #8
 8001ca2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ca4:	4b13      	ldr	r3, [pc, #76]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca8:	f003 0308 	and.w	r3, r3, #8
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	60bb      	str	r3, [r7, #8]
 8001cb4:	4b0f      	ldr	r3, [pc, #60]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb8:	4a0e      	ldr	r2, [pc, #56]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cba:	f043 0301 	orr.w	r3, r3, #1
 8001cbe:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc0:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc4:	f003 0301 	and.w	r3, r3, #1
 8001cc8:	60bb      	str	r3, [r7, #8]
 8001cca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce0:	f107 031c 	add.w	r3, r7, #28
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4804      	ldr	r0, [pc, #16]	; (8001cf8 <HAL_TIM_Encoder_MspInit+0x128>)
 8001ce8:	f001 fa94 	bl	8003214 <HAL_GPIO_Init>
}
 8001cec:	bf00      	nop
 8001cee:	3730      	adds	r7, #48	; 0x30
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40020000 	.word	0x40020000
 8001cfc:	40020400 	.word	0x40020400
 8001d00:	40000c00 	.word	0x40000c00

08001d04 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08a      	sub	sp, #40	; 0x28
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a24      	ldr	r2, [pc, #144]	; (8001db4 <HAL_TIM_MspPostInit+0xb0>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d11f      	bne.n	8001d66 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	613b      	str	r3, [r7, #16]
 8001d2a:	4b23      	ldr	r3, [pc, #140]	; (8001db8 <HAL_TIM_MspPostInit+0xb4>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a22      	ldr	r2, [pc, #136]	; (8001db8 <HAL_TIM_MspPostInit+0xb4>)
 8001d30:	f043 0302 	orr.w	r3, r3, #2
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b20      	ldr	r3, [pc, #128]	; (8001db8 <HAL_TIM_MspPostInit+0xb4>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	613b      	str	r3, [r7, #16]
 8001d40:	693b      	ldr	r3, [r7, #16]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = LPWMA_Pin|LPWMB_Pin|RPWMA_Pin|RPWMB_Pin;
 8001d42:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001d46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d50:	2300      	movs	r3, #0
 8001d52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d54:	2302      	movs	r3, #2
 8001d56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4817      	ldr	r0, [pc, #92]	; (8001dbc <HAL_TIM_MspPostInit+0xb8>)
 8001d60:	f001 fa58 	bl	8003214 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8001d64:	e022      	b.n	8001dac <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM9)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a15      	ldr	r2, [pc, #84]	; (8001dc0 <HAL_TIM_MspPostInit+0xbc>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d11d      	bne.n	8001dac <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d70:	2300      	movs	r3, #0
 8001d72:	60fb      	str	r3, [r7, #12]
 8001d74:	4b10      	ldr	r3, [pc, #64]	; (8001db8 <HAL_TIM_MspPostInit+0xb4>)
 8001d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d78:	4a0f      	ldr	r2, [pc, #60]	; (8001db8 <HAL_TIM_MspPostInit+0xb4>)
 8001d7a:	f043 0301 	orr.w	r3, r3, #1
 8001d7e:	6313      	str	r3, [r2, #48]	; 0x30
 8001d80:	4b0d      	ldr	r3, [pc, #52]	; (8001db8 <HAL_TIM_MspPostInit+0xb4>)
 8001d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d8c:	2304      	movs	r3, #4
 8001d8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d90:	2302      	movs	r3, #2
 8001d92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da0:	f107 0314 	add.w	r3, r7, #20
 8001da4:	4619      	mov	r1, r3
 8001da6:	4807      	ldr	r0, [pc, #28]	; (8001dc4 <HAL_TIM_MspPostInit+0xc0>)
 8001da8:	f001 fa34 	bl	8003214 <HAL_GPIO_Init>
}
 8001dac:	bf00      	nop
 8001dae:	3728      	adds	r7, #40	; 0x28
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40000800 	.word	0x40000800
 8001db8:	40023800 	.word	0x40023800
 8001dbc:	40020400 	.word	0x40020400
 8001dc0:	40014000 	.word	0x40014000
 8001dc4:	40020000 	.word	0x40020000

08001dc8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08a      	sub	sp, #40	; 0x28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd0:	f107 0314 	add.w	r3, r7, #20
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	605a      	str	r2, [r3, #4]
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	60da      	str	r2, [r3, #12]
 8001dde:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a19      	ldr	r2, [pc, #100]	; (8001e4c <HAL_UART_MspInit+0x84>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d12c      	bne.n	8001e44 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	4b18      	ldr	r3, [pc, #96]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df2:	4a17      	ldr	r2, [pc, #92]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001df4:	f043 0310 	orr.w	r3, r3, #16
 8001df8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfe:	f003 0310 	and.w	r3, r3, #16
 8001e02:	613b      	str	r3, [r7, #16]
 8001e04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	4a10      	ldr	r2, [pc, #64]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	6313      	str	r3, [r2, #48]	; 0x30
 8001e16:	4b0e      	ldr	r3, [pc, #56]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8001e22:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e30:	2303      	movs	r3, #3
 8001e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e34:	2307      	movs	r3, #7
 8001e36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e38:	f107 0314 	add.w	r3, r7, #20
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4805      	ldr	r0, [pc, #20]	; (8001e54 <HAL_UART_MspInit+0x8c>)
 8001e40:	f001 f9e8 	bl	8003214 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001e44:	bf00      	nop
 8001e46:	3728      	adds	r7, #40	; 0x28
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40011000 	.word	0x40011000
 8001e50:	40023800 	.word	0x40023800
 8001e54:	40020000 	.word	0x40020000

08001e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001e5c:	f002 f84c 	bl	8003ef8 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e60:	e7fe      	b.n	8001e60 <NMI_Handler+0x8>

08001e62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e62:	b480      	push	{r7}
 8001e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e66:	e7fe      	b.n	8001e66 <HardFault_Handler+0x4>

08001e68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e6c:	e7fe      	b.n	8001e6c <MemManage_Handler+0x4>

08001e6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e72:	e7fe      	b.n	8001e72 <BusFault_Handler+0x4>

08001e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e78:	e7fe      	b.n	8001e78 <UsageFault_Handler+0x4>

08001e7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e8c:	bf00      	nop
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e96:	b480      	push	{r7}
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea8:	f000 f974 	bl	8002194 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eac:	bf00      	nop
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8001eb4:	4802      	ldr	r0, [pc, #8]	; (8001ec0 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001eb6:	f002 fff9 	bl	8004eac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200004b4 	.word	0x200004b4

08001ec4 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001ec8:	4802      	ldr	r0, [pc, #8]	; (8001ed4 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001eca:	f002 ffef 	bl	8004eac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	200004fc 	.word	0x200004fc

08001ed8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001edc:	4802      	ldr	r0, [pc, #8]	; (8001ee8 <DMA2_Stream0_IRQHandler+0x10>)
 8001ede:	f000 ff5d 	bl	8002d9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	2000023c 	.word	0x2000023c

08001eec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return 1;
 8001ef0:	2301      	movs	r3, #1
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <_kill>:

int _kill(int pid, int sig)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f06:	f005 fac3 	bl	8007490 <__errno>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2216      	movs	r2, #22
 8001f0e:	601a      	str	r2, [r3, #0]
  return -1;
 8001f10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <_exit>:

void _exit (int status)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f24:	f04f 31ff 	mov.w	r1, #4294967295
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f7ff ffe7 	bl	8001efc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f2e:	e7fe      	b.n	8001f2e <_exit+0x12>

08001f30 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]
 8001f40:	e00a      	b.n	8001f58 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f42:	f3af 8000 	nop.w
 8001f46:	4601      	mov	r1, r0
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	1c5a      	adds	r2, r3, #1
 8001f4c:	60ba      	str	r2, [r7, #8]
 8001f4e:	b2ca      	uxtb	r2, r1
 8001f50:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	3301      	adds	r3, #1
 8001f56:	617b      	str	r3, [r7, #20]
 8001f58:	697a      	ldr	r2, [r7, #20]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	dbf0      	blt.n	8001f42 <_read+0x12>
  }

  return len;
 8001f60:	687b      	ldr	r3, [r7, #4]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b086      	sub	sp, #24
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	60f8      	str	r0, [r7, #12]
 8001f72:	60b9      	str	r1, [r7, #8]
 8001f74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f76:	2300      	movs	r3, #0
 8001f78:	617b      	str	r3, [r7, #20]
 8001f7a:	e009      	b.n	8001f90 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	1c5a      	adds	r2, r3, #1
 8001f80:	60ba      	str	r2, [r7, #8]
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	697a      	ldr	r2, [r7, #20]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	dbf1      	blt.n	8001f7c <_write+0x12>
  }
  return len;
 8001f98:	687b      	ldr	r3, [r7, #4]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <_close>:

int _close(int file)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001faa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b083      	sub	sp, #12
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
 8001fc2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fca:	605a      	str	r2, [r3, #4]
  return 0;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <_isatty>:

int _isatty(int file)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fe2:	2301      	movs	r3, #1
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3714      	adds	r7, #20
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
	...

0800200c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002014:	4a14      	ldr	r2, [pc, #80]	; (8002068 <_sbrk+0x5c>)
 8002016:	4b15      	ldr	r3, [pc, #84]	; (800206c <_sbrk+0x60>)
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002020:	4b13      	ldr	r3, [pc, #76]	; (8002070 <_sbrk+0x64>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d102      	bne.n	800202e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002028:	4b11      	ldr	r3, [pc, #68]	; (8002070 <_sbrk+0x64>)
 800202a:	4a12      	ldr	r2, [pc, #72]	; (8002074 <_sbrk+0x68>)
 800202c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800202e:	4b10      	ldr	r3, [pc, #64]	; (8002070 <_sbrk+0x64>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4413      	add	r3, r2
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	429a      	cmp	r2, r3
 800203a:	d207      	bcs.n	800204c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800203c:	f005 fa28 	bl	8007490 <__errno>
 8002040:	4603      	mov	r3, r0
 8002042:	220c      	movs	r2, #12
 8002044:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002046:	f04f 33ff 	mov.w	r3, #4294967295
 800204a:	e009      	b.n	8002060 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800204c:	4b08      	ldr	r3, [pc, #32]	; (8002070 <_sbrk+0x64>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002052:	4b07      	ldr	r3, [pc, #28]	; (8002070 <_sbrk+0x64>)
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4413      	add	r3, r2
 800205a:	4a05      	ldr	r2, [pc, #20]	; (8002070 <_sbrk+0x64>)
 800205c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800205e:	68fb      	ldr	r3, [r7, #12]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3718      	adds	r7, #24
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	20020000 	.word	0x20020000
 800206c:	00000400 	.word	0x00000400
 8002070:	20000588 	.word	0x20000588
 8002074:	20000720 	.word	0x20000720

08002078 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800207c:	4b06      	ldr	r3, [pc, #24]	; (8002098 <SystemInit+0x20>)
 800207e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002082:	4a05      	ldr	r2, [pc, #20]	; (8002098 <SystemInit+0x20>)
 8002084:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002088:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800208c:	bf00      	nop
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	e000ed00 	.word	0xe000ed00

0800209c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800209c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020a0:	480d      	ldr	r0, [pc, #52]	; (80020d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80020a2:	490e      	ldr	r1, [pc, #56]	; (80020dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80020a4:	4a0e      	ldr	r2, [pc, #56]	; (80020e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020a8:	e002      	b.n	80020b0 <LoopCopyDataInit>

080020aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ae:	3304      	adds	r3, #4

080020b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020b4:	d3f9      	bcc.n	80020aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020b6:	4a0b      	ldr	r2, [pc, #44]	; (80020e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020b8:	4c0b      	ldr	r4, [pc, #44]	; (80020e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80020ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020bc:	e001      	b.n	80020c2 <LoopFillZerobss>

080020be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020c0:	3204      	adds	r2, #4

080020c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020c4:	d3fb      	bcc.n	80020be <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80020c6:	f7ff ffd7 	bl	8002078 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020ca:	f005 f9e7 	bl	800749c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020ce:	f7fe fee9 	bl	8000ea4 <main>
  bx  lr    
 80020d2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80020d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020dc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80020e0:	0800942c 	.word	0x0800942c
  ldr r2, =_sbss
 80020e4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80020e8:	2000071c 	.word	0x2000071c

080020ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020ec:	e7fe      	b.n	80020ec <ADC_IRQHandler>
	...

080020f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020f4:	4b0e      	ldr	r3, [pc, #56]	; (8002130 <HAL_Init+0x40>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a0d      	ldr	r2, [pc, #52]	; (8002130 <HAL_Init+0x40>)
 80020fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002100:	4b0b      	ldr	r3, [pc, #44]	; (8002130 <HAL_Init+0x40>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a0a      	ldr	r2, [pc, #40]	; (8002130 <HAL_Init+0x40>)
 8002106:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800210a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800210c:	4b08      	ldr	r3, [pc, #32]	; (8002130 <HAL_Init+0x40>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a07      	ldr	r2, [pc, #28]	; (8002130 <HAL_Init+0x40>)
 8002112:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002116:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002118:	2003      	movs	r0, #3
 800211a:	f000 fd4f 	bl	8002bbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800211e:	200f      	movs	r0, #15
 8002120:	f000 f808 	bl	8002134 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002124:	f7ff fb60 	bl	80017e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40023c00 	.word	0x40023c00

08002134 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800213c:	4b12      	ldr	r3, [pc, #72]	; (8002188 <HAL_InitTick+0x54>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	4b12      	ldr	r3, [pc, #72]	; (800218c <HAL_InitTick+0x58>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	4619      	mov	r1, r3
 8002146:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800214a:	fbb3 f3f1 	udiv	r3, r3, r1
 800214e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002152:	4618      	mov	r0, r3
 8002154:	f000 fd67 	bl	8002c26 <HAL_SYSTICK_Config>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e00e      	b.n	8002180 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2b0f      	cmp	r3, #15
 8002166:	d80a      	bhi.n	800217e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002168:	2200      	movs	r2, #0
 800216a:	6879      	ldr	r1, [r7, #4]
 800216c:	f04f 30ff 	mov.w	r0, #4294967295
 8002170:	f000 fd2f 	bl	8002bd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002174:	4a06      	ldr	r2, [pc, #24]	; (8002190 <HAL_InitTick+0x5c>)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800217a:	2300      	movs	r3, #0
 800217c:	e000      	b.n	8002180 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
}
 8002180:	4618      	mov	r0, r3
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20000000 	.word	0x20000000
 800218c:	20000008 	.word	0x20000008
 8002190:	20000004 	.word	0x20000004

08002194 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002198:	4b06      	ldr	r3, [pc, #24]	; (80021b4 <HAL_IncTick+0x20>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	461a      	mov	r2, r3
 800219e:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <HAL_IncTick+0x24>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4413      	add	r3, r2
 80021a4:	4a04      	ldr	r2, [pc, #16]	; (80021b8 <HAL_IncTick+0x24>)
 80021a6:	6013      	str	r3, [r2, #0]
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	20000008 	.word	0x20000008
 80021b8:	2000058c 	.word	0x2000058c

080021bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  return uwTick;
 80021c0:	4b03      	ldr	r3, [pc, #12]	; (80021d0 <HAL_GetTick+0x14>)
 80021c2:	681b      	ldr	r3, [r3, #0]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	2000058c 	.word	0x2000058c

080021d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021dc:	f7ff ffee 	bl	80021bc <HAL_GetTick>
 80021e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ec:	d005      	beq.n	80021fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021ee:	4b0a      	ldr	r3, [pc, #40]	; (8002218 <HAL_Delay+0x44>)
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	461a      	mov	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	4413      	add	r3, r2
 80021f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021fa:	bf00      	nop
 80021fc:	f7ff ffde 	bl	80021bc <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	68fa      	ldr	r2, [r7, #12]
 8002208:	429a      	cmp	r2, r3
 800220a:	d8f7      	bhi.n	80021fc <HAL_Delay+0x28>
  {
  }
}
 800220c:	bf00      	nop
 800220e:	bf00      	nop
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20000008 	.word	0x20000008

0800221c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002224:	2300      	movs	r3, #0
 8002226:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e033      	b.n	800229a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	2b00      	cmp	r3, #0
 8002238:	d109      	bne.n	800224e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f7ff fafc 	bl	8001838 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	f003 0310 	and.w	r3, r3, #16
 8002256:	2b00      	cmp	r3, #0
 8002258:	d118      	bne.n	800228c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002262:	f023 0302 	bic.w	r3, r3, #2
 8002266:	f043 0202 	orr.w	r2, r3, #2
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 fad8 	bl	8002824 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227e:	f023 0303 	bic.w	r3, r3, #3
 8002282:	f043 0201 	orr.w	r2, r3, #1
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	641a      	str	r2, [r3, #64]	; 0x40
 800228a:	e001      	b.n	8002290 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002298:	7bfb      	ldrb	r3, [r7, #15]
}
 800229a:	4618      	mov	r0, r3
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
	...

080022a4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d101      	bne.n	80022be <HAL_ADC_Start+0x1a>
 80022ba:	2302      	movs	r3, #2
 80022bc:	e0b2      	b.n	8002424 <HAL_ADC_Start+0x180>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2201      	movs	r2, #1
 80022c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d018      	beq.n	8002306 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f042 0201 	orr.w	r2, r2, #1
 80022e2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80022e4:	4b52      	ldr	r3, [pc, #328]	; (8002430 <HAL_ADC_Start+0x18c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a52      	ldr	r2, [pc, #328]	; (8002434 <HAL_ADC_Start+0x190>)
 80022ea:	fba2 2303 	umull	r2, r3, r2, r3
 80022ee:	0c9a      	lsrs	r2, r3, #18
 80022f0:	4613      	mov	r3, r2
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	4413      	add	r3, r2
 80022f6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80022f8:	e002      	b.n	8002300 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	3b01      	subs	r3, #1
 80022fe:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d1f9      	bne.n	80022fa <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f003 0301 	and.w	r3, r3, #1
 8002310:	2b01      	cmp	r3, #1
 8002312:	d17a      	bne.n	800240a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002318:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800231c:	f023 0301 	bic.w	r3, r3, #1
 8002320:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002332:	2b00      	cmp	r3, #0
 8002334:	d007      	beq.n	8002346 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800233e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800234e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002352:	d106      	bne.n	8002362 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002358:	f023 0206 	bic.w	r2, r3, #6
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	645a      	str	r2, [r3, #68]	; 0x44
 8002360:	e002      	b.n	8002368 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002370:	4b31      	ldr	r3, [pc, #196]	; (8002438 <HAL_ADC_Start+0x194>)
 8002372:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800237c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f003 031f 	and.w	r3, r3, #31
 8002386:	2b00      	cmp	r3, #0
 8002388:	d12a      	bne.n	80023e0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a2b      	ldr	r2, [pc, #172]	; (800243c <HAL_ADC_Start+0x198>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d015      	beq.n	80023c0 <HAL_ADC_Start+0x11c>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a29      	ldr	r2, [pc, #164]	; (8002440 <HAL_ADC_Start+0x19c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d105      	bne.n	80023aa <HAL_ADC_Start+0x106>
 800239e:	4b26      	ldr	r3, [pc, #152]	; (8002438 <HAL_ADC_Start+0x194>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f003 031f 	and.w	r3, r3, #31
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00a      	beq.n	80023c0 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a25      	ldr	r2, [pc, #148]	; (8002444 <HAL_ADC_Start+0x1a0>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d136      	bne.n	8002422 <HAL_ADC_Start+0x17e>
 80023b4:	4b20      	ldr	r3, [pc, #128]	; (8002438 <HAL_ADC_Start+0x194>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f003 0310 	and.w	r3, r3, #16
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d130      	bne.n	8002422 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d129      	bne.n	8002422 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80023dc:	609a      	str	r2, [r3, #8]
 80023de:	e020      	b.n	8002422 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a15      	ldr	r2, [pc, #84]	; (800243c <HAL_ADC_Start+0x198>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d11b      	bne.n	8002422 <HAL_ADC_Start+0x17e>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d114      	bne.n	8002422 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	e00b      	b.n	8002422 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240e:	f043 0210 	orr.w	r2, r3, #16
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241a:	f043 0201 	orr.w	r2, r3, #1
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3714      	adds	r7, #20
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	20000000 	.word	0x20000000
 8002434:	431bde83 	.word	0x431bde83
 8002438:	40012300 	.word	0x40012300
 800243c:	40012000 	.word	0x40012000
 8002440:	40012100 	.word	0x40012100
 8002444:	40012200 	.word	0x40012200

08002448 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002456:	2b01      	cmp	r3, #1
 8002458:	d101      	bne.n	800245e <HAL_ADC_Stop+0x16>
 800245a:	2302      	movs	r3, #2
 800245c:	e021      	b.n	80024a2 <HAL_ADC_Stop+0x5a>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2201      	movs	r2, #1
 8002462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f022 0201 	bic.w	r2, r2, #1
 8002474:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	2b00      	cmp	r3, #0
 8002482:	d109      	bne.n	8002498 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002488:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800248c:	f023 0301 	bic.w	r3, r3, #1
 8002490:	f043 0201 	orr.w	r2, r3, #1
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b084      	sub	sp, #16
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
 80024b6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024ca:	d113      	bne.n	80024f4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80024d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024da:	d10b      	bne.n	80024f4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e0:	f043 0220 	orr.w	r2, r3, #32
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e063      	b.n	80025bc <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80024f4:	f7ff fe62 	bl	80021bc <HAL_GetTick>
 80024f8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80024fa:	e021      	b.n	8002540 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002502:	d01d      	beq.n	8002540 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d007      	beq.n	800251a <HAL_ADC_PollForConversion+0x6c>
 800250a:	f7ff fe57 	bl	80021bc <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	429a      	cmp	r2, r3
 8002518:	d212      	bcs.n	8002540 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0302 	and.w	r3, r3, #2
 8002524:	2b02      	cmp	r3, #2
 8002526:	d00b      	beq.n	8002540 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252c:	f043 0204 	orr.w	r2, r3, #4
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e03d      	b.n	80025bc <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b02      	cmp	r3, #2
 800254c:	d1d6      	bne.n	80024fc <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f06f 0212 	mvn.w	r2, #18
 8002556:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d123      	bne.n	80025ba <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002576:	2b00      	cmp	r3, #0
 8002578:	d11f      	bne.n	80025ba <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002580:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002584:	2b00      	cmp	r3, #0
 8002586:	d006      	beq.n	8002596 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002592:	2b00      	cmp	r3, #0
 8002594:	d111      	bne.n	80025ba <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d105      	bne.n	80025ba <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	f043 0201 	orr.w	r2, r3, #1
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3710      	adds	r7, #16
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
	...

080025e0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80025ea:	2300      	movs	r3, #0
 80025ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d101      	bne.n	80025fc <HAL_ADC_ConfigChannel+0x1c>
 80025f8:	2302      	movs	r3, #2
 80025fa:	e105      	b.n	8002808 <HAL_ADC_ConfigChannel+0x228>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2b09      	cmp	r3, #9
 800260a:	d925      	bls.n	8002658 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68d9      	ldr	r1, [r3, #12]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	b29b      	uxth	r3, r3
 8002618:	461a      	mov	r2, r3
 800261a:	4613      	mov	r3, r2
 800261c:	005b      	lsls	r3, r3, #1
 800261e:	4413      	add	r3, r2
 8002620:	3b1e      	subs	r3, #30
 8002622:	2207      	movs	r2, #7
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	43da      	mvns	r2, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	400a      	ands	r2, r1
 8002630:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68d9      	ldr	r1, [r3, #12]
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	689a      	ldr	r2, [r3, #8]
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	b29b      	uxth	r3, r3
 8002642:	4618      	mov	r0, r3
 8002644:	4603      	mov	r3, r0
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	4403      	add	r3, r0
 800264a:	3b1e      	subs	r3, #30
 800264c:	409a      	lsls	r2, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	430a      	orrs	r2, r1
 8002654:	60da      	str	r2, [r3, #12]
 8002656:	e022      	b.n	800269e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6919      	ldr	r1, [r3, #16]
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	b29b      	uxth	r3, r3
 8002664:	461a      	mov	r2, r3
 8002666:	4613      	mov	r3, r2
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	4413      	add	r3, r2
 800266c:	2207      	movs	r2, #7
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	43da      	mvns	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	400a      	ands	r2, r1
 800267a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6919      	ldr	r1, [r3, #16]
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	689a      	ldr	r2, [r3, #8]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	b29b      	uxth	r3, r3
 800268c:	4618      	mov	r0, r3
 800268e:	4603      	mov	r3, r0
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	4403      	add	r3, r0
 8002694:	409a      	lsls	r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	430a      	orrs	r2, r1
 800269c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	2b06      	cmp	r3, #6
 80026a4:	d824      	bhi.n	80026f0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685a      	ldr	r2, [r3, #4]
 80026b0:	4613      	mov	r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4413      	add	r3, r2
 80026b6:	3b05      	subs	r3, #5
 80026b8:	221f      	movs	r2, #31
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	43da      	mvns	r2, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	400a      	ands	r2, r1
 80026c6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	4618      	mov	r0, r3
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685a      	ldr	r2, [r3, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4413      	add	r3, r2
 80026e0:	3b05      	subs	r3, #5
 80026e2:	fa00 f203 	lsl.w	r2, r0, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	430a      	orrs	r2, r1
 80026ec:	635a      	str	r2, [r3, #52]	; 0x34
 80026ee:	e04c      	b.n	800278a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	2b0c      	cmp	r3, #12
 80026f6:	d824      	bhi.n	8002742 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685a      	ldr	r2, [r3, #4]
 8002702:	4613      	mov	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	4413      	add	r3, r2
 8002708:	3b23      	subs	r3, #35	; 0x23
 800270a:	221f      	movs	r2, #31
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	43da      	mvns	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	400a      	ands	r2, r1
 8002718:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	b29b      	uxth	r3, r3
 8002726:	4618      	mov	r0, r3
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	4613      	mov	r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4413      	add	r3, r2
 8002732:	3b23      	subs	r3, #35	; 0x23
 8002734:	fa00 f203 	lsl.w	r2, r0, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	430a      	orrs	r2, r1
 800273e:	631a      	str	r2, [r3, #48]	; 0x30
 8002740:	e023      	b.n	800278a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	4613      	mov	r3, r2
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	4413      	add	r3, r2
 8002752:	3b41      	subs	r3, #65	; 0x41
 8002754:	221f      	movs	r2, #31
 8002756:	fa02 f303 	lsl.w	r3, r2, r3
 800275a:	43da      	mvns	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	400a      	ands	r2, r1
 8002762:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	b29b      	uxth	r3, r3
 8002770:	4618      	mov	r0, r3
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685a      	ldr	r2, [r3, #4]
 8002776:	4613      	mov	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	4413      	add	r3, r2
 800277c:	3b41      	subs	r3, #65	; 0x41
 800277e:	fa00 f203 	lsl.w	r2, r0, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800278a:	4b22      	ldr	r3, [pc, #136]	; (8002814 <HAL_ADC_ConfigChannel+0x234>)
 800278c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a21      	ldr	r2, [pc, #132]	; (8002818 <HAL_ADC_ConfigChannel+0x238>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d109      	bne.n	80027ac <HAL_ADC_ConfigChannel+0x1cc>
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2b12      	cmp	r3, #18
 800279e:	d105      	bne.n	80027ac <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a19      	ldr	r2, [pc, #100]	; (8002818 <HAL_ADC_ConfigChannel+0x238>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d123      	bne.n	80027fe <HAL_ADC_ConfigChannel+0x21e>
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2b10      	cmp	r3, #16
 80027bc:	d003      	beq.n	80027c6 <HAL_ADC_ConfigChannel+0x1e6>
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2b11      	cmp	r3, #17
 80027c4:	d11b      	bne.n	80027fe <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2b10      	cmp	r3, #16
 80027d8:	d111      	bne.n	80027fe <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027da:	4b10      	ldr	r3, [pc, #64]	; (800281c <HAL_ADC_ConfigChannel+0x23c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a10      	ldr	r2, [pc, #64]	; (8002820 <HAL_ADC_ConfigChannel+0x240>)
 80027e0:	fba2 2303 	umull	r2, r3, r2, r3
 80027e4:	0c9a      	lsrs	r2, r3, #18
 80027e6:	4613      	mov	r3, r2
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	4413      	add	r3, r2
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027f0:	e002      	b.n	80027f8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	3b01      	subs	r3, #1
 80027f6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1f9      	bne.n	80027f2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	40012300 	.word	0x40012300
 8002818:	40012000 	.word	0x40012000
 800281c:	20000000 	.word	0x20000000
 8002820:	431bde83 	.word	0x431bde83

08002824 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800282c:	4b79      	ldr	r3, [pc, #484]	; (8002a14 <ADC_Init+0x1f0>)
 800282e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	431a      	orrs	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	685a      	ldr	r2, [r3, #4]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002858:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	6859      	ldr	r1, [r3, #4]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	021a      	lsls	r2, r3, #8
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	430a      	orrs	r2, r1
 800286c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800287c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6859      	ldr	r1, [r3, #4]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	430a      	orrs	r2, r1
 800288e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	689a      	ldr	r2, [r3, #8]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800289e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6899      	ldr	r1, [r3, #8]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68da      	ldr	r2, [r3, #12]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	430a      	orrs	r2, r1
 80028b0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b6:	4a58      	ldr	r2, [pc, #352]	; (8002a18 <ADC_Init+0x1f4>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d022      	beq.n	8002902 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689a      	ldr	r2, [r3, #8]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028ca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	6899      	ldr	r1, [r3, #8]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	430a      	orrs	r2, r1
 80028dc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689a      	ldr	r2, [r3, #8]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6899      	ldr	r1, [r3, #8]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	430a      	orrs	r2, r1
 80028fe:	609a      	str	r2, [r3, #8]
 8002900:	e00f      	b.n	8002922 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002910:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002920:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 0202 	bic.w	r2, r2, #2
 8002930:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	6899      	ldr	r1, [r3, #8]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	7e1b      	ldrb	r3, [r3, #24]
 800293c:	005a      	lsls	r2, r3, #1
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	430a      	orrs	r2, r1
 8002944:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f893 3020 	ldrb.w	r3, [r3, #32]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d01b      	beq.n	8002988 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	685a      	ldr	r2, [r3, #4]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800295e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800296e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6859      	ldr	r1, [r3, #4]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297a:	3b01      	subs	r3, #1
 800297c:	035a      	lsls	r2, r3, #13
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	e007      	b.n	8002998 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002996:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80029a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	3b01      	subs	r3, #1
 80029b4:	051a      	lsls	r2, r3, #20
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	430a      	orrs	r2, r1
 80029bc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80029cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6899      	ldr	r1, [r3, #8]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029da:	025a      	lsls	r2, r3, #9
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689a      	ldr	r2, [r3, #8]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6899      	ldr	r1, [r3, #8]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	029a      	lsls	r2, r3, #10
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	430a      	orrs	r2, r1
 8002a06:	609a      	str	r2, [r3, #8]
}
 8002a08:	bf00      	nop
 8002a0a:	3714      	adds	r7, #20
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr
 8002a14:	40012300 	.word	0x40012300
 8002a18:	0f000001 	.word	0x0f000001

08002a1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f003 0307 	and.w	r3, r3, #7
 8002a2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a2c:	4b0c      	ldr	r3, [pc, #48]	; (8002a60 <__NVIC_SetPriorityGrouping+0x44>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a38:	4013      	ands	r3, r2
 8002a3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a4e:	4a04      	ldr	r2, [pc, #16]	; (8002a60 <__NVIC_SetPriorityGrouping+0x44>)
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	60d3      	str	r3, [r2, #12]
}
 8002a54:	bf00      	nop
 8002a56:	3714      	adds	r7, #20
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	e000ed00 	.word	0xe000ed00

08002a64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a68:	4b04      	ldr	r3, [pc, #16]	; (8002a7c <__NVIC_GetPriorityGrouping+0x18>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	0a1b      	lsrs	r3, r3, #8
 8002a6e:	f003 0307 	and.w	r3, r3, #7
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	e000ed00 	.word	0xe000ed00

08002a80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	db0b      	blt.n	8002aaa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a92:	79fb      	ldrb	r3, [r7, #7]
 8002a94:	f003 021f 	and.w	r2, r3, #31
 8002a98:	4907      	ldr	r1, [pc, #28]	; (8002ab8 <__NVIC_EnableIRQ+0x38>)
 8002a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9e:	095b      	lsrs	r3, r3, #5
 8002aa0:	2001      	movs	r0, #1
 8002aa2:	fa00 f202 	lsl.w	r2, r0, r2
 8002aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002aaa:	bf00      	nop
 8002aac:	370c      	adds	r7, #12
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	e000e100 	.word	0xe000e100

08002abc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	6039      	str	r1, [r7, #0]
 8002ac6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	db0a      	blt.n	8002ae6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	b2da      	uxtb	r2, r3
 8002ad4:	490c      	ldr	r1, [pc, #48]	; (8002b08 <__NVIC_SetPriority+0x4c>)
 8002ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ada:	0112      	lsls	r2, r2, #4
 8002adc:	b2d2      	uxtb	r2, r2
 8002ade:	440b      	add	r3, r1
 8002ae0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ae4:	e00a      	b.n	8002afc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	b2da      	uxtb	r2, r3
 8002aea:	4908      	ldr	r1, [pc, #32]	; (8002b0c <__NVIC_SetPriority+0x50>)
 8002aec:	79fb      	ldrb	r3, [r7, #7]
 8002aee:	f003 030f 	and.w	r3, r3, #15
 8002af2:	3b04      	subs	r3, #4
 8002af4:	0112      	lsls	r2, r2, #4
 8002af6:	b2d2      	uxtb	r2, r2
 8002af8:	440b      	add	r3, r1
 8002afa:	761a      	strb	r2, [r3, #24]
}
 8002afc:	bf00      	nop
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	e000e100 	.word	0xe000e100
 8002b0c:	e000ed00 	.word	0xe000ed00

08002b10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b089      	sub	sp, #36	; 0x24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	f1c3 0307 	rsb	r3, r3, #7
 8002b2a:	2b04      	cmp	r3, #4
 8002b2c:	bf28      	it	cs
 8002b2e:	2304      	movcs	r3, #4
 8002b30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	3304      	adds	r3, #4
 8002b36:	2b06      	cmp	r3, #6
 8002b38:	d902      	bls.n	8002b40 <NVIC_EncodePriority+0x30>
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	3b03      	subs	r3, #3
 8002b3e:	e000      	b.n	8002b42 <NVIC_EncodePriority+0x32>
 8002b40:	2300      	movs	r3, #0
 8002b42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b44:	f04f 32ff 	mov.w	r2, #4294967295
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4e:	43da      	mvns	r2, r3
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	401a      	ands	r2, r3
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b58:	f04f 31ff 	mov.w	r1, #4294967295
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b62:	43d9      	mvns	r1, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b68:	4313      	orrs	r3, r2
         );
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3724      	adds	r7, #36	; 0x24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
	...

08002b78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3b01      	subs	r3, #1
 8002b84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b88:	d301      	bcc.n	8002b8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e00f      	b.n	8002bae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b8e:	4a0a      	ldr	r2, [pc, #40]	; (8002bb8 <SysTick_Config+0x40>)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	3b01      	subs	r3, #1
 8002b94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b96:	210f      	movs	r1, #15
 8002b98:	f04f 30ff 	mov.w	r0, #4294967295
 8002b9c:	f7ff ff8e 	bl	8002abc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ba0:	4b05      	ldr	r3, [pc, #20]	; (8002bb8 <SysTick_Config+0x40>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ba6:	4b04      	ldr	r3, [pc, #16]	; (8002bb8 <SysTick_Config+0x40>)
 8002ba8:	2207      	movs	r2, #7
 8002baa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3708      	adds	r7, #8
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	e000e010 	.word	0xe000e010

08002bbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f7ff ff29 	bl	8002a1c <__NVIC_SetPriorityGrouping>
}
 8002bca:	bf00      	nop
 8002bcc:	3708      	adds	r7, #8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}

08002bd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b086      	sub	sp, #24
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	4603      	mov	r3, r0
 8002bda:	60b9      	str	r1, [r7, #8]
 8002bdc:	607a      	str	r2, [r7, #4]
 8002bde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002be0:	2300      	movs	r3, #0
 8002be2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002be4:	f7ff ff3e 	bl	8002a64 <__NVIC_GetPriorityGrouping>
 8002be8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	68b9      	ldr	r1, [r7, #8]
 8002bee:	6978      	ldr	r0, [r7, #20]
 8002bf0:	f7ff ff8e 	bl	8002b10 <NVIC_EncodePriority>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bfa:	4611      	mov	r1, r2
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff ff5d 	bl	8002abc <__NVIC_SetPriority>
}
 8002c02:	bf00      	nop
 8002c04:	3718      	adds	r7, #24
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b082      	sub	sp, #8
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	4603      	mov	r3, r0
 8002c12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7ff ff31 	bl	8002a80 <__NVIC_EnableIRQ>
}
 8002c1e:	bf00      	nop
 8002c20:	3708      	adds	r7, #8
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}

08002c26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c26:	b580      	push	{r7, lr}
 8002c28:	b082      	sub	sp, #8
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7ff ffa2 	bl	8002b78 <SysTick_Config>
 8002c34:	4603      	mov	r3, r0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
	...

08002c40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c4c:	f7ff fab6 	bl	80021bc <HAL_GetTick>
 8002c50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d101      	bne.n	8002c5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e099      	b.n	8002d90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2202      	movs	r2, #2
 8002c60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 0201 	bic.w	r2, r2, #1
 8002c7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c7c:	e00f      	b.n	8002c9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c7e:	f7ff fa9d 	bl	80021bc <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b05      	cmp	r3, #5
 8002c8a:	d908      	bls.n	8002c9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2220      	movs	r2, #32
 8002c90:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2203      	movs	r2, #3
 8002c96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e078      	b.n	8002d90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1e8      	bne.n	8002c7e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002cb4:	697a      	ldr	r2, [r7, #20]
 8002cb6:	4b38      	ldr	r3, [pc, #224]	; (8002d98 <HAL_DMA_Init+0x158>)
 8002cb8:	4013      	ands	r3, r2
 8002cba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	691b      	ldr	r3, [r3, #16]
 8002cd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ce2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a1b      	ldr	r3, [r3, #32]
 8002ce8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf4:	2b04      	cmp	r3, #4
 8002cf6:	d107      	bne.n	8002d08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d00:	4313      	orrs	r3, r2
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	f023 0307 	bic.w	r3, r3, #7
 8002d1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2e:	2b04      	cmp	r3, #4
 8002d30:	d117      	bne.n	8002d62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d00e      	beq.n	8002d62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f000 f9e9 	bl	800311c <DMA_CheckFifoParam>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d008      	beq.n	8002d62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2240      	movs	r2, #64	; 0x40
 8002d54:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e016      	b.n	8002d90 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 f9a0 	bl	80030b0 <DMA_CalcBaseAndBitshift>
 8002d70:	4603      	mov	r3, r0
 8002d72:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d78:	223f      	movs	r2, #63	; 0x3f
 8002d7a:	409a      	lsls	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3718      	adds	r7, #24
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	f010803f 	.word	0xf010803f

08002d9c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002da4:	2300      	movs	r3, #0
 8002da6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002da8:	4b8e      	ldr	r3, [pc, #568]	; (8002fe4 <HAL_DMA_IRQHandler+0x248>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a8e      	ldr	r2, [pc, #568]	; (8002fe8 <HAL_DMA_IRQHandler+0x24c>)
 8002dae:	fba2 2303 	umull	r2, r3, r2, r3
 8002db2:	0a9b      	lsrs	r3, r3, #10
 8002db4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc6:	2208      	movs	r2, #8
 8002dc8:	409a      	lsls	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	4013      	ands	r3, r2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d01a      	beq.n	8002e08 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0304 	and.w	r3, r3, #4
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d013      	beq.n	8002e08 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f022 0204 	bic.w	r2, r2, #4
 8002dee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df4:	2208      	movs	r2, #8
 8002df6:	409a      	lsls	r2, r3
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e00:	f043 0201 	orr.w	r2, r3, #1
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	409a      	lsls	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	4013      	ands	r3, r2
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d012      	beq.n	8002e3e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	695b      	ldr	r3, [r3, #20]
 8002e1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d00b      	beq.n	8002e3e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	409a      	lsls	r2, r3
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e36:	f043 0202 	orr.w	r2, r3, #2
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e42:	2204      	movs	r2, #4
 8002e44:	409a      	lsls	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d012      	beq.n	8002e74 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d00b      	beq.n	8002e74 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e60:	2204      	movs	r2, #4
 8002e62:	409a      	lsls	r2, r3
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e6c:	f043 0204 	orr.w	r2, r3, #4
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e78:	2210      	movs	r2, #16
 8002e7a:	409a      	lsls	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	4013      	ands	r3, r2
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d043      	beq.n	8002f0c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0308 	and.w	r3, r3, #8
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d03c      	beq.n	8002f0c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e96:	2210      	movs	r2, #16
 8002e98:	409a      	lsls	r2, r3
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d018      	beq.n	8002ede <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d108      	bne.n	8002ecc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d024      	beq.n	8002f0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	4798      	blx	r3
 8002eca:	e01f      	b.n	8002f0c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d01b      	beq.n	8002f0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	4798      	blx	r3
 8002edc:	e016      	b.n	8002f0c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d107      	bne.n	8002efc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 0208 	bic.w	r2, r2, #8
 8002efa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d003      	beq.n	8002f0c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f10:	2220      	movs	r2, #32
 8002f12:	409a      	lsls	r2, r3
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	4013      	ands	r3, r2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f000 808f 	beq.w	800303c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0310 	and.w	r3, r3, #16
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 8087 	beq.w	800303c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f32:	2220      	movs	r2, #32
 8002f34:	409a      	lsls	r2, r3
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b05      	cmp	r3, #5
 8002f44:	d136      	bne.n	8002fb4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 0216 	bic.w	r2, r2, #22
 8002f54:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	695a      	ldr	r2, [r3, #20]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f64:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d103      	bne.n	8002f76 <HAL_DMA_IRQHandler+0x1da>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d007      	beq.n	8002f86 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f022 0208 	bic.w	r2, r2, #8
 8002f84:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f8a:	223f      	movs	r2, #63	; 0x3f
 8002f8c:	409a      	lsls	r2, r3
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d07e      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	4798      	blx	r3
        }
        return;
 8002fb2:	e079      	b.n	80030a8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d01d      	beq.n	8002ffe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10d      	bne.n	8002fec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d031      	beq.n	800303c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	4798      	blx	r3
 8002fe0:	e02c      	b.n	800303c <HAL_DMA_IRQHandler+0x2a0>
 8002fe2:	bf00      	nop
 8002fe4:	20000000 	.word	0x20000000
 8002fe8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d023      	beq.n	800303c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	4798      	blx	r3
 8002ffc:	e01e      	b.n	800303c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003008:	2b00      	cmp	r3, #0
 800300a:	d10f      	bne.n	800302c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 0210 	bic.w	r2, r2, #16
 800301a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003030:	2b00      	cmp	r3, #0
 8003032:	d003      	beq.n	800303c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003040:	2b00      	cmp	r3, #0
 8003042:	d032      	beq.n	80030aa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003048:	f003 0301 	and.w	r3, r3, #1
 800304c:	2b00      	cmp	r3, #0
 800304e:	d022      	beq.n	8003096 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2205      	movs	r2, #5
 8003054:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f022 0201 	bic.w	r2, r2, #1
 8003066:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	3301      	adds	r3, #1
 800306c:	60bb      	str	r3, [r7, #8]
 800306e:	697a      	ldr	r2, [r7, #20]
 8003070:	429a      	cmp	r2, r3
 8003072:	d307      	bcc.n	8003084 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f2      	bne.n	8003068 <HAL_DMA_IRQHandler+0x2cc>
 8003082:	e000      	b.n	8003086 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003084:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800309a:	2b00      	cmp	r3, #0
 800309c:	d005      	beq.n	80030aa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	4798      	blx	r3
 80030a6:	e000      	b.n	80030aa <HAL_DMA_IRQHandler+0x30e>
        return;
 80030a8:	bf00      	nop
    }
  }
}
 80030aa:	3718      	adds	r7, #24
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	3b10      	subs	r3, #16
 80030c0:	4a14      	ldr	r2, [pc, #80]	; (8003114 <DMA_CalcBaseAndBitshift+0x64>)
 80030c2:	fba2 2303 	umull	r2, r3, r2, r3
 80030c6:	091b      	lsrs	r3, r3, #4
 80030c8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80030ca:	4a13      	ldr	r2, [pc, #76]	; (8003118 <DMA_CalcBaseAndBitshift+0x68>)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	4413      	add	r3, r2
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	461a      	mov	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2b03      	cmp	r3, #3
 80030dc:	d909      	bls.n	80030f2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80030e6:	f023 0303 	bic.w	r3, r3, #3
 80030ea:	1d1a      	adds	r2, r3, #4
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	659a      	str	r2, [r3, #88]	; 0x58
 80030f0:	e007      	b.n	8003102 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80030fa:	f023 0303 	bic.w	r3, r3, #3
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003106:	4618      	mov	r0, r3
 8003108:	3714      	adds	r7, #20
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	aaaaaaab 	.word	0xaaaaaaab
 8003118:	080090a0 	.word	0x080090a0

0800311c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800311c:	b480      	push	{r7}
 800311e:	b085      	sub	sp, #20
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800312c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d11f      	bne.n	8003176 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	2b03      	cmp	r3, #3
 800313a:	d856      	bhi.n	80031ea <DMA_CheckFifoParam+0xce>
 800313c:	a201      	add	r2, pc, #4	; (adr r2, 8003144 <DMA_CheckFifoParam+0x28>)
 800313e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003142:	bf00      	nop
 8003144:	08003155 	.word	0x08003155
 8003148:	08003167 	.word	0x08003167
 800314c:	08003155 	.word	0x08003155
 8003150:	080031eb 	.word	0x080031eb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003158:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d046      	beq.n	80031ee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003164:	e043      	b.n	80031ee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800316a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800316e:	d140      	bne.n	80031f2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003174:	e03d      	b.n	80031f2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800317e:	d121      	bne.n	80031c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	2b03      	cmp	r3, #3
 8003184:	d837      	bhi.n	80031f6 <DMA_CheckFifoParam+0xda>
 8003186:	a201      	add	r2, pc, #4	; (adr r2, 800318c <DMA_CheckFifoParam+0x70>)
 8003188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318c:	0800319d 	.word	0x0800319d
 8003190:	080031a3 	.word	0x080031a3
 8003194:	0800319d 	.word	0x0800319d
 8003198:	080031b5 	.word	0x080031b5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	73fb      	strb	r3, [r7, #15]
      break;
 80031a0:	e030      	b.n	8003204 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d025      	beq.n	80031fa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031b2:	e022      	b.n	80031fa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031bc:	d11f      	bne.n	80031fe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80031c2:	e01c      	b.n	80031fe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d903      	bls.n	80031d2 <DMA_CheckFifoParam+0xb6>
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	d003      	beq.n	80031d8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80031d0:	e018      	b.n	8003204 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	73fb      	strb	r3, [r7, #15]
      break;
 80031d6:	e015      	b.n	8003204 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d00e      	beq.n	8003202 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	73fb      	strb	r3, [r7, #15]
      break;
 80031e8:	e00b      	b.n	8003202 <DMA_CheckFifoParam+0xe6>
      break;
 80031ea:	bf00      	nop
 80031ec:	e00a      	b.n	8003204 <DMA_CheckFifoParam+0xe8>
      break;
 80031ee:	bf00      	nop
 80031f0:	e008      	b.n	8003204 <DMA_CheckFifoParam+0xe8>
      break;
 80031f2:	bf00      	nop
 80031f4:	e006      	b.n	8003204 <DMA_CheckFifoParam+0xe8>
      break;
 80031f6:	bf00      	nop
 80031f8:	e004      	b.n	8003204 <DMA_CheckFifoParam+0xe8>
      break;
 80031fa:	bf00      	nop
 80031fc:	e002      	b.n	8003204 <DMA_CheckFifoParam+0xe8>
      break;   
 80031fe:	bf00      	nop
 8003200:	e000      	b.n	8003204 <DMA_CheckFifoParam+0xe8>
      break;
 8003202:	bf00      	nop
    }
  } 
  
  return status; 
 8003204:	7bfb      	ldrb	r3, [r7, #15]
}
 8003206:	4618      	mov	r0, r3
 8003208:	3714      	adds	r7, #20
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop

08003214 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003214:	b480      	push	{r7}
 8003216:	b089      	sub	sp, #36	; 0x24
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800321e:	2300      	movs	r3, #0
 8003220:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003222:	2300      	movs	r3, #0
 8003224:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003226:	2300      	movs	r3, #0
 8003228:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800322a:	2300      	movs	r3, #0
 800322c:	61fb      	str	r3, [r7, #28]
 800322e:	e16b      	b.n	8003508 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003230:	2201      	movs	r2, #1
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	fa02 f303 	lsl.w	r3, r2, r3
 8003238:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	697a      	ldr	r2, [r7, #20]
 8003240:	4013      	ands	r3, r2
 8003242:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003244:	693a      	ldr	r2, [r7, #16]
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	429a      	cmp	r2, r3
 800324a:	f040 815a 	bne.w	8003502 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f003 0303 	and.w	r3, r3, #3
 8003256:	2b01      	cmp	r3, #1
 8003258:	d005      	beq.n	8003266 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003262:	2b02      	cmp	r3, #2
 8003264:	d130      	bne.n	80032c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	005b      	lsls	r3, r3, #1
 8003270:	2203      	movs	r2, #3
 8003272:	fa02 f303 	lsl.w	r3, r2, r3
 8003276:	43db      	mvns	r3, r3
 8003278:	69ba      	ldr	r2, [r7, #24]
 800327a:	4013      	ands	r3, r2
 800327c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	68da      	ldr	r2, [r3, #12]
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	fa02 f303 	lsl.w	r3, r2, r3
 800328a:	69ba      	ldr	r2, [r7, #24]
 800328c:	4313      	orrs	r3, r2
 800328e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	69ba      	ldr	r2, [r7, #24]
 8003294:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800329c:	2201      	movs	r2, #1
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	43db      	mvns	r3, r3
 80032a6:	69ba      	ldr	r2, [r7, #24]
 80032a8:	4013      	ands	r3, r2
 80032aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	091b      	lsrs	r3, r3, #4
 80032b2:	f003 0201 	and.w	r2, r3, #1
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	4313      	orrs	r3, r2
 80032c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	69ba      	ldr	r2, [r7, #24]
 80032c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f003 0303 	and.w	r3, r3, #3
 80032d0:	2b03      	cmp	r3, #3
 80032d2:	d017      	beq.n	8003304 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	2203      	movs	r2, #3
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	43db      	mvns	r3, r3
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	4013      	ands	r3, r2
 80032ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	689a      	ldr	r2, [r3, #8]
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	fa02 f303 	lsl.w	r3, r2, r3
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f003 0303 	and.w	r3, r3, #3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d123      	bne.n	8003358 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	08da      	lsrs	r2, r3, #3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	3208      	adds	r2, #8
 8003318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800331c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	f003 0307 	and.w	r3, r3, #7
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	220f      	movs	r2, #15
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	43db      	mvns	r3, r3
 800332e:	69ba      	ldr	r2, [r7, #24]
 8003330:	4013      	ands	r3, r2
 8003332:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	691a      	ldr	r2, [r3, #16]
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	f003 0307 	and.w	r3, r3, #7
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	4313      	orrs	r3, r2
 8003348:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	08da      	lsrs	r2, r3, #3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	3208      	adds	r2, #8
 8003352:	69b9      	ldr	r1, [r7, #24]
 8003354:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	2203      	movs	r2, #3
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	43db      	mvns	r3, r3
 800336a:	69ba      	ldr	r2, [r7, #24]
 800336c:	4013      	ands	r3, r2
 800336e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f003 0203 	and.w	r2, r3, #3
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	4313      	orrs	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	69ba      	ldr	r2, [r7, #24]
 800338a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003394:	2b00      	cmp	r3, #0
 8003396:	f000 80b4 	beq.w	8003502 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800339a:	2300      	movs	r3, #0
 800339c:	60fb      	str	r3, [r7, #12]
 800339e:	4b60      	ldr	r3, [pc, #384]	; (8003520 <HAL_GPIO_Init+0x30c>)
 80033a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a2:	4a5f      	ldr	r2, [pc, #380]	; (8003520 <HAL_GPIO_Init+0x30c>)
 80033a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033a8:	6453      	str	r3, [r2, #68]	; 0x44
 80033aa:	4b5d      	ldr	r3, [pc, #372]	; (8003520 <HAL_GPIO_Init+0x30c>)
 80033ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033b2:	60fb      	str	r3, [r7, #12]
 80033b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033b6:	4a5b      	ldr	r2, [pc, #364]	; (8003524 <HAL_GPIO_Init+0x310>)
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	089b      	lsrs	r3, r3, #2
 80033bc:	3302      	adds	r3, #2
 80033be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	f003 0303 	and.w	r3, r3, #3
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	220f      	movs	r2, #15
 80033ce:	fa02 f303 	lsl.w	r3, r2, r3
 80033d2:	43db      	mvns	r3, r3
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	4013      	ands	r3, r2
 80033d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a52      	ldr	r2, [pc, #328]	; (8003528 <HAL_GPIO_Init+0x314>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d02b      	beq.n	800343a <HAL_GPIO_Init+0x226>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a51      	ldr	r2, [pc, #324]	; (800352c <HAL_GPIO_Init+0x318>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d025      	beq.n	8003436 <HAL_GPIO_Init+0x222>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a50      	ldr	r2, [pc, #320]	; (8003530 <HAL_GPIO_Init+0x31c>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d01f      	beq.n	8003432 <HAL_GPIO_Init+0x21e>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a4f      	ldr	r2, [pc, #316]	; (8003534 <HAL_GPIO_Init+0x320>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d019      	beq.n	800342e <HAL_GPIO_Init+0x21a>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a4e      	ldr	r2, [pc, #312]	; (8003538 <HAL_GPIO_Init+0x324>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d013      	beq.n	800342a <HAL_GPIO_Init+0x216>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a4d      	ldr	r2, [pc, #308]	; (800353c <HAL_GPIO_Init+0x328>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d00d      	beq.n	8003426 <HAL_GPIO_Init+0x212>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a4c      	ldr	r2, [pc, #304]	; (8003540 <HAL_GPIO_Init+0x32c>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d007      	beq.n	8003422 <HAL_GPIO_Init+0x20e>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a4b      	ldr	r2, [pc, #300]	; (8003544 <HAL_GPIO_Init+0x330>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d101      	bne.n	800341e <HAL_GPIO_Init+0x20a>
 800341a:	2307      	movs	r3, #7
 800341c:	e00e      	b.n	800343c <HAL_GPIO_Init+0x228>
 800341e:	2308      	movs	r3, #8
 8003420:	e00c      	b.n	800343c <HAL_GPIO_Init+0x228>
 8003422:	2306      	movs	r3, #6
 8003424:	e00a      	b.n	800343c <HAL_GPIO_Init+0x228>
 8003426:	2305      	movs	r3, #5
 8003428:	e008      	b.n	800343c <HAL_GPIO_Init+0x228>
 800342a:	2304      	movs	r3, #4
 800342c:	e006      	b.n	800343c <HAL_GPIO_Init+0x228>
 800342e:	2303      	movs	r3, #3
 8003430:	e004      	b.n	800343c <HAL_GPIO_Init+0x228>
 8003432:	2302      	movs	r3, #2
 8003434:	e002      	b.n	800343c <HAL_GPIO_Init+0x228>
 8003436:	2301      	movs	r3, #1
 8003438:	e000      	b.n	800343c <HAL_GPIO_Init+0x228>
 800343a:	2300      	movs	r3, #0
 800343c:	69fa      	ldr	r2, [r7, #28]
 800343e:	f002 0203 	and.w	r2, r2, #3
 8003442:	0092      	lsls	r2, r2, #2
 8003444:	4093      	lsls	r3, r2
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	4313      	orrs	r3, r2
 800344a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800344c:	4935      	ldr	r1, [pc, #212]	; (8003524 <HAL_GPIO_Init+0x310>)
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	089b      	lsrs	r3, r3, #2
 8003452:	3302      	adds	r3, #2
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800345a:	4b3b      	ldr	r3, [pc, #236]	; (8003548 <HAL_GPIO_Init+0x334>)
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	43db      	mvns	r3, r3
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	4013      	ands	r3, r2
 8003468:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	4313      	orrs	r3, r2
 800347c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800347e:	4a32      	ldr	r2, [pc, #200]	; (8003548 <HAL_GPIO_Init+0x334>)
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003484:	4b30      	ldr	r3, [pc, #192]	; (8003548 <HAL_GPIO_Init+0x334>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	43db      	mvns	r3, r3
 800348e:	69ba      	ldr	r2, [r7, #24]
 8003490:	4013      	ands	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d003      	beq.n	80034a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034a8:	4a27      	ldr	r2, [pc, #156]	; (8003548 <HAL_GPIO_Init+0x334>)
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034ae:	4b26      	ldr	r3, [pc, #152]	; (8003548 <HAL_GPIO_Init+0x334>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	43db      	mvns	r3, r3
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	4013      	ands	r3, r2
 80034bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d003      	beq.n	80034d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034d2:	4a1d      	ldr	r2, [pc, #116]	; (8003548 <HAL_GPIO_Init+0x334>)
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034d8:	4b1b      	ldr	r3, [pc, #108]	; (8003548 <HAL_GPIO_Init+0x334>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	43db      	mvns	r3, r3
 80034e2:	69ba      	ldr	r2, [r7, #24]
 80034e4:	4013      	ands	r3, r2
 80034e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d003      	beq.n	80034fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80034f4:	69ba      	ldr	r2, [r7, #24]
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034fc:	4a12      	ldr	r2, [pc, #72]	; (8003548 <HAL_GPIO_Init+0x334>)
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	3301      	adds	r3, #1
 8003506:	61fb      	str	r3, [r7, #28]
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	2b0f      	cmp	r3, #15
 800350c:	f67f ae90 	bls.w	8003230 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003510:	bf00      	nop
 8003512:	bf00      	nop
 8003514:	3724      	adds	r7, #36	; 0x24
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	40023800 	.word	0x40023800
 8003524:	40013800 	.word	0x40013800
 8003528:	40020000 	.word	0x40020000
 800352c:	40020400 	.word	0x40020400
 8003530:	40020800 	.word	0x40020800
 8003534:	40020c00 	.word	0x40020c00
 8003538:	40021000 	.word	0x40021000
 800353c:	40021400 	.word	0x40021400
 8003540:	40021800 	.word	0x40021800
 8003544:	40021c00 	.word	0x40021c00
 8003548:	40013c00 	.word	0x40013c00

0800354c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	460b      	mov	r3, r1
 8003556:	807b      	strh	r3, [r7, #2]
 8003558:	4613      	mov	r3, r2
 800355a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800355c:	787b      	ldrb	r3, [r7, #1]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d003      	beq.n	800356a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003562:	887a      	ldrh	r2, [r7, #2]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003568:	e003      	b.n	8003572 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800356a:	887b      	ldrh	r3, [r7, #2]
 800356c:	041a      	lsls	r2, r3, #16
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	619a      	str	r2, [r3, #24]
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800357e:	b480      	push	{r7}
 8003580:	b085      	sub	sp, #20
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
 8003586:	460b      	mov	r3, r1
 8003588:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003590:	887a      	ldrh	r2, [r7, #2]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	4013      	ands	r3, r2
 8003596:	041a      	lsls	r2, r3, #16
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	43d9      	mvns	r1, r3
 800359c:	887b      	ldrh	r3, [r7, #2]
 800359e:	400b      	ands	r3, r1
 80035a0:	431a      	orrs	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	619a      	str	r2, [r3, #24]
}
 80035a6:	bf00      	nop
 80035a8:	3714      	adds	r7, #20
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
	...

080035b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e267      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d075      	beq.n	80036be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035d2:	4b88      	ldr	r3, [pc, #544]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f003 030c 	and.w	r3, r3, #12
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d00c      	beq.n	80035f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035de:	4b85      	ldr	r3, [pc, #532]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035e6:	2b08      	cmp	r3, #8
 80035e8:	d112      	bne.n	8003610 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ea:	4b82      	ldr	r3, [pc, #520]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035f6:	d10b      	bne.n	8003610 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035f8:	4b7e      	ldr	r3, [pc, #504]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d05b      	beq.n	80036bc <HAL_RCC_OscConfig+0x108>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d157      	bne.n	80036bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e242      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003618:	d106      	bne.n	8003628 <HAL_RCC_OscConfig+0x74>
 800361a:	4b76      	ldr	r3, [pc, #472]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a75      	ldr	r2, [pc, #468]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003620:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003624:	6013      	str	r3, [r2, #0]
 8003626:	e01d      	b.n	8003664 <HAL_RCC_OscConfig+0xb0>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003630:	d10c      	bne.n	800364c <HAL_RCC_OscConfig+0x98>
 8003632:	4b70      	ldr	r3, [pc, #448]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a6f      	ldr	r2, [pc, #444]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003638:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800363c:	6013      	str	r3, [r2, #0]
 800363e:	4b6d      	ldr	r3, [pc, #436]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a6c      	ldr	r2, [pc, #432]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003644:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003648:	6013      	str	r3, [r2, #0]
 800364a:	e00b      	b.n	8003664 <HAL_RCC_OscConfig+0xb0>
 800364c:	4b69      	ldr	r3, [pc, #420]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a68      	ldr	r2, [pc, #416]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003652:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003656:	6013      	str	r3, [r2, #0]
 8003658:	4b66      	ldr	r3, [pc, #408]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a65      	ldr	r2, [pc, #404]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 800365e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003662:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d013      	beq.n	8003694 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800366c:	f7fe fda6 	bl	80021bc <HAL_GetTick>
 8003670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003672:	e008      	b.n	8003686 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003674:	f7fe fda2 	bl	80021bc <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	2b64      	cmp	r3, #100	; 0x64
 8003680:	d901      	bls.n	8003686 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	e207      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003686:	4b5b      	ldr	r3, [pc, #364]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d0f0      	beq.n	8003674 <HAL_RCC_OscConfig+0xc0>
 8003692:	e014      	b.n	80036be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003694:	f7fe fd92 	bl	80021bc <HAL_GetTick>
 8003698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800369c:	f7fe fd8e 	bl	80021bc <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b64      	cmp	r3, #100	; 0x64
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e1f3      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036ae:	4b51      	ldr	r3, [pc, #324]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1f0      	bne.n	800369c <HAL_RCC_OscConfig+0xe8>
 80036ba:	e000      	b.n	80036be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d063      	beq.n	8003792 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036ca:	4b4a      	ldr	r3, [pc, #296]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f003 030c 	and.w	r3, r3, #12
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00b      	beq.n	80036ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036d6:	4b47      	ldr	r3, [pc, #284]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036de:	2b08      	cmp	r3, #8
 80036e0:	d11c      	bne.n	800371c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036e2:	4b44      	ldr	r3, [pc, #272]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d116      	bne.n	800371c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ee:	4b41      	ldr	r3, [pc, #260]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <HAL_RCC_OscConfig+0x152>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d001      	beq.n	8003706 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e1c7      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003706:	4b3b      	ldr	r3, [pc, #236]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	4937      	ldr	r1, [pc, #220]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003716:	4313      	orrs	r3, r2
 8003718:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800371a:	e03a      	b.n	8003792 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d020      	beq.n	8003766 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003724:	4b34      	ldr	r3, [pc, #208]	; (80037f8 <HAL_RCC_OscConfig+0x244>)
 8003726:	2201      	movs	r2, #1
 8003728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800372a:	f7fe fd47 	bl	80021bc <HAL_GetTick>
 800372e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003730:	e008      	b.n	8003744 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003732:	f7fe fd43 	bl	80021bc <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b02      	cmp	r3, #2
 800373e:	d901      	bls.n	8003744 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e1a8      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003744:	4b2b      	ldr	r3, [pc, #172]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d0f0      	beq.n	8003732 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003750:	4b28      	ldr	r3, [pc, #160]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	4925      	ldr	r1, [pc, #148]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003760:	4313      	orrs	r3, r2
 8003762:	600b      	str	r3, [r1, #0]
 8003764:	e015      	b.n	8003792 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003766:	4b24      	ldr	r3, [pc, #144]	; (80037f8 <HAL_RCC_OscConfig+0x244>)
 8003768:	2200      	movs	r2, #0
 800376a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376c:	f7fe fd26 	bl	80021bc <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003774:	f7fe fd22 	bl	80021bc <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b02      	cmp	r3, #2
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e187      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003786:	4b1b      	ldr	r3, [pc, #108]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d1f0      	bne.n	8003774 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0308 	and.w	r3, r3, #8
 800379a:	2b00      	cmp	r3, #0
 800379c:	d036      	beq.n	800380c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d016      	beq.n	80037d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037a6:	4b15      	ldr	r3, [pc, #84]	; (80037fc <HAL_RCC_OscConfig+0x248>)
 80037a8:	2201      	movs	r2, #1
 80037aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ac:	f7fe fd06 	bl	80021bc <HAL_GetTick>
 80037b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037b4:	f7fe fd02 	bl	80021bc <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e167      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037c6:	4b0b      	ldr	r3, [pc, #44]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80037c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0f0      	beq.n	80037b4 <HAL_RCC_OscConfig+0x200>
 80037d2:	e01b      	b.n	800380c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037d4:	4b09      	ldr	r3, [pc, #36]	; (80037fc <HAL_RCC_OscConfig+0x248>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037da:	f7fe fcef 	bl	80021bc <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037e0:	e00e      	b.n	8003800 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037e2:	f7fe fceb 	bl	80021bc <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d907      	bls.n	8003800 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e150      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
 80037f4:	40023800 	.word	0x40023800
 80037f8:	42470000 	.word	0x42470000
 80037fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003800:	4b88      	ldr	r3, [pc, #544]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003802:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1ea      	bne.n	80037e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 8097 	beq.w	8003948 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800381a:	2300      	movs	r3, #0
 800381c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800381e:	4b81      	ldr	r3, [pc, #516]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d10f      	bne.n	800384a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800382a:	2300      	movs	r3, #0
 800382c:	60bb      	str	r3, [r7, #8]
 800382e:	4b7d      	ldr	r3, [pc, #500]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003832:	4a7c      	ldr	r2, [pc, #496]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003834:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003838:	6413      	str	r3, [r2, #64]	; 0x40
 800383a:	4b7a      	ldr	r3, [pc, #488]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 800383c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003842:	60bb      	str	r3, [r7, #8]
 8003844:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003846:	2301      	movs	r3, #1
 8003848:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800384a:	4b77      	ldr	r3, [pc, #476]	; (8003a28 <HAL_RCC_OscConfig+0x474>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003852:	2b00      	cmp	r3, #0
 8003854:	d118      	bne.n	8003888 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003856:	4b74      	ldr	r3, [pc, #464]	; (8003a28 <HAL_RCC_OscConfig+0x474>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a73      	ldr	r2, [pc, #460]	; (8003a28 <HAL_RCC_OscConfig+0x474>)
 800385c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003860:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003862:	f7fe fcab 	bl	80021bc <HAL_GetTick>
 8003866:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003868:	e008      	b.n	800387c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800386a:	f7fe fca7 	bl	80021bc <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e10c      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800387c:	4b6a      	ldr	r3, [pc, #424]	; (8003a28 <HAL_RCC_OscConfig+0x474>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0f0      	beq.n	800386a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	2b01      	cmp	r3, #1
 800388e:	d106      	bne.n	800389e <HAL_RCC_OscConfig+0x2ea>
 8003890:	4b64      	ldr	r3, [pc, #400]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003894:	4a63      	ldr	r2, [pc, #396]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003896:	f043 0301 	orr.w	r3, r3, #1
 800389a:	6713      	str	r3, [r2, #112]	; 0x70
 800389c:	e01c      	b.n	80038d8 <HAL_RCC_OscConfig+0x324>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	2b05      	cmp	r3, #5
 80038a4:	d10c      	bne.n	80038c0 <HAL_RCC_OscConfig+0x30c>
 80038a6:	4b5f      	ldr	r3, [pc, #380]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038aa:	4a5e      	ldr	r2, [pc, #376]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038ac:	f043 0304 	orr.w	r3, r3, #4
 80038b0:	6713      	str	r3, [r2, #112]	; 0x70
 80038b2:	4b5c      	ldr	r3, [pc, #368]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b6:	4a5b      	ldr	r2, [pc, #364]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038b8:	f043 0301 	orr.w	r3, r3, #1
 80038bc:	6713      	str	r3, [r2, #112]	; 0x70
 80038be:	e00b      	b.n	80038d8 <HAL_RCC_OscConfig+0x324>
 80038c0:	4b58      	ldr	r3, [pc, #352]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c4:	4a57      	ldr	r2, [pc, #348]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038c6:	f023 0301 	bic.w	r3, r3, #1
 80038ca:	6713      	str	r3, [r2, #112]	; 0x70
 80038cc:	4b55      	ldr	r3, [pc, #340]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038d0:	4a54      	ldr	r2, [pc, #336]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038d2:	f023 0304 	bic.w	r3, r3, #4
 80038d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d015      	beq.n	800390c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e0:	f7fe fc6c 	bl	80021bc <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e6:	e00a      	b.n	80038fe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038e8:	f7fe fc68 	bl	80021bc <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e0cb      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038fe:	4b49      	ldr	r3, [pc, #292]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0ee      	beq.n	80038e8 <HAL_RCC_OscConfig+0x334>
 800390a:	e014      	b.n	8003936 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800390c:	f7fe fc56 	bl	80021bc <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003912:	e00a      	b.n	800392a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003914:	f7fe fc52 	bl	80021bc <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003922:	4293      	cmp	r3, r2
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e0b5      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800392a:	4b3e      	ldr	r3, [pc, #248]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 800392c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1ee      	bne.n	8003914 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003936:	7dfb      	ldrb	r3, [r7, #23]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d105      	bne.n	8003948 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800393c:	4b39      	ldr	r3, [pc, #228]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 800393e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003940:	4a38      	ldr	r2, [pc, #224]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003942:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003946:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 80a1 	beq.w	8003a94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003952:	4b34      	ldr	r3, [pc, #208]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f003 030c 	and.w	r3, r3, #12
 800395a:	2b08      	cmp	r3, #8
 800395c:	d05c      	beq.n	8003a18 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	2b02      	cmp	r3, #2
 8003964:	d141      	bne.n	80039ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003966:	4b31      	ldr	r3, [pc, #196]	; (8003a2c <HAL_RCC_OscConfig+0x478>)
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800396c:	f7fe fc26 	bl	80021bc <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003974:	f7fe fc22 	bl	80021bc <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e087      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003986:	4b27      	ldr	r3, [pc, #156]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1f0      	bne.n	8003974 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	69da      	ldr	r2, [r3, #28]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	431a      	orrs	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a0:	019b      	lsls	r3, r3, #6
 80039a2:	431a      	orrs	r2, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039a8:	085b      	lsrs	r3, r3, #1
 80039aa:	3b01      	subs	r3, #1
 80039ac:	041b      	lsls	r3, r3, #16
 80039ae:	431a      	orrs	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b4:	061b      	lsls	r3, r3, #24
 80039b6:	491b      	ldr	r1, [pc, #108]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039bc:	4b1b      	ldr	r3, [pc, #108]	; (8003a2c <HAL_RCC_OscConfig+0x478>)
 80039be:	2201      	movs	r2, #1
 80039c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c2:	f7fe fbfb 	bl	80021bc <HAL_GetTick>
 80039c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039c8:	e008      	b.n	80039dc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ca:	f7fe fbf7 	bl	80021bc <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d901      	bls.n	80039dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e05c      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039dc:	4b11      	ldr	r3, [pc, #68]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0f0      	beq.n	80039ca <HAL_RCC_OscConfig+0x416>
 80039e8:	e054      	b.n	8003a94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ea:	4b10      	ldr	r3, [pc, #64]	; (8003a2c <HAL_RCC_OscConfig+0x478>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f0:	f7fe fbe4 	bl	80021bc <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039f8:	f7fe fbe0 	bl	80021bc <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e045      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a0a:	4b06      	ldr	r3, [pc, #24]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1f0      	bne.n	80039f8 <HAL_RCC_OscConfig+0x444>
 8003a16:	e03d      	b.n	8003a94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d107      	bne.n	8003a30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e038      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
 8003a24:	40023800 	.word	0x40023800
 8003a28:	40007000 	.word	0x40007000
 8003a2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a30:	4b1b      	ldr	r3, [pc, #108]	; (8003aa0 <HAL_RCC_OscConfig+0x4ec>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d028      	beq.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d121      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d11a      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a60:	4013      	ands	r3, r2
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d111      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a76:	085b      	lsrs	r3, r3, #1
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d107      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d001      	beq.n	8003a94 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e000      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3718      	adds	r7, #24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	40023800 	.word	0x40023800

08003aa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e0cc      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab8:	4b68      	ldr	r3, [pc, #416]	; (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	683a      	ldr	r2, [r7, #0]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d90c      	bls.n	8003ae0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ac6:	4b65      	ldr	r3, [pc, #404]	; (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003ac8:	683a      	ldr	r2, [r7, #0]
 8003aca:	b2d2      	uxtb	r2, r2
 8003acc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ace:	4b63      	ldr	r3, [pc, #396]	; (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d001      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e0b8      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d020      	beq.n	8003b2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d005      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003af8:	4b59      	ldr	r3, [pc, #356]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	4a58      	ldr	r2, [pc, #352]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003afe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003b02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0308 	and.w	r3, r3, #8
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d005      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b10:	4b53      	ldr	r3, [pc, #332]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	4a52      	ldr	r2, [pc, #328]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b1c:	4b50      	ldr	r3, [pc, #320]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	494d      	ldr	r1, [pc, #308]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d044      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d107      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b42:	4b47      	ldr	r3, [pc, #284]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d119      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e07f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d003      	beq.n	8003b62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b5e:	2b03      	cmp	r3, #3
 8003b60:	d107      	bne.n	8003b72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b62:	4b3f      	ldr	r3, [pc, #252]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d109      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e06f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b72:	4b3b      	ldr	r3, [pc, #236]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e067      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b82:	4b37      	ldr	r3, [pc, #220]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f023 0203 	bic.w	r2, r3, #3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	4934      	ldr	r1, [pc, #208]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b94:	f7fe fb12 	bl	80021bc <HAL_GetTick>
 8003b98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b9a:	e00a      	b.n	8003bb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b9c:	f7fe fb0e 	bl	80021bc <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e04f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bb2:	4b2b      	ldr	r3, [pc, #172]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 020c 	and.w	r2, r3, #12
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d1eb      	bne.n	8003b9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bc4:	4b25      	ldr	r3, [pc, #148]	; (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0307 	and.w	r3, r3, #7
 8003bcc:	683a      	ldr	r2, [r7, #0]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d20c      	bcs.n	8003bec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bd2:	4b22      	ldr	r3, [pc, #136]	; (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	b2d2      	uxtb	r2, r2
 8003bd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bda:	4b20      	ldr	r3, [pc, #128]	; (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0307 	and.w	r3, r3, #7
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d001      	beq.n	8003bec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e032      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d008      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bf8:	4b19      	ldr	r3, [pc, #100]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	4916      	ldr	r1, [pc, #88]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d009      	beq.n	8003c2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c16:	4b12      	ldr	r3, [pc, #72]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	490e      	ldr	r1, [pc, #56]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c2a:	f000 f82d 	bl	8003c88 <HAL_RCC_GetSysClockFreq>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	4b0b      	ldr	r3, [pc, #44]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	091b      	lsrs	r3, r3, #4
 8003c36:	f003 030f 	and.w	r3, r3, #15
 8003c3a:	490a      	ldr	r1, [pc, #40]	; (8003c64 <HAL_RCC_ClockConfig+0x1c0>)
 8003c3c:	5ccb      	ldrb	r3, [r1, r3]
 8003c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c42:	4a09      	ldr	r2, [pc, #36]	; (8003c68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c46:	4b09      	ldr	r3, [pc, #36]	; (8003c6c <HAL_RCC_ClockConfig+0x1c8>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fe fa72 	bl	8002134 <HAL_InitTick>

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	40023c00 	.word	0x40023c00
 8003c60:	40023800 	.word	0x40023800
 8003c64:	08009088 	.word	0x08009088
 8003c68:	20000000 	.word	0x20000000
 8003c6c:	20000004 	.word	0x20000004

08003c70 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8003c74:	4b03      	ldr	r3, [pc, #12]	; (8003c84 <HAL_RCC_EnableCSS+0x14>)
 8003c76:	2201      	movs	r2, #1
 8003c78:	601a      	str	r2, [r3, #0]
}
 8003c7a:	bf00      	nop
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr
 8003c84:	4247004c 	.word	0x4247004c

08003c88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c8c:	b094      	sub	sp, #80	; 0x50
 8003c8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c90:	2300      	movs	r3, #0
 8003c92:	647b      	str	r3, [r7, #68]	; 0x44
 8003c94:	2300      	movs	r3, #0
 8003c96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c98:	2300      	movs	r3, #0
 8003c9a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ca0:	4b79      	ldr	r3, [pc, #484]	; (8003e88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f003 030c 	and.w	r3, r3, #12
 8003ca8:	2b08      	cmp	r3, #8
 8003caa:	d00d      	beq.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x40>
 8003cac:	2b08      	cmp	r3, #8
 8003cae:	f200 80e1 	bhi.w	8003e74 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d002      	beq.n	8003cbc <HAL_RCC_GetSysClockFreq+0x34>
 8003cb6:	2b04      	cmp	r3, #4
 8003cb8:	d003      	beq.n	8003cc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003cba:	e0db      	b.n	8003e74 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cbc:	4b73      	ldr	r3, [pc, #460]	; (8003e8c <HAL_RCC_GetSysClockFreq+0x204>)
 8003cbe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003cc0:	e0db      	b.n	8003e7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cc2:	4b72      	ldr	r3, [pc, #456]	; (8003e8c <HAL_RCC_GetSysClockFreq+0x204>)
 8003cc4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003cc6:	e0d8      	b.n	8003e7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cc8:	4b6f      	ldr	r3, [pc, #444]	; (8003e88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cd0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cd2:	4b6d      	ldr	r3, [pc, #436]	; (8003e88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d063      	beq.n	8003da6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cde:	4b6a      	ldr	r3, [pc, #424]	; (8003e88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	099b      	lsrs	r3, r3, #6
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ce8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cf0:	633b      	str	r3, [r7, #48]	; 0x30
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	637b      	str	r3, [r7, #52]	; 0x34
 8003cf6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003cfa:	4622      	mov	r2, r4
 8003cfc:	462b      	mov	r3, r5
 8003cfe:	f04f 0000 	mov.w	r0, #0
 8003d02:	f04f 0100 	mov.w	r1, #0
 8003d06:	0159      	lsls	r1, r3, #5
 8003d08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d0c:	0150      	lsls	r0, r2, #5
 8003d0e:	4602      	mov	r2, r0
 8003d10:	460b      	mov	r3, r1
 8003d12:	4621      	mov	r1, r4
 8003d14:	1a51      	subs	r1, r2, r1
 8003d16:	6139      	str	r1, [r7, #16]
 8003d18:	4629      	mov	r1, r5
 8003d1a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d1e:	617b      	str	r3, [r7, #20]
 8003d20:	f04f 0200 	mov.w	r2, #0
 8003d24:	f04f 0300 	mov.w	r3, #0
 8003d28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d2c:	4659      	mov	r1, fp
 8003d2e:	018b      	lsls	r3, r1, #6
 8003d30:	4651      	mov	r1, sl
 8003d32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d36:	4651      	mov	r1, sl
 8003d38:	018a      	lsls	r2, r1, #6
 8003d3a:	4651      	mov	r1, sl
 8003d3c:	ebb2 0801 	subs.w	r8, r2, r1
 8003d40:	4659      	mov	r1, fp
 8003d42:	eb63 0901 	sbc.w	r9, r3, r1
 8003d46:	f04f 0200 	mov.w	r2, #0
 8003d4a:	f04f 0300 	mov.w	r3, #0
 8003d4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d5a:	4690      	mov	r8, r2
 8003d5c:	4699      	mov	r9, r3
 8003d5e:	4623      	mov	r3, r4
 8003d60:	eb18 0303 	adds.w	r3, r8, r3
 8003d64:	60bb      	str	r3, [r7, #8]
 8003d66:	462b      	mov	r3, r5
 8003d68:	eb49 0303 	adc.w	r3, r9, r3
 8003d6c:	60fb      	str	r3, [r7, #12]
 8003d6e:	f04f 0200 	mov.w	r2, #0
 8003d72:	f04f 0300 	mov.w	r3, #0
 8003d76:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003d7a:	4629      	mov	r1, r5
 8003d7c:	028b      	lsls	r3, r1, #10
 8003d7e:	4621      	mov	r1, r4
 8003d80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d84:	4621      	mov	r1, r4
 8003d86:	028a      	lsls	r2, r1, #10
 8003d88:	4610      	mov	r0, r2
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d8e:	2200      	movs	r2, #0
 8003d90:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d92:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003d98:	f7fc ff06 	bl	8000ba8 <__aeabi_uldivmod>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	460b      	mov	r3, r1
 8003da0:	4613      	mov	r3, r2
 8003da2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003da4:	e058      	b.n	8003e58 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003da6:	4b38      	ldr	r3, [pc, #224]	; (8003e88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	099b      	lsrs	r3, r3, #6
 8003dac:	2200      	movs	r2, #0
 8003dae:	4618      	mov	r0, r3
 8003db0:	4611      	mov	r1, r2
 8003db2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003db6:	623b      	str	r3, [r7, #32]
 8003db8:	2300      	movs	r3, #0
 8003dba:	627b      	str	r3, [r7, #36]	; 0x24
 8003dbc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003dc0:	4642      	mov	r2, r8
 8003dc2:	464b      	mov	r3, r9
 8003dc4:	f04f 0000 	mov.w	r0, #0
 8003dc8:	f04f 0100 	mov.w	r1, #0
 8003dcc:	0159      	lsls	r1, r3, #5
 8003dce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dd2:	0150      	lsls	r0, r2, #5
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	4641      	mov	r1, r8
 8003dda:	ebb2 0a01 	subs.w	sl, r2, r1
 8003dde:	4649      	mov	r1, r9
 8003de0:	eb63 0b01 	sbc.w	fp, r3, r1
 8003de4:	f04f 0200 	mov.w	r2, #0
 8003de8:	f04f 0300 	mov.w	r3, #0
 8003dec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003df0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003df4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003df8:	ebb2 040a 	subs.w	r4, r2, sl
 8003dfc:	eb63 050b 	sbc.w	r5, r3, fp
 8003e00:	f04f 0200 	mov.w	r2, #0
 8003e04:	f04f 0300 	mov.w	r3, #0
 8003e08:	00eb      	lsls	r3, r5, #3
 8003e0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e0e:	00e2      	lsls	r2, r4, #3
 8003e10:	4614      	mov	r4, r2
 8003e12:	461d      	mov	r5, r3
 8003e14:	4643      	mov	r3, r8
 8003e16:	18e3      	adds	r3, r4, r3
 8003e18:	603b      	str	r3, [r7, #0]
 8003e1a:	464b      	mov	r3, r9
 8003e1c:	eb45 0303 	adc.w	r3, r5, r3
 8003e20:	607b      	str	r3, [r7, #4]
 8003e22:	f04f 0200 	mov.w	r2, #0
 8003e26:	f04f 0300 	mov.w	r3, #0
 8003e2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e2e:	4629      	mov	r1, r5
 8003e30:	028b      	lsls	r3, r1, #10
 8003e32:	4621      	mov	r1, r4
 8003e34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e38:	4621      	mov	r1, r4
 8003e3a:	028a      	lsls	r2, r1, #10
 8003e3c:	4610      	mov	r0, r2
 8003e3e:	4619      	mov	r1, r3
 8003e40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e42:	2200      	movs	r2, #0
 8003e44:	61bb      	str	r3, [r7, #24]
 8003e46:	61fa      	str	r2, [r7, #28]
 8003e48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e4c:	f7fc feac 	bl	8000ba8 <__aeabi_uldivmod>
 8003e50:	4602      	mov	r2, r0
 8003e52:	460b      	mov	r3, r1
 8003e54:	4613      	mov	r3, r2
 8003e56:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e58:	4b0b      	ldr	r3, [pc, #44]	; (8003e88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	0c1b      	lsrs	r3, r3, #16
 8003e5e:	f003 0303 	and.w	r3, r3, #3
 8003e62:	3301      	adds	r3, #1
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003e68:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e70:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e72:	e002      	b.n	8003e7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e74:	4b05      	ldr	r3, [pc, #20]	; (8003e8c <HAL_RCC_GetSysClockFreq+0x204>)
 8003e76:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3750      	adds	r7, #80	; 0x50
 8003e80:	46bd      	mov	sp, r7
 8003e82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e86:	bf00      	nop
 8003e88:	40023800 	.word	0x40023800
 8003e8c:	00f42400 	.word	0x00f42400

08003e90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e94:	4b03      	ldr	r3, [pc, #12]	; (8003ea4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e96:	681b      	ldr	r3, [r3, #0]
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	20000000 	.word	0x20000000

08003ea8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003eac:	f7ff fff0 	bl	8003e90 <HAL_RCC_GetHCLKFreq>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	4b05      	ldr	r3, [pc, #20]	; (8003ec8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	0a9b      	lsrs	r3, r3, #10
 8003eb8:	f003 0307 	and.w	r3, r3, #7
 8003ebc:	4903      	ldr	r1, [pc, #12]	; (8003ecc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ebe:	5ccb      	ldrb	r3, [r1, r3]
 8003ec0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	40023800 	.word	0x40023800
 8003ecc:	08009098 	.word	0x08009098

08003ed0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ed4:	f7ff ffdc 	bl	8003e90 <HAL_RCC_GetHCLKFreq>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	4b05      	ldr	r3, [pc, #20]	; (8003ef0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	0b5b      	lsrs	r3, r3, #13
 8003ee0:	f003 0307 	and.w	r3, r3, #7
 8003ee4:	4903      	ldr	r1, [pc, #12]	; (8003ef4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ee6:	5ccb      	ldrb	r3, [r1, r3]
 8003ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	40023800 	.word	0x40023800
 8003ef4:	08009098 	.word	0x08009098

08003ef8 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003efc:	4b06      	ldr	r3, [pc, #24]	; (8003f18 <HAL_RCC_NMI_IRQHandler+0x20>)
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f04:	2b80      	cmp	r3, #128	; 0x80
 8003f06:	d104      	bne.n	8003f12 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003f08:	f000 f80a 	bl	8003f20 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003f0c:	4b03      	ldr	r3, [pc, #12]	; (8003f1c <HAL_RCC_NMI_IRQHandler+0x24>)
 8003f0e:	2280      	movs	r2, #128	; 0x80
 8003f10:	701a      	strb	r2, [r3, #0]
  }
}
 8003f12:	bf00      	nop
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	40023800 	.word	0x40023800
 8003f1c:	4002380e 	.word	0x4002380e

08003f20 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8003f24:	bf00      	nop
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b082      	sub	sp, #8
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e07b      	b.n	8004038 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d108      	bne.n	8003f5a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f50:	d009      	beq.n	8003f66 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	61da      	str	r2, [r3, #28]
 8003f58:	e005      	b.n	8003f66 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d106      	bne.n	8003f86 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f7fd fd09 	bl	8001998 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2202      	movs	r2, #2
 8003f8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f9c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003fae:	431a      	orrs	r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fb8:	431a      	orrs	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	695b      	ldr	r3, [r3, #20]
 8003fc8:	f003 0301 	and.w	r3, r3, #1
 8003fcc:	431a      	orrs	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	699b      	ldr	r3, [r3, #24]
 8003fd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	69db      	ldr	r3, [r3, #28]
 8003fdc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003fe0:	431a      	orrs	r2, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fea:	ea42 0103 	orr.w	r1, r2, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	0c1b      	lsrs	r3, r3, #16
 8004004:	f003 0104 	and.w	r1, r3, #4
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400c:	f003 0210 	and.w	r2, r3, #16
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	430a      	orrs	r2, r1
 8004016:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	69da      	ldr	r2, [r3, #28]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004026:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3708      	adds	r7, #8
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b088      	sub	sp, #32
 8004044:	af00      	add	r7, sp, #0
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	603b      	str	r3, [r7, #0]
 800404c:	4613      	mov	r3, r2
 800404e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004050:	2300      	movs	r3, #0
 8004052:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800405a:	2b01      	cmp	r3, #1
 800405c:	d101      	bne.n	8004062 <HAL_SPI_Transmit+0x22>
 800405e:	2302      	movs	r3, #2
 8004060:	e126      	b.n	80042b0 <HAL_SPI_Transmit+0x270>
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2201      	movs	r2, #1
 8004066:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800406a:	f7fe f8a7 	bl	80021bc <HAL_GetTick>
 800406e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004070:	88fb      	ldrh	r3, [r7, #6]
 8004072:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800407a:	b2db      	uxtb	r3, r3
 800407c:	2b01      	cmp	r3, #1
 800407e:	d002      	beq.n	8004086 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004080:	2302      	movs	r3, #2
 8004082:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004084:	e10b      	b.n	800429e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d002      	beq.n	8004092 <HAL_SPI_Transmit+0x52>
 800408c:	88fb      	ldrh	r3, [r7, #6]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d102      	bne.n	8004098 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004096:	e102      	b.n	800429e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2203      	movs	r2, #3
 800409c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2200      	movs	r2, #0
 80040a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	68ba      	ldr	r2, [r7, #8]
 80040aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	88fa      	ldrh	r2, [r7, #6]
 80040b0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	88fa      	ldrh	r2, [r7, #6]
 80040b6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2200      	movs	r2, #0
 80040ce:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040de:	d10f      	bne.n	8004100 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040ee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040fe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800410a:	2b40      	cmp	r3, #64	; 0x40
 800410c:	d007      	beq.n	800411e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800411c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004126:	d14b      	bne.n	80041c0 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d002      	beq.n	8004136 <HAL_SPI_Transmit+0xf6>
 8004130:	8afb      	ldrh	r3, [r7, #22]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d13e      	bne.n	80041b4 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800413a:	881a      	ldrh	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004146:	1c9a      	adds	r2, r3, #2
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004150:	b29b      	uxth	r3, r3
 8004152:	3b01      	subs	r3, #1
 8004154:	b29a      	uxth	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800415a:	e02b      	b.n	80041b4 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b02      	cmp	r3, #2
 8004168:	d112      	bne.n	8004190 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800416e:	881a      	ldrh	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800417a:	1c9a      	adds	r2, r3, #2
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004184:	b29b      	uxth	r3, r3
 8004186:	3b01      	subs	r3, #1
 8004188:	b29a      	uxth	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	86da      	strh	r2, [r3, #54]	; 0x36
 800418e:	e011      	b.n	80041b4 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004190:	f7fe f814 	bl	80021bc <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	683a      	ldr	r2, [r7, #0]
 800419c:	429a      	cmp	r2, r3
 800419e:	d803      	bhi.n	80041a8 <HAL_SPI_Transmit+0x168>
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a6:	d102      	bne.n	80041ae <HAL_SPI_Transmit+0x16e>
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d102      	bne.n	80041b4 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80041b2:	e074      	b.n	800429e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1ce      	bne.n	800415c <HAL_SPI_Transmit+0x11c>
 80041be:	e04c      	b.n	800425a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d002      	beq.n	80041ce <HAL_SPI_Transmit+0x18e>
 80041c8:	8afb      	ldrh	r3, [r7, #22]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d140      	bne.n	8004250 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	330c      	adds	r3, #12
 80041d8:	7812      	ldrb	r2, [r2, #0]
 80041da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e0:	1c5a      	adds	r2, r3, #1
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	3b01      	subs	r3, #1
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80041f4:	e02c      	b.n	8004250 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b02      	cmp	r3, #2
 8004202:	d113      	bne.n	800422c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	330c      	adds	r3, #12
 800420e:	7812      	ldrb	r2, [r2, #0]
 8004210:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004216:	1c5a      	adds	r2, r3, #1
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004220:	b29b      	uxth	r3, r3
 8004222:	3b01      	subs	r3, #1
 8004224:	b29a      	uxth	r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	86da      	strh	r2, [r3, #54]	; 0x36
 800422a:	e011      	b.n	8004250 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800422c:	f7fd ffc6 	bl	80021bc <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	683a      	ldr	r2, [r7, #0]
 8004238:	429a      	cmp	r2, r3
 800423a:	d803      	bhi.n	8004244 <HAL_SPI_Transmit+0x204>
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004242:	d102      	bne.n	800424a <HAL_SPI_Transmit+0x20a>
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d102      	bne.n	8004250 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800424e:	e026      	b.n	800429e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004254:	b29b      	uxth	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d1cd      	bne.n	80041f6 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	6839      	ldr	r1, [r7, #0]
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	f000 fbcc 	bl	80049fc <SPI_EndRxTxTransaction>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d002      	beq.n	8004270 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2220      	movs	r2, #32
 800426e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d10a      	bne.n	800428e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004278:	2300      	movs	r3, #0
 800427a:	613b      	str	r3, [r7, #16]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	613b      	str	r3, [r7, #16]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	613b      	str	r3, [r7, #16]
 800428c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004292:	2b00      	cmp	r3, #0
 8004294:	d002      	beq.n	800429c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	77fb      	strb	r3, [r7, #31]
 800429a:	e000      	b.n	800429e <HAL_SPI_Transmit+0x25e>
  }

error:
 800429c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80042ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3720      	adds	r7, #32
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b088      	sub	sp, #32
 80042bc:	af02      	add	r7, sp, #8
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	603b      	str	r3, [r7, #0]
 80042c4:	4613      	mov	r3, r2
 80042c6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80042c8:	2300      	movs	r3, #0
 80042ca:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042d4:	d112      	bne.n	80042fc <HAL_SPI_Receive+0x44>
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d10e      	bne.n	80042fc <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2204      	movs	r2, #4
 80042e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80042e6:	88fa      	ldrh	r2, [r7, #6]
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	9300      	str	r3, [sp, #0]
 80042ec:	4613      	mov	r3, r2
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	68b9      	ldr	r1, [r7, #8]
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f000 f8f1 	bl	80044da <HAL_SPI_TransmitReceive>
 80042f8:	4603      	mov	r3, r0
 80042fa:	e0ea      	b.n	80044d2 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004302:	2b01      	cmp	r3, #1
 8004304:	d101      	bne.n	800430a <HAL_SPI_Receive+0x52>
 8004306:	2302      	movs	r3, #2
 8004308:	e0e3      	b.n	80044d2 <HAL_SPI_Receive+0x21a>
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2201      	movs	r2, #1
 800430e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004312:	f7fd ff53 	bl	80021bc <HAL_GetTick>
 8004316:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800431e:	b2db      	uxtb	r3, r3
 8004320:	2b01      	cmp	r3, #1
 8004322:	d002      	beq.n	800432a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004324:	2302      	movs	r3, #2
 8004326:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004328:	e0ca      	b.n	80044c0 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d002      	beq.n	8004336 <HAL_SPI_Receive+0x7e>
 8004330:	88fb      	ldrh	r3, [r7, #6]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d102      	bne.n	800433c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	75fb      	strb	r3, [r7, #23]
    goto error;
 800433a:	e0c1      	b.n	80044c0 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2204      	movs	r2, #4
 8004340:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2200      	movs	r2, #0
 8004348:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	88fa      	ldrh	r2, [r7, #6]
 8004354:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	88fa      	ldrh	r2, [r7, #6]
 800435a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004382:	d10f      	bne.n	80043a4 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004392:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80043a2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043ae:	2b40      	cmp	r3, #64	; 0x40
 80043b0:	d007      	beq.n	80043c2 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043c0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d162      	bne.n	8004490 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80043ca:	e02e      	b.n	800442a <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f003 0301 	and.w	r3, r3, #1
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d115      	bne.n	8004406 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f103 020c 	add.w	r2, r3, #12
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e6:	7812      	ldrb	r2, [r2, #0]
 80043e8:	b2d2      	uxtb	r2, r2
 80043ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f0:	1c5a      	adds	r2, r3, #1
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	3b01      	subs	r3, #1
 80043fe:	b29a      	uxth	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004404:	e011      	b.n	800442a <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004406:	f7fd fed9 	bl	80021bc <HAL_GetTick>
 800440a:	4602      	mov	r2, r0
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	683a      	ldr	r2, [r7, #0]
 8004412:	429a      	cmp	r2, r3
 8004414:	d803      	bhi.n	800441e <HAL_SPI_Receive+0x166>
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441c:	d102      	bne.n	8004424 <HAL_SPI_Receive+0x16c>
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d102      	bne.n	800442a <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004424:	2303      	movs	r3, #3
 8004426:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004428:	e04a      	b.n	80044c0 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800442e:	b29b      	uxth	r3, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	d1cb      	bne.n	80043cc <HAL_SPI_Receive+0x114>
 8004434:	e031      	b.n	800449a <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	f003 0301 	and.w	r3, r3, #1
 8004440:	2b01      	cmp	r3, #1
 8004442:	d113      	bne.n	800446c <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68da      	ldr	r2, [r3, #12]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444e:	b292      	uxth	r2, r2
 8004450:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004456:	1c9a      	adds	r2, r3, #2
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004460:	b29b      	uxth	r3, r3
 8004462:	3b01      	subs	r3, #1
 8004464:	b29a      	uxth	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	87da      	strh	r2, [r3, #62]	; 0x3e
 800446a:	e011      	b.n	8004490 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800446c:	f7fd fea6 	bl	80021bc <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	429a      	cmp	r2, r3
 800447a:	d803      	bhi.n	8004484 <HAL_SPI_Receive+0x1cc>
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004482:	d102      	bne.n	800448a <HAL_SPI_Receive+0x1d2>
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d102      	bne.n	8004490 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800448e:	e017      	b.n	80044c0 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004494:	b29b      	uxth	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d1cd      	bne.n	8004436 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	6839      	ldr	r1, [r7, #0]
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f000 fa46 	bl	8004930 <SPI_EndRxTransaction>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d002      	beq.n	80044b0 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2220      	movs	r2, #32
 80044ae:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d002      	beq.n	80044be <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	75fb      	strb	r3, [r7, #23]
 80044bc:	e000      	b.n	80044c0 <HAL_SPI_Receive+0x208>
  }

error :
 80044be:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80044d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3718      	adds	r7, #24
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b08c      	sub	sp, #48	; 0x30
 80044de:	af00      	add	r7, sp, #0
 80044e0:	60f8      	str	r0, [r7, #12]
 80044e2:	60b9      	str	r1, [r7, #8]
 80044e4:	607a      	str	r2, [r7, #4]
 80044e6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80044e8:	2301      	movs	r3, #1
 80044ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80044ec:	2300      	movs	r3, #0
 80044ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d101      	bne.n	8004500 <HAL_SPI_TransmitReceive+0x26>
 80044fc:	2302      	movs	r3, #2
 80044fe:	e18a      	b.n	8004816 <HAL_SPI_TransmitReceive+0x33c>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004508:	f7fd fe58 	bl	80021bc <HAL_GetTick>
 800450c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004514:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800451e:	887b      	ldrh	r3, [r7, #2]
 8004520:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004522:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004526:	2b01      	cmp	r3, #1
 8004528:	d00f      	beq.n	800454a <HAL_SPI_TransmitReceive+0x70>
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004530:	d107      	bne.n	8004542 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d103      	bne.n	8004542 <HAL_SPI_TransmitReceive+0x68>
 800453a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800453e:	2b04      	cmp	r3, #4
 8004540:	d003      	beq.n	800454a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004542:	2302      	movs	r3, #2
 8004544:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004548:	e15b      	b.n	8004802 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d005      	beq.n	800455c <HAL_SPI_TransmitReceive+0x82>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d002      	beq.n	800455c <HAL_SPI_TransmitReceive+0x82>
 8004556:	887b      	ldrh	r3, [r7, #2]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d103      	bne.n	8004564 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004562:	e14e      	b.n	8004802 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800456a:	b2db      	uxtb	r3, r3
 800456c:	2b04      	cmp	r3, #4
 800456e:	d003      	beq.n	8004578 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2205      	movs	r2, #5
 8004574:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	887a      	ldrh	r2, [r7, #2]
 8004588:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	887a      	ldrh	r2, [r7, #2]
 800458e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	68ba      	ldr	r2, [r7, #8]
 8004594:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	887a      	ldrh	r2, [r7, #2]
 800459a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	887a      	ldrh	r2, [r7, #2]
 80045a0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045b8:	2b40      	cmp	r3, #64	; 0x40
 80045ba:	d007      	beq.n	80045cc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045d4:	d178      	bne.n	80046c8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d002      	beq.n	80045e4 <HAL_SPI_TransmitReceive+0x10a>
 80045de:	8b7b      	ldrh	r3, [r7, #26]
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d166      	bne.n	80046b2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e8:	881a      	ldrh	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f4:	1c9a      	adds	r2, r3, #2
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045fe:	b29b      	uxth	r3, r3
 8004600:	3b01      	subs	r3, #1
 8004602:	b29a      	uxth	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004608:	e053      	b.n	80046b2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b02      	cmp	r3, #2
 8004616:	d11b      	bne.n	8004650 <HAL_SPI_TransmitReceive+0x176>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800461c:	b29b      	uxth	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d016      	beq.n	8004650 <HAL_SPI_TransmitReceive+0x176>
 8004622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004624:	2b01      	cmp	r3, #1
 8004626:	d113      	bne.n	8004650 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462c:	881a      	ldrh	r2, [r3, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004638:	1c9a      	adds	r2, r3, #2
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004642:	b29b      	uxth	r3, r3
 8004644:	3b01      	subs	r3, #1
 8004646:	b29a      	uxth	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800464c:	2300      	movs	r3, #0
 800464e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f003 0301 	and.w	r3, r3, #1
 800465a:	2b01      	cmp	r3, #1
 800465c:	d119      	bne.n	8004692 <HAL_SPI_TransmitReceive+0x1b8>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004662:	b29b      	uxth	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	d014      	beq.n	8004692 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68da      	ldr	r2, [r3, #12]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004672:	b292      	uxth	r2, r2
 8004674:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800467a:	1c9a      	adds	r2, r3, #2
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004684:	b29b      	uxth	r3, r3
 8004686:	3b01      	subs	r3, #1
 8004688:	b29a      	uxth	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800468e:	2301      	movs	r3, #1
 8004690:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004692:	f7fd fd93 	bl	80021bc <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800469e:	429a      	cmp	r2, r3
 80046a0:	d807      	bhi.n	80046b2 <HAL_SPI_TransmitReceive+0x1d8>
 80046a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046a8:	d003      	beq.n	80046b2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80046b0:	e0a7      	b.n	8004802 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1a6      	bne.n	800460a <HAL_SPI_TransmitReceive+0x130>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1a1      	bne.n	800460a <HAL_SPI_TransmitReceive+0x130>
 80046c6:	e07c      	b.n	80047c2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d002      	beq.n	80046d6 <HAL_SPI_TransmitReceive+0x1fc>
 80046d0:	8b7b      	ldrh	r3, [r7, #26]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d16b      	bne.n	80047ae <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	330c      	adds	r3, #12
 80046e0:	7812      	ldrb	r2, [r2, #0]
 80046e2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e8:	1c5a      	adds	r2, r3, #1
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	3b01      	subs	r3, #1
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046fc:	e057      	b.n	80047ae <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	2b02      	cmp	r3, #2
 800470a:	d11c      	bne.n	8004746 <HAL_SPI_TransmitReceive+0x26c>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004710:	b29b      	uxth	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d017      	beq.n	8004746 <HAL_SPI_TransmitReceive+0x26c>
 8004716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004718:	2b01      	cmp	r3, #1
 800471a:	d114      	bne.n	8004746 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	330c      	adds	r3, #12
 8004726:	7812      	ldrb	r2, [r2, #0]
 8004728:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472e:	1c5a      	adds	r2, r3, #1
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004738:	b29b      	uxth	r3, r3
 800473a:	3b01      	subs	r3, #1
 800473c:	b29a      	uxth	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004742:	2300      	movs	r3, #0
 8004744:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f003 0301 	and.w	r3, r3, #1
 8004750:	2b01      	cmp	r3, #1
 8004752:	d119      	bne.n	8004788 <HAL_SPI_TransmitReceive+0x2ae>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004758:	b29b      	uxth	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d014      	beq.n	8004788 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	68da      	ldr	r2, [r3, #12]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004768:	b2d2      	uxtb	r2, r2
 800476a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004770:	1c5a      	adds	r2, r3, #1
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800477a:	b29b      	uxth	r3, r3
 800477c:	3b01      	subs	r3, #1
 800477e:	b29a      	uxth	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004784:	2301      	movs	r3, #1
 8004786:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004788:	f7fd fd18 	bl	80021bc <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004794:	429a      	cmp	r2, r3
 8004796:	d803      	bhi.n	80047a0 <HAL_SPI_TransmitReceive+0x2c6>
 8004798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800479a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800479e:	d102      	bne.n	80047a6 <HAL_SPI_TransmitReceive+0x2cc>
 80047a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d103      	bne.n	80047ae <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80047ac:	e029      	b.n	8004802 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d1a2      	bne.n	80046fe <HAL_SPI_TransmitReceive+0x224>
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047bc:	b29b      	uxth	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d19d      	bne.n	80046fe <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80047c6:	68f8      	ldr	r0, [r7, #12]
 80047c8:	f000 f918 	bl	80049fc <SPI_EndRxTxTransaction>
 80047cc:	4603      	mov	r3, r0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d006      	beq.n	80047e0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2220      	movs	r2, #32
 80047dc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80047de:	e010      	b.n	8004802 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d10b      	bne.n	8004800 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047e8:	2300      	movs	r3, #0
 80047ea:	617b      	str	r3, [r7, #20]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	617b      	str	r3, [r7, #20]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	617b      	str	r3, [r7, #20]
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	e000      	b.n	8004802 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004800:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004812:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004816:	4618      	mov	r0, r3
 8004818:	3730      	adds	r7, #48	; 0x30
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
	...

08004820 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b088      	sub	sp, #32
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	603b      	str	r3, [r7, #0]
 800482c:	4613      	mov	r3, r2
 800482e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004830:	f7fd fcc4 	bl	80021bc <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004838:	1a9b      	subs	r3, r3, r2
 800483a:	683a      	ldr	r2, [r7, #0]
 800483c:	4413      	add	r3, r2
 800483e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004840:	f7fd fcbc 	bl	80021bc <HAL_GetTick>
 8004844:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004846:	4b39      	ldr	r3, [pc, #228]	; (800492c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	015b      	lsls	r3, r3, #5
 800484c:	0d1b      	lsrs	r3, r3, #20
 800484e:	69fa      	ldr	r2, [r7, #28]
 8004850:	fb02 f303 	mul.w	r3, r2, r3
 8004854:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004856:	e054      	b.n	8004902 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800485e:	d050      	beq.n	8004902 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004860:	f7fd fcac 	bl	80021bc <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	69fa      	ldr	r2, [r7, #28]
 800486c:	429a      	cmp	r2, r3
 800486e:	d902      	bls.n	8004876 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d13d      	bne.n	80048f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004884:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800488e:	d111      	bne.n	80048b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004898:	d004      	beq.n	80048a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048a2:	d107      	bne.n	80048b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048bc:	d10f      	bne.n	80048de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048cc:	601a      	str	r2, [r3, #0]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e017      	b.n	8004922 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d101      	bne.n	80048fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80048f8:	2300      	movs	r3, #0
 80048fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	3b01      	subs	r3, #1
 8004900:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	4013      	ands	r3, r2
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	429a      	cmp	r2, r3
 8004910:	bf0c      	ite	eq
 8004912:	2301      	moveq	r3, #1
 8004914:	2300      	movne	r3, #0
 8004916:	b2db      	uxtb	r3, r3
 8004918:	461a      	mov	r2, r3
 800491a:	79fb      	ldrb	r3, [r7, #7]
 800491c:	429a      	cmp	r2, r3
 800491e:	d19b      	bne.n	8004858 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	3720      	adds	r7, #32
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	20000000 	.word	0x20000000

08004930 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af02      	add	r7, sp, #8
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004944:	d111      	bne.n	800496a <SPI_EndRxTransaction+0x3a>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800494e:	d004      	beq.n	800495a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004958:	d107      	bne.n	800496a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004968:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004972:	d12a      	bne.n	80049ca <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800497c:	d012      	beq.n	80049a4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	9300      	str	r3, [sp, #0]
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	2200      	movs	r2, #0
 8004986:	2180      	movs	r1, #128	; 0x80
 8004988:	68f8      	ldr	r0, [r7, #12]
 800498a:	f7ff ff49 	bl	8004820 <SPI_WaitFlagStateUntilTimeout>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d02d      	beq.n	80049f0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004998:	f043 0220 	orr.w	r2, r3, #32
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e026      	b.n	80049f2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	2200      	movs	r2, #0
 80049ac:	2101      	movs	r1, #1
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f7ff ff36 	bl	8004820 <SPI_WaitFlagStateUntilTimeout>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d01a      	beq.n	80049f0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049be:	f043 0220 	orr.w	r2, r3, #32
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e013      	b.n	80049f2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	9300      	str	r3, [sp, #0]
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	2200      	movs	r2, #0
 80049d2:	2101      	movs	r1, #1
 80049d4:	68f8      	ldr	r0, [r7, #12]
 80049d6:	f7ff ff23 	bl	8004820 <SPI_WaitFlagStateUntilTimeout>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d007      	beq.n	80049f0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049e4:	f043 0220 	orr.w	r2, r3, #32
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	e000      	b.n	80049f2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b088      	sub	sp, #32
 8004a00:	af02      	add	r7, sp, #8
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004a08:	4b1b      	ldr	r3, [pc, #108]	; (8004a78 <SPI_EndRxTxTransaction+0x7c>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a1b      	ldr	r2, [pc, #108]	; (8004a7c <SPI_EndRxTxTransaction+0x80>)
 8004a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a12:	0d5b      	lsrs	r3, r3, #21
 8004a14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a18:	fb02 f303 	mul.w	r3, r2, r3
 8004a1c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a26:	d112      	bne.n	8004a4e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	9300      	str	r3, [sp, #0]
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	2180      	movs	r1, #128	; 0x80
 8004a32:	68f8      	ldr	r0, [r7, #12]
 8004a34:	f7ff fef4 	bl	8004820 <SPI_WaitFlagStateUntilTimeout>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d016      	beq.n	8004a6c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a42:	f043 0220 	orr.w	r2, r3, #32
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e00f      	b.n	8004a6e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d00a      	beq.n	8004a6a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	3b01      	subs	r3, #1
 8004a58:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a64:	2b80      	cmp	r3, #128	; 0x80
 8004a66:	d0f2      	beq.n	8004a4e <SPI_EndRxTxTransaction+0x52>
 8004a68:	e000      	b.n	8004a6c <SPI_EndRxTxTransaction+0x70>
        break;
 8004a6a:	bf00      	nop
  }

  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3718      	adds	r7, #24
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	20000000 	.word	0x20000000
 8004a7c:	165e9f81 	.word	0x165e9f81

08004a80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e041      	b.n	8004b16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d106      	bne.n	8004aac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7fc fff4 	bl	8001a94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2202      	movs	r2, #2
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	3304      	adds	r3, #4
 8004abc:	4619      	mov	r1, r3
 8004abe:	4610      	mov	r0, r2
 8004ac0:	f000 fcae 	bl	8005420 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3708      	adds	r7, #8
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b082      	sub	sp, #8
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e041      	b.n	8004bb4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d106      	bne.n	8004b4a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 f839 	bl	8004bbc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2202      	movs	r2, #2
 8004b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	3304      	adds	r3, #4
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	4610      	mov	r0, r2
 8004b5e:	f000 fc5f 	bl	8005420 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2201      	movs	r2, #1
 8004b66:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2201      	movs	r2, #1
 8004b76:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2201      	movs	r2, #1
 8004b86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3708      	adds	r7, #8
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d109      	bne.n	8004bf4 <HAL_TIM_PWM_Start+0x24>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	bf14      	ite	ne
 8004bec:	2301      	movne	r3, #1
 8004bee:	2300      	moveq	r3, #0
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	e022      	b.n	8004c3a <HAL_TIM_PWM_Start+0x6a>
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	2b04      	cmp	r3, #4
 8004bf8:	d109      	bne.n	8004c0e <HAL_TIM_PWM_Start+0x3e>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	bf14      	ite	ne
 8004c06:	2301      	movne	r3, #1
 8004c08:	2300      	moveq	r3, #0
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	e015      	b.n	8004c3a <HAL_TIM_PWM_Start+0x6a>
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	2b08      	cmp	r3, #8
 8004c12:	d109      	bne.n	8004c28 <HAL_TIM_PWM_Start+0x58>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	bf14      	ite	ne
 8004c20:	2301      	movne	r3, #1
 8004c22:	2300      	moveq	r3, #0
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	e008      	b.n	8004c3a <HAL_TIM_PWM_Start+0x6a>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	bf14      	ite	ne
 8004c34:	2301      	movne	r3, #1
 8004c36:	2300      	moveq	r3, #0
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d001      	beq.n	8004c42 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e07c      	b.n	8004d3c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d104      	bne.n	8004c52 <HAL_TIM_PWM_Start+0x82>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c50:	e013      	b.n	8004c7a <HAL_TIM_PWM_Start+0xaa>
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	2b04      	cmp	r3, #4
 8004c56:	d104      	bne.n	8004c62 <HAL_TIM_PWM_Start+0x92>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c60:	e00b      	b.n	8004c7a <HAL_TIM_PWM_Start+0xaa>
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	2b08      	cmp	r3, #8
 8004c66:	d104      	bne.n	8004c72 <HAL_TIM_PWM_Start+0xa2>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c70:	e003      	b.n	8004c7a <HAL_TIM_PWM_Start+0xaa>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2202      	movs	r2, #2
 8004c76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	6839      	ldr	r1, [r7, #0]
 8004c82:	4618      	mov	r0, r3
 8004c84:	f000 feb6 	bl	80059f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a2d      	ldr	r2, [pc, #180]	; (8004d44 <HAL_TIM_PWM_Start+0x174>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d004      	beq.n	8004c9c <HAL_TIM_PWM_Start+0xcc>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a2c      	ldr	r2, [pc, #176]	; (8004d48 <HAL_TIM_PWM_Start+0x178>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d101      	bne.n	8004ca0 <HAL_TIM_PWM_Start+0xd0>
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e000      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xd2>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d007      	beq.n	8004cb6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004cb4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a22      	ldr	r2, [pc, #136]	; (8004d44 <HAL_TIM_PWM_Start+0x174>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d022      	beq.n	8004d06 <HAL_TIM_PWM_Start+0x136>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cc8:	d01d      	beq.n	8004d06 <HAL_TIM_PWM_Start+0x136>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a1f      	ldr	r2, [pc, #124]	; (8004d4c <HAL_TIM_PWM_Start+0x17c>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d018      	beq.n	8004d06 <HAL_TIM_PWM_Start+0x136>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a1d      	ldr	r2, [pc, #116]	; (8004d50 <HAL_TIM_PWM_Start+0x180>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d013      	beq.n	8004d06 <HAL_TIM_PWM_Start+0x136>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a1c      	ldr	r2, [pc, #112]	; (8004d54 <HAL_TIM_PWM_Start+0x184>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d00e      	beq.n	8004d06 <HAL_TIM_PWM_Start+0x136>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a16      	ldr	r2, [pc, #88]	; (8004d48 <HAL_TIM_PWM_Start+0x178>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d009      	beq.n	8004d06 <HAL_TIM_PWM_Start+0x136>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a18      	ldr	r2, [pc, #96]	; (8004d58 <HAL_TIM_PWM_Start+0x188>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d004      	beq.n	8004d06 <HAL_TIM_PWM_Start+0x136>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a16      	ldr	r2, [pc, #88]	; (8004d5c <HAL_TIM_PWM_Start+0x18c>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d111      	bne.n	8004d2a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f003 0307 	and.w	r3, r3, #7
 8004d10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2b06      	cmp	r3, #6
 8004d16:	d010      	beq.n	8004d3a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f042 0201 	orr.w	r2, r2, #1
 8004d26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d28:	e007      	b.n	8004d3a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f042 0201 	orr.w	r2, r2, #1
 8004d38:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	40010000 	.word	0x40010000
 8004d48:	40010400 	.word	0x40010400
 8004d4c:	40000400 	.word	0x40000400
 8004d50:	40000800 	.word	0x40000800
 8004d54:	40000c00 	.word	0x40000c00
 8004d58:	40014000 	.word	0x40014000
 8004d5c:	40001800 	.word	0x40001800

08004d60 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b086      	sub	sp, #24
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
 8004d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d101      	bne.n	8004d74 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e097      	b.n	8004ea4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d106      	bne.n	8004d8e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f7fc ff21 	bl	8001bd0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2202      	movs	r2, #2
 8004d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	6812      	ldr	r2, [r2, #0]
 8004da0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004da4:	f023 0307 	bic.w	r3, r3, #7
 8004da8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	3304      	adds	r3, #4
 8004db2:	4619      	mov	r1, r3
 8004db4:	4610      	mov	r0, r2
 8004db6:	f000 fb33 	bl	8005420 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	6a1b      	ldr	r3, [r3, #32]
 8004dd0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de2:	f023 0303 	bic.w	r3, r3, #3
 8004de6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	689a      	ldr	r2, [r3, #8]
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	699b      	ldr	r3, [r3, #24]
 8004df0:	021b      	lsls	r3, r3, #8
 8004df2:	4313      	orrs	r3, r2
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004e00:	f023 030c 	bic.w	r3, r3, #12
 8004e04:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e0c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	68da      	ldr	r2, [r3, #12]
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	69db      	ldr	r3, [r3, #28]
 8004e1a:	021b      	lsls	r3, r3, #8
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	693a      	ldr	r2, [r7, #16]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	011a      	lsls	r2, r3, #4
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	6a1b      	ldr	r3, [r3, #32]
 8004e2e:	031b      	lsls	r3, r3, #12
 8004e30:	4313      	orrs	r3, r2
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004e3e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004e46:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	695b      	ldr	r3, [r3, #20]
 8004e50:	011b      	lsls	r3, r3, #4
 8004e52:	4313      	orrs	r3, r2
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2201      	movs	r2, #1
 8004e76:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2201      	movs	r2, #1
 8004e86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ea2:	2300      	movs	r3, #0
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3718      	adds	r7, #24
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d122      	bne.n	8004f08 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d11b      	bne.n	8004f08 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f06f 0202 	mvn.w	r2, #2
 8004ed8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	699b      	ldr	r3, [r3, #24]
 8004ee6:	f003 0303 	and.w	r3, r3, #3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 fa77 	bl	80053e2 <HAL_TIM_IC_CaptureCallback>
 8004ef4:	e005      	b.n	8004f02 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 fa69 	bl	80053ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 fa7a 	bl	80053f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	f003 0304 	and.w	r3, r3, #4
 8004f12:	2b04      	cmp	r3, #4
 8004f14:	d122      	bne.n	8004f5c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	f003 0304 	and.w	r3, r3, #4
 8004f20:	2b04      	cmp	r3, #4
 8004f22:	d11b      	bne.n	8004f5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f06f 0204 	mvn.w	r2, #4
 8004f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2202      	movs	r2, #2
 8004f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d003      	beq.n	8004f4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 fa4d 	bl	80053e2 <HAL_TIM_IC_CaptureCallback>
 8004f48:	e005      	b.n	8004f56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 fa3f 	bl	80053ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 fa50 	bl	80053f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f003 0308 	and.w	r3, r3, #8
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	d122      	bne.n	8004fb0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f003 0308 	and.w	r3, r3, #8
 8004f74:	2b08      	cmp	r3, #8
 8004f76:	d11b      	bne.n	8004fb0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f06f 0208 	mvn.w	r2, #8
 8004f80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2204      	movs	r2, #4
 8004f86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	f003 0303 	and.w	r3, r3, #3
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d003      	beq.n	8004f9e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 fa23 	bl	80053e2 <HAL_TIM_IC_CaptureCallback>
 8004f9c:	e005      	b.n	8004faa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 fa15 	bl	80053ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f000 fa26 	bl	80053f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	f003 0310 	and.w	r3, r3, #16
 8004fba:	2b10      	cmp	r3, #16
 8004fbc:	d122      	bne.n	8005004 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	f003 0310 	and.w	r3, r3, #16
 8004fc8:	2b10      	cmp	r3, #16
 8004fca:	d11b      	bne.n	8005004 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f06f 0210 	mvn.w	r2, #16
 8004fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2208      	movs	r2, #8
 8004fda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d003      	beq.n	8004ff2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 f9f9 	bl	80053e2 <HAL_TIM_IC_CaptureCallback>
 8004ff0:	e005      	b.n	8004ffe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 f9eb 	bl	80053ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 f9fc 	bl	80053f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	f003 0301 	and.w	r3, r3, #1
 800500e:	2b01      	cmp	r3, #1
 8005010:	d10e      	bne.n	8005030 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	2b01      	cmp	r3, #1
 800501e:	d107      	bne.n	8005030 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f06f 0201 	mvn.w	r2, #1
 8005028:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f001 fa8e 	bl	800654c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800503a:	2b80      	cmp	r3, #128	; 0x80
 800503c:	d10e      	bne.n	800505c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005048:	2b80      	cmp	r3, #128	; 0x80
 800504a:	d107      	bne.n	800505c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 fd78 	bl	8005b4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005066:	2b40      	cmp	r3, #64	; 0x40
 8005068:	d10e      	bne.n	8005088 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005074:	2b40      	cmp	r3, #64	; 0x40
 8005076:	d107      	bne.n	8005088 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005080:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f9c1 	bl	800540a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	f003 0320 	and.w	r3, r3, #32
 8005092:	2b20      	cmp	r3, #32
 8005094:	d10e      	bne.n	80050b4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	f003 0320 	and.w	r3, r3, #32
 80050a0:	2b20      	cmp	r3, #32
 80050a2:	d107      	bne.n	80050b4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f06f 0220 	mvn.w	r2, #32
 80050ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 fd42 	bl	8005b38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050b4:	bf00      	nop
 80050b6:	3708      	adds	r7, #8
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b086      	sub	sp, #24
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050c8:	2300      	movs	r3, #0
 80050ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d101      	bne.n	80050da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80050d6:	2302      	movs	r3, #2
 80050d8:	e0ae      	b.n	8005238 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2b0c      	cmp	r3, #12
 80050e6:	f200 809f 	bhi.w	8005228 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80050ea:	a201      	add	r2, pc, #4	; (adr r2, 80050f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80050ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f0:	08005125 	.word	0x08005125
 80050f4:	08005229 	.word	0x08005229
 80050f8:	08005229 	.word	0x08005229
 80050fc:	08005229 	.word	0x08005229
 8005100:	08005165 	.word	0x08005165
 8005104:	08005229 	.word	0x08005229
 8005108:	08005229 	.word	0x08005229
 800510c:	08005229 	.word	0x08005229
 8005110:	080051a7 	.word	0x080051a7
 8005114:	08005229 	.word	0x08005229
 8005118:	08005229 	.word	0x08005229
 800511c:	08005229 	.word	0x08005229
 8005120:	080051e7 	.word	0x080051e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	68b9      	ldr	r1, [r7, #8]
 800512a:	4618      	mov	r0, r3
 800512c:	f000 fa18 	bl	8005560 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	699a      	ldr	r2, [r3, #24]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f042 0208 	orr.w	r2, r2, #8
 800513e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	699a      	ldr	r2, [r3, #24]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f022 0204 	bic.w	r2, r2, #4
 800514e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	6999      	ldr	r1, [r3, #24]
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	691a      	ldr	r2, [r3, #16]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	430a      	orrs	r2, r1
 8005160:	619a      	str	r2, [r3, #24]
      break;
 8005162:	e064      	b.n	800522e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68b9      	ldr	r1, [r7, #8]
 800516a:	4618      	mov	r0, r3
 800516c:	f000 fa68 	bl	8005640 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	699a      	ldr	r2, [r3, #24]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800517e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	699a      	ldr	r2, [r3, #24]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800518e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	6999      	ldr	r1, [r3, #24]
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	021a      	lsls	r2, r3, #8
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	430a      	orrs	r2, r1
 80051a2:	619a      	str	r2, [r3, #24]
      break;
 80051a4:	e043      	b.n	800522e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68b9      	ldr	r1, [r7, #8]
 80051ac:	4618      	mov	r0, r3
 80051ae:	f000 fabd 	bl	800572c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	69da      	ldr	r2, [r3, #28]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f042 0208 	orr.w	r2, r2, #8
 80051c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	69da      	ldr	r2, [r3, #28]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f022 0204 	bic.w	r2, r2, #4
 80051d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	69d9      	ldr	r1, [r3, #28]
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	691a      	ldr	r2, [r3, #16]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	430a      	orrs	r2, r1
 80051e2:	61da      	str	r2, [r3, #28]
      break;
 80051e4:	e023      	b.n	800522e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	68b9      	ldr	r1, [r7, #8]
 80051ec:	4618      	mov	r0, r3
 80051ee:	f000 fb11 	bl	8005814 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	69da      	ldr	r2, [r3, #28]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005200:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	69da      	ldr	r2, [r3, #28]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005210:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	69d9      	ldr	r1, [r3, #28]
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	691b      	ldr	r3, [r3, #16]
 800521c:	021a      	lsls	r2, r3, #8
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	430a      	orrs	r2, r1
 8005224:	61da      	str	r2, [r3, #28]
      break;
 8005226:	e002      	b.n	800522e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	75fb      	strb	r3, [r7, #23]
      break;
 800522c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005236:	7dfb      	ldrb	r3, [r7, #23]
}
 8005238:	4618      	mov	r0, r3
 800523a:	3718      	adds	r7, #24
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800524a:	2300      	movs	r3, #0
 800524c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005254:	2b01      	cmp	r3, #1
 8005256:	d101      	bne.n	800525c <HAL_TIM_ConfigClockSource+0x1c>
 8005258:	2302      	movs	r3, #2
 800525a:	e0b4      	b.n	80053c6 <HAL_TIM_ConfigClockSource+0x186>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2202      	movs	r2, #2
 8005268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800527a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005282:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005294:	d03e      	beq.n	8005314 <HAL_TIM_ConfigClockSource+0xd4>
 8005296:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800529a:	f200 8087 	bhi.w	80053ac <HAL_TIM_ConfigClockSource+0x16c>
 800529e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052a2:	f000 8086 	beq.w	80053b2 <HAL_TIM_ConfigClockSource+0x172>
 80052a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052aa:	d87f      	bhi.n	80053ac <HAL_TIM_ConfigClockSource+0x16c>
 80052ac:	2b70      	cmp	r3, #112	; 0x70
 80052ae:	d01a      	beq.n	80052e6 <HAL_TIM_ConfigClockSource+0xa6>
 80052b0:	2b70      	cmp	r3, #112	; 0x70
 80052b2:	d87b      	bhi.n	80053ac <HAL_TIM_ConfigClockSource+0x16c>
 80052b4:	2b60      	cmp	r3, #96	; 0x60
 80052b6:	d050      	beq.n	800535a <HAL_TIM_ConfigClockSource+0x11a>
 80052b8:	2b60      	cmp	r3, #96	; 0x60
 80052ba:	d877      	bhi.n	80053ac <HAL_TIM_ConfigClockSource+0x16c>
 80052bc:	2b50      	cmp	r3, #80	; 0x50
 80052be:	d03c      	beq.n	800533a <HAL_TIM_ConfigClockSource+0xfa>
 80052c0:	2b50      	cmp	r3, #80	; 0x50
 80052c2:	d873      	bhi.n	80053ac <HAL_TIM_ConfigClockSource+0x16c>
 80052c4:	2b40      	cmp	r3, #64	; 0x40
 80052c6:	d058      	beq.n	800537a <HAL_TIM_ConfigClockSource+0x13a>
 80052c8:	2b40      	cmp	r3, #64	; 0x40
 80052ca:	d86f      	bhi.n	80053ac <HAL_TIM_ConfigClockSource+0x16c>
 80052cc:	2b30      	cmp	r3, #48	; 0x30
 80052ce:	d064      	beq.n	800539a <HAL_TIM_ConfigClockSource+0x15a>
 80052d0:	2b30      	cmp	r3, #48	; 0x30
 80052d2:	d86b      	bhi.n	80053ac <HAL_TIM_ConfigClockSource+0x16c>
 80052d4:	2b20      	cmp	r3, #32
 80052d6:	d060      	beq.n	800539a <HAL_TIM_ConfigClockSource+0x15a>
 80052d8:	2b20      	cmp	r3, #32
 80052da:	d867      	bhi.n	80053ac <HAL_TIM_ConfigClockSource+0x16c>
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d05c      	beq.n	800539a <HAL_TIM_ConfigClockSource+0x15a>
 80052e0:	2b10      	cmp	r3, #16
 80052e2:	d05a      	beq.n	800539a <HAL_TIM_ConfigClockSource+0x15a>
 80052e4:	e062      	b.n	80053ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6818      	ldr	r0, [r3, #0]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	6899      	ldr	r1, [r3, #8]
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	f000 fb5d 	bl	80059b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005308:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68ba      	ldr	r2, [r7, #8]
 8005310:	609a      	str	r2, [r3, #8]
      break;
 8005312:	e04f      	b.n	80053b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6818      	ldr	r0, [r3, #0]
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	6899      	ldr	r1, [r3, #8]
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	685a      	ldr	r2, [r3, #4]
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	f000 fb46 	bl	80059b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	689a      	ldr	r2, [r3, #8]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005336:	609a      	str	r2, [r3, #8]
      break;
 8005338:	e03c      	b.n	80053b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6818      	ldr	r0, [r3, #0]
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	6859      	ldr	r1, [r3, #4]
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	461a      	mov	r2, r3
 8005348:	f000 faba 	bl	80058c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2150      	movs	r1, #80	; 0x50
 8005352:	4618      	mov	r0, r3
 8005354:	f000 fb13 	bl	800597e <TIM_ITRx_SetConfig>
      break;
 8005358:	e02c      	b.n	80053b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6818      	ldr	r0, [r3, #0]
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	6859      	ldr	r1, [r3, #4]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	461a      	mov	r2, r3
 8005368:	f000 fad9 	bl	800591e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2160      	movs	r1, #96	; 0x60
 8005372:	4618      	mov	r0, r3
 8005374:	f000 fb03 	bl	800597e <TIM_ITRx_SetConfig>
      break;
 8005378:	e01c      	b.n	80053b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6818      	ldr	r0, [r3, #0]
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	6859      	ldr	r1, [r3, #4]
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	461a      	mov	r2, r3
 8005388:	f000 fa9a 	bl	80058c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2140      	movs	r1, #64	; 0x40
 8005392:	4618      	mov	r0, r3
 8005394:	f000 faf3 	bl	800597e <TIM_ITRx_SetConfig>
      break;
 8005398:	e00c      	b.n	80053b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4619      	mov	r1, r3
 80053a4:	4610      	mov	r0, r2
 80053a6:	f000 faea 	bl	800597e <TIM_ITRx_SetConfig>
      break;
 80053aa:	e003      	b.n	80053b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	73fb      	strb	r3, [r7, #15]
      break;
 80053b0:	e000      	b.n	80053b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80053b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2201      	movs	r2, #1
 80053b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80053c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053ce:	b480      	push	{r7}
 80053d0:	b083      	sub	sp, #12
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053d6:	bf00      	nop
 80053d8:	370c      	adds	r7, #12
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr

080053e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053e2:	b480      	push	{r7}
 80053e4:	b083      	sub	sp, #12
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053ea:	bf00      	nop
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b083      	sub	sp, #12
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053fe:	bf00      	nop
 8005400:	370c      	adds	r7, #12
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr

0800540a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800540a:	b480      	push	{r7}
 800540c:	b083      	sub	sp, #12
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005412:	bf00      	nop
 8005414:	370c      	adds	r7, #12
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
	...

08005420 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a40      	ldr	r2, [pc, #256]	; (8005534 <TIM_Base_SetConfig+0x114>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d013      	beq.n	8005460 <TIM_Base_SetConfig+0x40>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800543e:	d00f      	beq.n	8005460 <TIM_Base_SetConfig+0x40>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a3d      	ldr	r2, [pc, #244]	; (8005538 <TIM_Base_SetConfig+0x118>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d00b      	beq.n	8005460 <TIM_Base_SetConfig+0x40>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a3c      	ldr	r2, [pc, #240]	; (800553c <TIM_Base_SetConfig+0x11c>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d007      	beq.n	8005460 <TIM_Base_SetConfig+0x40>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a3b      	ldr	r2, [pc, #236]	; (8005540 <TIM_Base_SetConfig+0x120>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d003      	beq.n	8005460 <TIM_Base_SetConfig+0x40>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a3a      	ldr	r2, [pc, #232]	; (8005544 <TIM_Base_SetConfig+0x124>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d108      	bne.n	8005472 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005466:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	4313      	orrs	r3, r2
 8005470:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4a2f      	ldr	r2, [pc, #188]	; (8005534 <TIM_Base_SetConfig+0x114>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d02b      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005480:	d027      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4a2c      	ldr	r2, [pc, #176]	; (8005538 <TIM_Base_SetConfig+0x118>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d023      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4a2b      	ldr	r2, [pc, #172]	; (800553c <TIM_Base_SetConfig+0x11c>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d01f      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4a2a      	ldr	r2, [pc, #168]	; (8005540 <TIM_Base_SetConfig+0x120>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d01b      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4a29      	ldr	r2, [pc, #164]	; (8005544 <TIM_Base_SetConfig+0x124>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d017      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a28      	ldr	r2, [pc, #160]	; (8005548 <TIM_Base_SetConfig+0x128>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d013      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a27      	ldr	r2, [pc, #156]	; (800554c <TIM_Base_SetConfig+0x12c>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d00f      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a26      	ldr	r2, [pc, #152]	; (8005550 <TIM_Base_SetConfig+0x130>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d00b      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a25      	ldr	r2, [pc, #148]	; (8005554 <TIM_Base_SetConfig+0x134>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d007      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a24      	ldr	r2, [pc, #144]	; (8005558 <TIM_Base_SetConfig+0x138>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d003      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a23      	ldr	r2, [pc, #140]	; (800555c <TIM_Base_SetConfig+0x13c>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d108      	bne.n	80054e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	68fa      	ldr	r2, [r7, #12]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	695b      	ldr	r3, [r3, #20]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	689a      	ldr	r2, [r3, #8]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a0a      	ldr	r2, [pc, #40]	; (8005534 <TIM_Base_SetConfig+0x114>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d003      	beq.n	8005518 <TIM_Base_SetConfig+0xf8>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a0c      	ldr	r2, [pc, #48]	; (8005544 <TIM_Base_SetConfig+0x124>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d103      	bne.n	8005520 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	691a      	ldr	r2, [r3, #16]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	615a      	str	r2, [r3, #20]
}
 8005526:	bf00      	nop
 8005528:	3714      	adds	r7, #20
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	40010000 	.word	0x40010000
 8005538:	40000400 	.word	0x40000400
 800553c:	40000800 	.word	0x40000800
 8005540:	40000c00 	.word	0x40000c00
 8005544:	40010400 	.word	0x40010400
 8005548:	40014000 	.word	0x40014000
 800554c:	40014400 	.word	0x40014400
 8005550:	40014800 	.word	0x40014800
 8005554:	40001800 	.word	0x40001800
 8005558:	40001c00 	.word	0x40001c00
 800555c:	40002000 	.word	0x40002000

08005560 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005560:	b480      	push	{r7}
 8005562:	b087      	sub	sp, #28
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
 8005568:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a1b      	ldr	r3, [r3, #32]
 800556e:	f023 0201 	bic.w	r2, r3, #1
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	699b      	ldr	r3, [r3, #24]
 8005586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800558e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f023 0303 	bic.w	r3, r3, #3
 8005596:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	4313      	orrs	r3, r2
 80055a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	f023 0302 	bic.w	r3, r3, #2
 80055a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	697a      	ldr	r2, [r7, #20]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a20      	ldr	r2, [pc, #128]	; (8005638 <TIM_OC1_SetConfig+0xd8>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d003      	beq.n	80055c4 <TIM_OC1_SetConfig+0x64>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	4a1f      	ldr	r2, [pc, #124]	; (800563c <TIM_OC1_SetConfig+0xdc>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d10c      	bne.n	80055de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	f023 0308 	bic.w	r3, r3, #8
 80055ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	697a      	ldr	r2, [r7, #20]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	f023 0304 	bic.w	r3, r3, #4
 80055dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a15      	ldr	r2, [pc, #84]	; (8005638 <TIM_OC1_SetConfig+0xd8>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d003      	beq.n	80055ee <TIM_OC1_SetConfig+0x8e>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a14      	ldr	r2, [pc, #80]	; (800563c <TIM_OC1_SetConfig+0xdc>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d111      	bne.n	8005612 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80055fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	695b      	ldr	r3, [r3, #20]
 8005602:	693a      	ldr	r2, [r7, #16]
 8005604:	4313      	orrs	r3, r2
 8005606:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	699b      	ldr	r3, [r3, #24]
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	4313      	orrs	r3, r2
 8005610:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	693a      	ldr	r2, [r7, #16]
 8005616:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	68fa      	ldr	r2, [r7, #12]
 800561c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	685a      	ldr	r2, [r3, #4]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	697a      	ldr	r2, [r7, #20]
 800562a:	621a      	str	r2, [r3, #32]
}
 800562c:	bf00      	nop
 800562e:	371c      	adds	r7, #28
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr
 8005638:	40010000 	.word	0x40010000
 800563c:	40010400 	.word	0x40010400

08005640 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005640:	b480      	push	{r7}
 8005642:	b087      	sub	sp, #28
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a1b      	ldr	r3, [r3, #32]
 800564e:	f023 0210 	bic.w	r2, r3, #16
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6a1b      	ldr	r3, [r3, #32]
 800565a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	699b      	ldr	r3, [r3, #24]
 8005666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800566e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005676:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	021b      	lsls	r3, r3, #8
 800567e:	68fa      	ldr	r2, [r7, #12]
 8005680:	4313      	orrs	r3, r2
 8005682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	f023 0320 	bic.w	r3, r3, #32
 800568a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	011b      	lsls	r3, r3, #4
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	4313      	orrs	r3, r2
 8005696:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a22      	ldr	r2, [pc, #136]	; (8005724 <TIM_OC2_SetConfig+0xe4>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d003      	beq.n	80056a8 <TIM_OC2_SetConfig+0x68>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a21      	ldr	r2, [pc, #132]	; (8005728 <TIM_OC2_SetConfig+0xe8>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d10d      	bne.n	80056c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	011b      	lsls	r3, r3, #4
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a17      	ldr	r2, [pc, #92]	; (8005724 <TIM_OC2_SetConfig+0xe4>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d003      	beq.n	80056d4 <TIM_OC2_SetConfig+0x94>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a16      	ldr	r2, [pc, #88]	; (8005728 <TIM_OC2_SetConfig+0xe8>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d113      	bne.n	80056fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80056e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	695b      	ldr	r3, [r3, #20]
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	693a      	ldr	r2, [r7, #16]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	685a      	ldr	r2, [r3, #4]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	697a      	ldr	r2, [r7, #20]
 8005714:	621a      	str	r2, [r3, #32]
}
 8005716:	bf00      	nop
 8005718:	371c      	adds	r7, #28
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	40010000 	.word	0x40010000
 8005728:	40010400 	.word	0x40010400

0800572c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800572c:	b480      	push	{r7}
 800572e:	b087      	sub	sp, #28
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6a1b      	ldr	r3, [r3, #32]
 800573a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a1b      	ldr	r3, [r3, #32]
 8005746:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	69db      	ldr	r3, [r3, #28]
 8005752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800575a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f023 0303 	bic.w	r3, r3, #3
 8005762:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	68fa      	ldr	r2, [r7, #12]
 800576a:	4313      	orrs	r3, r2
 800576c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005774:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	021b      	lsls	r3, r3, #8
 800577c:	697a      	ldr	r2, [r7, #20]
 800577e:	4313      	orrs	r3, r2
 8005780:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a21      	ldr	r2, [pc, #132]	; (800580c <TIM_OC3_SetConfig+0xe0>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d003      	beq.n	8005792 <TIM_OC3_SetConfig+0x66>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a20      	ldr	r2, [pc, #128]	; (8005810 <TIM_OC3_SetConfig+0xe4>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d10d      	bne.n	80057ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005798:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	021b      	lsls	r3, r3, #8
 80057a0:	697a      	ldr	r2, [r7, #20]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a16      	ldr	r2, [pc, #88]	; (800580c <TIM_OC3_SetConfig+0xe0>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d003      	beq.n	80057be <TIM_OC3_SetConfig+0x92>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a15      	ldr	r2, [pc, #84]	; (8005810 <TIM_OC3_SetConfig+0xe4>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d113      	bne.n	80057e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80057cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	011b      	lsls	r3, r3, #4
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	011b      	lsls	r3, r3, #4
 80057e0:	693a      	ldr	r2, [r7, #16]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	685a      	ldr	r2, [r3, #4]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	697a      	ldr	r2, [r7, #20]
 80057fe:	621a      	str	r2, [r3, #32]
}
 8005800:	bf00      	nop
 8005802:	371c      	adds	r7, #28
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr
 800580c:	40010000 	.word	0x40010000
 8005810:	40010400 	.word	0x40010400

08005814 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005814:	b480      	push	{r7}
 8005816:	b087      	sub	sp, #28
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a1b      	ldr	r3, [r3, #32]
 8005822:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	69db      	ldr	r3, [r3, #28]
 800583a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800584a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	021b      	lsls	r3, r3, #8
 8005852:	68fa      	ldr	r2, [r7, #12]
 8005854:	4313      	orrs	r3, r2
 8005856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800585e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	031b      	lsls	r3, r3, #12
 8005866:	693a      	ldr	r2, [r7, #16]
 8005868:	4313      	orrs	r3, r2
 800586a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a12      	ldr	r2, [pc, #72]	; (80058b8 <TIM_OC4_SetConfig+0xa4>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d003      	beq.n	800587c <TIM_OC4_SetConfig+0x68>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	4a11      	ldr	r2, [pc, #68]	; (80058bc <TIM_OC4_SetConfig+0xa8>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d109      	bne.n	8005890 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005882:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	695b      	ldr	r3, [r3, #20]
 8005888:	019b      	lsls	r3, r3, #6
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	4313      	orrs	r3, r2
 800588e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	697a      	ldr	r2, [r7, #20]
 8005894:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	68fa      	ldr	r2, [r7, #12]
 800589a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	685a      	ldr	r2, [r3, #4]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	693a      	ldr	r2, [r7, #16]
 80058a8:	621a      	str	r2, [r3, #32]
}
 80058aa:	bf00      	nop
 80058ac:	371c      	adds	r7, #28
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
 80058b6:	bf00      	nop
 80058b8:	40010000 	.word	0x40010000
 80058bc:	40010400 	.word	0x40010400

080058c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b087      	sub	sp, #28
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6a1b      	ldr	r3, [r3, #32]
 80058d6:	f023 0201 	bic.w	r2, r3, #1
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	011b      	lsls	r3, r3, #4
 80058f0:	693a      	ldr	r2, [r7, #16]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	f023 030a 	bic.w	r3, r3, #10
 80058fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80058fe:	697a      	ldr	r2, [r7, #20]
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	4313      	orrs	r3, r2
 8005904:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	693a      	ldr	r2, [r7, #16]
 800590a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	697a      	ldr	r2, [r7, #20]
 8005910:	621a      	str	r2, [r3, #32]
}
 8005912:	bf00      	nop
 8005914:	371c      	adds	r7, #28
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr

0800591e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800591e:	b480      	push	{r7}
 8005920:	b087      	sub	sp, #28
 8005922:	af00      	add	r7, sp, #0
 8005924:	60f8      	str	r0, [r7, #12]
 8005926:	60b9      	str	r1, [r7, #8]
 8005928:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	f023 0210 	bic.w	r2, r3, #16
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	699b      	ldr	r3, [r3, #24]
 800593a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6a1b      	ldr	r3, [r3, #32]
 8005940:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005948:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	031b      	lsls	r3, r3, #12
 800594e:	697a      	ldr	r2, [r7, #20]
 8005950:	4313      	orrs	r3, r2
 8005952:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800595a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	011b      	lsls	r3, r3, #4
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	4313      	orrs	r3, r2
 8005964:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	697a      	ldr	r2, [r7, #20]
 800596a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	693a      	ldr	r2, [r7, #16]
 8005970:	621a      	str	r2, [r3, #32]
}
 8005972:	bf00      	nop
 8005974:	371c      	adds	r7, #28
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr

0800597e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800597e:	b480      	push	{r7}
 8005980:	b085      	sub	sp, #20
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
 8005986:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005994:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005996:	683a      	ldr	r2, [r7, #0]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	4313      	orrs	r3, r2
 800599c:	f043 0307 	orr.w	r3, r3, #7
 80059a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	609a      	str	r2, [r3, #8]
}
 80059a8:	bf00      	nop
 80059aa:	3714      	adds	r7, #20
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b087      	sub	sp, #28
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
 80059c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	021a      	lsls	r2, r3, #8
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	431a      	orrs	r2, r3
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	4313      	orrs	r3, r2
 80059dc:	697a      	ldr	r2, [r7, #20]
 80059de:	4313      	orrs	r3, r2
 80059e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	609a      	str	r2, [r3, #8]
}
 80059e8:	bf00      	nop
 80059ea:	371c      	adds	r7, #28
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr

080059f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b087      	sub	sp, #28
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	f003 031f 	and.w	r3, r3, #31
 8005a06:	2201      	movs	r2, #1
 8005a08:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6a1a      	ldr	r2, [r3, #32]
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	43db      	mvns	r3, r3
 8005a16:	401a      	ands	r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6a1a      	ldr	r2, [r3, #32]
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	f003 031f 	and.w	r3, r3, #31
 8005a26:	6879      	ldr	r1, [r7, #4]
 8005a28:	fa01 f303 	lsl.w	r3, r1, r3
 8005a2c:	431a      	orrs	r2, r3
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	621a      	str	r2, [r3, #32]
}
 8005a32:	bf00      	nop
 8005a34:	371c      	adds	r7, #28
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr
	...

08005a40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b085      	sub	sp, #20
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d101      	bne.n	8005a58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a54:	2302      	movs	r3, #2
 8005a56:	e05a      	b.n	8005b0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2202      	movs	r2, #2
 8005a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a21      	ldr	r2, [pc, #132]	; (8005b1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d022      	beq.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aa4:	d01d      	beq.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a1d      	ldr	r2, [pc, #116]	; (8005b20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d018      	beq.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a1b      	ldr	r2, [pc, #108]	; (8005b24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d013      	beq.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a1a      	ldr	r2, [pc, #104]	; (8005b28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d00e      	beq.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a18      	ldr	r2, [pc, #96]	; (8005b2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d009      	beq.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a17      	ldr	r2, [pc, #92]	; (8005b30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d004      	beq.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a15      	ldr	r2, [pc, #84]	; (8005b34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d10c      	bne.n	8005afc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ae8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	68ba      	ldr	r2, [r7, #8]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68ba      	ldr	r2, [r7, #8]
 8005afa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3714      	adds	r7, #20
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	40010000 	.word	0x40010000
 8005b20:	40000400 	.word	0x40000400
 8005b24:	40000800 	.word	0x40000800
 8005b28:	40000c00 	.word	0x40000c00
 8005b2c:	40010400 	.word	0x40010400
 8005b30:	40014000 	.word	0x40014000
 8005b34:	40001800 	.word	0x40001800

08005b38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b083      	sub	sp, #12
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b40:	bf00      	nop
 8005b42:	370c      	adds	r7, #12
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr

08005b4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b082      	sub	sp, #8
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d101      	bne.n	8005b72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e03f      	b.n	8005bf2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d106      	bne.n	8005b8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f7fc f91e 	bl	8001dc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2224      	movs	r2, #36	; 0x24
 8005b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68da      	ldr	r2, [r3, #12]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ba2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f000 f829 	bl	8005bfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	691a      	ldr	r2, [r3, #16]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005bb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	695a      	ldr	r2, [r3, #20]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005bc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68da      	ldr	r2, [r3, #12]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005bd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2220      	movs	r2, #32
 8005be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2220      	movs	r2, #32
 8005bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3708      	adds	r7, #8
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
	...

08005bfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c00:	b0c0      	sub	sp, #256	; 0x100
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c18:	68d9      	ldr	r1, [r3, #12]
 8005c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	ea40 0301 	orr.w	r3, r0, r1
 8005c24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c2a:	689a      	ldr	r2, [r3, #8]
 8005c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	431a      	orrs	r2, r3
 8005c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c38:	695b      	ldr	r3, [r3, #20]
 8005c3a:	431a      	orrs	r2, r3
 8005c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c40:	69db      	ldr	r3, [r3, #28]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005c54:	f021 010c 	bic.w	r1, r1, #12
 8005c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005c62:	430b      	orrs	r3, r1
 8005c64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	695b      	ldr	r3, [r3, #20]
 8005c6e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c76:	6999      	ldr	r1, [r3, #24]
 8005c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	ea40 0301 	orr.w	r3, r0, r1
 8005c82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	4b8f      	ldr	r3, [pc, #572]	; (8005ec8 <UART_SetConfig+0x2cc>)
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d005      	beq.n	8005c9c <UART_SetConfig+0xa0>
 8005c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	4b8d      	ldr	r3, [pc, #564]	; (8005ecc <UART_SetConfig+0x2d0>)
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d104      	bne.n	8005ca6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c9c:	f7fe f918 	bl	8003ed0 <HAL_RCC_GetPCLK2Freq>
 8005ca0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005ca4:	e003      	b.n	8005cae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ca6:	f7fe f8ff 	bl	8003ea8 <HAL_RCC_GetPCLK1Freq>
 8005caa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cb8:	f040 810c 	bne.w	8005ed4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005cbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005cc6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005cca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005cce:	4622      	mov	r2, r4
 8005cd0:	462b      	mov	r3, r5
 8005cd2:	1891      	adds	r1, r2, r2
 8005cd4:	65b9      	str	r1, [r7, #88]	; 0x58
 8005cd6:	415b      	adcs	r3, r3
 8005cd8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005cda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005cde:	4621      	mov	r1, r4
 8005ce0:	eb12 0801 	adds.w	r8, r2, r1
 8005ce4:	4629      	mov	r1, r5
 8005ce6:	eb43 0901 	adc.w	r9, r3, r1
 8005cea:	f04f 0200 	mov.w	r2, #0
 8005cee:	f04f 0300 	mov.w	r3, #0
 8005cf2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005cf6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005cfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005cfe:	4690      	mov	r8, r2
 8005d00:	4699      	mov	r9, r3
 8005d02:	4623      	mov	r3, r4
 8005d04:	eb18 0303 	adds.w	r3, r8, r3
 8005d08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005d0c:	462b      	mov	r3, r5
 8005d0e:	eb49 0303 	adc.w	r3, r9, r3
 8005d12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005d22:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005d26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	18db      	adds	r3, r3, r3
 8005d2e:	653b      	str	r3, [r7, #80]	; 0x50
 8005d30:	4613      	mov	r3, r2
 8005d32:	eb42 0303 	adc.w	r3, r2, r3
 8005d36:	657b      	str	r3, [r7, #84]	; 0x54
 8005d38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005d3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005d40:	f7fa ff32 	bl	8000ba8 <__aeabi_uldivmod>
 8005d44:	4602      	mov	r2, r0
 8005d46:	460b      	mov	r3, r1
 8005d48:	4b61      	ldr	r3, [pc, #388]	; (8005ed0 <UART_SetConfig+0x2d4>)
 8005d4a:	fba3 2302 	umull	r2, r3, r3, r2
 8005d4e:	095b      	lsrs	r3, r3, #5
 8005d50:	011c      	lsls	r4, r3, #4
 8005d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d56:	2200      	movs	r2, #0
 8005d58:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005d5c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005d60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005d64:	4642      	mov	r2, r8
 8005d66:	464b      	mov	r3, r9
 8005d68:	1891      	adds	r1, r2, r2
 8005d6a:	64b9      	str	r1, [r7, #72]	; 0x48
 8005d6c:	415b      	adcs	r3, r3
 8005d6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005d74:	4641      	mov	r1, r8
 8005d76:	eb12 0a01 	adds.w	sl, r2, r1
 8005d7a:	4649      	mov	r1, r9
 8005d7c:	eb43 0b01 	adc.w	fp, r3, r1
 8005d80:	f04f 0200 	mov.w	r2, #0
 8005d84:	f04f 0300 	mov.w	r3, #0
 8005d88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005d8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005d90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d94:	4692      	mov	sl, r2
 8005d96:	469b      	mov	fp, r3
 8005d98:	4643      	mov	r3, r8
 8005d9a:	eb1a 0303 	adds.w	r3, sl, r3
 8005d9e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005da2:	464b      	mov	r3, r9
 8005da4:	eb4b 0303 	adc.w	r3, fp, r3
 8005da8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005db8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005dbc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	18db      	adds	r3, r3, r3
 8005dc4:	643b      	str	r3, [r7, #64]	; 0x40
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	eb42 0303 	adc.w	r3, r2, r3
 8005dcc:	647b      	str	r3, [r7, #68]	; 0x44
 8005dce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005dd2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005dd6:	f7fa fee7 	bl	8000ba8 <__aeabi_uldivmod>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	460b      	mov	r3, r1
 8005dde:	4611      	mov	r1, r2
 8005de0:	4b3b      	ldr	r3, [pc, #236]	; (8005ed0 <UART_SetConfig+0x2d4>)
 8005de2:	fba3 2301 	umull	r2, r3, r3, r1
 8005de6:	095b      	lsrs	r3, r3, #5
 8005de8:	2264      	movs	r2, #100	; 0x64
 8005dea:	fb02 f303 	mul.w	r3, r2, r3
 8005dee:	1acb      	subs	r3, r1, r3
 8005df0:	00db      	lsls	r3, r3, #3
 8005df2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005df6:	4b36      	ldr	r3, [pc, #216]	; (8005ed0 <UART_SetConfig+0x2d4>)
 8005df8:	fba3 2302 	umull	r2, r3, r3, r2
 8005dfc:	095b      	lsrs	r3, r3, #5
 8005dfe:	005b      	lsls	r3, r3, #1
 8005e00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e04:	441c      	add	r4, r3
 8005e06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005e10:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005e14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005e18:	4642      	mov	r2, r8
 8005e1a:	464b      	mov	r3, r9
 8005e1c:	1891      	adds	r1, r2, r2
 8005e1e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005e20:	415b      	adcs	r3, r3
 8005e22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005e28:	4641      	mov	r1, r8
 8005e2a:	1851      	adds	r1, r2, r1
 8005e2c:	6339      	str	r1, [r7, #48]	; 0x30
 8005e2e:	4649      	mov	r1, r9
 8005e30:	414b      	adcs	r3, r1
 8005e32:	637b      	str	r3, [r7, #52]	; 0x34
 8005e34:	f04f 0200 	mov.w	r2, #0
 8005e38:	f04f 0300 	mov.w	r3, #0
 8005e3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005e40:	4659      	mov	r1, fp
 8005e42:	00cb      	lsls	r3, r1, #3
 8005e44:	4651      	mov	r1, sl
 8005e46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e4a:	4651      	mov	r1, sl
 8005e4c:	00ca      	lsls	r2, r1, #3
 8005e4e:	4610      	mov	r0, r2
 8005e50:	4619      	mov	r1, r3
 8005e52:	4603      	mov	r3, r0
 8005e54:	4642      	mov	r2, r8
 8005e56:	189b      	adds	r3, r3, r2
 8005e58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005e5c:	464b      	mov	r3, r9
 8005e5e:	460a      	mov	r2, r1
 8005e60:	eb42 0303 	adc.w	r3, r2, r3
 8005e64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005e74:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005e78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	18db      	adds	r3, r3, r3
 8005e80:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e82:	4613      	mov	r3, r2
 8005e84:	eb42 0303 	adc.w	r3, r2, r3
 8005e88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005e8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005e92:	f7fa fe89 	bl	8000ba8 <__aeabi_uldivmod>
 8005e96:	4602      	mov	r2, r0
 8005e98:	460b      	mov	r3, r1
 8005e9a:	4b0d      	ldr	r3, [pc, #52]	; (8005ed0 <UART_SetConfig+0x2d4>)
 8005e9c:	fba3 1302 	umull	r1, r3, r3, r2
 8005ea0:	095b      	lsrs	r3, r3, #5
 8005ea2:	2164      	movs	r1, #100	; 0x64
 8005ea4:	fb01 f303 	mul.w	r3, r1, r3
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	00db      	lsls	r3, r3, #3
 8005eac:	3332      	adds	r3, #50	; 0x32
 8005eae:	4a08      	ldr	r2, [pc, #32]	; (8005ed0 <UART_SetConfig+0x2d4>)
 8005eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb4:	095b      	lsrs	r3, r3, #5
 8005eb6:	f003 0207 	and.w	r2, r3, #7
 8005eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4422      	add	r2, r4
 8005ec2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ec4:	e106      	b.n	80060d4 <UART_SetConfig+0x4d8>
 8005ec6:	bf00      	nop
 8005ec8:	40011000 	.word	0x40011000
 8005ecc:	40011400 	.word	0x40011400
 8005ed0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ed4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005ede:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005ee2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005ee6:	4642      	mov	r2, r8
 8005ee8:	464b      	mov	r3, r9
 8005eea:	1891      	adds	r1, r2, r2
 8005eec:	6239      	str	r1, [r7, #32]
 8005eee:	415b      	adcs	r3, r3
 8005ef0:	627b      	str	r3, [r7, #36]	; 0x24
 8005ef2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005ef6:	4641      	mov	r1, r8
 8005ef8:	1854      	adds	r4, r2, r1
 8005efa:	4649      	mov	r1, r9
 8005efc:	eb43 0501 	adc.w	r5, r3, r1
 8005f00:	f04f 0200 	mov.w	r2, #0
 8005f04:	f04f 0300 	mov.w	r3, #0
 8005f08:	00eb      	lsls	r3, r5, #3
 8005f0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f0e:	00e2      	lsls	r2, r4, #3
 8005f10:	4614      	mov	r4, r2
 8005f12:	461d      	mov	r5, r3
 8005f14:	4643      	mov	r3, r8
 8005f16:	18e3      	adds	r3, r4, r3
 8005f18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005f1c:	464b      	mov	r3, r9
 8005f1e:	eb45 0303 	adc.w	r3, r5, r3
 8005f22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005f32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005f36:	f04f 0200 	mov.w	r2, #0
 8005f3a:	f04f 0300 	mov.w	r3, #0
 8005f3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005f42:	4629      	mov	r1, r5
 8005f44:	008b      	lsls	r3, r1, #2
 8005f46:	4621      	mov	r1, r4
 8005f48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f4c:	4621      	mov	r1, r4
 8005f4e:	008a      	lsls	r2, r1, #2
 8005f50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005f54:	f7fa fe28 	bl	8000ba8 <__aeabi_uldivmod>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	460b      	mov	r3, r1
 8005f5c:	4b60      	ldr	r3, [pc, #384]	; (80060e0 <UART_SetConfig+0x4e4>)
 8005f5e:	fba3 2302 	umull	r2, r3, r3, r2
 8005f62:	095b      	lsrs	r3, r3, #5
 8005f64:	011c      	lsls	r4, r3, #4
 8005f66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005f70:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005f74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005f78:	4642      	mov	r2, r8
 8005f7a:	464b      	mov	r3, r9
 8005f7c:	1891      	adds	r1, r2, r2
 8005f7e:	61b9      	str	r1, [r7, #24]
 8005f80:	415b      	adcs	r3, r3
 8005f82:	61fb      	str	r3, [r7, #28]
 8005f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f88:	4641      	mov	r1, r8
 8005f8a:	1851      	adds	r1, r2, r1
 8005f8c:	6139      	str	r1, [r7, #16]
 8005f8e:	4649      	mov	r1, r9
 8005f90:	414b      	adcs	r3, r1
 8005f92:	617b      	str	r3, [r7, #20]
 8005f94:	f04f 0200 	mov.w	r2, #0
 8005f98:	f04f 0300 	mov.w	r3, #0
 8005f9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005fa0:	4659      	mov	r1, fp
 8005fa2:	00cb      	lsls	r3, r1, #3
 8005fa4:	4651      	mov	r1, sl
 8005fa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005faa:	4651      	mov	r1, sl
 8005fac:	00ca      	lsls	r2, r1, #3
 8005fae:	4610      	mov	r0, r2
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	4642      	mov	r2, r8
 8005fb6:	189b      	adds	r3, r3, r2
 8005fb8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005fbc:	464b      	mov	r3, r9
 8005fbe:	460a      	mov	r2, r1
 8005fc0:	eb42 0303 	adc.w	r3, r2, r3
 8005fc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	67bb      	str	r3, [r7, #120]	; 0x78
 8005fd2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005fd4:	f04f 0200 	mov.w	r2, #0
 8005fd8:	f04f 0300 	mov.w	r3, #0
 8005fdc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005fe0:	4649      	mov	r1, r9
 8005fe2:	008b      	lsls	r3, r1, #2
 8005fe4:	4641      	mov	r1, r8
 8005fe6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fea:	4641      	mov	r1, r8
 8005fec:	008a      	lsls	r2, r1, #2
 8005fee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005ff2:	f7fa fdd9 	bl	8000ba8 <__aeabi_uldivmod>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	4611      	mov	r1, r2
 8005ffc:	4b38      	ldr	r3, [pc, #224]	; (80060e0 <UART_SetConfig+0x4e4>)
 8005ffe:	fba3 2301 	umull	r2, r3, r3, r1
 8006002:	095b      	lsrs	r3, r3, #5
 8006004:	2264      	movs	r2, #100	; 0x64
 8006006:	fb02 f303 	mul.w	r3, r2, r3
 800600a:	1acb      	subs	r3, r1, r3
 800600c:	011b      	lsls	r3, r3, #4
 800600e:	3332      	adds	r3, #50	; 0x32
 8006010:	4a33      	ldr	r2, [pc, #204]	; (80060e0 <UART_SetConfig+0x4e4>)
 8006012:	fba2 2303 	umull	r2, r3, r2, r3
 8006016:	095b      	lsrs	r3, r3, #5
 8006018:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800601c:	441c      	add	r4, r3
 800601e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006022:	2200      	movs	r2, #0
 8006024:	673b      	str	r3, [r7, #112]	; 0x70
 8006026:	677a      	str	r2, [r7, #116]	; 0x74
 8006028:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800602c:	4642      	mov	r2, r8
 800602e:	464b      	mov	r3, r9
 8006030:	1891      	adds	r1, r2, r2
 8006032:	60b9      	str	r1, [r7, #8]
 8006034:	415b      	adcs	r3, r3
 8006036:	60fb      	str	r3, [r7, #12]
 8006038:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800603c:	4641      	mov	r1, r8
 800603e:	1851      	adds	r1, r2, r1
 8006040:	6039      	str	r1, [r7, #0]
 8006042:	4649      	mov	r1, r9
 8006044:	414b      	adcs	r3, r1
 8006046:	607b      	str	r3, [r7, #4]
 8006048:	f04f 0200 	mov.w	r2, #0
 800604c:	f04f 0300 	mov.w	r3, #0
 8006050:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006054:	4659      	mov	r1, fp
 8006056:	00cb      	lsls	r3, r1, #3
 8006058:	4651      	mov	r1, sl
 800605a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800605e:	4651      	mov	r1, sl
 8006060:	00ca      	lsls	r2, r1, #3
 8006062:	4610      	mov	r0, r2
 8006064:	4619      	mov	r1, r3
 8006066:	4603      	mov	r3, r0
 8006068:	4642      	mov	r2, r8
 800606a:	189b      	adds	r3, r3, r2
 800606c:	66bb      	str	r3, [r7, #104]	; 0x68
 800606e:	464b      	mov	r3, r9
 8006070:	460a      	mov	r2, r1
 8006072:	eb42 0303 	adc.w	r3, r2, r3
 8006076:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	663b      	str	r3, [r7, #96]	; 0x60
 8006082:	667a      	str	r2, [r7, #100]	; 0x64
 8006084:	f04f 0200 	mov.w	r2, #0
 8006088:	f04f 0300 	mov.w	r3, #0
 800608c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006090:	4649      	mov	r1, r9
 8006092:	008b      	lsls	r3, r1, #2
 8006094:	4641      	mov	r1, r8
 8006096:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800609a:	4641      	mov	r1, r8
 800609c:	008a      	lsls	r2, r1, #2
 800609e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80060a2:	f7fa fd81 	bl	8000ba8 <__aeabi_uldivmod>
 80060a6:	4602      	mov	r2, r0
 80060a8:	460b      	mov	r3, r1
 80060aa:	4b0d      	ldr	r3, [pc, #52]	; (80060e0 <UART_SetConfig+0x4e4>)
 80060ac:	fba3 1302 	umull	r1, r3, r3, r2
 80060b0:	095b      	lsrs	r3, r3, #5
 80060b2:	2164      	movs	r1, #100	; 0x64
 80060b4:	fb01 f303 	mul.w	r3, r1, r3
 80060b8:	1ad3      	subs	r3, r2, r3
 80060ba:	011b      	lsls	r3, r3, #4
 80060bc:	3332      	adds	r3, #50	; 0x32
 80060be:	4a08      	ldr	r2, [pc, #32]	; (80060e0 <UART_SetConfig+0x4e4>)
 80060c0:	fba2 2303 	umull	r2, r3, r2, r3
 80060c4:	095b      	lsrs	r3, r3, #5
 80060c6:	f003 020f 	and.w	r2, r3, #15
 80060ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4422      	add	r2, r4
 80060d2:	609a      	str	r2, [r3, #8]
}
 80060d4:	bf00      	nop
 80060d6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80060da:	46bd      	mov	sp, r7
 80060dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060e0:	51eb851f 	.word	0x51eb851f

080060e4 <L3GD20_loop>:
	}
	LED9_OFF;LED10_OFF;LED11_OFF;
}

void L3GD20_loop(void)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	af00      	add	r7, sp, #0
	Noise_Z = (Noise_Z>GYRO_NOISE_THRESHOLD)? GYRO_NOISE_THRESHOLD:Noise_Z;
 80060e8:	4b55      	ldr	r3, [pc, #340]	; (8006240 <L3GD20_loop+0x15c>)
 80060ea:	edd3 7a00 	vldr	s15, [r3]
 80060ee:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8006244 <L3GD20_loop+0x160>
 80060f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80060f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060fa:	dd01      	ble.n	8006100 <L3GD20_loop+0x1c>
 80060fc:	4b52      	ldr	r3, [pc, #328]	; (8006248 <L3GD20_loop+0x164>)
 80060fe:	e001      	b.n	8006104 <L3GD20_loop+0x20>
 8006100:	4b4f      	ldr	r3, [pc, #316]	; (8006240 <L3GD20_loop+0x15c>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a4e      	ldr	r2, [pc, #312]	; (8006240 <L3GD20_loop+0x15c>)
 8006106:	6013      	str	r3, [r2, #0]
	Raw_z = 0;
 8006108:	4b50      	ldr	r3, [pc, #320]	; (800624c <L3GD20_loop+0x168>)
 800610a:	2200      	movs	r2, #0
 800610c:	801a      	strh	r2, [r3, #0]

	if (dataReadyFlag == L3GD20_DATA_READY)
 800610e:	4b50      	ldr	r3, [pc, #320]	; (8006250 <L3GD20_loop+0x16c>)
 8006110:	781b      	ldrb	r3, [r3, #0]
 8006112:	2b01      	cmp	r3, #1
 8006114:	d139      	bne.n	800618a <L3GD20_loop+0xa6>
	{

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8006116:	2200      	movs	r2, #0
 8006118:	f44f 7180 	mov.w	r1, #256	; 0x100
 800611c:	484d      	ldr	r0, [pc, #308]	; (8006254 <L3GD20_loop+0x170>)
 800611e:	f7fd fa15 	bl	800354c <HAL_GPIO_WritePin>
		spiTxBuf[0] = 0x2c | 0x80;
 8006122:	4b4d      	ldr	r3, [pc, #308]	; (8006258 <L3GD20_loop+0x174>)
 8006124:	22ac      	movs	r2, #172	; 0xac
 8006126:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi1, spiTxBuf, 1, 50);
 8006128:	2332      	movs	r3, #50	; 0x32
 800612a:	2201      	movs	r2, #1
 800612c:	494a      	ldr	r1, [pc, #296]	; (8006258 <L3GD20_loop+0x174>)
 800612e:	484b      	ldr	r0, [pc, #300]	; (800625c <L3GD20_loop+0x178>)
 8006130:	f7fd ff86 	bl	8004040 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &spiRxBuf[5], 1, 50);
 8006134:	2332      	movs	r3, #50	; 0x32
 8006136:	2201      	movs	r2, #1
 8006138:	4949      	ldr	r1, [pc, #292]	; (8006260 <L3GD20_loop+0x17c>)
 800613a:	4848      	ldr	r0, [pc, #288]	; (800625c <L3GD20_loop+0x178>)
 800613c:	f7fe f8bc 	bl	80042b8 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8006140:	2201      	movs	r2, #1
 8006142:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006146:	4843      	ldr	r0, [pc, #268]	; (8006254 <L3GD20_loop+0x170>)
 8006148:	f7fd fa00 	bl	800354c <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800614c:	2200      	movs	r2, #0
 800614e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006152:	4840      	ldr	r0, [pc, #256]	; (8006254 <L3GD20_loop+0x170>)
 8006154:	f7fd f9fa 	bl	800354c <HAL_GPIO_WritePin>
		spiTxBuf[0] = 0x2d | 0x80;
 8006158:	4b3f      	ldr	r3, [pc, #252]	; (8006258 <L3GD20_loop+0x174>)
 800615a:	22ad      	movs	r2, #173	; 0xad
 800615c:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi1, spiTxBuf, 1, 50);
 800615e:	2332      	movs	r3, #50	; 0x32
 8006160:	2201      	movs	r2, #1
 8006162:	493d      	ldr	r1, [pc, #244]	; (8006258 <L3GD20_loop+0x174>)
 8006164:	483d      	ldr	r0, [pc, #244]	; (800625c <L3GD20_loop+0x178>)
 8006166:	f7fd ff6b 	bl	8004040 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &spiRxBuf[6], 1, 50);
 800616a:	2332      	movs	r3, #50	; 0x32
 800616c:	2201      	movs	r2, #1
 800616e:	493d      	ldr	r1, [pc, #244]	; (8006264 <L3GD20_loop+0x180>)
 8006170:	483a      	ldr	r0, [pc, #232]	; (800625c <L3GD20_loop+0x178>)
 8006172:	f7fe f8a1 	bl	80042b8 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8006176:	2201      	movs	r2, #1
 8006178:	f44f 7180 	mov.w	r1, #256	; 0x100
 800617c:	4835      	ldr	r0, [pc, #212]	; (8006254 <L3GD20_loop+0x170>)
 800617e:	f7fd f9e5 	bl	800354c <HAL_GPIO_WritePin>

		dataReadyFlag = L3GD20_DATA_NOT_READY;
 8006182:	4b33      	ldr	r3, [pc, #204]	; (8006250 <L3GD20_loop+0x16c>)
 8006184:	2200      	movs	r2, #0
 8006186:	701a      	strb	r2, [r3, #0]
			LastAngleRate_Z = angleRate_z;
		}
		else;
		dataReadyFlag = L3GD20_DATA_READY;
	}
}
 8006188:	e057      	b.n	800623a <L3GD20_loop+0x156>
		Raw_z = (spiRxBuf[6] << 8) | spiRxBuf[5];
 800618a:	4b37      	ldr	r3, [pc, #220]	; (8006268 <L3GD20_loop+0x184>)
 800618c:	799b      	ldrb	r3, [r3, #6]
 800618e:	021b      	lsls	r3, r3, #8
 8006190:	b21a      	sxth	r2, r3
 8006192:	4b35      	ldr	r3, [pc, #212]	; (8006268 <L3GD20_loop+0x184>)
 8006194:	795b      	ldrb	r3, [r3, #5]
 8006196:	b21b      	sxth	r3, r3
 8006198:	4313      	orrs	r3, r2
 800619a:	b21a      	sxth	r2, r3
 800619c:	4b2b      	ldr	r3, [pc, #172]	; (800624c <L3GD20_loop+0x168>)
 800619e:	801a      	strh	r2, [r3, #0]
		angleRate_z = (float)(Raw_z - (offset_z)) * GYRO_SENSITIVITY;
 80061a0:	4b2a      	ldr	r3, [pc, #168]	; (800624c <L3GD20_loop+0x168>)
 80061a2:	881b      	ldrh	r3, [r3, #0]
 80061a4:	b21b      	sxth	r3, r3
 80061a6:	461a      	mov	r2, r3
 80061a8:	4b30      	ldr	r3, [pc, #192]	; (800626c <L3GD20_loop+0x188>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	ee07 3a90 	vmov	s15, r3
 80061b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061b6:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8006270 <L3GD20_loop+0x18c>
 80061ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80061be:	4b2d      	ldr	r3, [pc, #180]	; (8006274 <L3GD20_loop+0x190>)
 80061c0:	edc3 7a00 	vstr	s15, [r3]
		timeDifference = 0.001;
 80061c4:	4b2c      	ldr	r3, [pc, #176]	; (8006278 <L3GD20_loop+0x194>)
 80061c6:	4a2d      	ldr	r2, [pc, #180]	; (800627c <L3GD20_loop+0x198>)
 80061c8:	601a      	str	r2, [r3, #0]
		if ((angleRate_z > Noise_Z) || (angleRate_z < -Noise_Z))
 80061ca:	4b2a      	ldr	r3, [pc, #168]	; (8006274 <L3GD20_loop+0x190>)
 80061cc:	ed93 7a00 	vldr	s14, [r3]
 80061d0:	4b1b      	ldr	r3, [pc, #108]	; (8006240 <L3GD20_loop+0x15c>)
 80061d2:	edd3 7a00 	vldr	s15, [r3]
 80061d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80061da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061de:	dc0c      	bgt.n	80061fa <L3GD20_loop+0x116>
 80061e0:	4b17      	ldr	r3, [pc, #92]	; (8006240 <L3GD20_loop+0x15c>)
 80061e2:	edd3 7a00 	vldr	s15, [r3]
 80061e6:	eeb1 7a67 	vneg.f32	s14, s15
 80061ea:	4b22      	ldr	r3, [pc, #136]	; (8006274 <L3GD20_loop+0x190>)
 80061ec:	edd3 7a00 	vldr	s15, [r3]
 80061f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80061f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061f8:	dd1c      	ble.n	8006234 <L3GD20_loop+0x150>
			Angle_Z += ((angleRate_z + LastAngleRate_Z) * timeDifference) / (2.0f);
 80061fa:	4b1e      	ldr	r3, [pc, #120]	; (8006274 <L3GD20_loop+0x190>)
 80061fc:	ed93 7a00 	vldr	s14, [r3]
 8006200:	4b1f      	ldr	r3, [pc, #124]	; (8006280 <L3GD20_loop+0x19c>)
 8006202:	edd3 7a00 	vldr	s15, [r3]
 8006206:	ee37 7a27 	vadd.f32	s14, s14, s15
 800620a:	4b1b      	ldr	r3, [pc, #108]	; (8006278 <L3GD20_loop+0x194>)
 800620c:	edd3 7a00 	vldr	s15, [r3]
 8006210:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006214:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006218:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800621c:	4b19      	ldr	r3, [pc, #100]	; (8006284 <L3GD20_loop+0x1a0>)
 800621e:	edd3 7a00 	vldr	s15, [r3]
 8006222:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006226:	4b17      	ldr	r3, [pc, #92]	; (8006284 <L3GD20_loop+0x1a0>)
 8006228:	edc3 7a00 	vstr	s15, [r3]
			LastAngleRate_Z = angleRate_z;
 800622c:	4b11      	ldr	r3, [pc, #68]	; (8006274 <L3GD20_loop+0x190>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a13      	ldr	r2, [pc, #76]	; (8006280 <L3GD20_loop+0x19c>)
 8006232:	6013      	str	r3, [r2, #0]
		dataReadyFlag = L3GD20_DATA_READY;
 8006234:	4b06      	ldr	r3, [pc, #24]	; (8006250 <L3GD20_loop+0x16c>)
 8006236:	2201      	movs	r2, #1
 8006238:	701a      	strb	r2, [r3, #0]
}
 800623a:	bf00      	nop
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	20000598 	.word	0x20000598
 8006244:	3f733333 	.word	0x3f733333
 8006248:	3f733333 	.word	0x3f733333
 800624c:	200005b4 	.word	0x200005b4
 8006250:	20000009 	.word	0x20000009
 8006254:	40020800 	.word	0x40020800
 8006258:	200005a4 	.word	0x200005a4
 800625c:	2000029c 	.word	0x2000029c
 8006260:	200005ad 	.word	0x200005ad
 8006264:	200005ae 	.word	0x200005ae
 8006268:	200005a8 	.word	0x200005a8
 800626c:	20000594 	.word	0x20000594
 8006270:	3e159b3d 	.word	0x3e159b3d
 8006274:	20000590 	.word	0x20000590
 8006278:	200005b0 	.word	0x200005b0
 800627c:	3a83126f 	.word	0x3a83126f
 8006280:	200005a0 	.word	0x200005a0
 8006284:	2000059c 	.word	0x2000059c

08006288 <readADC>:
#include "adc.h"



uint16_t readADC(adc_channels channel, uint8_t timeout)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b088      	sub	sp, #32
 800628c:	af00      	add	r7, sp, #0
 800628e:	4603      	mov	r3, r0
 8006290:	460a      	mov	r2, r1
 8006292:	71fb      	strb	r3, [r7, #7]
 8006294:	4613      	mov	r3, r2
 8006296:	71bb      	strb	r3, [r7, #6]
    ADC_ChannelConfTypeDef sConfig = {0};
 8006298:	f107 030c 	add.w	r3, r7, #12
 800629c:	2200      	movs	r2, #0
 800629e:	601a      	str	r2, [r3, #0]
 80062a0:	605a      	str	r2, [r3, #4]
 80062a2:	609a      	str	r2, [r3, #8]
 80062a4:	60da      	str	r2, [r3, #12]
    uint16_t adc_val = 0;
 80062a6:	2300      	movs	r3, #0
 80062a8:	83fb      	strh	r3, [r7, #30]
    switch (channel)
 80062aa:	79fb      	ldrb	r3, [r7, #7]
 80062ac:	2b04      	cmp	r3, #4
 80062ae:	d81c      	bhi.n	80062ea <readADC+0x62>
 80062b0:	a201      	add	r2, pc, #4	; (adr r2, 80062b8 <readADC+0x30>)
 80062b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b6:	bf00      	nop
 80062b8:	080062d9 	.word	0x080062d9
 80062bc:	080062cd 	.word	0x080062cd
 80062c0:	080062e5 	.word	0x080062e5
 80062c4:	080062d3 	.word	0x080062d3
 80062c8:	080062df 	.word	0x080062df
    {
        case RF_RECEIVER:
        	sConfig.Channel = ADC_CHANNEL_4;
 80062cc:	2304      	movs	r3, #4
 80062ce:	60fb      	str	r3, [r7, #12]
            break;
 80062d0:	e00b      	b.n	80062ea <readADC+0x62>

        case DL_RECEIVER:
        	sConfig.Channel = ADC_CHANNEL_8;
 80062d2:	2308      	movs	r3, #8
 80062d4:	60fb      	str	r3, [r7, #12]
            break;
 80062d6:	e008      	b.n	80062ea <readADC+0x62>

        case LF_RECEIVER:
        	sConfig.Channel = ADC_CHANNEL_9;
 80062d8:	2309      	movs	r3, #9
 80062da:	60fb      	str	r3, [r7, #12]
            break;
 80062dc:	e005      	b.n	80062ea <readADC+0x62>

        case BAT_VOL:
        	sConfig.Channel = ADC_CHANNEL_13;
 80062de:	230d      	movs	r3, #13
 80062e0:	60fb      	str	r3, [r7, #12]
            break;
 80062e2:	e002      	b.n	80062ea <readADC+0x62>
        
        case DR_RECEIVER:
        	sConfig.Channel = ADC_CHANNEL_14;
 80062e4:	230e      	movs	r3, #14
 80062e6:	60fb      	str	r3, [r7, #12]
            break;
 80062e8:	bf00      	nop
    }


    sConfig.Rank = 1;
 80062ea:	2301      	movs	r3, #1
 80062ec:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80062ee:	2304      	movs	r3, #4
 80062f0:	617b      	str	r3, [r7, #20]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80062f2:	f107 030c 	add.w	r3, r7, #12
 80062f6:	4619      	mov	r1, r3
 80062f8:	480e      	ldr	r0, [pc, #56]	; (8006334 <readADC+0xac>)
 80062fa:	f7fc f971 	bl	80025e0 <HAL_ADC_ConfigChannel>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d001      	beq.n	8006308 <readADC+0x80>
    {
      Error_Handler();
 8006304:	f7fb fa6a 	bl	80017dc <Error_Handler>
    }

    HAL_ADC_Start(&hadc1);
 8006308:	480a      	ldr	r0, [pc, #40]	; (8006334 <readADC+0xac>)
 800630a:	f7fb ffcb 	bl	80022a4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1,timeout);
 800630e:	79bb      	ldrb	r3, [r7, #6]
 8006310:	4619      	mov	r1, r3
 8006312:	4808      	ldr	r0, [pc, #32]	; (8006334 <readADC+0xac>)
 8006314:	f7fc f8cb 	bl	80024ae <HAL_ADC_PollForConversion>
    adc_val = HAL_ADC_GetValue(&hadc1);
 8006318:	4806      	ldr	r0, [pc, #24]	; (8006334 <readADC+0xac>)
 800631a:	f7fc f953 	bl	80025c4 <HAL_ADC_GetValue>
 800631e:	4603      	mov	r3, r0
 8006320:	83fb      	strh	r3, [r7, #30]
    HAL_ADC_Stop(&hadc1);
 8006322:	4804      	ldr	r0, [pc, #16]	; (8006334 <readADC+0xac>)
 8006324:	f7fc f890 	bl	8002448 <HAL_ADC_Stop>

    return adc_val;
 8006328:	8bfb      	ldrh	r3, [r7, #30]
}
 800632a:	4618      	mov	r0, r3
 800632c:	3720      	adds	r7, #32
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	200001f4 	.word	0x200001f4

08006338 <buzzerInit>:
#include "buzzer.h"

// BUZZER INITIALIZATION
void buzzerInit(void){
 8006338:	b580      	push	{r7, lr}
 800633a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 800633c:	2100      	movs	r1, #0
 800633e:	4804      	ldr	r0, [pc, #16]	; (8006350 <buzzerInit+0x18>)
 8006340:	f7fe fc46 	bl	8004bd0 <HAL_TIM_PWM_Start>
    TIM9->CNT = 0;
 8006344:	4b03      	ldr	r3, [pc, #12]	; (8006354 <buzzerInit+0x1c>)
 8006346:	2200      	movs	r2, #0
 8006348:	625a      	str	r2, [r3, #36]	; 0x24
}
 800634a:	bf00      	nop
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	2000046c 	.word	0x2000046c
 8006354:	40014000 	.word	0x40014000

08006358 <readSensor>:
bool R = false;
bool F = false;

/*read IR sensors*/
void readSensor(void)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim1,0);
 800635c:	4b73      	ldr	r3, [pc, #460]	; (800652c <readSensor+0x1d4>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2200      	movs	r2, #0
 8006362:	625a      	str	r2, [r3, #36]	; 0x24
	//read DC value	
	LFSensor = read_LF_Sensor;	
 8006364:	2101      	movs	r1, #1
 8006366:	2000      	movs	r0, #0
 8006368:	f7ff ff8e 	bl	8006288 <readADC>
 800636c:	4603      	mov	r3, r0
 800636e:	461a      	mov	r2, r3
 8006370:	4b6f      	ldr	r3, [pc, #444]	; (8006530 <readSensor+0x1d8>)
 8006372:	601a      	str	r2, [r3, #0]
	RFSensor = read_RF_Sensor;	
 8006374:	2101      	movs	r1, #1
 8006376:	2001      	movs	r0, #1
 8006378:	f7ff ff86 	bl	8006288 <readADC>
 800637c:	4603      	mov	r3, r0
 800637e:	461a      	mov	r2, r3
 8006380:	4b6c      	ldr	r3, [pc, #432]	; (8006534 <readSensor+0x1dc>)
 8006382:	601a      	str	r2, [r3, #0]
	DLSensor = read_DL_Sensor;
 8006384:	2101      	movs	r1, #1
 8006386:	2003      	movs	r0, #3
 8006388:	f7ff ff7e 	bl	8006288 <readADC>
 800638c:	4603      	mov	r3, r0
 800638e:	461a      	mov	r2, r3
 8006390:	4b69      	ldr	r3, [pc, #420]	; (8006538 <readSensor+0x1e0>)
 8006392:	601a      	str	r2, [r3, #0]
	DRSensor = read_DR_Sensor;	
 8006394:	2101      	movs	r1, #1
 8006396:	2002      	movs	r0, #2
 8006398:	f7ff ff76 	bl	8006288 <readADC>
 800639c:	4603      	mov	r3, r0
 800639e:	461a      	mov	r2, r3
 80063a0:	4b66      	ldr	r3, [pc, #408]	; (800653c <readSensor+0x1e4>)
 80063a2:	601a      	str	r2, [r3, #0]
	
	
    //left front sensor
	LF_EM_ON;
 80063a4:	2201      	movs	r2, #1
 80063a6:	2180      	movs	r1, #128	; 0x80
 80063a8:	4865      	ldr	r0, [pc, #404]	; (8006540 <readSensor+0x1e8>)
 80063aa:	f7fd f8cf 	bl	800354c <HAL_GPIO_WritePin>
	LFSensor = read_LF_Sensor - LFSensor;
 80063ae:	2101      	movs	r1, #1
 80063b0:	2000      	movs	r0, #0
 80063b2:	f7ff ff69 	bl	8006288 <readADC>
 80063b6:	4603      	mov	r3, r0
 80063b8:	461a      	mov	r2, r3
 80063ba:	4b5d      	ldr	r3, [pc, #372]	; (8006530 <readSensor+0x1d8>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	1ad3      	subs	r3, r2, r3
 80063c0:	4a5b      	ldr	r2, [pc, #364]	; (8006530 <readSensor+0x1d8>)
 80063c2:	6013      	str	r3, [r2, #0]
	while(__HAL_TIM_GET_COUNTER(&htim1)<120);
 80063c4:	bf00      	nop
 80063c6:	4b59      	ldr	r3, [pc, #356]	; (800652c <readSensor+0x1d4>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063cc:	2b77      	cmp	r3, #119	; 0x77
 80063ce:	d9fa      	bls.n	80063c6 <readSensor+0x6e>
	LF_EM_OFF;
 80063d0:	2200      	movs	r2, #0
 80063d2:	2180      	movs	r1, #128	; 0x80
 80063d4:	485a      	ldr	r0, [pc, #360]	; (8006540 <readSensor+0x1e8>)
 80063d6:	f7fd f8b9 	bl	800354c <HAL_GPIO_WritePin>
	if(LFSensor < 0)//error check
 80063da:	4b55      	ldr	r3, [pc, #340]	; (8006530 <readSensor+0x1d8>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	da02      	bge.n	80063e8 <readSensor+0x90>
		LFSensor = 0;
 80063e2:	4b53      	ldr	r3, [pc, #332]	; (8006530 <readSensor+0x1d8>)
 80063e4:	2200      	movs	r2, #0
 80063e6:	601a      	str	r2, [r3, #0]
	while(__HAL_TIM_GET_COUNTER(&htim1)<280);
 80063e8:	bf00      	nop
 80063ea:	4b50      	ldr	r3, [pc, #320]	; (800652c <readSensor+0x1d4>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f0:	f5b3 7f8c 	cmp.w	r3, #280	; 0x118
 80063f4:	d3f9      	bcc.n	80063ea <readSensor+0x92>

	//right front sensor
	RF_EM_ON;
 80063f6:	2201      	movs	r2, #1
 80063f8:	2102      	movs	r1, #2
 80063fa:	4851      	ldr	r0, [pc, #324]	; (8006540 <readSensor+0x1e8>)
 80063fc:	f7fd f8a6 	bl	800354c <HAL_GPIO_WritePin>
	RFSensor = read_RF_Sensor - RFSensor;
 8006400:	2101      	movs	r1, #1
 8006402:	2001      	movs	r0, #1
 8006404:	f7ff ff40 	bl	8006288 <readADC>
 8006408:	4603      	mov	r3, r0
 800640a:	461a      	mov	r2, r3
 800640c:	4b49      	ldr	r3, [pc, #292]	; (8006534 <readSensor+0x1dc>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	4a48      	ldr	r2, [pc, #288]	; (8006534 <readSensor+0x1dc>)
 8006414:	6013      	str	r3, [r2, #0]
	while(__HAL_TIM_GET_COUNTER(&htim1)<400);
 8006416:	bf00      	nop
 8006418:	4b44      	ldr	r3, [pc, #272]	; (800652c <readSensor+0x1d4>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8006422:	d3f9      	bcc.n	8006418 <readSensor+0xc0>
	RF_EM_OFF;
 8006424:	2200      	movs	r2, #0
 8006426:	2102      	movs	r1, #2
 8006428:	4845      	ldr	r0, [pc, #276]	; (8006540 <readSensor+0x1e8>)
 800642a:	f7fd f88f 	bl	800354c <HAL_GPIO_WritePin>
	if(RFSensor < 0)
 800642e:	4b41      	ldr	r3, [pc, #260]	; (8006534 <readSensor+0x1dc>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2b00      	cmp	r3, #0
 8006434:	da02      	bge.n	800643c <readSensor+0xe4>
		RFSensor = 0;
 8006436:	4b3f      	ldr	r3, [pc, #252]	; (8006534 <readSensor+0x1dc>)
 8006438:	2200      	movs	r2, #0
 800643a:	601a      	str	r2, [r3, #0]
	while(__HAL_TIM_GET_COUNTER(&htim1)<560);
 800643c:	bf00      	nop
 800643e:	4b3b      	ldr	r3, [pc, #236]	; (800652c <readSensor+0x1d4>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006444:	f5b3 7f0c 	cmp.w	r3, #560	; 0x230
 8006448:	d3f9      	bcc.n	800643e <readSensor+0xe6>

    //diagonal sensors
	SIDE_EM_ON;
 800644a:	2201      	movs	r2, #1
 800644c:	2120      	movs	r1, #32
 800644e:	483c      	ldr	r0, [pc, #240]	; (8006540 <readSensor+0x1e8>)
 8006450:	f7fd f87c 	bl	800354c <HAL_GPIO_WritePin>
	while(__HAL_TIM_GET_COUNTER(&htim1)<680);
 8006454:	bf00      	nop
 8006456:	4b35      	ldr	r3, [pc, #212]	; (800652c <readSensor+0x1d4>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645c:	f5b3 7f2a 	cmp.w	r3, #680	; 0x2a8
 8006460:	d3f9      	bcc.n	8006456 <readSensor+0xfe>
	DLSensor = read_DL_Sensor - DLSensor;
 8006462:	2101      	movs	r1, #1
 8006464:	2003      	movs	r0, #3
 8006466:	f7ff ff0f 	bl	8006288 <readADC>
 800646a:	4603      	mov	r3, r0
 800646c:	461a      	mov	r2, r3
 800646e:	4b32      	ldr	r3, [pc, #200]	; (8006538 <readSensor+0x1e0>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	1ad3      	subs	r3, r2, r3
 8006474:	4a30      	ldr	r2, [pc, #192]	; (8006538 <readSensor+0x1e0>)
 8006476:	6013      	str	r3, [r2, #0]
	DRSensor = read_DR_Sensor - DRSensor;
 8006478:	2101      	movs	r1, #1
 800647a:	2002      	movs	r0, #2
 800647c:	f7ff ff04 	bl	8006288 <readADC>
 8006480:	4603      	mov	r3, r0
 8006482:	461a      	mov	r2, r3
 8006484:	4b2d      	ldr	r3, [pc, #180]	; (800653c <readSensor+0x1e4>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	4a2c      	ldr	r2, [pc, #176]	; (800653c <readSensor+0x1e4>)
 800648c:	6013      	str	r3, [r2, #0]
    SIDE_EM_OFF;
 800648e:	2200      	movs	r2, #0
 8006490:	2120      	movs	r1, #32
 8006492:	482b      	ldr	r0, [pc, #172]	; (8006540 <readSensor+0x1e8>)
 8006494:	f7fd f85a 	bl	800354c <HAL_GPIO_WritePin>
	if(DLSensor < 0)
 8006498:	4b27      	ldr	r3, [pc, #156]	; (8006538 <readSensor+0x1e0>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2b00      	cmp	r3, #0
 800649e:	da02      	bge.n	80064a6 <readSensor+0x14e>
		DLSensor = 0;
 80064a0:	4b25      	ldr	r3, [pc, #148]	; (8006538 <readSensor+0x1e0>)
 80064a2:	2200      	movs	r2, #0
 80064a4:	601a      	str	r2, [r3, #0]
	if(DRSensor < 0)
 80064a6:	4b25      	ldr	r3, [pc, #148]	; (800653c <readSensor+0x1e4>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	da02      	bge.n	80064b4 <readSensor+0x15c>
		DRSensor = 0;
 80064ae:	4b23      	ldr	r3, [pc, #140]	; (800653c <readSensor+0x1e4>)
 80064b0:	2200      	movs	r2, #0
 80064b2:	601a      	str	r2, [r3, #0]
	// while(__HAL_TIM_GET_COUNTER(&htim1)<500);
	
	readVolMeter();
 80064b4:	f000 f86e 	bl	8006594 <readVolMeter>
	
	LFSensor = LFSensor*reflectionRate/1000;
 80064b8:	4b1d      	ldr	r3, [pc, #116]	; (8006530 <readSensor+0x1d8>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a21      	ldr	r2, [pc, #132]	; (8006544 <readSensor+0x1ec>)
 80064be:	6812      	ldr	r2, [r2, #0]
 80064c0:	fb02 f303 	mul.w	r3, r2, r3
 80064c4:	4a20      	ldr	r2, [pc, #128]	; (8006548 <readSensor+0x1f0>)
 80064c6:	fb82 1203 	smull	r1, r2, r2, r3
 80064ca:	1192      	asrs	r2, r2, #6
 80064cc:	17db      	asrs	r3, r3, #31
 80064ce:	1ad3      	subs	r3, r2, r3
 80064d0:	4a17      	ldr	r2, [pc, #92]	; (8006530 <readSensor+0x1d8>)
 80064d2:	6013      	str	r3, [r2, #0]
	RFSensor = RFSensor*reflectionRate/1000;
 80064d4:	4b17      	ldr	r3, [pc, #92]	; (8006534 <readSensor+0x1dc>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a1a      	ldr	r2, [pc, #104]	; (8006544 <readSensor+0x1ec>)
 80064da:	6812      	ldr	r2, [r2, #0]
 80064dc:	fb02 f303 	mul.w	r3, r2, r3
 80064e0:	4a19      	ldr	r2, [pc, #100]	; (8006548 <readSensor+0x1f0>)
 80064e2:	fb82 1203 	smull	r1, r2, r2, r3
 80064e6:	1192      	asrs	r2, r2, #6
 80064e8:	17db      	asrs	r3, r3, #31
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	4a11      	ldr	r2, [pc, #68]	; (8006534 <readSensor+0x1dc>)
 80064ee:	6013      	str	r3, [r2, #0]
	DLSensor = DLSensor*reflectionRate/1000;
 80064f0:	4b11      	ldr	r3, [pc, #68]	; (8006538 <readSensor+0x1e0>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a13      	ldr	r2, [pc, #76]	; (8006544 <readSensor+0x1ec>)
 80064f6:	6812      	ldr	r2, [r2, #0]
 80064f8:	fb02 f303 	mul.w	r3, r2, r3
 80064fc:	4a12      	ldr	r2, [pc, #72]	; (8006548 <readSensor+0x1f0>)
 80064fe:	fb82 1203 	smull	r1, r2, r2, r3
 8006502:	1192      	asrs	r2, r2, #6
 8006504:	17db      	asrs	r3, r3, #31
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	4a0b      	ldr	r2, [pc, #44]	; (8006538 <readSensor+0x1e0>)
 800650a:	6013      	str	r3, [r2, #0]
	DRSensor = DRSensor*reflectionRate/1000;
 800650c:	4b0b      	ldr	r3, [pc, #44]	; (800653c <readSensor+0x1e4>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a0c      	ldr	r2, [pc, #48]	; (8006544 <readSensor+0x1ec>)
 8006512:	6812      	ldr	r2, [r2, #0]
 8006514:	fb02 f303 	mul.w	r3, r2, r3
 8006518:	4a0b      	ldr	r2, [pc, #44]	; (8006548 <readSensor+0x1f0>)
 800651a:	fb82 1203 	smull	r1, r2, r2, r3
 800651e:	1192      	asrs	r2, r2, #6
 8006520:	17db      	asrs	r3, r3, #31
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	4a05      	ldr	r2, [pc, #20]	; (800653c <readSensor+0x1e4>)
 8006526:	6013      	str	r3, [r2, #0]
	
}
 8006528:	bf00      	nop
 800652a:	bd80      	pop	{r7, pc}
 800652c:	2000034c 	.word	0x2000034c
 8006530:	200005c0 	.word	0x200005c0
 8006534:	200005c4 	.word	0x200005c4
 8006538:	200005c8 	.word	0x200005c8
 800653c:	200005cc 	.word	0x200005cc
 8006540:	40020800 	.word	0x40020800
 8006544:	2000000c 	.word	0x2000000c
 8006548:	10624dd3 	.word	0x10624dd3

0800654c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b082      	sub	sp, #8
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  if (htim == &htim14 )
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	4a0c      	ldr	r2, [pc, #48]	; (8006588 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d106      	bne.n	800656a <HAL_TIM_PeriodElapsedCallback+0x1e>
  {
    readSensor();
 800655c:	f7ff fefc 	bl	8006358 <readSensor>
	HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 8006560:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006564:	4809      	ldr	r0, [pc, #36]	; (800658c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8006566:	f7fd f80a 	bl	800357e <HAL_GPIO_TogglePin>
  }
  if (htim == &htim13)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a08      	ldr	r2, [pc, #32]	; (8006590 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d106      	bne.n	8006580 <HAL_TIM_PeriodElapsedCallback+0x34>
  {
	HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);
 8006572:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006576:	4805      	ldr	r0, [pc, #20]	; (800658c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8006578:	f7fd f801 	bl	800357e <HAL_GPIO_TogglePin>
	L3GD20_loop();
 800657c:	f7ff fdb2 	bl	80060e4 <L3GD20_loop>
  }
}
 8006580:	bf00      	nop
 8006582:	3708      	adds	r7, #8
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	200004fc 	.word	0x200004fc
 800658c:	40020000 	.word	0x40020000
 8006590:	200004b4 	.word	0x200004b4

08006594 <readVolMeter>:



/*read voltage meter*/
void readVolMeter(void)
{          //3240 = 7.85V
 8006594:	b580      	push	{r7, lr}
 8006596:	af00      	add	r7, sp, #0
	volMeter = read_Vol_Meter;//raw value
 8006598:	2101      	movs	r1, #1
 800659a:	2004      	movs	r0, #4
 800659c:	f7ff fe74 	bl	8006288 <readADC>
 80065a0:	4603      	mov	r3, r0
 80065a2:	461a      	mov	r2, r3
 80065a4:	4b09      	ldr	r3, [pc, #36]	; (80065cc <readVolMeter+0x38>)
 80065a6:	601a      	str	r2, [r3, #0]
	voltage = volMeter*809/3248;//actual voltage value  ex) 8.2V = 8200
 80065a8:	4b08      	ldr	r3, [pc, #32]	; (80065cc <readVolMeter+0x38>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f240 3229 	movw	r2, #809	; 0x329
 80065b0:	fb02 f303 	mul.w	r3, r2, r3
 80065b4:	4a06      	ldr	r2, [pc, #24]	; (80065d0 <readVolMeter+0x3c>)
 80065b6:	fb82 1203 	smull	r1, r2, r2, r3
 80065ba:	441a      	add	r2, r3
 80065bc:	12d2      	asrs	r2, r2, #11
 80065be:	17db      	asrs	r3, r3, #31
 80065c0:	1ad3      	subs	r3, r2, r3
 80065c2:	4a04      	ldr	r2, [pc, #16]	; (80065d4 <readVolMeter+0x40>)
 80065c4:	6013      	str	r3, [r2, #0]
}
 80065c6:	bf00      	nop
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	bf00      	nop
 80065cc:	200005b8 	.word	0x200005b8
 80065d0:	a16b312f 	.word	0xa16b312f
 80065d4:	200005bc 	.word	0x200005bc

080065d8 <cppmain>:
bool buttonPress = false;

int mouseState = 0;

void cppmain(void)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	af00      	add	r7, sp, #0
	LED1_ON;
 80065dc:	2201      	movs	r2, #1
 80065de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80065e2:	4848      	ldr	r0, [pc, #288]	; (8006704 <cppmain+0x12c>)
 80065e4:	f7fc ffb2 	bl	800354c <HAL_GPIO_WritePin>
	// INITIALIZATION OF HARDWARES
	// motorInit();
	// encoderInit();
	// resetEncoder();
	// ssd1306_Init();
	buzzerInit();
 80065e8:	f7ff fea6 	bl	8006338 <buzzerInit>

	ALL_LED_ON;
 80065ec:	2201      	movs	r2, #1
 80065ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80065f2:	4844      	ldr	r0, [pc, #272]	; (8006704 <cppmain+0x12c>)
 80065f4:	f7fc ffaa 	bl	800354c <HAL_GPIO_WritePin>
 80065f8:	2201      	movs	r2, #1
 80065fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80065fe:	4841      	ldr	r0, [pc, #260]	; (8006704 <cppmain+0x12c>)
 8006600:	f7fc ffa4 	bl	800354c <HAL_GPIO_WritePin>
 8006604:	2201      	movs	r2, #1
 8006606:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800660a:	483f      	ldr	r0, [pc, #252]	; (8006708 <cppmain+0x130>)
 800660c:	f7fc ff9e 	bl	800354c <HAL_GPIO_WritePin>
 8006610:	2201      	movs	r2, #1
 8006612:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006616:	483c      	ldr	r0, [pc, #240]	; (8006708 <cppmain+0x130>)
 8006618:	f7fc ff98 	bl	800354c <HAL_GPIO_WritePin>
 800661c:	2201      	movs	r2, #1
 800661e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006622:	4839      	ldr	r0, [pc, #228]	; (8006708 <cppmain+0x130>)
 8006624:	f7fc ff92 	bl	800354c <HAL_GPIO_WritePin>
 8006628:	2201      	movs	r2, #1
 800662a:	2104      	movs	r1, #4
 800662c:	4837      	ldr	r0, [pc, #220]	; (800670c <cppmain+0x134>)
 800662e:	f7fc ff8d 	bl	800354c <HAL_GPIO_WritePin>
 8006632:	2201      	movs	r2, #1
 8006634:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006638:	4832      	ldr	r0, [pc, #200]	; (8006704 <cppmain+0x12c>)
 800663a:	f7fc ff87 	bl	800354c <HAL_GPIO_WritePin>
 800663e:	2201      	movs	r2, #1
 8006640:	2110      	movs	r1, #16
 8006642:	4833      	ldr	r0, [pc, #204]	; (8006710 <cppmain+0x138>)
 8006644:	f7fc ff82 	bl	800354c <HAL_GPIO_WritePin>
 8006648:	2201      	movs	r2, #1
 800664a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800664e:	4830      	ldr	r0, [pc, #192]	; (8006710 <cppmain+0x138>)
 8006650:	f7fc ff7c 	bl	800354c <HAL_GPIO_WritePin>
 8006654:	2201      	movs	r2, #1
 8006656:	2101      	movs	r1, #1
 8006658:	482b      	ldr	r0, [pc, #172]	; (8006708 <cppmain+0x130>)
 800665a:	f7fc ff77 	bl	800354c <HAL_GPIO_WritePin>
 800665e:	2201      	movs	r2, #1
 8006660:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006664:	482a      	ldr	r0, [pc, #168]	; (8006710 <cppmain+0x138>)
 8006666:	f7fc ff71 	bl	800354c <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 800666a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800666e:	f7fb fdb1 	bl	80021d4 <HAL_Delay>
	ALL_LED_OFF;
 8006672:	2200      	movs	r2, #0
 8006674:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006678:	4822      	ldr	r0, [pc, #136]	; (8006704 <cppmain+0x12c>)
 800667a:	f7fc ff67 	bl	800354c <HAL_GPIO_WritePin>
 800667e:	2200      	movs	r2, #0
 8006680:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006684:	481f      	ldr	r0, [pc, #124]	; (8006704 <cppmain+0x12c>)
 8006686:	f7fc ff61 	bl	800354c <HAL_GPIO_WritePin>
 800668a:	2200      	movs	r2, #0
 800668c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006690:	481d      	ldr	r0, [pc, #116]	; (8006708 <cppmain+0x130>)
 8006692:	f7fc ff5b 	bl	800354c <HAL_GPIO_WritePin>
 8006696:	2200      	movs	r2, #0
 8006698:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800669c:	481a      	ldr	r0, [pc, #104]	; (8006708 <cppmain+0x130>)
 800669e:	f7fc ff55 	bl	800354c <HAL_GPIO_WritePin>
 80066a2:	2200      	movs	r2, #0
 80066a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80066a8:	4817      	ldr	r0, [pc, #92]	; (8006708 <cppmain+0x130>)
 80066aa:	f7fc ff4f 	bl	800354c <HAL_GPIO_WritePin>
 80066ae:	2200      	movs	r2, #0
 80066b0:	2104      	movs	r1, #4
 80066b2:	4816      	ldr	r0, [pc, #88]	; (800670c <cppmain+0x134>)
 80066b4:	f7fc ff4a 	bl	800354c <HAL_GPIO_WritePin>
 80066b8:	2200      	movs	r2, #0
 80066ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80066be:	4811      	ldr	r0, [pc, #68]	; (8006704 <cppmain+0x12c>)
 80066c0:	f7fc ff44 	bl	800354c <HAL_GPIO_WritePin>
 80066c4:	2200      	movs	r2, #0
 80066c6:	2110      	movs	r1, #16
 80066c8:	4811      	ldr	r0, [pc, #68]	; (8006710 <cppmain+0x138>)
 80066ca:	f7fc ff3f 	bl	800354c <HAL_GPIO_WritePin>
 80066ce:	2200      	movs	r2, #0
 80066d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80066d4:	480e      	ldr	r0, [pc, #56]	; (8006710 <cppmain+0x138>)
 80066d6:	f7fc ff39 	bl	800354c <HAL_GPIO_WritePin>
 80066da:	2200      	movs	r2, #0
 80066dc:	2101      	movs	r1, #1
 80066de:	480a      	ldr	r0, [pc, #40]	; (8006708 <cppmain+0x130>)
 80066e0:	f7fc ff34 	bl	800354c <HAL_GPIO_WritePin>
 80066e4:	2200      	movs	r2, #0
 80066e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80066ea:	4809      	ldr	r0, [pc, #36]	; (8006710 <cppmain+0x138>)
 80066ec:	f7fc ff2e 	bl	800354c <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 80066f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80066f4:	f7fb fd6e 	bl	80021d4 <HAL_Delay>

	//	straightCountsPID(dist);

	__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, (int).5*1000);
 80066f8:	4b06      	ldr	r3, [pc, #24]	; (8006714 <cppmain+0x13c>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2200      	movs	r2, #0
 80066fe:	635a      	str	r2, [r3, #52]	; 0x34
	while (1)
 8006700:	e7fe      	b.n	8006700 <cppmain+0x128>
 8006702:	bf00      	nop
 8006704:	40020000 	.word	0x40020000
 8006708:	40020800 	.word	0x40020800
 800670c:	40020c00 	.word	0x40020c00
 8006710:	40020400 	.word	0x40020400
 8006714:	2000046c 	.word	0x2000046c

08006718 <abort>:
 8006718:	b508      	push	{r3, lr}
 800671a:	2006      	movs	r0, #6
 800671c:	f000 fe42 	bl	80073a4 <raise>
 8006720:	2001      	movs	r0, #1
 8006722:	f7fb fbfb 	bl	8001f1c <_exit>
	...

08006728 <malloc>:
 8006728:	4b02      	ldr	r3, [pc, #8]	; (8006734 <malloc+0xc>)
 800672a:	4601      	mov	r1, r0
 800672c:	6818      	ldr	r0, [r3, #0]
 800672e:	f000 b823 	b.w	8006778 <_malloc_r>
 8006732:	bf00      	nop
 8006734:	20000068 	.word	0x20000068

08006738 <sbrk_aligned>:
 8006738:	b570      	push	{r4, r5, r6, lr}
 800673a:	4e0e      	ldr	r6, [pc, #56]	; (8006774 <sbrk_aligned+0x3c>)
 800673c:	460c      	mov	r4, r1
 800673e:	6831      	ldr	r1, [r6, #0]
 8006740:	4605      	mov	r5, r0
 8006742:	b911      	cbnz	r1, 800674a <sbrk_aligned+0x12>
 8006744:	f000 fe82 	bl	800744c <_sbrk_r>
 8006748:	6030      	str	r0, [r6, #0]
 800674a:	4621      	mov	r1, r4
 800674c:	4628      	mov	r0, r5
 800674e:	f000 fe7d 	bl	800744c <_sbrk_r>
 8006752:	1c43      	adds	r3, r0, #1
 8006754:	d00a      	beq.n	800676c <sbrk_aligned+0x34>
 8006756:	1cc4      	adds	r4, r0, #3
 8006758:	f024 0403 	bic.w	r4, r4, #3
 800675c:	42a0      	cmp	r0, r4
 800675e:	d007      	beq.n	8006770 <sbrk_aligned+0x38>
 8006760:	1a21      	subs	r1, r4, r0
 8006762:	4628      	mov	r0, r5
 8006764:	f000 fe72 	bl	800744c <_sbrk_r>
 8006768:	3001      	adds	r0, #1
 800676a:	d101      	bne.n	8006770 <sbrk_aligned+0x38>
 800676c:	f04f 34ff 	mov.w	r4, #4294967295
 8006770:	4620      	mov	r0, r4
 8006772:	bd70      	pop	{r4, r5, r6, pc}
 8006774:	200005d4 	.word	0x200005d4

08006778 <_malloc_r>:
 8006778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800677c:	1ccd      	adds	r5, r1, #3
 800677e:	f025 0503 	bic.w	r5, r5, #3
 8006782:	3508      	adds	r5, #8
 8006784:	2d0c      	cmp	r5, #12
 8006786:	bf38      	it	cc
 8006788:	250c      	movcc	r5, #12
 800678a:	2d00      	cmp	r5, #0
 800678c:	4607      	mov	r7, r0
 800678e:	db01      	blt.n	8006794 <_malloc_r+0x1c>
 8006790:	42a9      	cmp	r1, r5
 8006792:	d905      	bls.n	80067a0 <_malloc_r+0x28>
 8006794:	230c      	movs	r3, #12
 8006796:	603b      	str	r3, [r7, #0]
 8006798:	2600      	movs	r6, #0
 800679a:	4630      	mov	r0, r6
 800679c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067a0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006874 <_malloc_r+0xfc>
 80067a4:	f000 f868 	bl	8006878 <__malloc_lock>
 80067a8:	f8d8 3000 	ldr.w	r3, [r8]
 80067ac:	461c      	mov	r4, r3
 80067ae:	bb5c      	cbnz	r4, 8006808 <_malloc_r+0x90>
 80067b0:	4629      	mov	r1, r5
 80067b2:	4638      	mov	r0, r7
 80067b4:	f7ff ffc0 	bl	8006738 <sbrk_aligned>
 80067b8:	1c43      	adds	r3, r0, #1
 80067ba:	4604      	mov	r4, r0
 80067bc:	d155      	bne.n	800686a <_malloc_r+0xf2>
 80067be:	f8d8 4000 	ldr.w	r4, [r8]
 80067c2:	4626      	mov	r6, r4
 80067c4:	2e00      	cmp	r6, #0
 80067c6:	d145      	bne.n	8006854 <_malloc_r+0xdc>
 80067c8:	2c00      	cmp	r4, #0
 80067ca:	d048      	beq.n	800685e <_malloc_r+0xe6>
 80067cc:	6823      	ldr	r3, [r4, #0]
 80067ce:	4631      	mov	r1, r6
 80067d0:	4638      	mov	r0, r7
 80067d2:	eb04 0903 	add.w	r9, r4, r3
 80067d6:	f000 fe39 	bl	800744c <_sbrk_r>
 80067da:	4581      	cmp	r9, r0
 80067dc:	d13f      	bne.n	800685e <_malloc_r+0xe6>
 80067de:	6821      	ldr	r1, [r4, #0]
 80067e0:	1a6d      	subs	r5, r5, r1
 80067e2:	4629      	mov	r1, r5
 80067e4:	4638      	mov	r0, r7
 80067e6:	f7ff ffa7 	bl	8006738 <sbrk_aligned>
 80067ea:	3001      	adds	r0, #1
 80067ec:	d037      	beq.n	800685e <_malloc_r+0xe6>
 80067ee:	6823      	ldr	r3, [r4, #0]
 80067f0:	442b      	add	r3, r5
 80067f2:	6023      	str	r3, [r4, #0]
 80067f4:	f8d8 3000 	ldr.w	r3, [r8]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d038      	beq.n	800686e <_malloc_r+0xf6>
 80067fc:	685a      	ldr	r2, [r3, #4]
 80067fe:	42a2      	cmp	r2, r4
 8006800:	d12b      	bne.n	800685a <_malloc_r+0xe2>
 8006802:	2200      	movs	r2, #0
 8006804:	605a      	str	r2, [r3, #4]
 8006806:	e00f      	b.n	8006828 <_malloc_r+0xb0>
 8006808:	6822      	ldr	r2, [r4, #0]
 800680a:	1b52      	subs	r2, r2, r5
 800680c:	d41f      	bmi.n	800684e <_malloc_r+0xd6>
 800680e:	2a0b      	cmp	r2, #11
 8006810:	d917      	bls.n	8006842 <_malloc_r+0xca>
 8006812:	1961      	adds	r1, r4, r5
 8006814:	42a3      	cmp	r3, r4
 8006816:	6025      	str	r5, [r4, #0]
 8006818:	bf18      	it	ne
 800681a:	6059      	strne	r1, [r3, #4]
 800681c:	6863      	ldr	r3, [r4, #4]
 800681e:	bf08      	it	eq
 8006820:	f8c8 1000 	streq.w	r1, [r8]
 8006824:	5162      	str	r2, [r4, r5]
 8006826:	604b      	str	r3, [r1, #4]
 8006828:	4638      	mov	r0, r7
 800682a:	f104 060b 	add.w	r6, r4, #11
 800682e:	f000 f829 	bl	8006884 <__malloc_unlock>
 8006832:	f026 0607 	bic.w	r6, r6, #7
 8006836:	1d23      	adds	r3, r4, #4
 8006838:	1af2      	subs	r2, r6, r3
 800683a:	d0ae      	beq.n	800679a <_malloc_r+0x22>
 800683c:	1b9b      	subs	r3, r3, r6
 800683e:	50a3      	str	r3, [r4, r2]
 8006840:	e7ab      	b.n	800679a <_malloc_r+0x22>
 8006842:	42a3      	cmp	r3, r4
 8006844:	6862      	ldr	r2, [r4, #4]
 8006846:	d1dd      	bne.n	8006804 <_malloc_r+0x8c>
 8006848:	f8c8 2000 	str.w	r2, [r8]
 800684c:	e7ec      	b.n	8006828 <_malloc_r+0xb0>
 800684e:	4623      	mov	r3, r4
 8006850:	6864      	ldr	r4, [r4, #4]
 8006852:	e7ac      	b.n	80067ae <_malloc_r+0x36>
 8006854:	4634      	mov	r4, r6
 8006856:	6876      	ldr	r6, [r6, #4]
 8006858:	e7b4      	b.n	80067c4 <_malloc_r+0x4c>
 800685a:	4613      	mov	r3, r2
 800685c:	e7cc      	b.n	80067f8 <_malloc_r+0x80>
 800685e:	230c      	movs	r3, #12
 8006860:	603b      	str	r3, [r7, #0]
 8006862:	4638      	mov	r0, r7
 8006864:	f000 f80e 	bl	8006884 <__malloc_unlock>
 8006868:	e797      	b.n	800679a <_malloc_r+0x22>
 800686a:	6025      	str	r5, [r4, #0]
 800686c:	e7dc      	b.n	8006828 <_malloc_r+0xb0>
 800686e:	605b      	str	r3, [r3, #4]
 8006870:	deff      	udf	#255	; 0xff
 8006872:	bf00      	nop
 8006874:	200005d0 	.word	0x200005d0

08006878 <__malloc_lock>:
 8006878:	4801      	ldr	r0, [pc, #4]	; (8006880 <__malloc_lock+0x8>)
 800687a:	f000 be33 	b.w	80074e4 <__retarget_lock_acquire_recursive>
 800687e:	bf00      	nop
 8006880:	20000718 	.word	0x20000718

08006884 <__malloc_unlock>:
 8006884:	4801      	ldr	r0, [pc, #4]	; (800688c <__malloc_unlock+0x8>)
 8006886:	f000 be2e 	b.w	80074e6 <__retarget_lock_release_recursive>
 800688a:	bf00      	nop
 800688c:	20000718 	.word	0x20000718

08006890 <__cvt>:
 8006890:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006894:	ec55 4b10 	vmov	r4, r5, d0
 8006898:	2d00      	cmp	r5, #0
 800689a:	460e      	mov	r6, r1
 800689c:	4619      	mov	r1, r3
 800689e:	462b      	mov	r3, r5
 80068a0:	bfbb      	ittet	lt
 80068a2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80068a6:	461d      	movlt	r5, r3
 80068a8:	2300      	movge	r3, #0
 80068aa:	232d      	movlt	r3, #45	; 0x2d
 80068ac:	700b      	strb	r3, [r1, #0]
 80068ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068b0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80068b4:	4691      	mov	r9, r2
 80068b6:	f023 0820 	bic.w	r8, r3, #32
 80068ba:	bfbc      	itt	lt
 80068bc:	4622      	movlt	r2, r4
 80068be:	4614      	movlt	r4, r2
 80068c0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068c4:	d005      	beq.n	80068d2 <__cvt+0x42>
 80068c6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80068ca:	d100      	bne.n	80068ce <__cvt+0x3e>
 80068cc:	3601      	adds	r6, #1
 80068ce:	2102      	movs	r1, #2
 80068d0:	e000      	b.n	80068d4 <__cvt+0x44>
 80068d2:	2103      	movs	r1, #3
 80068d4:	ab03      	add	r3, sp, #12
 80068d6:	9301      	str	r3, [sp, #4]
 80068d8:	ab02      	add	r3, sp, #8
 80068da:	9300      	str	r3, [sp, #0]
 80068dc:	ec45 4b10 	vmov	d0, r4, r5
 80068e0:	4653      	mov	r3, sl
 80068e2:	4632      	mov	r2, r6
 80068e4:	f000 fe98 	bl	8007618 <_dtoa_r>
 80068e8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80068ec:	4607      	mov	r7, r0
 80068ee:	d102      	bne.n	80068f6 <__cvt+0x66>
 80068f0:	f019 0f01 	tst.w	r9, #1
 80068f4:	d022      	beq.n	800693c <__cvt+0xac>
 80068f6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068fa:	eb07 0906 	add.w	r9, r7, r6
 80068fe:	d110      	bne.n	8006922 <__cvt+0x92>
 8006900:	783b      	ldrb	r3, [r7, #0]
 8006902:	2b30      	cmp	r3, #48	; 0x30
 8006904:	d10a      	bne.n	800691c <__cvt+0x8c>
 8006906:	2200      	movs	r2, #0
 8006908:	2300      	movs	r3, #0
 800690a:	4620      	mov	r0, r4
 800690c:	4629      	mov	r1, r5
 800690e:	f7fa f8db 	bl	8000ac8 <__aeabi_dcmpeq>
 8006912:	b918      	cbnz	r0, 800691c <__cvt+0x8c>
 8006914:	f1c6 0601 	rsb	r6, r6, #1
 8006918:	f8ca 6000 	str.w	r6, [sl]
 800691c:	f8da 3000 	ldr.w	r3, [sl]
 8006920:	4499      	add	r9, r3
 8006922:	2200      	movs	r2, #0
 8006924:	2300      	movs	r3, #0
 8006926:	4620      	mov	r0, r4
 8006928:	4629      	mov	r1, r5
 800692a:	f7fa f8cd 	bl	8000ac8 <__aeabi_dcmpeq>
 800692e:	b108      	cbz	r0, 8006934 <__cvt+0xa4>
 8006930:	f8cd 900c 	str.w	r9, [sp, #12]
 8006934:	2230      	movs	r2, #48	; 0x30
 8006936:	9b03      	ldr	r3, [sp, #12]
 8006938:	454b      	cmp	r3, r9
 800693a:	d307      	bcc.n	800694c <__cvt+0xbc>
 800693c:	9b03      	ldr	r3, [sp, #12]
 800693e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006940:	1bdb      	subs	r3, r3, r7
 8006942:	4638      	mov	r0, r7
 8006944:	6013      	str	r3, [r2, #0]
 8006946:	b004      	add	sp, #16
 8006948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800694c:	1c59      	adds	r1, r3, #1
 800694e:	9103      	str	r1, [sp, #12]
 8006950:	701a      	strb	r2, [r3, #0]
 8006952:	e7f0      	b.n	8006936 <__cvt+0xa6>

08006954 <__exponent>:
 8006954:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006956:	4603      	mov	r3, r0
 8006958:	2900      	cmp	r1, #0
 800695a:	bfb8      	it	lt
 800695c:	4249      	neglt	r1, r1
 800695e:	f803 2b02 	strb.w	r2, [r3], #2
 8006962:	bfb4      	ite	lt
 8006964:	222d      	movlt	r2, #45	; 0x2d
 8006966:	222b      	movge	r2, #43	; 0x2b
 8006968:	2909      	cmp	r1, #9
 800696a:	7042      	strb	r2, [r0, #1]
 800696c:	dd2a      	ble.n	80069c4 <__exponent+0x70>
 800696e:	f10d 0207 	add.w	r2, sp, #7
 8006972:	4617      	mov	r7, r2
 8006974:	260a      	movs	r6, #10
 8006976:	4694      	mov	ip, r2
 8006978:	fb91 f5f6 	sdiv	r5, r1, r6
 800697c:	fb06 1415 	mls	r4, r6, r5, r1
 8006980:	3430      	adds	r4, #48	; 0x30
 8006982:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006986:	460c      	mov	r4, r1
 8006988:	2c63      	cmp	r4, #99	; 0x63
 800698a:	f102 32ff 	add.w	r2, r2, #4294967295
 800698e:	4629      	mov	r1, r5
 8006990:	dcf1      	bgt.n	8006976 <__exponent+0x22>
 8006992:	3130      	adds	r1, #48	; 0x30
 8006994:	f1ac 0402 	sub.w	r4, ip, #2
 8006998:	f802 1c01 	strb.w	r1, [r2, #-1]
 800699c:	1c41      	adds	r1, r0, #1
 800699e:	4622      	mov	r2, r4
 80069a0:	42ba      	cmp	r2, r7
 80069a2:	d30a      	bcc.n	80069ba <__exponent+0x66>
 80069a4:	f10d 0209 	add.w	r2, sp, #9
 80069a8:	eba2 020c 	sub.w	r2, r2, ip
 80069ac:	42bc      	cmp	r4, r7
 80069ae:	bf88      	it	hi
 80069b0:	2200      	movhi	r2, #0
 80069b2:	4413      	add	r3, r2
 80069b4:	1a18      	subs	r0, r3, r0
 80069b6:	b003      	add	sp, #12
 80069b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069ba:	f812 5b01 	ldrb.w	r5, [r2], #1
 80069be:	f801 5f01 	strb.w	r5, [r1, #1]!
 80069c2:	e7ed      	b.n	80069a0 <__exponent+0x4c>
 80069c4:	2330      	movs	r3, #48	; 0x30
 80069c6:	3130      	adds	r1, #48	; 0x30
 80069c8:	7083      	strb	r3, [r0, #2]
 80069ca:	70c1      	strb	r1, [r0, #3]
 80069cc:	1d03      	adds	r3, r0, #4
 80069ce:	e7f1      	b.n	80069b4 <__exponent+0x60>

080069d0 <_printf_float>:
 80069d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d4:	ed2d 8b02 	vpush	{d8}
 80069d8:	b08d      	sub	sp, #52	; 0x34
 80069da:	460c      	mov	r4, r1
 80069dc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80069e0:	4616      	mov	r6, r2
 80069e2:	461f      	mov	r7, r3
 80069e4:	4605      	mov	r5, r0
 80069e6:	f000 fce5 	bl	80073b4 <_localeconv_r>
 80069ea:	f8d0 a000 	ldr.w	sl, [r0]
 80069ee:	4650      	mov	r0, sl
 80069f0:	f7f9 fc3e 	bl	8000270 <strlen>
 80069f4:	2300      	movs	r3, #0
 80069f6:	930a      	str	r3, [sp, #40]	; 0x28
 80069f8:	6823      	ldr	r3, [r4, #0]
 80069fa:	9305      	str	r3, [sp, #20]
 80069fc:	f8d8 3000 	ldr.w	r3, [r8]
 8006a00:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006a04:	3307      	adds	r3, #7
 8006a06:	f023 0307 	bic.w	r3, r3, #7
 8006a0a:	f103 0208 	add.w	r2, r3, #8
 8006a0e:	f8c8 2000 	str.w	r2, [r8]
 8006a12:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a16:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006a1a:	9307      	str	r3, [sp, #28]
 8006a1c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a20:	ee08 0a10 	vmov	s16, r0
 8006a24:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006a28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a2c:	4b9e      	ldr	r3, [pc, #632]	; (8006ca8 <_printf_float+0x2d8>)
 8006a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a32:	f7fa f87b 	bl	8000b2c <__aeabi_dcmpun>
 8006a36:	bb88      	cbnz	r0, 8006a9c <_printf_float+0xcc>
 8006a38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a3c:	4b9a      	ldr	r3, [pc, #616]	; (8006ca8 <_printf_float+0x2d8>)
 8006a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a42:	f7fa f855 	bl	8000af0 <__aeabi_dcmple>
 8006a46:	bb48      	cbnz	r0, 8006a9c <_printf_float+0xcc>
 8006a48:	2200      	movs	r2, #0
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	4640      	mov	r0, r8
 8006a4e:	4649      	mov	r1, r9
 8006a50:	f7fa f844 	bl	8000adc <__aeabi_dcmplt>
 8006a54:	b110      	cbz	r0, 8006a5c <_printf_float+0x8c>
 8006a56:	232d      	movs	r3, #45	; 0x2d
 8006a58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a5c:	4a93      	ldr	r2, [pc, #588]	; (8006cac <_printf_float+0x2dc>)
 8006a5e:	4b94      	ldr	r3, [pc, #592]	; (8006cb0 <_printf_float+0x2e0>)
 8006a60:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006a64:	bf94      	ite	ls
 8006a66:	4690      	movls	r8, r2
 8006a68:	4698      	movhi	r8, r3
 8006a6a:	2303      	movs	r3, #3
 8006a6c:	6123      	str	r3, [r4, #16]
 8006a6e:	9b05      	ldr	r3, [sp, #20]
 8006a70:	f023 0304 	bic.w	r3, r3, #4
 8006a74:	6023      	str	r3, [r4, #0]
 8006a76:	f04f 0900 	mov.w	r9, #0
 8006a7a:	9700      	str	r7, [sp, #0]
 8006a7c:	4633      	mov	r3, r6
 8006a7e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006a80:	4621      	mov	r1, r4
 8006a82:	4628      	mov	r0, r5
 8006a84:	f000 f9da 	bl	8006e3c <_printf_common>
 8006a88:	3001      	adds	r0, #1
 8006a8a:	f040 8090 	bne.w	8006bae <_printf_float+0x1de>
 8006a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a92:	b00d      	add	sp, #52	; 0x34
 8006a94:	ecbd 8b02 	vpop	{d8}
 8006a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a9c:	4642      	mov	r2, r8
 8006a9e:	464b      	mov	r3, r9
 8006aa0:	4640      	mov	r0, r8
 8006aa2:	4649      	mov	r1, r9
 8006aa4:	f7fa f842 	bl	8000b2c <__aeabi_dcmpun>
 8006aa8:	b140      	cbz	r0, 8006abc <_printf_float+0xec>
 8006aaa:	464b      	mov	r3, r9
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	bfbc      	itt	lt
 8006ab0:	232d      	movlt	r3, #45	; 0x2d
 8006ab2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006ab6:	4a7f      	ldr	r2, [pc, #508]	; (8006cb4 <_printf_float+0x2e4>)
 8006ab8:	4b7f      	ldr	r3, [pc, #508]	; (8006cb8 <_printf_float+0x2e8>)
 8006aba:	e7d1      	b.n	8006a60 <_printf_float+0x90>
 8006abc:	6863      	ldr	r3, [r4, #4]
 8006abe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006ac2:	9206      	str	r2, [sp, #24]
 8006ac4:	1c5a      	adds	r2, r3, #1
 8006ac6:	d13f      	bne.n	8006b48 <_printf_float+0x178>
 8006ac8:	2306      	movs	r3, #6
 8006aca:	6063      	str	r3, [r4, #4]
 8006acc:	9b05      	ldr	r3, [sp, #20]
 8006ace:	6861      	ldr	r1, [r4, #4]
 8006ad0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	9303      	str	r3, [sp, #12]
 8006ad8:	ab0a      	add	r3, sp, #40	; 0x28
 8006ada:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006ade:	ab09      	add	r3, sp, #36	; 0x24
 8006ae0:	ec49 8b10 	vmov	d0, r8, r9
 8006ae4:	9300      	str	r3, [sp, #0]
 8006ae6:	6022      	str	r2, [r4, #0]
 8006ae8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006aec:	4628      	mov	r0, r5
 8006aee:	f7ff fecf 	bl	8006890 <__cvt>
 8006af2:	9b06      	ldr	r3, [sp, #24]
 8006af4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006af6:	2b47      	cmp	r3, #71	; 0x47
 8006af8:	4680      	mov	r8, r0
 8006afa:	d108      	bne.n	8006b0e <_printf_float+0x13e>
 8006afc:	1cc8      	adds	r0, r1, #3
 8006afe:	db02      	blt.n	8006b06 <_printf_float+0x136>
 8006b00:	6863      	ldr	r3, [r4, #4]
 8006b02:	4299      	cmp	r1, r3
 8006b04:	dd41      	ble.n	8006b8a <_printf_float+0x1ba>
 8006b06:	f1ab 0302 	sub.w	r3, fp, #2
 8006b0a:	fa5f fb83 	uxtb.w	fp, r3
 8006b0e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006b12:	d820      	bhi.n	8006b56 <_printf_float+0x186>
 8006b14:	3901      	subs	r1, #1
 8006b16:	465a      	mov	r2, fp
 8006b18:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b1c:	9109      	str	r1, [sp, #36]	; 0x24
 8006b1e:	f7ff ff19 	bl	8006954 <__exponent>
 8006b22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b24:	1813      	adds	r3, r2, r0
 8006b26:	2a01      	cmp	r2, #1
 8006b28:	4681      	mov	r9, r0
 8006b2a:	6123      	str	r3, [r4, #16]
 8006b2c:	dc02      	bgt.n	8006b34 <_printf_float+0x164>
 8006b2e:	6822      	ldr	r2, [r4, #0]
 8006b30:	07d2      	lsls	r2, r2, #31
 8006b32:	d501      	bpl.n	8006b38 <_printf_float+0x168>
 8006b34:	3301      	adds	r3, #1
 8006b36:	6123      	str	r3, [r4, #16]
 8006b38:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d09c      	beq.n	8006a7a <_printf_float+0xaa>
 8006b40:	232d      	movs	r3, #45	; 0x2d
 8006b42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b46:	e798      	b.n	8006a7a <_printf_float+0xaa>
 8006b48:	9a06      	ldr	r2, [sp, #24]
 8006b4a:	2a47      	cmp	r2, #71	; 0x47
 8006b4c:	d1be      	bne.n	8006acc <_printf_float+0xfc>
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d1bc      	bne.n	8006acc <_printf_float+0xfc>
 8006b52:	2301      	movs	r3, #1
 8006b54:	e7b9      	b.n	8006aca <_printf_float+0xfa>
 8006b56:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006b5a:	d118      	bne.n	8006b8e <_printf_float+0x1be>
 8006b5c:	2900      	cmp	r1, #0
 8006b5e:	6863      	ldr	r3, [r4, #4]
 8006b60:	dd0b      	ble.n	8006b7a <_printf_float+0x1aa>
 8006b62:	6121      	str	r1, [r4, #16]
 8006b64:	b913      	cbnz	r3, 8006b6c <_printf_float+0x19c>
 8006b66:	6822      	ldr	r2, [r4, #0]
 8006b68:	07d0      	lsls	r0, r2, #31
 8006b6a:	d502      	bpl.n	8006b72 <_printf_float+0x1a2>
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	440b      	add	r3, r1
 8006b70:	6123      	str	r3, [r4, #16]
 8006b72:	65a1      	str	r1, [r4, #88]	; 0x58
 8006b74:	f04f 0900 	mov.w	r9, #0
 8006b78:	e7de      	b.n	8006b38 <_printf_float+0x168>
 8006b7a:	b913      	cbnz	r3, 8006b82 <_printf_float+0x1b2>
 8006b7c:	6822      	ldr	r2, [r4, #0]
 8006b7e:	07d2      	lsls	r2, r2, #31
 8006b80:	d501      	bpl.n	8006b86 <_printf_float+0x1b6>
 8006b82:	3302      	adds	r3, #2
 8006b84:	e7f4      	b.n	8006b70 <_printf_float+0x1a0>
 8006b86:	2301      	movs	r3, #1
 8006b88:	e7f2      	b.n	8006b70 <_printf_float+0x1a0>
 8006b8a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006b8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b90:	4299      	cmp	r1, r3
 8006b92:	db05      	blt.n	8006ba0 <_printf_float+0x1d0>
 8006b94:	6823      	ldr	r3, [r4, #0]
 8006b96:	6121      	str	r1, [r4, #16]
 8006b98:	07d8      	lsls	r0, r3, #31
 8006b9a:	d5ea      	bpl.n	8006b72 <_printf_float+0x1a2>
 8006b9c:	1c4b      	adds	r3, r1, #1
 8006b9e:	e7e7      	b.n	8006b70 <_printf_float+0x1a0>
 8006ba0:	2900      	cmp	r1, #0
 8006ba2:	bfd4      	ite	le
 8006ba4:	f1c1 0202 	rsble	r2, r1, #2
 8006ba8:	2201      	movgt	r2, #1
 8006baa:	4413      	add	r3, r2
 8006bac:	e7e0      	b.n	8006b70 <_printf_float+0x1a0>
 8006bae:	6823      	ldr	r3, [r4, #0]
 8006bb0:	055a      	lsls	r2, r3, #21
 8006bb2:	d407      	bmi.n	8006bc4 <_printf_float+0x1f4>
 8006bb4:	6923      	ldr	r3, [r4, #16]
 8006bb6:	4642      	mov	r2, r8
 8006bb8:	4631      	mov	r1, r6
 8006bba:	4628      	mov	r0, r5
 8006bbc:	47b8      	blx	r7
 8006bbe:	3001      	adds	r0, #1
 8006bc0:	d12c      	bne.n	8006c1c <_printf_float+0x24c>
 8006bc2:	e764      	b.n	8006a8e <_printf_float+0xbe>
 8006bc4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006bc8:	f240 80e0 	bls.w	8006d8c <_printf_float+0x3bc>
 8006bcc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	f7f9 ff78 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	d034      	beq.n	8006c46 <_printf_float+0x276>
 8006bdc:	4a37      	ldr	r2, [pc, #220]	; (8006cbc <_printf_float+0x2ec>)
 8006bde:	2301      	movs	r3, #1
 8006be0:	4631      	mov	r1, r6
 8006be2:	4628      	mov	r0, r5
 8006be4:	47b8      	blx	r7
 8006be6:	3001      	adds	r0, #1
 8006be8:	f43f af51 	beq.w	8006a8e <_printf_float+0xbe>
 8006bec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	db02      	blt.n	8006bfa <_printf_float+0x22a>
 8006bf4:	6823      	ldr	r3, [r4, #0]
 8006bf6:	07d8      	lsls	r0, r3, #31
 8006bf8:	d510      	bpl.n	8006c1c <_printf_float+0x24c>
 8006bfa:	ee18 3a10 	vmov	r3, s16
 8006bfe:	4652      	mov	r2, sl
 8006c00:	4631      	mov	r1, r6
 8006c02:	4628      	mov	r0, r5
 8006c04:	47b8      	blx	r7
 8006c06:	3001      	adds	r0, #1
 8006c08:	f43f af41 	beq.w	8006a8e <_printf_float+0xbe>
 8006c0c:	f04f 0800 	mov.w	r8, #0
 8006c10:	f104 091a 	add.w	r9, r4, #26
 8006c14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c16:	3b01      	subs	r3, #1
 8006c18:	4543      	cmp	r3, r8
 8006c1a:	dc09      	bgt.n	8006c30 <_printf_float+0x260>
 8006c1c:	6823      	ldr	r3, [r4, #0]
 8006c1e:	079b      	lsls	r3, r3, #30
 8006c20:	f100 8107 	bmi.w	8006e32 <_printf_float+0x462>
 8006c24:	68e0      	ldr	r0, [r4, #12]
 8006c26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c28:	4298      	cmp	r0, r3
 8006c2a:	bfb8      	it	lt
 8006c2c:	4618      	movlt	r0, r3
 8006c2e:	e730      	b.n	8006a92 <_printf_float+0xc2>
 8006c30:	2301      	movs	r3, #1
 8006c32:	464a      	mov	r2, r9
 8006c34:	4631      	mov	r1, r6
 8006c36:	4628      	mov	r0, r5
 8006c38:	47b8      	blx	r7
 8006c3a:	3001      	adds	r0, #1
 8006c3c:	f43f af27 	beq.w	8006a8e <_printf_float+0xbe>
 8006c40:	f108 0801 	add.w	r8, r8, #1
 8006c44:	e7e6      	b.n	8006c14 <_printf_float+0x244>
 8006c46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	dc39      	bgt.n	8006cc0 <_printf_float+0x2f0>
 8006c4c:	4a1b      	ldr	r2, [pc, #108]	; (8006cbc <_printf_float+0x2ec>)
 8006c4e:	2301      	movs	r3, #1
 8006c50:	4631      	mov	r1, r6
 8006c52:	4628      	mov	r0, r5
 8006c54:	47b8      	blx	r7
 8006c56:	3001      	adds	r0, #1
 8006c58:	f43f af19 	beq.w	8006a8e <_printf_float+0xbe>
 8006c5c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006c60:	4313      	orrs	r3, r2
 8006c62:	d102      	bne.n	8006c6a <_printf_float+0x29a>
 8006c64:	6823      	ldr	r3, [r4, #0]
 8006c66:	07d9      	lsls	r1, r3, #31
 8006c68:	d5d8      	bpl.n	8006c1c <_printf_float+0x24c>
 8006c6a:	ee18 3a10 	vmov	r3, s16
 8006c6e:	4652      	mov	r2, sl
 8006c70:	4631      	mov	r1, r6
 8006c72:	4628      	mov	r0, r5
 8006c74:	47b8      	blx	r7
 8006c76:	3001      	adds	r0, #1
 8006c78:	f43f af09 	beq.w	8006a8e <_printf_float+0xbe>
 8006c7c:	f04f 0900 	mov.w	r9, #0
 8006c80:	f104 0a1a 	add.w	sl, r4, #26
 8006c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c86:	425b      	negs	r3, r3
 8006c88:	454b      	cmp	r3, r9
 8006c8a:	dc01      	bgt.n	8006c90 <_printf_float+0x2c0>
 8006c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c8e:	e792      	b.n	8006bb6 <_printf_float+0x1e6>
 8006c90:	2301      	movs	r3, #1
 8006c92:	4652      	mov	r2, sl
 8006c94:	4631      	mov	r1, r6
 8006c96:	4628      	mov	r0, r5
 8006c98:	47b8      	blx	r7
 8006c9a:	3001      	adds	r0, #1
 8006c9c:	f43f aef7 	beq.w	8006a8e <_printf_float+0xbe>
 8006ca0:	f109 0901 	add.w	r9, r9, #1
 8006ca4:	e7ee      	b.n	8006c84 <_printf_float+0x2b4>
 8006ca6:	bf00      	nop
 8006ca8:	7fefffff 	.word	0x7fefffff
 8006cac:	080090a8 	.word	0x080090a8
 8006cb0:	080090ac 	.word	0x080090ac
 8006cb4:	080090b0 	.word	0x080090b0
 8006cb8:	080090b4 	.word	0x080090b4
 8006cbc:	080090b8 	.word	0x080090b8
 8006cc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006cc2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	bfa8      	it	ge
 8006cc8:	461a      	movge	r2, r3
 8006cca:	2a00      	cmp	r2, #0
 8006ccc:	4691      	mov	r9, r2
 8006cce:	dc37      	bgt.n	8006d40 <_printf_float+0x370>
 8006cd0:	f04f 0b00 	mov.w	fp, #0
 8006cd4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cd8:	f104 021a 	add.w	r2, r4, #26
 8006cdc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006cde:	9305      	str	r3, [sp, #20]
 8006ce0:	eba3 0309 	sub.w	r3, r3, r9
 8006ce4:	455b      	cmp	r3, fp
 8006ce6:	dc33      	bgt.n	8006d50 <_printf_float+0x380>
 8006ce8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cec:	429a      	cmp	r2, r3
 8006cee:	db3b      	blt.n	8006d68 <_printf_float+0x398>
 8006cf0:	6823      	ldr	r3, [r4, #0]
 8006cf2:	07da      	lsls	r2, r3, #31
 8006cf4:	d438      	bmi.n	8006d68 <_printf_float+0x398>
 8006cf6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006cfa:	eba2 0903 	sub.w	r9, r2, r3
 8006cfe:	9b05      	ldr	r3, [sp, #20]
 8006d00:	1ad2      	subs	r2, r2, r3
 8006d02:	4591      	cmp	r9, r2
 8006d04:	bfa8      	it	ge
 8006d06:	4691      	movge	r9, r2
 8006d08:	f1b9 0f00 	cmp.w	r9, #0
 8006d0c:	dc35      	bgt.n	8006d7a <_printf_float+0x3aa>
 8006d0e:	f04f 0800 	mov.w	r8, #0
 8006d12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d16:	f104 0a1a 	add.w	sl, r4, #26
 8006d1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d1e:	1a9b      	subs	r3, r3, r2
 8006d20:	eba3 0309 	sub.w	r3, r3, r9
 8006d24:	4543      	cmp	r3, r8
 8006d26:	f77f af79 	ble.w	8006c1c <_printf_float+0x24c>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	4652      	mov	r2, sl
 8006d2e:	4631      	mov	r1, r6
 8006d30:	4628      	mov	r0, r5
 8006d32:	47b8      	blx	r7
 8006d34:	3001      	adds	r0, #1
 8006d36:	f43f aeaa 	beq.w	8006a8e <_printf_float+0xbe>
 8006d3a:	f108 0801 	add.w	r8, r8, #1
 8006d3e:	e7ec      	b.n	8006d1a <_printf_float+0x34a>
 8006d40:	4613      	mov	r3, r2
 8006d42:	4631      	mov	r1, r6
 8006d44:	4642      	mov	r2, r8
 8006d46:	4628      	mov	r0, r5
 8006d48:	47b8      	blx	r7
 8006d4a:	3001      	adds	r0, #1
 8006d4c:	d1c0      	bne.n	8006cd0 <_printf_float+0x300>
 8006d4e:	e69e      	b.n	8006a8e <_printf_float+0xbe>
 8006d50:	2301      	movs	r3, #1
 8006d52:	4631      	mov	r1, r6
 8006d54:	4628      	mov	r0, r5
 8006d56:	9205      	str	r2, [sp, #20]
 8006d58:	47b8      	blx	r7
 8006d5a:	3001      	adds	r0, #1
 8006d5c:	f43f ae97 	beq.w	8006a8e <_printf_float+0xbe>
 8006d60:	9a05      	ldr	r2, [sp, #20]
 8006d62:	f10b 0b01 	add.w	fp, fp, #1
 8006d66:	e7b9      	b.n	8006cdc <_printf_float+0x30c>
 8006d68:	ee18 3a10 	vmov	r3, s16
 8006d6c:	4652      	mov	r2, sl
 8006d6e:	4631      	mov	r1, r6
 8006d70:	4628      	mov	r0, r5
 8006d72:	47b8      	blx	r7
 8006d74:	3001      	adds	r0, #1
 8006d76:	d1be      	bne.n	8006cf6 <_printf_float+0x326>
 8006d78:	e689      	b.n	8006a8e <_printf_float+0xbe>
 8006d7a:	9a05      	ldr	r2, [sp, #20]
 8006d7c:	464b      	mov	r3, r9
 8006d7e:	4442      	add	r2, r8
 8006d80:	4631      	mov	r1, r6
 8006d82:	4628      	mov	r0, r5
 8006d84:	47b8      	blx	r7
 8006d86:	3001      	adds	r0, #1
 8006d88:	d1c1      	bne.n	8006d0e <_printf_float+0x33e>
 8006d8a:	e680      	b.n	8006a8e <_printf_float+0xbe>
 8006d8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d8e:	2a01      	cmp	r2, #1
 8006d90:	dc01      	bgt.n	8006d96 <_printf_float+0x3c6>
 8006d92:	07db      	lsls	r3, r3, #31
 8006d94:	d53a      	bpl.n	8006e0c <_printf_float+0x43c>
 8006d96:	2301      	movs	r3, #1
 8006d98:	4642      	mov	r2, r8
 8006d9a:	4631      	mov	r1, r6
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	47b8      	blx	r7
 8006da0:	3001      	adds	r0, #1
 8006da2:	f43f ae74 	beq.w	8006a8e <_printf_float+0xbe>
 8006da6:	ee18 3a10 	vmov	r3, s16
 8006daa:	4652      	mov	r2, sl
 8006dac:	4631      	mov	r1, r6
 8006dae:	4628      	mov	r0, r5
 8006db0:	47b8      	blx	r7
 8006db2:	3001      	adds	r0, #1
 8006db4:	f43f ae6b 	beq.w	8006a8e <_printf_float+0xbe>
 8006db8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006dc4:	f7f9 fe80 	bl	8000ac8 <__aeabi_dcmpeq>
 8006dc8:	b9d8      	cbnz	r0, 8006e02 <_printf_float+0x432>
 8006dca:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006dce:	f108 0201 	add.w	r2, r8, #1
 8006dd2:	4631      	mov	r1, r6
 8006dd4:	4628      	mov	r0, r5
 8006dd6:	47b8      	blx	r7
 8006dd8:	3001      	adds	r0, #1
 8006dda:	d10e      	bne.n	8006dfa <_printf_float+0x42a>
 8006ddc:	e657      	b.n	8006a8e <_printf_float+0xbe>
 8006dde:	2301      	movs	r3, #1
 8006de0:	4652      	mov	r2, sl
 8006de2:	4631      	mov	r1, r6
 8006de4:	4628      	mov	r0, r5
 8006de6:	47b8      	blx	r7
 8006de8:	3001      	adds	r0, #1
 8006dea:	f43f ae50 	beq.w	8006a8e <_printf_float+0xbe>
 8006dee:	f108 0801 	add.w	r8, r8, #1
 8006df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006df4:	3b01      	subs	r3, #1
 8006df6:	4543      	cmp	r3, r8
 8006df8:	dcf1      	bgt.n	8006dde <_printf_float+0x40e>
 8006dfa:	464b      	mov	r3, r9
 8006dfc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e00:	e6da      	b.n	8006bb8 <_printf_float+0x1e8>
 8006e02:	f04f 0800 	mov.w	r8, #0
 8006e06:	f104 0a1a 	add.w	sl, r4, #26
 8006e0a:	e7f2      	b.n	8006df2 <_printf_float+0x422>
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	4642      	mov	r2, r8
 8006e10:	e7df      	b.n	8006dd2 <_printf_float+0x402>
 8006e12:	2301      	movs	r3, #1
 8006e14:	464a      	mov	r2, r9
 8006e16:	4631      	mov	r1, r6
 8006e18:	4628      	mov	r0, r5
 8006e1a:	47b8      	blx	r7
 8006e1c:	3001      	adds	r0, #1
 8006e1e:	f43f ae36 	beq.w	8006a8e <_printf_float+0xbe>
 8006e22:	f108 0801 	add.w	r8, r8, #1
 8006e26:	68e3      	ldr	r3, [r4, #12]
 8006e28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e2a:	1a5b      	subs	r3, r3, r1
 8006e2c:	4543      	cmp	r3, r8
 8006e2e:	dcf0      	bgt.n	8006e12 <_printf_float+0x442>
 8006e30:	e6f8      	b.n	8006c24 <_printf_float+0x254>
 8006e32:	f04f 0800 	mov.w	r8, #0
 8006e36:	f104 0919 	add.w	r9, r4, #25
 8006e3a:	e7f4      	b.n	8006e26 <_printf_float+0x456>

08006e3c <_printf_common>:
 8006e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e40:	4616      	mov	r6, r2
 8006e42:	4699      	mov	r9, r3
 8006e44:	688a      	ldr	r2, [r1, #8]
 8006e46:	690b      	ldr	r3, [r1, #16]
 8006e48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	bfb8      	it	lt
 8006e50:	4613      	movlt	r3, r2
 8006e52:	6033      	str	r3, [r6, #0]
 8006e54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e58:	4607      	mov	r7, r0
 8006e5a:	460c      	mov	r4, r1
 8006e5c:	b10a      	cbz	r2, 8006e62 <_printf_common+0x26>
 8006e5e:	3301      	adds	r3, #1
 8006e60:	6033      	str	r3, [r6, #0]
 8006e62:	6823      	ldr	r3, [r4, #0]
 8006e64:	0699      	lsls	r1, r3, #26
 8006e66:	bf42      	ittt	mi
 8006e68:	6833      	ldrmi	r3, [r6, #0]
 8006e6a:	3302      	addmi	r3, #2
 8006e6c:	6033      	strmi	r3, [r6, #0]
 8006e6e:	6825      	ldr	r5, [r4, #0]
 8006e70:	f015 0506 	ands.w	r5, r5, #6
 8006e74:	d106      	bne.n	8006e84 <_printf_common+0x48>
 8006e76:	f104 0a19 	add.w	sl, r4, #25
 8006e7a:	68e3      	ldr	r3, [r4, #12]
 8006e7c:	6832      	ldr	r2, [r6, #0]
 8006e7e:	1a9b      	subs	r3, r3, r2
 8006e80:	42ab      	cmp	r3, r5
 8006e82:	dc26      	bgt.n	8006ed2 <_printf_common+0x96>
 8006e84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e88:	1e13      	subs	r3, r2, #0
 8006e8a:	6822      	ldr	r2, [r4, #0]
 8006e8c:	bf18      	it	ne
 8006e8e:	2301      	movne	r3, #1
 8006e90:	0692      	lsls	r2, r2, #26
 8006e92:	d42b      	bmi.n	8006eec <_printf_common+0xb0>
 8006e94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e98:	4649      	mov	r1, r9
 8006e9a:	4638      	mov	r0, r7
 8006e9c:	47c0      	blx	r8
 8006e9e:	3001      	adds	r0, #1
 8006ea0:	d01e      	beq.n	8006ee0 <_printf_common+0xa4>
 8006ea2:	6823      	ldr	r3, [r4, #0]
 8006ea4:	6922      	ldr	r2, [r4, #16]
 8006ea6:	f003 0306 	and.w	r3, r3, #6
 8006eaa:	2b04      	cmp	r3, #4
 8006eac:	bf02      	ittt	eq
 8006eae:	68e5      	ldreq	r5, [r4, #12]
 8006eb0:	6833      	ldreq	r3, [r6, #0]
 8006eb2:	1aed      	subeq	r5, r5, r3
 8006eb4:	68a3      	ldr	r3, [r4, #8]
 8006eb6:	bf0c      	ite	eq
 8006eb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ebc:	2500      	movne	r5, #0
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	bfc4      	itt	gt
 8006ec2:	1a9b      	subgt	r3, r3, r2
 8006ec4:	18ed      	addgt	r5, r5, r3
 8006ec6:	2600      	movs	r6, #0
 8006ec8:	341a      	adds	r4, #26
 8006eca:	42b5      	cmp	r5, r6
 8006ecc:	d11a      	bne.n	8006f04 <_printf_common+0xc8>
 8006ece:	2000      	movs	r0, #0
 8006ed0:	e008      	b.n	8006ee4 <_printf_common+0xa8>
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	4652      	mov	r2, sl
 8006ed6:	4649      	mov	r1, r9
 8006ed8:	4638      	mov	r0, r7
 8006eda:	47c0      	blx	r8
 8006edc:	3001      	adds	r0, #1
 8006ede:	d103      	bne.n	8006ee8 <_printf_common+0xac>
 8006ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ee8:	3501      	adds	r5, #1
 8006eea:	e7c6      	b.n	8006e7a <_printf_common+0x3e>
 8006eec:	18e1      	adds	r1, r4, r3
 8006eee:	1c5a      	adds	r2, r3, #1
 8006ef0:	2030      	movs	r0, #48	; 0x30
 8006ef2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006ef6:	4422      	add	r2, r4
 8006ef8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006efc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f00:	3302      	adds	r3, #2
 8006f02:	e7c7      	b.n	8006e94 <_printf_common+0x58>
 8006f04:	2301      	movs	r3, #1
 8006f06:	4622      	mov	r2, r4
 8006f08:	4649      	mov	r1, r9
 8006f0a:	4638      	mov	r0, r7
 8006f0c:	47c0      	blx	r8
 8006f0e:	3001      	adds	r0, #1
 8006f10:	d0e6      	beq.n	8006ee0 <_printf_common+0xa4>
 8006f12:	3601      	adds	r6, #1
 8006f14:	e7d9      	b.n	8006eca <_printf_common+0x8e>
	...

08006f18 <_printf_i>:
 8006f18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f1c:	7e0f      	ldrb	r7, [r1, #24]
 8006f1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f20:	2f78      	cmp	r7, #120	; 0x78
 8006f22:	4691      	mov	r9, r2
 8006f24:	4680      	mov	r8, r0
 8006f26:	460c      	mov	r4, r1
 8006f28:	469a      	mov	sl, r3
 8006f2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f2e:	d807      	bhi.n	8006f40 <_printf_i+0x28>
 8006f30:	2f62      	cmp	r7, #98	; 0x62
 8006f32:	d80a      	bhi.n	8006f4a <_printf_i+0x32>
 8006f34:	2f00      	cmp	r7, #0
 8006f36:	f000 80d4 	beq.w	80070e2 <_printf_i+0x1ca>
 8006f3a:	2f58      	cmp	r7, #88	; 0x58
 8006f3c:	f000 80c0 	beq.w	80070c0 <_printf_i+0x1a8>
 8006f40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f48:	e03a      	b.n	8006fc0 <_printf_i+0xa8>
 8006f4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f4e:	2b15      	cmp	r3, #21
 8006f50:	d8f6      	bhi.n	8006f40 <_printf_i+0x28>
 8006f52:	a101      	add	r1, pc, #4	; (adr r1, 8006f58 <_printf_i+0x40>)
 8006f54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f58:	08006fb1 	.word	0x08006fb1
 8006f5c:	08006fc5 	.word	0x08006fc5
 8006f60:	08006f41 	.word	0x08006f41
 8006f64:	08006f41 	.word	0x08006f41
 8006f68:	08006f41 	.word	0x08006f41
 8006f6c:	08006f41 	.word	0x08006f41
 8006f70:	08006fc5 	.word	0x08006fc5
 8006f74:	08006f41 	.word	0x08006f41
 8006f78:	08006f41 	.word	0x08006f41
 8006f7c:	08006f41 	.word	0x08006f41
 8006f80:	08006f41 	.word	0x08006f41
 8006f84:	080070c9 	.word	0x080070c9
 8006f88:	08006ff1 	.word	0x08006ff1
 8006f8c:	08007083 	.word	0x08007083
 8006f90:	08006f41 	.word	0x08006f41
 8006f94:	08006f41 	.word	0x08006f41
 8006f98:	080070eb 	.word	0x080070eb
 8006f9c:	08006f41 	.word	0x08006f41
 8006fa0:	08006ff1 	.word	0x08006ff1
 8006fa4:	08006f41 	.word	0x08006f41
 8006fa8:	08006f41 	.word	0x08006f41
 8006fac:	0800708b 	.word	0x0800708b
 8006fb0:	682b      	ldr	r3, [r5, #0]
 8006fb2:	1d1a      	adds	r2, r3, #4
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	602a      	str	r2, [r5, #0]
 8006fb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	e09f      	b.n	8007104 <_printf_i+0x1ec>
 8006fc4:	6820      	ldr	r0, [r4, #0]
 8006fc6:	682b      	ldr	r3, [r5, #0]
 8006fc8:	0607      	lsls	r7, r0, #24
 8006fca:	f103 0104 	add.w	r1, r3, #4
 8006fce:	6029      	str	r1, [r5, #0]
 8006fd0:	d501      	bpl.n	8006fd6 <_printf_i+0xbe>
 8006fd2:	681e      	ldr	r6, [r3, #0]
 8006fd4:	e003      	b.n	8006fde <_printf_i+0xc6>
 8006fd6:	0646      	lsls	r6, r0, #25
 8006fd8:	d5fb      	bpl.n	8006fd2 <_printf_i+0xba>
 8006fda:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006fde:	2e00      	cmp	r6, #0
 8006fe0:	da03      	bge.n	8006fea <_printf_i+0xd2>
 8006fe2:	232d      	movs	r3, #45	; 0x2d
 8006fe4:	4276      	negs	r6, r6
 8006fe6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fea:	485a      	ldr	r0, [pc, #360]	; (8007154 <_printf_i+0x23c>)
 8006fec:	230a      	movs	r3, #10
 8006fee:	e012      	b.n	8007016 <_printf_i+0xfe>
 8006ff0:	682b      	ldr	r3, [r5, #0]
 8006ff2:	6820      	ldr	r0, [r4, #0]
 8006ff4:	1d19      	adds	r1, r3, #4
 8006ff6:	6029      	str	r1, [r5, #0]
 8006ff8:	0605      	lsls	r5, r0, #24
 8006ffa:	d501      	bpl.n	8007000 <_printf_i+0xe8>
 8006ffc:	681e      	ldr	r6, [r3, #0]
 8006ffe:	e002      	b.n	8007006 <_printf_i+0xee>
 8007000:	0641      	lsls	r1, r0, #25
 8007002:	d5fb      	bpl.n	8006ffc <_printf_i+0xe4>
 8007004:	881e      	ldrh	r6, [r3, #0]
 8007006:	4853      	ldr	r0, [pc, #332]	; (8007154 <_printf_i+0x23c>)
 8007008:	2f6f      	cmp	r7, #111	; 0x6f
 800700a:	bf0c      	ite	eq
 800700c:	2308      	moveq	r3, #8
 800700e:	230a      	movne	r3, #10
 8007010:	2100      	movs	r1, #0
 8007012:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007016:	6865      	ldr	r5, [r4, #4]
 8007018:	60a5      	str	r5, [r4, #8]
 800701a:	2d00      	cmp	r5, #0
 800701c:	bfa2      	ittt	ge
 800701e:	6821      	ldrge	r1, [r4, #0]
 8007020:	f021 0104 	bicge.w	r1, r1, #4
 8007024:	6021      	strge	r1, [r4, #0]
 8007026:	b90e      	cbnz	r6, 800702c <_printf_i+0x114>
 8007028:	2d00      	cmp	r5, #0
 800702a:	d04b      	beq.n	80070c4 <_printf_i+0x1ac>
 800702c:	4615      	mov	r5, r2
 800702e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007032:	fb03 6711 	mls	r7, r3, r1, r6
 8007036:	5dc7      	ldrb	r7, [r0, r7]
 8007038:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800703c:	4637      	mov	r7, r6
 800703e:	42bb      	cmp	r3, r7
 8007040:	460e      	mov	r6, r1
 8007042:	d9f4      	bls.n	800702e <_printf_i+0x116>
 8007044:	2b08      	cmp	r3, #8
 8007046:	d10b      	bne.n	8007060 <_printf_i+0x148>
 8007048:	6823      	ldr	r3, [r4, #0]
 800704a:	07de      	lsls	r6, r3, #31
 800704c:	d508      	bpl.n	8007060 <_printf_i+0x148>
 800704e:	6923      	ldr	r3, [r4, #16]
 8007050:	6861      	ldr	r1, [r4, #4]
 8007052:	4299      	cmp	r1, r3
 8007054:	bfde      	ittt	le
 8007056:	2330      	movle	r3, #48	; 0x30
 8007058:	f805 3c01 	strble.w	r3, [r5, #-1]
 800705c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007060:	1b52      	subs	r2, r2, r5
 8007062:	6122      	str	r2, [r4, #16]
 8007064:	f8cd a000 	str.w	sl, [sp]
 8007068:	464b      	mov	r3, r9
 800706a:	aa03      	add	r2, sp, #12
 800706c:	4621      	mov	r1, r4
 800706e:	4640      	mov	r0, r8
 8007070:	f7ff fee4 	bl	8006e3c <_printf_common>
 8007074:	3001      	adds	r0, #1
 8007076:	d14a      	bne.n	800710e <_printf_i+0x1f6>
 8007078:	f04f 30ff 	mov.w	r0, #4294967295
 800707c:	b004      	add	sp, #16
 800707e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007082:	6823      	ldr	r3, [r4, #0]
 8007084:	f043 0320 	orr.w	r3, r3, #32
 8007088:	6023      	str	r3, [r4, #0]
 800708a:	4833      	ldr	r0, [pc, #204]	; (8007158 <_printf_i+0x240>)
 800708c:	2778      	movs	r7, #120	; 0x78
 800708e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007092:	6823      	ldr	r3, [r4, #0]
 8007094:	6829      	ldr	r1, [r5, #0]
 8007096:	061f      	lsls	r7, r3, #24
 8007098:	f851 6b04 	ldr.w	r6, [r1], #4
 800709c:	d402      	bmi.n	80070a4 <_printf_i+0x18c>
 800709e:	065f      	lsls	r7, r3, #25
 80070a0:	bf48      	it	mi
 80070a2:	b2b6      	uxthmi	r6, r6
 80070a4:	07df      	lsls	r7, r3, #31
 80070a6:	bf48      	it	mi
 80070a8:	f043 0320 	orrmi.w	r3, r3, #32
 80070ac:	6029      	str	r1, [r5, #0]
 80070ae:	bf48      	it	mi
 80070b0:	6023      	strmi	r3, [r4, #0]
 80070b2:	b91e      	cbnz	r6, 80070bc <_printf_i+0x1a4>
 80070b4:	6823      	ldr	r3, [r4, #0]
 80070b6:	f023 0320 	bic.w	r3, r3, #32
 80070ba:	6023      	str	r3, [r4, #0]
 80070bc:	2310      	movs	r3, #16
 80070be:	e7a7      	b.n	8007010 <_printf_i+0xf8>
 80070c0:	4824      	ldr	r0, [pc, #144]	; (8007154 <_printf_i+0x23c>)
 80070c2:	e7e4      	b.n	800708e <_printf_i+0x176>
 80070c4:	4615      	mov	r5, r2
 80070c6:	e7bd      	b.n	8007044 <_printf_i+0x12c>
 80070c8:	682b      	ldr	r3, [r5, #0]
 80070ca:	6826      	ldr	r6, [r4, #0]
 80070cc:	6961      	ldr	r1, [r4, #20]
 80070ce:	1d18      	adds	r0, r3, #4
 80070d0:	6028      	str	r0, [r5, #0]
 80070d2:	0635      	lsls	r5, r6, #24
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	d501      	bpl.n	80070dc <_printf_i+0x1c4>
 80070d8:	6019      	str	r1, [r3, #0]
 80070da:	e002      	b.n	80070e2 <_printf_i+0x1ca>
 80070dc:	0670      	lsls	r0, r6, #25
 80070de:	d5fb      	bpl.n	80070d8 <_printf_i+0x1c0>
 80070e0:	8019      	strh	r1, [r3, #0]
 80070e2:	2300      	movs	r3, #0
 80070e4:	6123      	str	r3, [r4, #16]
 80070e6:	4615      	mov	r5, r2
 80070e8:	e7bc      	b.n	8007064 <_printf_i+0x14c>
 80070ea:	682b      	ldr	r3, [r5, #0]
 80070ec:	1d1a      	adds	r2, r3, #4
 80070ee:	602a      	str	r2, [r5, #0]
 80070f0:	681d      	ldr	r5, [r3, #0]
 80070f2:	6862      	ldr	r2, [r4, #4]
 80070f4:	2100      	movs	r1, #0
 80070f6:	4628      	mov	r0, r5
 80070f8:	f7f9 f86a 	bl	80001d0 <memchr>
 80070fc:	b108      	cbz	r0, 8007102 <_printf_i+0x1ea>
 80070fe:	1b40      	subs	r0, r0, r5
 8007100:	6060      	str	r0, [r4, #4]
 8007102:	6863      	ldr	r3, [r4, #4]
 8007104:	6123      	str	r3, [r4, #16]
 8007106:	2300      	movs	r3, #0
 8007108:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800710c:	e7aa      	b.n	8007064 <_printf_i+0x14c>
 800710e:	6923      	ldr	r3, [r4, #16]
 8007110:	462a      	mov	r2, r5
 8007112:	4649      	mov	r1, r9
 8007114:	4640      	mov	r0, r8
 8007116:	47d0      	blx	sl
 8007118:	3001      	adds	r0, #1
 800711a:	d0ad      	beq.n	8007078 <_printf_i+0x160>
 800711c:	6823      	ldr	r3, [r4, #0]
 800711e:	079b      	lsls	r3, r3, #30
 8007120:	d413      	bmi.n	800714a <_printf_i+0x232>
 8007122:	68e0      	ldr	r0, [r4, #12]
 8007124:	9b03      	ldr	r3, [sp, #12]
 8007126:	4298      	cmp	r0, r3
 8007128:	bfb8      	it	lt
 800712a:	4618      	movlt	r0, r3
 800712c:	e7a6      	b.n	800707c <_printf_i+0x164>
 800712e:	2301      	movs	r3, #1
 8007130:	4632      	mov	r2, r6
 8007132:	4649      	mov	r1, r9
 8007134:	4640      	mov	r0, r8
 8007136:	47d0      	blx	sl
 8007138:	3001      	adds	r0, #1
 800713a:	d09d      	beq.n	8007078 <_printf_i+0x160>
 800713c:	3501      	adds	r5, #1
 800713e:	68e3      	ldr	r3, [r4, #12]
 8007140:	9903      	ldr	r1, [sp, #12]
 8007142:	1a5b      	subs	r3, r3, r1
 8007144:	42ab      	cmp	r3, r5
 8007146:	dcf2      	bgt.n	800712e <_printf_i+0x216>
 8007148:	e7eb      	b.n	8007122 <_printf_i+0x20a>
 800714a:	2500      	movs	r5, #0
 800714c:	f104 0619 	add.w	r6, r4, #25
 8007150:	e7f5      	b.n	800713e <_printf_i+0x226>
 8007152:	bf00      	nop
 8007154:	080090ba 	.word	0x080090ba
 8007158:	080090cb 	.word	0x080090cb

0800715c <std>:
 800715c:	2300      	movs	r3, #0
 800715e:	b510      	push	{r4, lr}
 8007160:	4604      	mov	r4, r0
 8007162:	e9c0 3300 	strd	r3, r3, [r0]
 8007166:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800716a:	6083      	str	r3, [r0, #8]
 800716c:	8181      	strh	r1, [r0, #12]
 800716e:	6643      	str	r3, [r0, #100]	; 0x64
 8007170:	81c2      	strh	r2, [r0, #14]
 8007172:	6183      	str	r3, [r0, #24]
 8007174:	4619      	mov	r1, r3
 8007176:	2208      	movs	r2, #8
 8007178:	305c      	adds	r0, #92	; 0x5c
 800717a:	f000 f8e2 	bl	8007342 <memset>
 800717e:	4b05      	ldr	r3, [pc, #20]	; (8007194 <std+0x38>)
 8007180:	6263      	str	r3, [r4, #36]	; 0x24
 8007182:	4b05      	ldr	r3, [pc, #20]	; (8007198 <std+0x3c>)
 8007184:	62a3      	str	r3, [r4, #40]	; 0x28
 8007186:	4b05      	ldr	r3, [pc, #20]	; (800719c <std+0x40>)
 8007188:	62e3      	str	r3, [r4, #44]	; 0x2c
 800718a:	4b05      	ldr	r3, [pc, #20]	; (80071a0 <std+0x44>)
 800718c:	6224      	str	r4, [r4, #32]
 800718e:	6323      	str	r3, [r4, #48]	; 0x30
 8007190:	bd10      	pop	{r4, pc}
 8007192:	bf00      	nop
 8007194:	080072bd 	.word	0x080072bd
 8007198:	080072df 	.word	0x080072df
 800719c:	08007317 	.word	0x08007317
 80071a0:	0800733b 	.word	0x0800733b

080071a4 <stdio_exit_handler>:
 80071a4:	4a02      	ldr	r2, [pc, #8]	; (80071b0 <stdio_exit_handler+0xc>)
 80071a6:	4903      	ldr	r1, [pc, #12]	; (80071b4 <stdio_exit_handler+0x10>)
 80071a8:	4803      	ldr	r0, [pc, #12]	; (80071b8 <stdio_exit_handler+0x14>)
 80071aa:	f000 b869 	b.w	8007280 <_fwalk_sglue>
 80071ae:	bf00      	nop
 80071b0:	20000010 	.word	0x20000010
 80071b4:	08008a99 	.word	0x08008a99
 80071b8:	2000001c 	.word	0x2000001c

080071bc <cleanup_stdio>:
 80071bc:	6841      	ldr	r1, [r0, #4]
 80071be:	4b0c      	ldr	r3, [pc, #48]	; (80071f0 <cleanup_stdio+0x34>)
 80071c0:	4299      	cmp	r1, r3
 80071c2:	b510      	push	{r4, lr}
 80071c4:	4604      	mov	r4, r0
 80071c6:	d001      	beq.n	80071cc <cleanup_stdio+0x10>
 80071c8:	f001 fc66 	bl	8008a98 <_fflush_r>
 80071cc:	68a1      	ldr	r1, [r4, #8]
 80071ce:	4b09      	ldr	r3, [pc, #36]	; (80071f4 <cleanup_stdio+0x38>)
 80071d0:	4299      	cmp	r1, r3
 80071d2:	d002      	beq.n	80071da <cleanup_stdio+0x1e>
 80071d4:	4620      	mov	r0, r4
 80071d6:	f001 fc5f 	bl	8008a98 <_fflush_r>
 80071da:	68e1      	ldr	r1, [r4, #12]
 80071dc:	4b06      	ldr	r3, [pc, #24]	; (80071f8 <cleanup_stdio+0x3c>)
 80071de:	4299      	cmp	r1, r3
 80071e0:	d004      	beq.n	80071ec <cleanup_stdio+0x30>
 80071e2:	4620      	mov	r0, r4
 80071e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071e8:	f001 bc56 	b.w	8008a98 <_fflush_r>
 80071ec:	bd10      	pop	{r4, pc}
 80071ee:	bf00      	nop
 80071f0:	200005d8 	.word	0x200005d8
 80071f4:	20000640 	.word	0x20000640
 80071f8:	200006a8 	.word	0x200006a8

080071fc <global_stdio_init.part.0>:
 80071fc:	b510      	push	{r4, lr}
 80071fe:	4b0b      	ldr	r3, [pc, #44]	; (800722c <global_stdio_init.part.0+0x30>)
 8007200:	4c0b      	ldr	r4, [pc, #44]	; (8007230 <global_stdio_init.part.0+0x34>)
 8007202:	4a0c      	ldr	r2, [pc, #48]	; (8007234 <global_stdio_init.part.0+0x38>)
 8007204:	601a      	str	r2, [r3, #0]
 8007206:	4620      	mov	r0, r4
 8007208:	2200      	movs	r2, #0
 800720a:	2104      	movs	r1, #4
 800720c:	f7ff ffa6 	bl	800715c <std>
 8007210:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007214:	2201      	movs	r2, #1
 8007216:	2109      	movs	r1, #9
 8007218:	f7ff ffa0 	bl	800715c <std>
 800721c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007220:	2202      	movs	r2, #2
 8007222:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007226:	2112      	movs	r1, #18
 8007228:	f7ff bf98 	b.w	800715c <std>
 800722c:	20000710 	.word	0x20000710
 8007230:	200005d8 	.word	0x200005d8
 8007234:	080071a5 	.word	0x080071a5

08007238 <__sfp_lock_acquire>:
 8007238:	4801      	ldr	r0, [pc, #4]	; (8007240 <__sfp_lock_acquire+0x8>)
 800723a:	f000 b953 	b.w	80074e4 <__retarget_lock_acquire_recursive>
 800723e:	bf00      	nop
 8007240:	20000719 	.word	0x20000719

08007244 <__sfp_lock_release>:
 8007244:	4801      	ldr	r0, [pc, #4]	; (800724c <__sfp_lock_release+0x8>)
 8007246:	f000 b94e 	b.w	80074e6 <__retarget_lock_release_recursive>
 800724a:	bf00      	nop
 800724c:	20000719 	.word	0x20000719

08007250 <__sinit>:
 8007250:	b510      	push	{r4, lr}
 8007252:	4604      	mov	r4, r0
 8007254:	f7ff fff0 	bl	8007238 <__sfp_lock_acquire>
 8007258:	6a23      	ldr	r3, [r4, #32]
 800725a:	b11b      	cbz	r3, 8007264 <__sinit+0x14>
 800725c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007260:	f7ff bff0 	b.w	8007244 <__sfp_lock_release>
 8007264:	4b04      	ldr	r3, [pc, #16]	; (8007278 <__sinit+0x28>)
 8007266:	6223      	str	r3, [r4, #32]
 8007268:	4b04      	ldr	r3, [pc, #16]	; (800727c <__sinit+0x2c>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d1f5      	bne.n	800725c <__sinit+0xc>
 8007270:	f7ff ffc4 	bl	80071fc <global_stdio_init.part.0>
 8007274:	e7f2      	b.n	800725c <__sinit+0xc>
 8007276:	bf00      	nop
 8007278:	080071bd 	.word	0x080071bd
 800727c:	20000710 	.word	0x20000710

08007280 <_fwalk_sglue>:
 8007280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007284:	4607      	mov	r7, r0
 8007286:	4688      	mov	r8, r1
 8007288:	4614      	mov	r4, r2
 800728a:	2600      	movs	r6, #0
 800728c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007290:	f1b9 0901 	subs.w	r9, r9, #1
 8007294:	d505      	bpl.n	80072a2 <_fwalk_sglue+0x22>
 8007296:	6824      	ldr	r4, [r4, #0]
 8007298:	2c00      	cmp	r4, #0
 800729a:	d1f7      	bne.n	800728c <_fwalk_sglue+0xc>
 800729c:	4630      	mov	r0, r6
 800729e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072a2:	89ab      	ldrh	r3, [r5, #12]
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d907      	bls.n	80072b8 <_fwalk_sglue+0x38>
 80072a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072ac:	3301      	adds	r3, #1
 80072ae:	d003      	beq.n	80072b8 <_fwalk_sglue+0x38>
 80072b0:	4629      	mov	r1, r5
 80072b2:	4638      	mov	r0, r7
 80072b4:	47c0      	blx	r8
 80072b6:	4306      	orrs	r6, r0
 80072b8:	3568      	adds	r5, #104	; 0x68
 80072ba:	e7e9      	b.n	8007290 <_fwalk_sglue+0x10>

080072bc <__sread>:
 80072bc:	b510      	push	{r4, lr}
 80072be:	460c      	mov	r4, r1
 80072c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c4:	f000 f89c 	bl	8007400 <_read_r>
 80072c8:	2800      	cmp	r0, #0
 80072ca:	bfab      	itete	ge
 80072cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80072ce:	89a3      	ldrhlt	r3, [r4, #12]
 80072d0:	181b      	addge	r3, r3, r0
 80072d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80072d6:	bfac      	ite	ge
 80072d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80072da:	81a3      	strhlt	r3, [r4, #12]
 80072dc:	bd10      	pop	{r4, pc}

080072de <__swrite>:
 80072de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072e2:	461f      	mov	r7, r3
 80072e4:	898b      	ldrh	r3, [r1, #12]
 80072e6:	05db      	lsls	r3, r3, #23
 80072e8:	4605      	mov	r5, r0
 80072ea:	460c      	mov	r4, r1
 80072ec:	4616      	mov	r6, r2
 80072ee:	d505      	bpl.n	80072fc <__swrite+0x1e>
 80072f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072f4:	2302      	movs	r3, #2
 80072f6:	2200      	movs	r2, #0
 80072f8:	f000 f870 	bl	80073dc <_lseek_r>
 80072fc:	89a3      	ldrh	r3, [r4, #12]
 80072fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007302:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007306:	81a3      	strh	r3, [r4, #12]
 8007308:	4632      	mov	r2, r6
 800730a:	463b      	mov	r3, r7
 800730c:	4628      	mov	r0, r5
 800730e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007312:	f000 b8ab 	b.w	800746c <_write_r>

08007316 <__sseek>:
 8007316:	b510      	push	{r4, lr}
 8007318:	460c      	mov	r4, r1
 800731a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800731e:	f000 f85d 	bl	80073dc <_lseek_r>
 8007322:	1c43      	adds	r3, r0, #1
 8007324:	89a3      	ldrh	r3, [r4, #12]
 8007326:	bf15      	itete	ne
 8007328:	6560      	strne	r0, [r4, #84]	; 0x54
 800732a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800732e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007332:	81a3      	strheq	r3, [r4, #12]
 8007334:	bf18      	it	ne
 8007336:	81a3      	strhne	r3, [r4, #12]
 8007338:	bd10      	pop	{r4, pc}

0800733a <__sclose>:
 800733a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800733e:	f000 b83d 	b.w	80073bc <_close_r>

08007342 <memset>:
 8007342:	4402      	add	r2, r0
 8007344:	4603      	mov	r3, r0
 8007346:	4293      	cmp	r3, r2
 8007348:	d100      	bne.n	800734c <memset+0xa>
 800734a:	4770      	bx	lr
 800734c:	f803 1b01 	strb.w	r1, [r3], #1
 8007350:	e7f9      	b.n	8007346 <memset+0x4>

08007352 <_raise_r>:
 8007352:	291f      	cmp	r1, #31
 8007354:	b538      	push	{r3, r4, r5, lr}
 8007356:	4604      	mov	r4, r0
 8007358:	460d      	mov	r5, r1
 800735a:	d904      	bls.n	8007366 <_raise_r+0x14>
 800735c:	2316      	movs	r3, #22
 800735e:	6003      	str	r3, [r0, #0]
 8007360:	f04f 30ff 	mov.w	r0, #4294967295
 8007364:	bd38      	pop	{r3, r4, r5, pc}
 8007366:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007368:	b112      	cbz	r2, 8007370 <_raise_r+0x1e>
 800736a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800736e:	b94b      	cbnz	r3, 8007384 <_raise_r+0x32>
 8007370:	4620      	mov	r0, r4
 8007372:	f000 f869 	bl	8007448 <_getpid_r>
 8007376:	462a      	mov	r2, r5
 8007378:	4601      	mov	r1, r0
 800737a:	4620      	mov	r0, r4
 800737c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007380:	f000 b850 	b.w	8007424 <_kill_r>
 8007384:	2b01      	cmp	r3, #1
 8007386:	d00a      	beq.n	800739e <_raise_r+0x4c>
 8007388:	1c59      	adds	r1, r3, #1
 800738a:	d103      	bne.n	8007394 <_raise_r+0x42>
 800738c:	2316      	movs	r3, #22
 800738e:	6003      	str	r3, [r0, #0]
 8007390:	2001      	movs	r0, #1
 8007392:	e7e7      	b.n	8007364 <_raise_r+0x12>
 8007394:	2400      	movs	r4, #0
 8007396:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800739a:	4628      	mov	r0, r5
 800739c:	4798      	blx	r3
 800739e:	2000      	movs	r0, #0
 80073a0:	e7e0      	b.n	8007364 <_raise_r+0x12>
	...

080073a4 <raise>:
 80073a4:	4b02      	ldr	r3, [pc, #8]	; (80073b0 <raise+0xc>)
 80073a6:	4601      	mov	r1, r0
 80073a8:	6818      	ldr	r0, [r3, #0]
 80073aa:	f7ff bfd2 	b.w	8007352 <_raise_r>
 80073ae:	bf00      	nop
 80073b0:	20000068 	.word	0x20000068

080073b4 <_localeconv_r>:
 80073b4:	4800      	ldr	r0, [pc, #0]	; (80073b8 <_localeconv_r+0x4>)
 80073b6:	4770      	bx	lr
 80073b8:	2000015c 	.word	0x2000015c

080073bc <_close_r>:
 80073bc:	b538      	push	{r3, r4, r5, lr}
 80073be:	4d06      	ldr	r5, [pc, #24]	; (80073d8 <_close_r+0x1c>)
 80073c0:	2300      	movs	r3, #0
 80073c2:	4604      	mov	r4, r0
 80073c4:	4608      	mov	r0, r1
 80073c6:	602b      	str	r3, [r5, #0]
 80073c8:	f7fa fdeb 	bl	8001fa2 <_close>
 80073cc:	1c43      	adds	r3, r0, #1
 80073ce:	d102      	bne.n	80073d6 <_close_r+0x1a>
 80073d0:	682b      	ldr	r3, [r5, #0]
 80073d2:	b103      	cbz	r3, 80073d6 <_close_r+0x1a>
 80073d4:	6023      	str	r3, [r4, #0]
 80073d6:	bd38      	pop	{r3, r4, r5, pc}
 80073d8:	20000714 	.word	0x20000714

080073dc <_lseek_r>:
 80073dc:	b538      	push	{r3, r4, r5, lr}
 80073de:	4d07      	ldr	r5, [pc, #28]	; (80073fc <_lseek_r+0x20>)
 80073e0:	4604      	mov	r4, r0
 80073e2:	4608      	mov	r0, r1
 80073e4:	4611      	mov	r1, r2
 80073e6:	2200      	movs	r2, #0
 80073e8:	602a      	str	r2, [r5, #0]
 80073ea:	461a      	mov	r2, r3
 80073ec:	f7fa fe00 	bl	8001ff0 <_lseek>
 80073f0:	1c43      	adds	r3, r0, #1
 80073f2:	d102      	bne.n	80073fa <_lseek_r+0x1e>
 80073f4:	682b      	ldr	r3, [r5, #0]
 80073f6:	b103      	cbz	r3, 80073fa <_lseek_r+0x1e>
 80073f8:	6023      	str	r3, [r4, #0]
 80073fa:	bd38      	pop	{r3, r4, r5, pc}
 80073fc:	20000714 	.word	0x20000714

08007400 <_read_r>:
 8007400:	b538      	push	{r3, r4, r5, lr}
 8007402:	4d07      	ldr	r5, [pc, #28]	; (8007420 <_read_r+0x20>)
 8007404:	4604      	mov	r4, r0
 8007406:	4608      	mov	r0, r1
 8007408:	4611      	mov	r1, r2
 800740a:	2200      	movs	r2, #0
 800740c:	602a      	str	r2, [r5, #0]
 800740e:	461a      	mov	r2, r3
 8007410:	f7fa fd8e 	bl	8001f30 <_read>
 8007414:	1c43      	adds	r3, r0, #1
 8007416:	d102      	bne.n	800741e <_read_r+0x1e>
 8007418:	682b      	ldr	r3, [r5, #0]
 800741a:	b103      	cbz	r3, 800741e <_read_r+0x1e>
 800741c:	6023      	str	r3, [r4, #0]
 800741e:	bd38      	pop	{r3, r4, r5, pc}
 8007420:	20000714 	.word	0x20000714

08007424 <_kill_r>:
 8007424:	b538      	push	{r3, r4, r5, lr}
 8007426:	4d07      	ldr	r5, [pc, #28]	; (8007444 <_kill_r+0x20>)
 8007428:	2300      	movs	r3, #0
 800742a:	4604      	mov	r4, r0
 800742c:	4608      	mov	r0, r1
 800742e:	4611      	mov	r1, r2
 8007430:	602b      	str	r3, [r5, #0]
 8007432:	f7fa fd63 	bl	8001efc <_kill>
 8007436:	1c43      	adds	r3, r0, #1
 8007438:	d102      	bne.n	8007440 <_kill_r+0x1c>
 800743a:	682b      	ldr	r3, [r5, #0]
 800743c:	b103      	cbz	r3, 8007440 <_kill_r+0x1c>
 800743e:	6023      	str	r3, [r4, #0]
 8007440:	bd38      	pop	{r3, r4, r5, pc}
 8007442:	bf00      	nop
 8007444:	20000714 	.word	0x20000714

08007448 <_getpid_r>:
 8007448:	f7fa bd50 	b.w	8001eec <_getpid>

0800744c <_sbrk_r>:
 800744c:	b538      	push	{r3, r4, r5, lr}
 800744e:	4d06      	ldr	r5, [pc, #24]	; (8007468 <_sbrk_r+0x1c>)
 8007450:	2300      	movs	r3, #0
 8007452:	4604      	mov	r4, r0
 8007454:	4608      	mov	r0, r1
 8007456:	602b      	str	r3, [r5, #0]
 8007458:	f7fa fdd8 	bl	800200c <_sbrk>
 800745c:	1c43      	adds	r3, r0, #1
 800745e:	d102      	bne.n	8007466 <_sbrk_r+0x1a>
 8007460:	682b      	ldr	r3, [r5, #0]
 8007462:	b103      	cbz	r3, 8007466 <_sbrk_r+0x1a>
 8007464:	6023      	str	r3, [r4, #0]
 8007466:	bd38      	pop	{r3, r4, r5, pc}
 8007468:	20000714 	.word	0x20000714

0800746c <_write_r>:
 800746c:	b538      	push	{r3, r4, r5, lr}
 800746e:	4d07      	ldr	r5, [pc, #28]	; (800748c <_write_r+0x20>)
 8007470:	4604      	mov	r4, r0
 8007472:	4608      	mov	r0, r1
 8007474:	4611      	mov	r1, r2
 8007476:	2200      	movs	r2, #0
 8007478:	602a      	str	r2, [r5, #0]
 800747a:	461a      	mov	r2, r3
 800747c:	f7fa fd75 	bl	8001f6a <_write>
 8007480:	1c43      	adds	r3, r0, #1
 8007482:	d102      	bne.n	800748a <_write_r+0x1e>
 8007484:	682b      	ldr	r3, [r5, #0]
 8007486:	b103      	cbz	r3, 800748a <_write_r+0x1e>
 8007488:	6023      	str	r3, [r4, #0]
 800748a:	bd38      	pop	{r3, r4, r5, pc}
 800748c:	20000714 	.word	0x20000714

08007490 <__errno>:
 8007490:	4b01      	ldr	r3, [pc, #4]	; (8007498 <__errno+0x8>)
 8007492:	6818      	ldr	r0, [r3, #0]
 8007494:	4770      	bx	lr
 8007496:	bf00      	nop
 8007498:	20000068 	.word	0x20000068

0800749c <__libc_init_array>:
 800749c:	b570      	push	{r4, r5, r6, lr}
 800749e:	4d0d      	ldr	r5, [pc, #52]	; (80074d4 <__libc_init_array+0x38>)
 80074a0:	4c0d      	ldr	r4, [pc, #52]	; (80074d8 <__libc_init_array+0x3c>)
 80074a2:	1b64      	subs	r4, r4, r5
 80074a4:	10a4      	asrs	r4, r4, #2
 80074a6:	2600      	movs	r6, #0
 80074a8:	42a6      	cmp	r6, r4
 80074aa:	d109      	bne.n	80074c0 <__libc_init_array+0x24>
 80074ac:	4d0b      	ldr	r5, [pc, #44]	; (80074dc <__libc_init_array+0x40>)
 80074ae:	4c0c      	ldr	r4, [pc, #48]	; (80074e0 <__libc_init_array+0x44>)
 80074b0:	f001 fdde 	bl	8009070 <_init>
 80074b4:	1b64      	subs	r4, r4, r5
 80074b6:	10a4      	asrs	r4, r4, #2
 80074b8:	2600      	movs	r6, #0
 80074ba:	42a6      	cmp	r6, r4
 80074bc:	d105      	bne.n	80074ca <__libc_init_array+0x2e>
 80074be:	bd70      	pop	{r4, r5, r6, pc}
 80074c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80074c4:	4798      	blx	r3
 80074c6:	3601      	adds	r6, #1
 80074c8:	e7ee      	b.n	80074a8 <__libc_init_array+0xc>
 80074ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80074ce:	4798      	blx	r3
 80074d0:	3601      	adds	r6, #1
 80074d2:	e7f2      	b.n	80074ba <__libc_init_array+0x1e>
 80074d4:	08009424 	.word	0x08009424
 80074d8:	08009424 	.word	0x08009424
 80074dc:	08009424 	.word	0x08009424
 80074e0:	08009428 	.word	0x08009428

080074e4 <__retarget_lock_acquire_recursive>:
 80074e4:	4770      	bx	lr

080074e6 <__retarget_lock_release_recursive>:
 80074e6:	4770      	bx	lr

080074e8 <memcpy>:
 80074e8:	440a      	add	r2, r1
 80074ea:	4291      	cmp	r1, r2
 80074ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80074f0:	d100      	bne.n	80074f4 <memcpy+0xc>
 80074f2:	4770      	bx	lr
 80074f4:	b510      	push	{r4, lr}
 80074f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074fe:	4291      	cmp	r1, r2
 8007500:	d1f9      	bne.n	80074f6 <memcpy+0xe>
 8007502:	bd10      	pop	{r4, pc}

08007504 <quorem>:
 8007504:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007508:	6903      	ldr	r3, [r0, #16]
 800750a:	690c      	ldr	r4, [r1, #16]
 800750c:	42a3      	cmp	r3, r4
 800750e:	4607      	mov	r7, r0
 8007510:	db7e      	blt.n	8007610 <quorem+0x10c>
 8007512:	3c01      	subs	r4, #1
 8007514:	f101 0814 	add.w	r8, r1, #20
 8007518:	f100 0514 	add.w	r5, r0, #20
 800751c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007520:	9301      	str	r3, [sp, #4]
 8007522:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007526:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800752a:	3301      	adds	r3, #1
 800752c:	429a      	cmp	r2, r3
 800752e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007532:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007536:	fbb2 f6f3 	udiv	r6, r2, r3
 800753a:	d331      	bcc.n	80075a0 <quorem+0x9c>
 800753c:	f04f 0e00 	mov.w	lr, #0
 8007540:	4640      	mov	r0, r8
 8007542:	46ac      	mov	ip, r5
 8007544:	46f2      	mov	sl, lr
 8007546:	f850 2b04 	ldr.w	r2, [r0], #4
 800754a:	b293      	uxth	r3, r2
 800754c:	fb06 e303 	mla	r3, r6, r3, lr
 8007550:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007554:	0c1a      	lsrs	r2, r3, #16
 8007556:	b29b      	uxth	r3, r3
 8007558:	ebaa 0303 	sub.w	r3, sl, r3
 800755c:	f8dc a000 	ldr.w	sl, [ip]
 8007560:	fa13 f38a 	uxtah	r3, r3, sl
 8007564:	fb06 220e 	mla	r2, r6, lr, r2
 8007568:	9300      	str	r3, [sp, #0]
 800756a:	9b00      	ldr	r3, [sp, #0]
 800756c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007570:	b292      	uxth	r2, r2
 8007572:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007576:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800757a:	f8bd 3000 	ldrh.w	r3, [sp]
 800757e:	4581      	cmp	r9, r0
 8007580:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007584:	f84c 3b04 	str.w	r3, [ip], #4
 8007588:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800758c:	d2db      	bcs.n	8007546 <quorem+0x42>
 800758e:	f855 300b 	ldr.w	r3, [r5, fp]
 8007592:	b92b      	cbnz	r3, 80075a0 <quorem+0x9c>
 8007594:	9b01      	ldr	r3, [sp, #4]
 8007596:	3b04      	subs	r3, #4
 8007598:	429d      	cmp	r5, r3
 800759a:	461a      	mov	r2, r3
 800759c:	d32c      	bcc.n	80075f8 <quorem+0xf4>
 800759e:	613c      	str	r4, [r7, #16]
 80075a0:	4638      	mov	r0, r7
 80075a2:	f001 f8f3 	bl	800878c <__mcmp>
 80075a6:	2800      	cmp	r0, #0
 80075a8:	db22      	blt.n	80075f0 <quorem+0xec>
 80075aa:	3601      	adds	r6, #1
 80075ac:	4629      	mov	r1, r5
 80075ae:	2000      	movs	r0, #0
 80075b0:	f858 2b04 	ldr.w	r2, [r8], #4
 80075b4:	f8d1 c000 	ldr.w	ip, [r1]
 80075b8:	b293      	uxth	r3, r2
 80075ba:	1ac3      	subs	r3, r0, r3
 80075bc:	0c12      	lsrs	r2, r2, #16
 80075be:	fa13 f38c 	uxtah	r3, r3, ip
 80075c2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80075c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075d0:	45c1      	cmp	r9, r8
 80075d2:	f841 3b04 	str.w	r3, [r1], #4
 80075d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80075da:	d2e9      	bcs.n	80075b0 <quorem+0xac>
 80075dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075e4:	b922      	cbnz	r2, 80075f0 <quorem+0xec>
 80075e6:	3b04      	subs	r3, #4
 80075e8:	429d      	cmp	r5, r3
 80075ea:	461a      	mov	r2, r3
 80075ec:	d30a      	bcc.n	8007604 <quorem+0x100>
 80075ee:	613c      	str	r4, [r7, #16]
 80075f0:	4630      	mov	r0, r6
 80075f2:	b003      	add	sp, #12
 80075f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075f8:	6812      	ldr	r2, [r2, #0]
 80075fa:	3b04      	subs	r3, #4
 80075fc:	2a00      	cmp	r2, #0
 80075fe:	d1ce      	bne.n	800759e <quorem+0x9a>
 8007600:	3c01      	subs	r4, #1
 8007602:	e7c9      	b.n	8007598 <quorem+0x94>
 8007604:	6812      	ldr	r2, [r2, #0]
 8007606:	3b04      	subs	r3, #4
 8007608:	2a00      	cmp	r2, #0
 800760a:	d1f0      	bne.n	80075ee <quorem+0xea>
 800760c:	3c01      	subs	r4, #1
 800760e:	e7eb      	b.n	80075e8 <quorem+0xe4>
 8007610:	2000      	movs	r0, #0
 8007612:	e7ee      	b.n	80075f2 <quorem+0xee>
 8007614:	0000      	movs	r0, r0
	...

08007618 <_dtoa_r>:
 8007618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800761c:	ed2d 8b04 	vpush	{d8-d9}
 8007620:	69c5      	ldr	r5, [r0, #28]
 8007622:	b093      	sub	sp, #76	; 0x4c
 8007624:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007628:	ec57 6b10 	vmov	r6, r7, d0
 800762c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007630:	9107      	str	r1, [sp, #28]
 8007632:	4604      	mov	r4, r0
 8007634:	920a      	str	r2, [sp, #40]	; 0x28
 8007636:	930d      	str	r3, [sp, #52]	; 0x34
 8007638:	b975      	cbnz	r5, 8007658 <_dtoa_r+0x40>
 800763a:	2010      	movs	r0, #16
 800763c:	f7ff f874 	bl	8006728 <malloc>
 8007640:	4602      	mov	r2, r0
 8007642:	61e0      	str	r0, [r4, #28]
 8007644:	b920      	cbnz	r0, 8007650 <_dtoa_r+0x38>
 8007646:	4bae      	ldr	r3, [pc, #696]	; (8007900 <_dtoa_r+0x2e8>)
 8007648:	21ef      	movs	r1, #239	; 0xef
 800764a:	48ae      	ldr	r0, [pc, #696]	; (8007904 <_dtoa_r+0x2ec>)
 800764c:	f001 fa4c 	bl	8008ae8 <__assert_func>
 8007650:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007654:	6005      	str	r5, [r0, #0]
 8007656:	60c5      	str	r5, [r0, #12]
 8007658:	69e3      	ldr	r3, [r4, #28]
 800765a:	6819      	ldr	r1, [r3, #0]
 800765c:	b151      	cbz	r1, 8007674 <_dtoa_r+0x5c>
 800765e:	685a      	ldr	r2, [r3, #4]
 8007660:	604a      	str	r2, [r1, #4]
 8007662:	2301      	movs	r3, #1
 8007664:	4093      	lsls	r3, r2
 8007666:	608b      	str	r3, [r1, #8]
 8007668:	4620      	mov	r0, r4
 800766a:	f000 fe53 	bl	8008314 <_Bfree>
 800766e:	69e3      	ldr	r3, [r4, #28]
 8007670:	2200      	movs	r2, #0
 8007672:	601a      	str	r2, [r3, #0]
 8007674:	1e3b      	subs	r3, r7, #0
 8007676:	bfbb      	ittet	lt
 8007678:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800767c:	9303      	strlt	r3, [sp, #12]
 800767e:	2300      	movge	r3, #0
 8007680:	2201      	movlt	r2, #1
 8007682:	bfac      	ite	ge
 8007684:	f8c8 3000 	strge.w	r3, [r8]
 8007688:	f8c8 2000 	strlt.w	r2, [r8]
 800768c:	4b9e      	ldr	r3, [pc, #632]	; (8007908 <_dtoa_r+0x2f0>)
 800768e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007692:	ea33 0308 	bics.w	r3, r3, r8
 8007696:	d11b      	bne.n	80076d0 <_dtoa_r+0xb8>
 8007698:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800769a:	f242 730f 	movw	r3, #9999	; 0x270f
 800769e:	6013      	str	r3, [r2, #0]
 80076a0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80076a4:	4333      	orrs	r3, r6
 80076a6:	f000 8593 	beq.w	80081d0 <_dtoa_r+0xbb8>
 80076aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076ac:	b963      	cbnz	r3, 80076c8 <_dtoa_r+0xb0>
 80076ae:	4b97      	ldr	r3, [pc, #604]	; (800790c <_dtoa_r+0x2f4>)
 80076b0:	e027      	b.n	8007702 <_dtoa_r+0xea>
 80076b2:	4b97      	ldr	r3, [pc, #604]	; (8007910 <_dtoa_r+0x2f8>)
 80076b4:	9300      	str	r3, [sp, #0]
 80076b6:	3308      	adds	r3, #8
 80076b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80076ba:	6013      	str	r3, [r2, #0]
 80076bc:	9800      	ldr	r0, [sp, #0]
 80076be:	b013      	add	sp, #76	; 0x4c
 80076c0:	ecbd 8b04 	vpop	{d8-d9}
 80076c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076c8:	4b90      	ldr	r3, [pc, #576]	; (800790c <_dtoa_r+0x2f4>)
 80076ca:	9300      	str	r3, [sp, #0]
 80076cc:	3303      	adds	r3, #3
 80076ce:	e7f3      	b.n	80076b8 <_dtoa_r+0xa0>
 80076d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80076d4:	2200      	movs	r2, #0
 80076d6:	ec51 0b17 	vmov	r0, r1, d7
 80076da:	eeb0 8a47 	vmov.f32	s16, s14
 80076de:	eef0 8a67 	vmov.f32	s17, s15
 80076e2:	2300      	movs	r3, #0
 80076e4:	f7f9 f9f0 	bl	8000ac8 <__aeabi_dcmpeq>
 80076e8:	4681      	mov	r9, r0
 80076ea:	b160      	cbz	r0, 8007706 <_dtoa_r+0xee>
 80076ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076ee:	2301      	movs	r3, #1
 80076f0:	6013      	str	r3, [r2, #0]
 80076f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	f000 8568 	beq.w	80081ca <_dtoa_r+0xbb2>
 80076fa:	4b86      	ldr	r3, [pc, #536]	; (8007914 <_dtoa_r+0x2fc>)
 80076fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80076fe:	6013      	str	r3, [r2, #0]
 8007700:	3b01      	subs	r3, #1
 8007702:	9300      	str	r3, [sp, #0]
 8007704:	e7da      	b.n	80076bc <_dtoa_r+0xa4>
 8007706:	aa10      	add	r2, sp, #64	; 0x40
 8007708:	a911      	add	r1, sp, #68	; 0x44
 800770a:	4620      	mov	r0, r4
 800770c:	eeb0 0a48 	vmov.f32	s0, s16
 8007710:	eef0 0a68 	vmov.f32	s1, s17
 8007714:	f001 f8e0 	bl	80088d8 <__d2b>
 8007718:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800771c:	4682      	mov	sl, r0
 800771e:	2d00      	cmp	r5, #0
 8007720:	d07f      	beq.n	8007822 <_dtoa_r+0x20a>
 8007722:	ee18 3a90 	vmov	r3, s17
 8007726:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800772a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800772e:	ec51 0b18 	vmov	r0, r1, d8
 8007732:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007736:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800773a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800773e:	4619      	mov	r1, r3
 8007740:	2200      	movs	r2, #0
 8007742:	4b75      	ldr	r3, [pc, #468]	; (8007918 <_dtoa_r+0x300>)
 8007744:	f7f8 fda0 	bl	8000288 <__aeabi_dsub>
 8007748:	a367      	add	r3, pc, #412	; (adr r3, 80078e8 <_dtoa_r+0x2d0>)
 800774a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774e:	f7f8 ff53 	bl	80005f8 <__aeabi_dmul>
 8007752:	a367      	add	r3, pc, #412	; (adr r3, 80078f0 <_dtoa_r+0x2d8>)
 8007754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007758:	f7f8 fd98 	bl	800028c <__adddf3>
 800775c:	4606      	mov	r6, r0
 800775e:	4628      	mov	r0, r5
 8007760:	460f      	mov	r7, r1
 8007762:	f7f8 fedf 	bl	8000524 <__aeabi_i2d>
 8007766:	a364      	add	r3, pc, #400	; (adr r3, 80078f8 <_dtoa_r+0x2e0>)
 8007768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800776c:	f7f8 ff44 	bl	80005f8 <__aeabi_dmul>
 8007770:	4602      	mov	r2, r0
 8007772:	460b      	mov	r3, r1
 8007774:	4630      	mov	r0, r6
 8007776:	4639      	mov	r1, r7
 8007778:	f7f8 fd88 	bl	800028c <__adddf3>
 800777c:	4606      	mov	r6, r0
 800777e:	460f      	mov	r7, r1
 8007780:	f7f9 f9ea 	bl	8000b58 <__aeabi_d2iz>
 8007784:	2200      	movs	r2, #0
 8007786:	4683      	mov	fp, r0
 8007788:	2300      	movs	r3, #0
 800778a:	4630      	mov	r0, r6
 800778c:	4639      	mov	r1, r7
 800778e:	f7f9 f9a5 	bl	8000adc <__aeabi_dcmplt>
 8007792:	b148      	cbz	r0, 80077a8 <_dtoa_r+0x190>
 8007794:	4658      	mov	r0, fp
 8007796:	f7f8 fec5 	bl	8000524 <__aeabi_i2d>
 800779a:	4632      	mov	r2, r6
 800779c:	463b      	mov	r3, r7
 800779e:	f7f9 f993 	bl	8000ac8 <__aeabi_dcmpeq>
 80077a2:	b908      	cbnz	r0, 80077a8 <_dtoa_r+0x190>
 80077a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80077a8:	f1bb 0f16 	cmp.w	fp, #22
 80077ac:	d857      	bhi.n	800785e <_dtoa_r+0x246>
 80077ae:	4b5b      	ldr	r3, [pc, #364]	; (800791c <_dtoa_r+0x304>)
 80077b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80077b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b8:	ec51 0b18 	vmov	r0, r1, d8
 80077bc:	f7f9 f98e 	bl	8000adc <__aeabi_dcmplt>
 80077c0:	2800      	cmp	r0, #0
 80077c2:	d04e      	beq.n	8007862 <_dtoa_r+0x24a>
 80077c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80077c8:	2300      	movs	r3, #0
 80077ca:	930c      	str	r3, [sp, #48]	; 0x30
 80077cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80077ce:	1b5b      	subs	r3, r3, r5
 80077d0:	1e5a      	subs	r2, r3, #1
 80077d2:	bf45      	ittet	mi
 80077d4:	f1c3 0301 	rsbmi	r3, r3, #1
 80077d8:	9305      	strmi	r3, [sp, #20]
 80077da:	2300      	movpl	r3, #0
 80077dc:	2300      	movmi	r3, #0
 80077de:	9206      	str	r2, [sp, #24]
 80077e0:	bf54      	ite	pl
 80077e2:	9305      	strpl	r3, [sp, #20]
 80077e4:	9306      	strmi	r3, [sp, #24]
 80077e6:	f1bb 0f00 	cmp.w	fp, #0
 80077ea:	db3c      	blt.n	8007866 <_dtoa_r+0x24e>
 80077ec:	9b06      	ldr	r3, [sp, #24]
 80077ee:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80077f2:	445b      	add	r3, fp
 80077f4:	9306      	str	r3, [sp, #24]
 80077f6:	2300      	movs	r3, #0
 80077f8:	9308      	str	r3, [sp, #32]
 80077fa:	9b07      	ldr	r3, [sp, #28]
 80077fc:	2b09      	cmp	r3, #9
 80077fe:	d868      	bhi.n	80078d2 <_dtoa_r+0x2ba>
 8007800:	2b05      	cmp	r3, #5
 8007802:	bfc4      	itt	gt
 8007804:	3b04      	subgt	r3, #4
 8007806:	9307      	strgt	r3, [sp, #28]
 8007808:	9b07      	ldr	r3, [sp, #28]
 800780a:	f1a3 0302 	sub.w	r3, r3, #2
 800780e:	bfcc      	ite	gt
 8007810:	2500      	movgt	r5, #0
 8007812:	2501      	movle	r5, #1
 8007814:	2b03      	cmp	r3, #3
 8007816:	f200 8085 	bhi.w	8007924 <_dtoa_r+0x30c>
 800781a:	e8df f003 	tbb	[pc, r3]
 800781e:	3b2e      	.short	0x3b2e
 8007820:	5839      	.short	0x5839
 8007822:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007826:	441d      	add	r5, r3
 8007828:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800782c:	2b20      	cmp	r3, #32
 800782e:	bfc1      	itttt	gt
 8007830:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007834:	fa08 f803 	lslgt.w	r8, r8, r3
 8007838:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800783c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007840:	bfd6      	itet	le
 8007842:	f1c3 0320 	rsble	r3, r3, #32
 8007846:	ea48 0003 	orrgt.w	r0, r8, r3
 800784a:	fa06 f003 	lslle.w	r0, r6, r3
 800784e:	f7f8 fe59 	bl	8000504 <__aeabi_ui2d>
 8007852:	2201      	movs	r2, #1
 8007854:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007858:	3d01      	subs	r5, #1
 800785a:	920e      	str	r2, [sp, #56]	; 0x38
 800785c:	e76f      	b.n	800773e <_dtoa_r+0x126>
 800785e:	2301      	movs	r3, #1
 8007860:	e7b3      	b.n	80077ca <_dtoa_r+0x1b2>
 8007862:	900c      	str	r0, [sp, #48]	; 0x30
 8007864:	e7b2      	b.n	80077cc <_dtoa_r+0x1b4>
 8007866:	9b05      	ldr	r3, [sp, #20]
 8007868:	eba3 030b 	sub.w	r3, r3, fp
 800786c:	9305      	str	r3, [sp, #20]
 800786e:	f1cb 0300 	rsb	r3, fp, #0
 8007872:	9308      	str	r3, [sp, #32]
 8007874:	2300      	movs	r3, #0
 8007876:	930b      	str	r3, [sp, #44]	; 0x2c
 8007878:	e7bf      	b.n	80077fa <_dtoa_r+0x1e2>
 800787a:	2300      	movs	r3, #0
 800787c:	9309      	str	r3, [sp, #36]	; 0x24
 800787e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007880:	2b00      	cmp	r3, #0
 8007882:	dc52      	bgt.n	800792a <_dtoa_r+0x312>
 8007884:	2301      	movs	r3, #1
 8007886:	9301      	str	r3, [sp, #4]
 8007888:	9304      	str	r3, [sp, #16]
 800788a:	461a      	mov	r2, r3
 800788c:	920a      	str	r2, [sp, #40]	; 0x28
 800788e:	e00b      	b.n	80078a8 <_dtoa_r+0x290>
 8007890:	2301      	movs	r3, #1
 8007892:	e7f3      	b.n	800787c <_dtoa_r+0x264>
 8007894:	2300      	movs	r3, #0
 8007896:	9309      	str	r3, [sp, #36]	; 0x24
 8007898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800789a:	445b      	add	r3, fp
 800789c:	9301      	str	r3, [sp, #4]
 800789e:	3301      	adds	r3, #1
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	9304      	str	r3, [sp, #16]
 80078a4:	bfb8      	it	lt
 80078a6:	2301      	movlt	r3, #1
 80078a8:	69e0      	ldr	r0, [r4, #28]
 80078aa:	2100      	movs	r1, #0
 80078ac:	2204      	movs	r2, #4
 80078ae:	f102 0614 	add.w	r6, r2, #20
 80078b2:	429e      	cmp	r6, r3
 80078b4:	d93d      	bls.n	8007932 <_dtoa_r+0x31a>
 80078b6:	6041      	str	r1, [r0, #4]
 80078b8:	4620      	mov	r0, r4
 80078ba:	f000 fceb 	bl	8008294 <_Balloc>
 80078be:	9000      	str	r0, [sp, #0]
 80078c0:	2800      	cmp	r0, #0
 80078c2:	d139      	bne.n	8007938 <_dtoa_r+0x320>
 80078c4:	4b16      	ldr	r3, [pc, #88]	; (8007920 <_dtoa_r+0x308>)
 80078c6:	4602      	mov	r2, r0
 80078c8:	f240 11af 	movw	r1, #431	; 0x1af
 80078cc:	e6bd      	b.n	800764a <_dtoa_r+0x32>
 80078ce:	2301      	movs	r3, #1
 80078d0:	e7e1      	b.n	8007896 <_dtoa_r+0x27e>
 80078d2:	2501      	movs	r5, #1
 80078d4:	2300      	movs	r3, #0
 80078d6:	9307      	str	r3, [sp, #28]
 80078d8:	9509      	str	r5, [sp, #36]	; 0x24
 80078da:	f04f 33ff 	mov.w	r3, #4294967295
 80078de:	9301      	str	r3, [sp, #4]
 80078e0:	9304      	str	r3, [sp, #16]
 80078e2:	2200      	movs	r2, #0
 80078e4:	2312      	movs	r3, #18
 80078e6:	e7d1      	b.n	800788c <_dtoa_r+0x274>
 80078e8:	636f4361 	.word	0x636f4361
 80078ec:	3fd287a7 	.word	0x3fd287a7
 80078f0:	8b60c8b3 	.word	0x8b60c8b3
 80078f4:	3fc68a28 	.word	0x3fc68a28
 80078f8:	509f79fb 	.word	0x509f79fb
 80078fc:	3fd34413 	.word	0x3fd34413
 8007900:	080090e9 	.word	0x080090e9
 8007904:	08009100 	.word	0x08009100
 8007908:	7ff00000 	.word	0x7ff00000
 800790c:	080090e5 	.word	0x080090e5
 8007910:	080090dc 	.word	0x080090dc
 8007914:	080090b9 	.word	0x080090b9
 8007918:	3ff80000 	.word	0x3ff80000
 800791c:	080091f0 	.word	0x080091f0
 8007920:	08009158 	.word	0x08009158
 8007924:	2301      	movs	r3, #1
 8007926:	9309      	str	r3, [sp, #36]	; 0x24
 8007928:	e7d7      	b.n	80078da <_dtoa_r+0x2c2>
 800792a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800792c:	9301      	str	r3, [sp, #4]
 800792e:	9304      	str	r3, [sp, #16]
 8007930:	e7ba      	b.n	80078a8 <_dtoa_r+0x290>
 8007932:	3101      	adds	r1, #1
 8007934:	0052      	lsls	r2, r2, #1
 8007936:	e7ba      	b.n	80078ae <_dtoa_r+0x296>
 8007938:	69e3      	ldr	r3, [r4, #28]
 800793a:	9a00      	ldr	r2, [sp, #0]
 800793c:	601a      	str	r2, [r3, #0]
 800793e:	9b04      	ldr	r3, [sp, #16]
 8007940:	2b0e      	cmp	r3, #14
 8007942:	f200 80a8 	bhi.w	8007a96 <_dtoa_r+0x47e>
 8007946:	2d00      	cmp	r5, #0
 8007948:	f000 80a5 	beq.w	8007a96 <_dtoa_r+0x47e>
 800794c:	f1bb 0f00 	cmp.w	fp, #0
 8007950:	dd38      	ble.n	80079c4 <_dtoa_r+0x3ac>
 8007952:	4bc0      	ldr	r3, [pc, #768]	; (8007c54 <_dtoa_r+0x63c>)
 8007954:	f00b 020f 	and.w	r2, fp, #15
 8007958:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800795c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007960:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007964:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007968:	d019      	beq.n	800799e <_dtoa_r+0x386>
 800796a:	4bbb      	ldr	r3, [pc, #748]	; (8007c58 <_dtoa_r+0x640>)
 800796c:	ec51 0b18 	vmov	r0, r1, d8
 8007970:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007974:	f7f8 ff6a 	bl	800084c <__aeabi_ddiv>
 8007978:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800797c:	f008 080f 	and.w	r8, r8, #15
 8007980:	2503      	movs	r5, #3
 8007982:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007c58 <_dtoa_r+0x640>
 8007986:	f1b8 0f00 	cmp.w	r8, #0
 800798a:	d10a      	bne.n	80079a2 <_dtoa_r+0x38a>
 800798c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007990:	4632      	mov	r2, r6
 8007992:	463b      	mov	r3, r7
 8007994:	f7f8 ff5a 	bl	800084c <__aeabi_ddiv>
 8007998:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800799c:	e02b      	b.n	80079f6 <_dtoa_r+0x3de>
 800799e:	2502      	movs	r5, #2
 80079a0:	e7ef      	b.n	8007982 <_dtoa_r+0x36a>
 80079a2:	f018 0f01 	tst.w	r8, #1
 80079a6:	d008      	beq.n	80079ba <_dtoa_r+0x3a2>
 80079a8:	4630      	mov	r0, r6
 80079aa:	4639      	mov	r1, r7
 80079ac:	e9d9 2300 	ldrd	r2, r3, [r9]
 80079b0:	f7f8 fe22 	bl	80005f8 <__aeabi_dmul>
 80079b4:	3501      	adds	r5, #1
 80079b6:	4606      	mov	r6, r0
 80079b8:	460f      	mov	r7, r1
 80079ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 80079be:	f109 0908 	add.w	r9, r9, #8
 80079c2:	e7e0      	b.n	8007986 <_dtoa_r+0x36e>
 80079c4:	f000 809f 	beq.w	8007b06 <_dtoa_r+0x4ee>
 80079c8:	f1cb 0600 	rsb	r6, fp, #0
 80079cc:	4ba1      	ldr	r3, [pc, #644]	; (8007c54 <_dtoa_r+0x63c>)
 80079ce:	4fa2      	ldr	r7, [pc, #648]	; (8007c58 <_dtoa_r+0x640>)
 80079d0:	f006 020f 	and.w	r2, r6, #15
 80079d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079dc:	ec51 0b18 	vmov	r0, r1, d8
 80079e0:	f7f8 fe0a 	bl	80005f8 <__aeabi_dmul>
 80079e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079e8:	1136      	asrs	r6, r6, #4
 80079ea:	2300      	movs	r3, #0
 80079ec:	2502      	movs	r5, #2
 80079ee:	2e00      	cmp	r6, #0
 80079f0:	d17e      	bne.n	8007af0 <_dtoa_r+0x4d8>
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d1d0      	bne.n	8007998 <_dtoa_r+0x380>
 80079f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079f8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	f000 8084 	beq.w	8007b0a <_dtoa_r+0x4f2>
 8007a02:	4b96      	ldr	r3, [pc, #600]	; (8007c5c <_dtoa_r+0x644>)
 8007a04:	2200      	movs	r2, #0
 8007a06:	4640      	mov	r0, r8
 8007a08:	4649      	mov	r1, r9
 8007a0a:	f7f9 f867 	bl	8000adc <__aeabi_dcmplt>
 8007a0e:	2800      	cmp	r0, #0
 8007a10:	d07b      	beq.n	8007b0a <_dtoa_r+0x4f2>
 8007a12:	9b04      	ldr	r3, [sp, #16]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d078      	beq.n	8007b0a <_dtoa_r+0x4f2>
 8007a18:	9b01      	ldr	r3, [sp, #4]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	dd39      	ble.n	8007a92 <_dtoa_r+0x47a>
 8007a1e:	4b90      	ldr	r3, [pc, #576]	; (8007c60 <_dtoa_r+0x648>)
 8007a20:	2200      	movs	r2, #0
 8007a22:	4640      	mov	r0, r8
 8007a24:	4649      	mov	r1, r9
 8007a26:	f7f8 fde7 	bl	80005f8 <__aeabi_dmul>
 8007a2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a2e:	9e01      	ldr	r6, [sp, #4]
 8007a30:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007a34:	3501      	adds	r5, #1
 8007a36:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007a3a:	4628      	mov	r0, r5
 8007a3c:	f7f8 fd72 	bl	8000524 <__aeabi_i2d>
 8007a40:	4642      	mov	r2, r8
 8007a42:	464b      	mov	r3, r9
 8007a44:	f7f8 fdd8 	bl	80005f8 <__aeabi_dmul>
 8007a48:	4b86      	ldr	r3, [pc, #536]	; (8007c64 <_dtoa_r+0x64c>)
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f7f8 fc1e 	bl	800028c <__adddf3>
 8007a50:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007a54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a58:	9303      	str	r3, [sp, #12]
 8007a5a:	2e00      	cmp	r6, #0
 8007a5c:	d158      	bne.n	8007b10 <_dtoa_r+0x4f8>
 8007a5e:	4b82      	ldr	r3, [pc, #520]	; (8007c68 <_dtoa_r+0x650>)
 8007a60:	2200      	movs	r2, #0
 8007a62:	4640      	mov	r0, r8
 8007a64:	4649      	mov	r1, r9
 8007a66:	f7f8 fc0f 	bl	8000288 <__aeabi_dsub>
 8007a6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a6e:	4680      	mov	r8, r0
 8007a70:	4689      	mov	r9, r1
 8007a72:	f7f9 f851 	bl	8000b18 <__aeabi_dcmpgt>
 8007a76:	2800      	cmp	r0, #0
 8007a78:	f040 8296 	bne.w	8007fa8 <_dtoa_r+0x990>
 8007a7c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007a80:	4640      	mov	r0, r8
 8007a82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a86:	4649      	mov	r1, r9
 8007a88:	f7f9 f828 	bl	8000adc <__aeabi_dcmplt>
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	f040 8289 	bne.w	8007fa4 <_dtoa_r+0x98c>
 8007a92:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007a96:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	f2c0 814e 	blt.w	8007d3a <_dtoa_r+0x722>
 8007a9e:	f1bb 0f0e 	cmp.w	fp, #14
 8007aa2:	f300 814a 	bgt.w	8007d3a <_dtoa_r+0x722>
 8007aa6:	4b6b      	ldr	r3, [pc, #428]	; (8007c54 <_dtoa_r+0x63c>)
 8007aa8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007aac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ab0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	f280 80dc 	bge.w	8007c70 <_dtoa_r+0x658>
 8007ab8:	9b04      	ldr	r3, [sp, #16]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	f300 80d8 	bgt.w	8007c70 <_dtoa_r+0x658>
 8007ac0:	f040 826f 	bne.w	8007fa2 <_dtoa_r+0x98a>
 8007ac4:	4b68      	ldr	r3, [pc, #416]	; (8007c68 <_dtoa_r+0x650>)
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	4640      	mov	r0, r8
 8007aca:	4649      	mov	r1, r9
 8007acc:	f7f8 fd94 	bl	80005f8 <__aeabi_dmul>
 8007ad0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ad4:	f7f9 f816 	bl	8000b04 <__aeabi_dcmpge>
 8007ad8:	9e04      	ldr	r6, [sp, #16]
 8007ada:	4637      	mov	r7, r6
 8007adc:	2800      	cmp	r0, #0
 8007ade:	f040 8245 	bne.w	8007f6c <_dtoa_r+0x954>
 8007ae2:	9d00      	ldr	r5, [sp, #0]
 8007ae4:	2331      	movs	r3, #49	; 0x31
 8007ae6:	f805 3b01 	strb.w	r3, [r5], #1
 8007aea:	f10b 0b01 	add.w	fp, fp, #1
 8007aee:	e241      	b.n	8007f74 <_dtoa_r+0x95c>
 8007af0:	07f2      	lsls	r2, r6, #31
 8007af2:	d505      	bpl.n	8007b00 <_dtoa_r+0x4e8>
 8007af4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007af8:	f7f8 fd7e 	bl	80005f8 <__aeabi_dmul>
 8007afc:	3501      	adds	r5, #1
 8007afe:	2301      	movs	r3, #1
 8007b00:	1076      	asrs	r6, r6, #1
 8007b02:	3708      	adds	r7, #8
 8007b04:	e773      	b.n	80079ee <_dtoa_r+0x3d6>
 8007b06:	2502      	movs	r5, #2
 8007b08:	e775      	b.n	80079f6 <_dtoa_r+0x3de>
 8007b0a:	9e04      	ldr	r6, [sp, #16]
 8007b0c:	465f      	mov	r7, fp
 8007b0e:	e792      	b.n	8007a36 <_dtoa_r+0x41e>
 8007b10:	9900      	ldr	r1, [sp, #0]
 8007b12:	4b50      	ldr	r3, [pc, #320]	; (8007c54 <_dtoa_r+0x63c>)
 8007b14:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007b18:	4431      	add	r1, r6
 8007b1a:	9102      	str	r1, [sp, #8]
 8007b1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b1e:	eeb0 9a47 	vmov.f32	s18, s14
 8007b22:	eef0 9a67 	vmov.f32	s19, s15
 8007b26:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007b2a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007b2e:	2900      	cmp	r1, #0
 8007b30:	d044      	beq.n	8007bbc <_dtoa_r+0x5a4>
 8007b32:	494e      	ldr	r1, [pc, #312]	; (8007c6c <_dtoa_r+0x654>)
 8007b34:	2000      	movs	r0, #0
 8007b36:	f7f8 fe89 	bl	800084c <__aeabi_ddiv>
 8007b3a:	ec53 2b19 	vmov	r2, r3, d9
 8007b3e:	f7f8 fba3 	bl	8000288 <__aeabi_dsub>
 8007b42:	9d00      	ldr	r5, [sp, #0]
 8007b44:	ec41 0b19 	vmov	d9, r0, r1
 8007b48:	4649      	mov	r1, r9
 8007b4a:	4640      	mov	r0, r8
 8007b4c:	f7f9 f804 	bl	8000b58 <__aeabi_d2iz>
 8007b50:	4606      	mov	r6, r0
 8007b52:	f7f8 fce7 	bl	8000524 <__aeabi_i2d>
 8007b56:	4602      	mov	r2, r0
 8007b58:	460b      	mov	r3, r1
 8007b5a:	4640      	mov	r0, r8
 8007b5c:	4649      	mov	r1, r9
 8007b5e:	f7f8 fb93 	bl	8000288 <__aeabi_dsub>
 8007b62:	3630      	adds	r6, #48	; 0x30
 8007b64:	f805 6b01 	strb.w	r6, [r5], #1
 8007b68:	ec53 2b19 	vmov	r2, r3, d9
 8007b6c:	4680      	mov	r8, r0
 8007b6e:	4689      	mov	r9, r1
 8007b70:	f7f8 ffb4 	bl	8000adc <__aeabi_dcmplt>
 8007b74:	2800      	cmp	r0, #0
 8007b76:	d164      	bne.n	8007c42 <_dtoa_r+0x62a>
 8007b78:	4642      	mov	r2, r8
 8007b7a:	464b      	mov	r3, r9
 8007b7c:	4937      	ldr	r1, [pc, #220]	; (8007c5c <_dtoa_r+0x644>)
 8007b7e:	2000      	movs	r0, #0
 8007b80:	f7f8 fb82 	bl	8000288 <__aeabi_dsub>
 8007b84:	ec53 2b19 	vmov	r2, r3, d9
 8007b88:	f7f8 ffa8 	bl	8000adc <__aeabi_dcmplt>
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	f040 80b6 	bne.w	8007cfe <_dtoa_r+0x6e6>
 8007b92:	9b02      	ldr	r3, [sp, #8]
 8007b94:	429d      	cmp	r5, r3
 8007b96:	f43f af7c 	beq.w	8007a92 <_dtoa_r+0x47a>
 8007b9a:	4b31      	ldr	r3, [pc, #196]	; (8007c60 <_dtoa_r+0x648>)
 8007b9c:	ec51 0b19 	vmov	r0, r1, d9
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f7f8 fd29 	bl	80005f8 <__aeabi_dmul>
 8007ba6:	4b2e      	ldr	r3, [pc, #184]	; (8007c60 <_dtoa_r+0x648>)
 8007ba8:	ec41 0b19 	vmov	d9, r0, r1
 8007bac:	2200      	movs	r2, #0
 8007bae:	4640      	mov	r0, r8
 8007bb0:	4649      	mov	r1, r9
 8007bb2:	f7f8 fd21 	bl	80005f8 <__aeabi_dmul>
 8007bb6:	4680      	mov	r8, r0
 8007bb8:	4689      	mov	r9, r1
 8007bba:	e7c5      	b.n	8007b48 <_dtoa_r+0x530>
 8007bbc:	ec51 0b17 	vmov	r0, r1, d7
 8007bc0:	f7f8 fd1a 	bl	80005f8 <__aeabi_dmul>
 8007bc4:	9b02      	ldr	r3, [sp, #8]
 8007bc6:	9d00      	ldr	r5, [sp, #0]
 8007bc8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bca:	ec41 0b19 	vmov	d9, r0, r1
 8007bce:	4649      	mov	r1, r9
 8007bd0:	4640      	mov	r0, r8
 8007bd2:	f7f8 ffc1 	bl	8000b58 <__aeabi_d2iz>
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	f7f8 fca4 	bl	8000524 <__aeabi_i2d>
 8007bdc:	3630      	adds	r6, #48	; 0x30
 8007bde:	4602      	mov	r2, r0
 8007be0:	460b      	mov	r3, r1
 8007be2:	4640      	mov	r0, r8
 8007be4:	4649      	mov	r1, r9
 8007be6:	f7f8 fb4f 	bl	8000288 <__aeabi_dsub>
 8007bea:	f805 6b01 	strb.w	r6, [r5], #1
 8007bee:	9b02      	ldr	r3, [sp, #8]
 8007bf0:	429d      	cmp	r5, r3
 8007bf2:	4680      	mov	r8, r0
 8007bf4:	4689      	mov	r9, r1
 8007bf6:	f04f 0200 	mov.w	r2, #0
 8007bfa:	d124      	bne.n	8007c46 <_dtoa_r+0x62e>
 8007bfc:	4b1b      	ldr	r3, [pc, #108]	; (8007c6c <_dtoa_r+0x654>)
 8007bfe:	ec51 0b19 	vmov	r0, r1, d9
 8007c02:	f7f8 fb43 	bl	800028c <__adddf3>
 8007c06:	4602      	mov	r2, r0
 8007c08:	460b      	mov	r3, r1
 8007c0a:	4640      	mov	r0, r8
 8007c0c:	4649      	mov	r1, r9
 8007c0e:	f7f8 ff83 	bl	8000b18 <__aeabi_dcmpgt>
 8007c12:	2800      	cmp	r0, #0
 8007c14:	d173      	bne.n	8007cfe <_dtoa_r+0x6e6>
 8007c16:	ec53 2b19 	vmov	r2, r3, d9
 8007c1a:	4914      	ldr	r1, [pc, #80]	; (8007c6c <_dtoa_r+0x654>)
 8007c1c:	2000      	movs	r0, #0
 8007c1e:	f7f8 fb33 	bl	8000288 <__aeabi_dsub>
 8007c22:	4602      	mov	r2, r0
 8007c24:	460b      	mov	r3, r1
 8007c26:	4640      	mov	r0, r8
 8007c28:	4649      	mov	r1, r9
 8007c2a:	f7f8 ff57 	bl	8000adc <__aeabi_dcmplt>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	f43f af2f 	beq.w	8007a92 <_dtoa_r+0x47a>
 8007c34:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007c36:	1e6b      	subs	r3, r5, #1
 8007c38:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007c3e:	2b30      	cmp	r3, #48	; 0x30
 8007c40:	d0f8      	beq.n	8007c34 <_dtoa_r+0x61c>
 8007c42:	46bb      	mov	fp, r7
 8007c44:	e04a      	b.n	8007cdc <_dtoa_r+0x6c4>
 8007c46:	4b06      	ldr	r3, [pc, #24]	; (8007c60 <_dtoa_r+0x648>)
 8007c48:	f7f8 fcd6 	bl	80005f8 <__aeabi_dmul>
 8007c4c:	4680      	mov	r8, r0
 8007c4e:	4689      	mov	r9, r1
 8007c50:	e7bd      	b.n	8007bce <_dtoa_r+0x5b6>
 8007c52:	bf00      	nop
 8007c54:	080091f0 	.word	0x080091f0
 8007c58:	080091c8 	.word	0x080091c8
 8007c5c:	3ff00000 	.word	0x3ff00000
 8007c60:	40240000 	.word	0x40240000
 8007c64:	401c0000 	.word	0x401c0000
 8007c68:	40140000 	.word	0x40140000
 8007c6c:	3fe00000 	.word	0x3fe00000
 8007c70:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007c74:	9d00      	ldr	r5, [sp, #0]
 8007c76:	4642      	mov	r2, r8
 8007c78:	464b      	mov	r3, r9
 8007c7a:	4630      	mov	r0, r6
 8007c7c:	4639      	mov	r1, r7
 8007c7e:	f7f8 fde5 	bl	800084c <__aeabi_ddiv>
 8007c82:	f7f8 ff69 	bl	8000b58 <__aeabi_d2iz>
 8007c86:	9001      	str	r0, [sp, #4]
 8007c88:	f7f8 fc4c 	bl	8000524 <__aeabi_i2d>
 8007c8c:	4642      	mov	r2, r8
 8007c8e:	464b      	mov	r3, r9
 8007c90:	f7f8 fcb2 	bl	80005f8 <__aeabi_dmul>
 8007c94:	4602      	mov	r2, r0
 8007c96:	460b      	mov	r3, r1
 8007c98:	4630      	mov	r0, r6
 8007c9a:	4639      	mov	r1, r7
 8007c9c:	f7f8 faf4 	bl	8000288 <__aeabi_dsub>
 8007ca0:	9e01      	ldr	r6, [sp, #4]
 8007ca2:	9f04      	ldr	r7, [sp, #16]
 8007ca4:	3630      	adds	r6, #48	; 0x30
 8007ca6:	f805 6b01 	strb.w	r6, [r5], #1
 8007caa:	9e00      	ldr	r6, [sp, #0]
 8007cac:	1bae      	subs	r6, r5, r6
 8007cae:	42b7      	cmp	r7, r6
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	460b      	mov	r3, r1
 8007cb4:	d134      	bne.n	8007d20 <_dtoa_r+0x708>
 8007cb6:	f7f8 fae9 	bl	800028c <__adddf3>
 8007cba:	4642      	mov	r2, r8
 8007cbc:	464b      	mov	r3, r9
 8007cbe:	4606      	mov	r6, r0
 8007cc0:	460f      	mov	r7, r1
 8007cc2:	f7f8 ff29 	bl	8000b18 <__aeabi_dcmpgt>
 8007cc6:	b9c8      	cbnz	r0, 8007cfc <_dtoa_r+0x6e4>
 8007cc8:	4642      	mov	r2, r8
 8007cca:	464b      	mov	r3, r9
 8007ccc:	4630      	mov	r0, r6
 8007cce:	4639      	mov	r1, r7
 8007cd0:	f7f8 fefa 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cd4:	b110      	cbz	r0, 8007cdc <_dtoa_r+0x6c4>
 8007cd6:	9b01      	ldr	r3, [sp, #4]
 8007cd8:	07db      	lsls	r3, r3, #31
 8007cda:	d40f      	bmi.n	8007cfc <_dtoa_r+0x6e4>
 8007cdc:	4651      	mov	r1, sl
 8007cde:	4620      	mov	r0, r4
 8007ce0:	f000 fb18 	bl	8008314 <_Bfree>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ce8:	702b      	strb	r3, [r5, #0]
 8007cea:	f10b 0301 	add.w	r3, fp, #1
 8007cee:	6013      	str	r3, [r2, #0]
 8007cf0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	f43f ace2 	beq.w	80076bc <_dtoa_r+0xa4>
 8007cf8:	601d      	str	r5, [r3, #0]
 8007cfa:	e4df      	b.n	80076bc <_dtoa_r+0xa4>
 8007cfc:	465f      	mov	r7, fp
 8007cfe:	462b      	mov	r3, r5
 8007d00:	461d      	mov	r5, r3
 8007d02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d06:	2a39      	cmp	r2, #57	; 0x39
 8007d08:	d106      	bne.n	8007d18 <_dtoa_r+0x700>
 8007d0a:	9a00      	ldr	r2, [sp, #0]
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d1f7      	bne.n	8007d00 <_dtoa_r+0x6e8>
 8007d10:	9900      	ldr	r1, [sp, #0]
 8007d12:	2230      	movs	r2, #48	; 0x30
 8007d14:	3701      	adds	r7, #1
 8007d16:	700a      	strb	r2, [r1, #0]
 8007d18:	781a      	ldrb	r2, [r3, #0]
 8007d1a:	3201      	adds	r2, #1
 8007d1c:	701a      	strb	r2, [r3, #0]
 8007d1e:	e790      	b.n	8007c42 <_dtoa_r+0x62a>
 8007d20:	4ba3      	ldr	r3, [pc, #652]	; (8007fb0 <_dtoa_r+0x998>)
 8007d22:	2200      	movs	r2, #0
 8007d24:	f7f8 fc68 	bl	80005f8 <__aeabi_dmul>
 8007d28:	2200      	movs	r2, #0
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	4606      	mov	r6, r0
 8007d2e:	460f      	mov	r7, r1
 8007d30:	f7f8 feca 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d34:	2800      	cmp	r0, #0
 8007d36:	d09e      	beq.n	8007c76 <_dtoa_r+0x65e>
 8007d38:	e7d0      	b.n	8007cdc <_dtoa_r+0x6c4>
 8007d3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d3c:	2a00      	cmp	r2, #0
 8007d3e:	f000 80ca 	beq.w	8007ed6 <_dtoa_r+0x8be>
 8007d42:	9a07      	ldr	r2, [sp, #28]
 8007d44:	2a01      	cmp	r2, #1
 8007d46:	f300 80ad 	bgt.w	8007ea4 <_dtoa_r+0x88c>
 8007d4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d4c:	2a00      	cmp	r2, #0
 8007d4e:	f000 80a5 	beq.w	8007e9c <_dtoa_r+0x884>
 8007d52:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007d56:	9e08      	ldr	r6, [sp, #32]
 8007d58:	9d05      	ldr	r5, [sp, #20]
 8007d5a:	9a05      	ldr	r2, [sp, #20]
 8007d5c:	441a      	add	r2, r3
 8007d5e:	9205      	str	r2, [sp, #20]
 8007d60:	9a06      	ldr	r2, [sp, #24]
 8007d62:	2101      	movs	r1, #1
 8007d64:	441a      	add	r2, r3
 8007d66:	4620      	mov	r0, r4
 8007d68:	9206      	str	r2, [sp, #24]
 8007d6a:	f000 fb89 	bl	8008480 <__i2b>
 8007d6e:	4607      	mov	r7, r0
 8007d70:	b165      	cbz	r5, 8007d8c <_dtoa_r+0x774>
 8007d72:	9b06      	ldr	r3, [sp, #24]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	dd09      	ble.n	8007d8c <_dtoa_r+0x774>
 8007d78:	42ab      	cmp	r3, r5
 8007d7a:	9a05      	ldr	r2, [sp, #20]
 8007d7c:	bfa8      	it	ge
 8007d7e:	462b      	movge	r3, r5
 8007d80:	1ad2      	subs	r2, r2, r3
 8007d82:	9205      	str	r2, [sp, #20]
 8007d84:	9a06      	ldr	r2, [sp, #24]
 8007d86:	1aed      	subs	r5, r5, r3
 8007d88:	1ad3      	subs	r3, r2, r3
 8007d8a:	9306      	str	r3, [sp, #24]
 8007d8c:	9b08      	ldr	r3, [sp, #32]
 8007d8e:	b1f3      	cbz	r3, 8007dce <_dtoa_r+0x7b6>
 8007d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	f000 80a3 	beq.w	8007ede <_dtoa_r+0x8c6>
 8007d98:	2e00      	cmp	r6, #0
 8007d9a:	dd10      	ble.n	8007dbe <_dtoa_r+0x7a6>
 8007d9c:	4639      	mov	r1, r7
 8007d9e:	4632      	mov	r2, r6
 8007da0:	4620      	mov	r0, r4
 8007da2:	f000 fc2d 	bl	8008600 <__pow5mult>
 8007da6:	4652      	mov	r2, sl
 8007da8:	4601      	mov	r1, r0
 8007daa:	4607      	mov	r7, r0
 8007dac:	4620      	mov	r0, r4
 8007dae:	f000 fb7d 	bl	80084ac <__multiply>
 8007db2:	4651      	mov	r1, sl
 8007db4:	4680      	mov	r8, r0
 8007db6:	4620      	mov	r0, r4
 8007db8:	f000 faac 	bl	8008314 <_Bfree>
 8007dbc:	46c2      	mov	sl, r8
 8007dbe:	9b08      	ldr	r3, [sp, #32]
 8007dc0:	1b9a      	subs	r2, r3, r6
 8007dc2:	d004      	beq.n	8007dce <_dtoa_r+0x7b6>
 8007dc4:	4651      	mov	r1, sl
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	f000 fc1a 	bl	8008600 <__pow5mult>
 8007dcc:	4682      	mov	sl, r0
 8007dce:	2101      	movs	r1, #1
 8007dd0:	4620      	mov	r0, r4
 8007dd2:	f000 fb55 	bl	8008480 <__i2b>
 8007dd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	4606      	mov	r6, r0
 8007ddc:	f340 8081 	ble.w	8007ee2 <_dtoa_r+0x8ca>
 8007de0:	461a      	mov	r2, r3
 8007de2:	4601      	mov	r1, r0
 8007de4:	4620      	mov	r0, r4
 8007de6:	f000 fc0b 	bl	8008600 <__pow5mult>
 8007dea:	9b07      	ldr	r3, [sp, #28]
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	4606      	mov	r6, r0
 8007df0:	dd7a      	ble.n	8007ee8 <_dtoa_r+0x8d0>
 8007df2:	f04f 0800 	mov.w	r8, #0
 8007df6:	6933      	ldr	r3, [r6, #16]
 8007df8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007dfc:	6918      	ldr	r0, [r3, #16]
 8007dfe:	f000 faf1 	bl	80083e4 <__hi0bits>
 8007e02:	f1c0 0020 	rsb	r0, r0, #32
 8007e06:	9b06      	ldr	r3, [sp, #24]
 8007e08:	4418      	add	r0, r3
 8007e0a:	f010 001f 	ands.w	r0, r0, #31
 8007e0e:	f000 8094 	beq.w	8007f3a <_dtoa_r+0x922>
 8007e12:	f1c0 0320 	rsb	r3, r0, #32
 8007e16:	2b04      	cmp	r3, #4
 8007e18:	f340 8085 	ble.w	8007f26 <_dtoa_r+0x90e>
 8007e1c:	9b05      	ldr	r3, [sp, #20]
 8007e1e:	f1c0 001c 	rsb	r0, r0, #28
 8007e22:	4403      	add	r3, r0
 8007e24:	9305      	str	r3, [sp, #20]
 8007e26:	9b06      	ldr	r3, [sp, #24]
 8007e28:	4403      	add	r3, r0
 8007e2a:	4405      	add	r5, r0
 8007e2c:	9306      	str	r3, [sp, #24]
 8007e2e:	9b05      	ldr	r3, [sp, #20]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	dd05      	ble.n	8007e40 <_dtoa_r+0x828>
 8007e34:	4651      	mov	r1, sl
 8007e36:	461a      	mov	r2, r3
 8007e38:	4620      	mov	r0, r4
 8007e3a:	f000 fc3b 	bl	80086b4 <__lshift>
 8007e3e:	4682      	mov	sl, r0
 8007e40:	9b06      	ldr	r3, [sp, #24]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	dd05      	ble.n	8007e52 <_dtoa_r+0x83a>
 8007e46:	4631      	mov	r1, r6
 8007e48:	461a      	mov	r2, r3
 8007e4a:	4620      	mov	r0, r4
 8007e4c:	f000 fc32 	bl	80086b4 <__lshift>
 8007e50:	4606      	mov	r6, r0
 8007e52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d072      	beq.n	8007f3e <_dtoa_r+0x926>
 8007e58:	4631      	mov	r1, r6
 8007e5a:	4650      	mov	r0, sl
 8007e5c:	f000 fc96 	bl	800878c <__mcmp>
 8007e60:	2800      	cmp	r0, #0
 8007e62:	da6c      	bge.n	8007f3e <_dtoa_r+0x926>
 8007e64:	2300      	movs	r3, #0
 8007e66:	4651      	mov	r1, sl
 8007e68:	220a      	movs	r2, #10
 8007e6a:	4620      	mov	r0, r4
 8007e6c:	f000 fa74 	bl	8008358 <__multadd>
 8007e70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e72:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007e76:	4682      	mov	sl, r0
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f000 81b0 	beq.w	80081de <_dtoa_r+0xbc6>
 8007e7e:	2300      	movs	r3, #0
 8007e80:	4639      	mov	r1, r7
 8007e82:	220a      	movs	r2, #10
 8007e84:	4620      	mov	r0, r4
 8007e86:	f000 fa67 	bl	8008358 <__multadd>
 8007e8a:	9b01      	ldr	r3, [sp, #4]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	4607      	mov	r7, r0
 8007e90:	f300 8096 	bgt.w	8007fc0 <_dtoa_r+0x9a8>
 8007e94:	9b07      	ldr	r3, [sp, #28]
 8007e96:	2b02      	cmp	r3, #2
 8007e98:	dc59      	bgt.n	8007f4e <_dtoa_r+0x936>
 8007e9a:	e091      	b.n	8007fc0 <_dtoa_r+0x9a8>
 8007e9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e9e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007ea2:	e758      	b.n	8007d56 <_dtoa_r+0x73e>
 8007ea4:	9b04      	ldr	r3, [sp, #16]
 8007ea6:	1e5e      	subs	r6, r3, #1
 8007ea8:	9b08      	ldr	r3, [sp, #32]
 8007eaa:	42b3      	cmp	r3, r6
 8007eac:	bfbf      	itttt	lt
 8007eae:	9b08      	ldrlt	r3, [sp, #32]
 8007eb0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007eb2:	9608      	strlt	r6, [sp, #32]
 8007eb4:	1af3      	sublt	r3, r6, r3
 8007eb6:	bfb4      	ite	lt
 8007eb8:	18d2      	addlt	r2, r2, r3
 8007eba:	1b9e      	subge	r6, r3, r6
 8007ebc:	9b04      	ldr	r3, [sp, #16]
 8007ebe:	bfbc      	itt	lt
 8007ec0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007ec2:	2600      	movlt	r6, #0
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	bfb7      	itett	lt
 8007ec8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007ecc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007ed0:	1a9d      	sublt	r5, r3, r2
 8007ed2:	2300      	movlt	r3, #0
 8007ed4:	e741      	b.n	8007d5a <_dtoa_r+0x742>
 8007ed6:	9e08      	ldr	r6, [sp, #32]
 8007ed8:	9d05      	ldr	r5, [sp, #20]
 8007eda:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007edc:	e748      	b.n	8007d70 <_dtoa_r+0x758>
 8007ede:	9a08      	ldr	r2, [sp, #32]
 8007ee0:	e770      	b.n	8007dc4 <_dtoa_r+0x7ac>
 8007ee2:	9b07      	ldr	r3, [sp, #28]
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	dc19      	bgt.n	8007f1c <_dtoa_r+0x904>
 8007ee8:	9b02      	ldr	r3, [sp, #8]
 8007eea:	b9bb      	cbnz	r3, 8007f1c <_dtoa_r+0x904>
 8007eec:	9b03      	ldr	r3, [sp, #12]
 8007eee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ef2:	b99b      	cbnz	r3, 8007f1c <_dtoa_r+0x904>
 8007ef4:	9b03      	ldr	r3, [sp, #12]
 8007ef6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007efa:	0d1b      	lsrs	r3, r3, #20
 8007efc:	051b      	lsls	r3, r3, #20
 8007efe:	b183      	cbz	r3, 8007f22 <_dtoa_r+0x90a>
 8007f00:	9b05      	ldr	r3, [sp, #20]
 8007f02:	3301      	adds	r3, #1
 8007f04:	9305      	str	r3, [sp, #20]
 8007f06:	9b06      	ldr	r3, [sp, #24]
 8007f08:	3301      	adds	r3, #1
 8007f0a:	9306      	str	r3, [sp, #24]
 8007f0c:	f04f 0801 	mov.w	r8, #1
 8007f10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	f47f af6f 	bne.w	8007df6 <_dtoa_r+0x7de>
 8007f18:	2001      	movs	r0, #1
 8007f1a:	e774      	b.n	8007e06 <_dtoa_r+0x7ee>
 8007f1c:	f04f 0800 	mov.w	r8, #0
 8007f20:	e7f6      	b.n	8007f10 <_dtoa_r+0x8f8>
 8007f22:	4698      	mov	r8, r3
 8007f24:	e7f4      	b.n	8007f10 <_dtoa_r+0x8f8>
 8007f26:	d082      	beq.n	8007e2e <_dtoa_r+0x816>
 8007f28:	9a05      	ldr	r2, [sp, #20]
 8007f2a:	331c      	adds	r3, #28
 8007f2c:	441a      	add	r2, r3
 8007f2e:	9205      	str	r2, [sp, #20]
 8007f30:	9a06      	ldr	r2, [sp, #24]
 8007f32:	441a      	add	r2, r3
 8007f34:	441d      	add	r5, r3
 8007f36:	9206      	str	r2, [sp, #24]
 8007f38:	e779      	b.n	8007e2e <_dtoa_r+0x816>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	e7f4      	b.n	8007f28 <_dtoa_r+0x910>
 8007f3e:	9b04      	ldr	r3, [sp, #16]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	dc37      	bgt.n	8007fb4 <_dtoa_r+0x99c>
 8007f44:	9b07      	ldr	r3, [sp, #28]
 8007f46:	2b02      	cmp	r3, #2
 8007f48:	dd34      	ble.n	8007fb4 <_dtoa_r+0x99c>
 8007f4a:	9b04      	ldr	r3, [sp, #16]
 8007f4c:	9301      	str	r3, [sp, #4]
 8007f4e:	9b01      	ldr	r3, [sp, #4]
 8007f50:	b963      	cbnz	r3, 8007f6c <_dtoa_r+0x954>
 8007f52:	4631      	mov	r1, r6
 8007f54:	2205      	movs	r2, #5
 8007f56:	4620      	mov	r0, r4
 8007f58:	f000 f9fe 	bl	8008358 <__multadd>
 8007f5c:	4601      	mov	r1, r0
 8007f5e:	4606      	mov	r6, r0
 8007f60:	4650      	mov	r0, sl
 8007f62:	f000 fc13 	bl	800878c <__mcmp>
 8007f66:	2800      	cmp	r0, #0
 8007f68:	f73f adbb 	bgt.w	8007ae2 <_dtoa_r+0x4ca>
 8007f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f6e:	9d00      	ldr	r5, [sp, #0]
 8007f70:	ea6f 0b03 	mvn.w	fp, r3
 8007f74:	f04f 0800 	mov.w	r8, #0
 8007f78:	4631      	mov	r1, r6
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	f000 f9ca 	bl	8008314 <_Bfree>
 8007f80:	2f00      	cmp	r7, #0
 8007f82:	f43f aeab 	beq.w	8007cdc <_dtoa_r+0x6c4>
 8007f86:	f1b8 0f00 	cmp.w	r8, #0
 8007f8a:	d005      	beq.n	8007f98 <_dtoa_r+0x980>
 8007f8c:	45b8      	cmp	r8, r7
 8007f8e:	d003      	beq.n	8007f98 <_dtoa_r+0x980>
 8007f90:	4641      	mov	r1, r8
 8007f92:	4620      	mov	r0, r4
 8007f94:	f000 f9be 	bl	8008314 <_Bfree>
 8007f98:	4639      	mov	r1, r7
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	f000 f9ba 	bl	8008314 <_Bfree>
 8007fa0:	e69c      	b.n	8007cdc <_dtoa_r+0x6c4>
 8007fa2:	2600      	movs	r6, #0
 8007fa4:	4637      	mov	r7, r6
 8007fa6:	e7e1      	b.n	8007f6c <_dtoa_r+0x954>
 8007fa8:	46bb      	mov	fp, r7
 8007faa:	4637      	mov	r7, r6
 8007fac:	e599      	b.n	8007ae2 <_dtoa_r+0x4ca>
 8007fae:	bf00      	nop
 8007fb0:	40240000 	.word	0x40240000
 8007fb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	f000 80c8 	beq.w	800814c <_dtoa_r+0xb34>
 8007fbc:	9b04      	ldr	r3, [sp, #16]
 8007fbe:	9301      	str	r3, [sp, #4]
 8007fc0:	2d00      	cmp	r5, #0
 8007fc2:	dd05      	ble.n	8007fd0 <_dtoa_r+0x9b8>
 8007fc4:	4639      	mov	r1, r7
 8007fc6:	462a      	mov	r2, r5
 8007fc8:	4620      	mov	r0, r4
 8007fca:	f000 fb73 	bl	80086b4 <__lshift>
 8007fce:	4607      	mov	r7, r0
 8007fd0:	f1b8 0f00 	cmp.w	r8, #0
 8007fd4:	d05b      	beq.n	800808e <_dtoa_r+0xa76>
 8007fd6:	6879      	ldr	r1, [r7, #4]
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f000 f95b 	bl	8008294 <_Balloc>
 8007fde:	4605      	mov	r5, r0
 8007fe0:	b928      	cbnz	r0, 8007fee <_dtoa_r+0x9d6>
 8007fe2:	4b83      	ldr	r3, [pc, #524]	; (80081f0 <_dtoa_r+0xbd8>)
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007fea:	f7ff bb2e 	b.w	800764a <_dtoa_r+0x32>
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	3202      	adds	r2, #2
 8007ff2:	0092      	lsls	r2, r2, #2
 8007ff4:	f107 010c 	add.w	r1, r7, #12
 8007ff8:	300c      	adds	r0, #12
 8007ffa:	f7ff fa75 	bl	80074e8 <memcpy>
 8007ffe:	2201      	movs	r2, #1
 8008000:	4629      	mov	r1, r5
 8008002:	4620      	mov	r0, r4
 8008004:	f000 fb56 	bl	80086b4 <__lshift>
 8008008:	9b00      	ldr	r3, [sp, #0]
 800800a:	3301      	adds	r3, #1
 800800c:	9304      	str	r3, [sp, #16]
 800800e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008012:	4413      	add	r3, r2
 8008014:	9308      	str	r3, [sp, #32]
 8008016:	9b02      	ldr	r3, [sp, #8]
 8008018:	f003 0301 	and.w	r3, r3, #1
 800801c:	46b8      	mov	r8, r7
 800801e:	9306      	str	r3, [sp, #24]
 8008020:	4607      	mov	r7, r0
 8008022:	9b04      	ldr	r3, [sp, #16]
 8008024:	4631      	mov	r1, r6
 8008026:	3b01      	subs	r3, #1
 8008028:	4650      	mov	r0, sl
 800802a:	9301      	str	r3, [sp, #4]
 800802c:	f7ff fa6a 	bl	8007504 <quorem>
 8008030:	4641      	mov	r1, r8
 8008032:	9002      	str	r0, [sp, #8]
 8008034:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008038:	4650      	mov	r0, sl
 800803a:	f000 fba7 	bl	800878c <__mcmp>
 800803e:	463a      	mov	r2, r7
 8008040:	9005      	str	r0, [sp, #20]
 8008042:	4631      	mov	r1, r6
 8008044:	4620      	mov	r0, r4
 8008046:	f000 fbbd 	bl	80087c4 <__mdiff>
 800804a:	68c2      	ldr	r2, [r0, #12]
 800804c:	4605      	mov	r5, r0
 800804e:	bb02      	cbnz	r2, 8008092 <_dtoa_r+0xa7a>
 8008050:	4601      	mov	r1, r0
 8008052:	4650      	mov	r0, sl
 8008054:	f000 fb9a 	bl	800878c <__mcmp>
 8008058:	4602      	mov	r2, r0
 800805a:	4629      	mov	r1, r5
 800805c:	4620      	mov	r0, r4
 800805e:	9209      	str	r2, [sp, #36]	; 0x24
 8008060:	f000 f958 	bl	8008314 <_Bfree>
 8008064:	9b07      	ldr	r3, [sp, #28]
 8008066:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008068:	9d04      	ldr	r5, [sp, #16]
 800806a:	ea43 0102 	orr.w	r1, r3, r2
 800806e:	9b06      	ldr	r3, [sp, #24]
 8008070:	4319      	orrs	r1, r3
 8008072:	d110      	bne.n	8008096 <_dtoa_r+0xa7e>
 8008074:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008078:	d029      	beq.n	80080ce <_dtoa_r+0xab6>
 800807a:	9b05      	ldr	r3, [sp, #20]
 800807c:	2b00      	cmp	r3, #0
 800807e:	dd02      	ble.n	8008086 <_dtoa_r+0xa6e>
 8008080:	9b02      	ldr	r3, [sp, #8]
 8008082:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008086:	9b01      	ldr	r3, [sp, #4]
 8008088:	f883 9000 	strb.w	r9, [r3]
 800808c:	e774      	b.n	8007f78 <_dtoa_r+0x960>
 800808e:	4638      	mov	r0, r7
 8008090:	e7ba      	b.n	8008008 <_dtoa_r+0x9f0>
 8008092:	2201      	movs	r2, #1
 8008094:	e7e1      	b.n	800805a <_dtoa_r+0xa42>
 8008096:	9b05      	ldr	r3, [sp, #20]
 8008098:	2b00      	cmp	r3, #0
 800809a:	db04      	blt.n	80080a6 <_dtoa_r+0xa8e>
 800809c:	9907      	ldr	r1, [sp, #28]
 800809e:	430b      	orrs	r3, r1
 80080a0:	9906      	ldr	r1, [sp, #24]
 80080a2:	430b      	orrs	r3, r1
 80080a4:	d120      	bne.n	80080e8 <_dtoa_r+0xad0>
 80080a6:	2a00      	cmp	r2, #0
 80080a8:	dded      	ble.n	8008086 <_dtoa_r+0xa6e>
 80080aa:	4651      	mov	r1, sl
 80080ac:	2201      	movs	r2, #1
 80080ae:	4620      	mov	r0, r4
 80080b0:	f000 fb00 	bl	80086b4 <__lshift>
 80080b4:	4631      	mov	r1, r6
 80080b6:	4682      	mov	sl, r0
 80080b8:	f000 fb68 	bl	800878c <__mcmp>
 80080bc:	2800      	cmp	r0, #0
 80080be:	dc03      	bgt.n	80080c8 <_dtoa_r+0xab0>
 80080c0:	d1e1      	bne.n	8008086 <_dtoa_r+0xa6e>
 80080c2:	f019 0f01 	tst.w	r9, #1
 80080c6:	d0de      	beq.n	8008086 <_dtoa_r+0xa6e>
 80080c8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80080cc:	d1d8      	bne.n	8008080 <_dtoa_r+0xa68>
 80080ce:	9a01      	ldr	r2, [sp, #4]
 80080d0:	2339      	movs	r3, #57	; 0x39
 80080d2:	7013      	strb	r3, [r2, #0]
 80080d4:	462b      	mov	r3, r5
 80080d6:	461d      	mov	r5, r3
 80080d8:	3b01      	subs	r3, #1
 80080da:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80080de:	2a39      	cmp	r2, #57	; 0x39
 80080e0:	d06c      	beq.n	80081bc <_dtoa_r+0xba4>
 80080e2:	3201      	adds	r2, #1
 80080e4:	701a      	strb	r2, [r3, #0]
 80080e6:	e747      	b.n	8007f78 <_dtoa_r+0x960>
 80080e8:	2a00      	cmp	r2, #0
 80080ea:	dd07      	ble.n	80080fc <_dtoa_r+0xae4>
 80080ec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80080f0:	d0ed      	beq.n	80080ce <_dtoa_r+0xab6>
 80080f2:	9a01      	ldr	r2, [sp, #4]
 80080f4:	f109 0301 	add.w	r3, r9, #1
 80080f8:	7013      	strb	r3, [r2, #0]
 80080fa:	e73d      	b.n	8007f78 <_dtoa_r+0x960>
 80080fc:	9b04      	ldr	r3, [sp, #16]
 80080fe:	9a08      	ldr	r2, [sp, #32]
 8008100:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008104:	4293      	cmp	r3, r2
 8008106:	d043      	beq.n	8008190 <_dtoa_r+0xb78>
 8008108:	4651      	mov	r1, sl
 800810a:	2300      	movs	r3, #0
 800810c:	220a      	movs	r2, #10
 800810e:	4620      	mov	r0, r4
 8008110:	f000 f922 	bl	8008358 <__multadd>
 8008114:	45b8      	cmp	r8, r7
 8008116:	4682      	mov	sl, r0
 8008118:	f04f 0300 	mov.w	r3, #0
 800811c:	f04f 020a 	mov.w	r2, #10
 8008120:	4641      	mov	r1, r8
 8008122:	4620      	mov	r0, r4
 8008124:	d107      	bne.n	8008136 <_dtoa_r+0xb1e>
 8008126:	f000 f917 	bl	8008358 <__multadd>
 800812a:	4680      	mov	r8, r0
 800812c:	4607      	mov	r7, r0
 800812e:	9b04      	ldr	r3, [sp, #16]
 8008130:	3301      	adds	r3, #1
 8008132:	9304      	str	r3, [sp, #16]
 8008134:	e775      	b.n	8008022 <_dtoa_r+0xa0a>
 8008136:	f000 f90f 	bl	8008358 <__multadd>
 800813a:	4639      	mov	r1, r7
 800813c:	4680      	mov	r8, r0
 800813e:	2300      	movs	r3, #0
 8008140:	220a      	movs	r2, #10
 8008142:	4620      	mov	r0, r4
 8008144:	f000 f908 	bl	8008358 <__multadd>
 8008148:	4607      	mov	r7, r0
 800814a:	e7f0      	b.n	800812e <_dtoa_r+0xb16>
 800814c:	9b04      	ldr	r3, [sp, #16]
 800814e:	9301      	str	r3, [sp, #4]
 8008150:	9d00      	ldr	r5, [sp, #0]
 8008152:	4631      	mov	r1, r6
 8008154:	4650      	mov	r0, sl
 8008156:	f7ff f9d5 	bl	8007504 <quorem>
 800815a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800815e:	9b00      	ldr	r3, [sp, #0]
 8008160:	f805 9b01 	strb.w	r9, [r5], #1
 8008164:	1aea      	subs	r2, r5, r3
 8008166:	9b01      	ldr	r3, [sp, #4]
 8008168:	4293      	cmp	r3, r2
 800816a:	dd07      	ble.n	800817c <_dtoa_r+0xb64>
 800816c:	4651      	mov	r1, sl
 800816e:	2300      	movs	r3, #0
 8008170:	220a      	movs	r2, #10
 8008172:	4620      	mov	r0, r4
 8008174:	f000 f8f0 	bl	8008358 <__multadd>
 8008178:	4682      	mov	sl, r0
 800817a:	e7ea      	b.n	8008152 <_dtoa_r+0xb3a>
 800817c:	9b01      	ldr	r3, [sp, #4]
 800817e:	2b00      	cmp	r3, #0
 8008180:	bfc8      	it	gt
 8008182:	461d      	movgt	r5, r3
 8008184:	9b00      	ldr	r3, [sp, #0]
 8008186:	bfd8      	it	le
 8008188:	2501      	movle	r5, #1
 800818a:	441d      	add	r5, r3
 800818c:	f04f 0800 	mov.w	r8, #0
 8008190:	4651      	mov	r1, sl
 8008192:	2201      	movs	r2, #1
 8008194:	4620      	mov	r0, r4
 8008196:	f000 fa8d 	bl	80086b4 <__lshift>
 800819a:	4631      	mov	r1, r6
 800819c:	4682      	mov	sl, r0
 800819e:	f000 faf5 	bl	800878c <__mcmp>
 80081a2:	2800      	cmp	r0, #0
 80081a4:	dc96      	bgt.n	80080d4 <_dtoa_r+0xabc>
 80081a6:	d102      	bne.n	80081ae <_dtoa_r+0xb96>
 80081a8:	f019 0f01 	tst.w	r9, #1
 80081ac:	d192      	bne.n	80080d4 <_dtoa_r+0xabc>
 80081ae:	462b      	mov	r3, r5
 80081b0:	461d      	mov	r5, r3
 80081b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081b6:	2a30      	cmp	r2, #48	; 0x30
 80081b8:	d0fa      	beq.n	80081b0 <_dtoa_r+0xb98>
 80081ba:	e6dd      	b.n	8007f78 <_dtoa_r+0x960>
 80081bc:	9a00      	ldr	r2, [sp, #0]
 80081be:	429a      	cmp	r2, r3
 80081c0:	d189      	bne.n	80080d6 <_dtoa_r+0xabe>
 80081c2:	f10b 0b01 	add.w	fp, fp, #1
 80081c6:	2331      	movs	r3, #49	; 0x31
 80081c8:	e796      	b.n	80080f8 <_dtoa_r+0xae0>
 80081ca:	4b0a      	ldr	r3, [pc, #40]	; (80081f4 <_dtoa_r+0xbdc>)
 80081cc:	f7ff ba99 	b.w	8007702 <_dtoa_r+0xea>
 80081d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	f47f aa6d 	bne.w	80076b2 <_dtoa_r+0x9a>
 80081d8:	4b07      	ldr	r3, [pc, #28]	; (80081f8 <_dtoa_r+0xbe0>)
 80081da:	f7ff ba92 	b.w	8007702 <_dtoa_r+0xea>
 80081de:	9b01      	ldr	r3, [sp, #4]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	dcb5      	bgt.n	8008150 <_dtoa_r+0xb38>
 80081e4:	9b07      	ldr	r3, [sp, #28]
 80081e6:	2b02      	cmp	r3, #2
 80081e8:	f73f aeb1 	bgt.w	8007f4e <_dtoa_r+0x936>
 80081ec:	e7b0      	b.n	8008150 <_dtoa_r+0xb38>
 80081ee:	bf00      	nop
 80081f0:	08009158 	.word	0x08009158
 80081f4:	080090b8 	.word	0x080090b8
 80081f8:	080090dc 	.word	0x080090dc

080081fc <_free_r>:
 80081fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80081fe:	2900      	cmp	r1, #0
 8008200:	d044      	beq.n	800828c <_free_r+0x90>
 8008202:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008206:	9001      	str	r0, [sp, #4]
 8008208:	2b00      	cmp	r3, #0
 800820a:	f1a1 0404 	sub.w	r4, r1, #4
 800820e:	bfb8      	it	lt
 8008210:	18e4      	addlt	r4, r4, r3
 8008212:	f7fe fb31 	bl	8006878 <__malloc_lock>
 8008216:	4a1e      	ldr	r2, [pc, #120]	; (8008290 <_free_r+0x94>)
 8008218:	9801      	ldr	r0, [sp, #4]
 800821a:	6813      	ldr	r3, [r2, #0]
 800821c:	b933      	cbnz	r3, 800822c <_free_r+0x30>
 800821e:	6063      	str	r3, [r4, #4]
 8008220:	6014      	str	r4, [r2, #0]
 8008222:	b003      	add	sp, #12
 8008224:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008228:	f7fe bb2c 	b.w	8006884 <__malloc_unlock>
 800822c:	42a3      	cmp	r3, r4
 800822e:	d908      	bls.n	8008242 <_free_r+0x46>
 8008230:	6825      	ldr	r5, [r4, #0]
 8008232:	1961      	adds	r1, r4, r5
 8008234:	428b      	cmp	r3, r1
 8008236:	bf01      	itttt	eq
 8008238:	6819      	ldreq	r1, [r3, #0]
 800823a:	685b      	ldreq	r3, [r3, #4]
 800823c:	1949      	addeq	r1, r1, r5
 800823e:	6021      	streq	r1, [r4, #0]
 8008240:	e7ed      	b.n	800821e <_free_r+0x22>
 8008242:	461a      	mov	r2, r3
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	b10b      	cbz	r3, 800824c <_free_r+0x50>
 8008248:	42a3      	cmp	r3, r4
 800824a:	d9fa      	bls.n	8008242 <_free_r+0x46>
 800824c:	6811      	ldr	r1, [r2, #0]
 800824e:	1855      	adds	r5, r2, r1
 8008250:	42a5      	cmp	r5, r4
 8008252:	d10b      	bne.n	800826c <_free_r+0x70>
 8008254:	6824      	ldr	r4, [r4, #0]
 8008256:	4421      	add	r1, r4
 8008258:	1854      	adds	r4, r2, r1
 800825a:	42a3      	cmp	r3, r4
 800825c:	6011      	str	r1, [r2, #0]
 800825e:	d1e0      	bne.n	8008222 <_free_r+0x26>
 8008260:	681c      	ldr	r4, [r3, #0]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	6053      	str	r3, [r2, #4]
 8008266:	440c      	add	r4, r1
 8008268:	6014      	str	r4, [r2, #0]
 800826a:	e7da      	b.n	8008222 <_free_r+0x26>
 800826c:	d902      	bls.n	8008274 <_free_r+0x78>
 800826e:	230c      	movs	r3, #12
 8008270:	6003      	str	r3, [r0, #0]
 8008272:	e7d6      	b.n	8008222 <_free_r+0x26>
 8008274:	6825      	ldr	r5, [r4, #0]
 8008276:	1961      	adds	r1, r4, r5
 8008278:	428b      	cmp	r3, r1
 800827a:	bf04      	itt	eq
 800827c:	6819      	ldreq	r1, [r3, #0]
 800827e:	685b      	ldreq	r3, [r3, #4]
 8008280:	6063      	str	r3, [r4, #4]
 8008282:	bf04      	itt	eq
 8008284:	1949      	addeq	r1, r1, r5
 8008286:	6021      	streq	r1, [r4, #0]
 8008288:	6054      	str	r4, [r2, #4]
 800828a:	e7ca      	b.n	8008222 <_free_r+0x26>
 800828c:	b003      	add	sp, #12
 800828e:	bd30      	pop	{r4, r5, pc}
 8008290:	200005d0 	.word	0x200005d0

08008294 <_Balloc>:
 8008294:	b570      	push	{r4, r5, r6, lr}
 8008296:	69c6      	ldr	r6, [r0, #28]
 8008298:	4604      	mov	r4, r0
 800829a:	460d      	mov	r5, r1
 800829c:	b976      	cbnz	r6, 80082bc <_Balloc+0x28>
 800829e:	2010      	movs	r0, #16
 80082a0:	f7fe fa42 	bl	8006728 <malloc>
 80082a4:	4602      	mov	r2, r0
 80082a6:	61e0      	str	r0, [r4, #28]
 80082a8:	b920      	cbnz	r0, 80082b4 <_Balloc+0x20>
 80082aa:	4b18      	ldr	r3, [pc, #96]	; (800830c <_Balloc+0x78>)
 80082ac:	4818      	ldr	r0, [pc, #96]	; (8008310 <_Balloc+0x7c>)
 80082ae:	216b      	movs	r1, #107	; 0x6b
 80082b0:	f000 fc1a 	bl	8008ae8 <__assert_func>
 80082b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082b8:	6006      	str	r6, [r0, #0]
 80082ba:	60c6      	str	r6, [r0, #12]
 80082bc:	69e6      	ldr	r6, [r4, #28]
 80082be:	68f3      	ldr	r3, [r6, #12]
 80082c0:	b183      	cbz	r3, 80082e4 <_Balloc+0x50>
 80082c2:	69e3      	ldr	r3, [r4, #28]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80082ca:	b9b8      	cbnz	r0, 80082fc <_Balloc+0x68>
 80082cc:	2101      	movs	r1, #1
 80082ce:	fa01 f605 	lsl.w	r6, r1, r5
 80082d2:	1d72      	adds	r2, r6, #5
 80082d4:	0092      	lsls	r2, r2, #2
 80082d6:	4620      	mov	r0, r4
 80082d8:	f000 fc24 	bl	8008b24 <_calloc_r>
 80082dc:	b160      	cbz	r0, 80082f8 <_Balloc+0x64>
 80082de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80082e2:	e00e      	b.n	8008302 <_Balloc+0x6e>
 80082e4:	2221      	movs	r2, #33	; 0x21
 80082e6:	2104      	movs	r1, #4
 80082e8:	4620      	mov	r0, r4
 80082ea:	f000 fc1b 	bl	8008b24 <_calloc_r>
 80082ee:	69e3      	ldr	r3, [r4, #28]
 80082f0:	60f0      	str	r0, [r6, #12]
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d1e4      	bne.n	80082c2 <_Balloc+0x2e>
 80082f8:	2000      	movs	r0, #0
 80082fa:	bd70      	pop	{r4, r5, r6, pc}
 80082fc:	6802      	ldr	r2, [r0, #0]
 80082fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008302:	2300      	movs	r3, #0
 8008304:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008308:	e7f7      	b.n	80082fa <_Balloc+0x66>
 800830a:	bf00      	nop
 800830c:	080090e9 	.word	0x080090e9
 8008310:	08009169 	.word	0x08009169

08008314 <_Bfree>:
 8008314:	b570      	push	{r4, r5, r6, lr}
 8008316:	69c6      	ldr	r6, [r0, #28]
 8008318:	4605      	mov	r5, r0
 800831a:	460c      	mov	r4, r1
 800831c:	b976      	cbnz	r6, 800833c <_Bfree+0x28>
 800831e:	2010      	movs	r0, #16
 8008320:	f7fe fa02 	bl	8006728 <malloc>
 8008324:	4602      	mov	r2, r0
 8008326:	61e8      	str	r0, [r5, #28]
 8008328:	b920      	cbnz	r0, 8008334 <_Bfree+0x20>
 800832a:	4b09      	ldr	r3, [pc, #36]	; (8008350 <_Bfree+0x3c>)
 800832c:	4809      	ldr	r0, [pc, #36]	; (8008354 <_Bfree+0x40>)
 800832e:	218f      	movs	r1, #143	; 0x8f
 8008330:	f000 fbda 	bl	8008ae8 <__assert_func>
 8008334:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008338:	6006      	str	r6, [r0, #0]
 800833a:	60c6      	str	r6, [r0, #12]
 800833c:	b13c      	cbz	r4, 800834e <_Bfree+0x3a>
 800833e:	69eb      	ldr	r3, [r5, #28]
 8008340:	6862      	ldr	r2, [r4, #4]
 8008342:	68db      	ldr	r3, [r3, #12]
 8008344:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008348:	6021      	str	r1, [r4, #0]
 800834a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800834e:	bd70      	pop	{r4, r5, r6, pc}
 8008350:	080090e9 	.word	0x080090e9
 8008354:	08009169 	.word	0x08009169

08008358 <__multadd>:
 8008358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800835c:	690d      	ldr	r5, [r1, #16]
 800835e:	4607      	mov	r7, r0
 8008360:	460c      	mov	r4, r1
 8008362:	461e      	mov	r6, r3
 8008364:	f101 0c14 	add.w	ip, r1, #20
 8008368:	2000      	movs	r0, #0
 800836a:	f8dc 3000 	ldr.w	r3, [ip]
 800836e:	b299      	uxth	r1, r3
 8008370:	fb02 6101 	mla	r1, r2, r1, r6
 8008374:	0c1e      	lsrs	r6, r3, #16
 8008376:	0c0b      	lsrs	r3, r1, #16
 8008378:	fb02 3306 	mla	r3, r2, r6, r3
 800837c:	b289      	uxth	r1, r1
 800837e:	3001      	adds	r0, #1
 8008380:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008384:	4285      	cmp	r5, r0
 8008386:	f84c 1b04 	str.w	r1, [ip], #4
 800838a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800838e:	dcec      	bgt.n	800836a <__multadd+0x12>
 8008390:	b30e      	cbz	r6, 80083d6 <__multadd+0x7e>
 8008392:	68a3      	ldr	r3, [r4, #8]
 8008394:	42ab      	cmp	r3, r5
 8008396:	dc19      	bgt.n	80083cc <__multadd+0x74>
 8008398:	6861      	ldr	r1, [r4, #4]
 800839a:	4638      	mov	r0, r7
 800839c:	3101      	adds	r1, #1
 800839e:	f7ff ff79 	bl	8008294 <_Balloc>
 80083a2:	4680      	mov	r8, r0
 80083a4:	b928      	cbnz	r0, 80083b2 <__multadd+0x5a>
 80083a6:	4602      	mov	r2, r0
 80083a8:	4b0c      	ldr	r3, [pc, #48]	; (80083dc <__multadd+0x84>)
 80083aa:	480d      	ldr	r0, [pc, #52]	; (80083e0 <__multadd+0x88>)
 80083ac:	21ba      	movs	r1, #186	; 0xba
 80083ae:	f000 fb9b 	bl	8008ae8 <__assert_func>
 80083b2:	6922      	ldr	r2, [r4, #16]
 80083b4:	3202      	adds	r2, #2
 80083b6:	f104 010c 	add.w	r1, r4, #12
 80083ba:	0092      	lsls	r2, r2, #2
 80083bc:	300c      	adds	r0, #12
 80083be:	f7ff f893 	bl	80074e8 <memcpy>
 80083c2:	4621      	mov	r1, r4
 80083c4:	4638      	mov	r0, r7
 80083c6:	f7ff ffa5 	bl	8008314 <_Bfree>
 80083ca:	4644      	mov	r4, r8
 80083cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80083d0:	3501      	adds	r5, #1
 80083d2:	615e      	str	r6, [r3, #20]
 80083d4:	6125      	str	r5, [r4, #16]
 80083d6:	4620      	mov	r0, r4
 80083d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083dc:	08009158 	.word	0x08009158
 80083e0:	08009169 	.word	0x08009169

080083e4 <__hi0bits>:
 80083e4:	0c03      	lsrs	r3, r0, #16
 80083e6:	041b      	lsls	r3, r3, #16
 80083e8:	b9d3      	cbnz	r3, 8008420 <__hi0bits+0x3c>
 80083ea:	0400      	lsls	r0, r0, #16
 80083ec:	2310      	movs	r3, #16
 80083ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80083f2:	bf04      	itt	eq
 80083f4:	0200      	lsleq	r0, r0, #8
 80083f6:	3308      	addeq	r3, #8
 80083f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80083fc:	bf04      	itt	eq
 80083fe:	0100      	lsleq	r0, r0, #4
 8008400:	3304      	addeq	r3, #4
 8008402:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008406:	bf04      	itt	eq
 8008408:	0080      	lsleq	r0, r0, #2
 800840a:	3302      	addeq	r3, #2
 800840c:	2800      	cmp	r0, #0
 800840e:	db05      	blt.n	800841c <__hi0bits+0x38>
 8008410:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008414:	f103 0301 	add.w	r3, r3, #1
 8008418:	bf08      	it	eq
 800841a:	2320      	moveq	r3, #32
 800841c:	4618      	mov	r0, r3
 800841e:	4770      	bx	lr
 8008420:	2300      	movs	r3, #0
 8008422:	e7e4      	b.n	80083ee <__hi0bits+0xa>

08008424 <__lo0bits>:
 8008424:	6803      	ldr	r3, [r0, #0]
 8008426:	f013 0207 	ands.w	r2, r3, #7
 800842a:	d00c      	beq.n	8008446 <__lo0bits+0x22>
 800842c:	07d9      	lsls	r1, r3, #31
 800842e:	d422      	bmi.n	8008476 <__lo0bits+0x52>
 8008430:	079a      	lsls	r2, r3, #30
 8008432:	bf49      	itett	mi
 8008434:	085b      	lsrmi	r3, r3, #1
 8008436:	089b      	lsrpl	r3, r3, #2
 8008438:	6003      	strmi	r3, [r0, #0]
 800843a:	2201      	movmi	r2, #1
 800843c:	bf5c      	itt	pl
 800843e:	6003      	strpl	r3, [r0, #0]
 8008440:	2202      	movpl	r2, #2
 8008442:	4610      	mov	r0, r2
 8008444:	4770      	bx	lr
 8008446:	b299      	uxth	r1, r3
 8008448:	b909      	cbnz	r1, 800844e <__lo0bits+0x2a>
 800844a:	0c1b      	lsrs	r3, r3, #16
 800844c:	2210      	movs	r2, #16
 800844e:	b2d9      	uxtb	r1, r3
 8008450:	b909      	cbnz	r1, 8008456 <__lo0bits+0x32>
 8008452:	3208      	adds	r2, #8
 8008454:	0a1b      	lsrs	r3, r3, #8
 8008456:	0719      	lsls	r1, r3, #28
 8008458:	bf04      	itt	eq
 800845a:	091b      	lsreq	r3, r3, #4
 800845c:	3204      	addeq	r2, #4
 800845e:	0799      	lsls	r1, r3, #30
 8008460:	bf04      	itt	eq
 8008462:	089b      	lsreq	r3, r3, #2
 8008464:	3202      	addeq	r2, #2
 8008466:	07d9      	lsls	r1, r3, #31
 8008468:	d403      	bmi.n	8008472 <__lo0bits+0x4e>
 800846a:	085b      	lsrs	r3, r3, #1
 800846c:	f102 0201 	add.w	r2, r2, #1
 8008470:	d003      	beq.n	800847a <__lo0bits+0x56>
 8008472:	6003      	str	r3, [r0, #0]
 8008474:	e7e5      	b.n	8008442 <__lo0bits+0x1e>
 8008476:	2200      	movs	r2, #0
 8008478:	e7e3      	b.n	8008442 <__lo0bits+0x1e>
 800847a:	2220      	movs	r2, #32
 800847c:	e7e1      	b.n	8008442 <__lo0bits+0x1e>
	...

08008480 <__i2b>:
 8008480:	b510      	push	{r4, lr}
 8008482:	460c      	mov	r4, r1
 8008484:	2101      	movs	r1, #1
 8008486:	f7ff ff05 	bl	8008294 <_Balloc>
 800848a:	4602      	mov	r2, r0
 800848c:	b928      	cbnz	r0, 800849a <__i2b+0x1a>
 800848e:	4b05      	ldr	r3, [pc, #20]	; (80084a4 <__i2b+0x24>)
 8008490:	4805      	ldr	r0, [pc, #20]	; (80084a8 <__i2b+0x28>)
 8008492:	f240 1145 	movw	r1, #325	; 0x145
 8008496:	f000 fb27 	bl	8008ae8 <__assert_func>
 800849a:	2301      	movs	r3, #1
 800849c:	6144      	str	r4, [r0, #20]
 800849e:	6103      	str	r3, [r0, #16]
 80084a0:	bd10      	pop	{r4, pc}
 80084a2:	bf00      	nop
 80084a4:	08009158 	.word	0x08009158
 80084a8:	08009169 	.word	0x08009169

080084ac <__multiply>:
 80084ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b0:	4691      	mov	r9, r2
 80084b2:	690a      	ldr	r2, [r1, #16]
 80084b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80084b8:	429a      	cmp	r2, r3
 80084ba:	bfb8      	it	lt
 80084bc:	460b      	movlt	r3, r1
 80084be:	460c      	mov	r4, r1
 80084c0:	bfbc      	itt	lt
 80084c2:	464c      	movlt	r4, r9
 80084c4:	4699      	movlt	r9, r3
 80084c6:	6927      	ldr	r7, [r4, #16]
 80084c8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80084cc:	68a3      	ldr	r3, [r4, #8]
 80084ce:	6861      	ldr	r1, [r4, #4]
 80084d0:	eb07 060a 	add.w	r6, r7, sl
 80084d4:	42b3      	cmp	r3, r6
 80084d6:	b085      	sub	sp, #20
 80084d8:	bfb8      	it	lt
 80084da:	3101      	addlt	r1, #1
 80084dc:	f7ff feda 	bl	8008294 <_Balloc>
 80084e0:	b930      	cbnz	r0, 80084f0 <__multiply+0x44>
 80084e2:	4602      	mov	r2, r0
 80084e4:	4b44      	ldr	r3, [pc, #272]	; (80085f8 <__multiply+0x14c>)
 80084e6:	4845      	ldr	r0, [pc, #276]	; (80085fc <__multiply+0x150>)
 80084e8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80084ec:	f000 fafc 	bl	8008ae8 <__assert_func>
 80084f0:	f100 0514 	add.w	r5, r0, #20
 80084f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80084f8:	462b      	mov	r3, r5
 80084fa:	2200      	movs	r2, #0
 80084fc:	4543      	cmp	r3, r8
 80084fe:	d321      	bcc.n	8008544 <__multiply+0x98>
 8008500:	f104 0314 	add.w	r3, r4, #20
 8008504:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008508:	f109 0314 	add.w	r3, r9, #20
 800850c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008510:	9202      	str	r2, [sp, #8]
 8008512:	1b3a      	subs	r2, r7, r4
 8008514:	3a15      	subs	r2, #21
 8008516:	f022 0203 	bic.w	r2, r2, #3
 800851a:	3204      	adds	r2, #4
 800851c:	f104 0115 	add.w	r1, r4, #21
 8008520:	428f      	cmp	r7, r1
 8008522:	bf38      	it	cc
 8008524:	2204      	movcc	r2, #4
 8008526:	9201      	str	r2, [sp, #4]
 8008528:	9a02      	ldr	r2, [sp, #8]
 800852a:	9303      	str	r3, [sp, #12]
 800852c:	429a      	cmp	r2, r3
 800852e:	d80c      	bhi.n	800854a <__multiply+0x9e>
 8008530:	2e00      	cmp	r6, #0
 8008532:	dd03      	ble.n	800853c <__multiply+0x90>
 8008534:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008538:	2b00      	cmp	r3, #0
 800853a:	d05b      	beq.n	80085f4 <__multiply+0x148>
 800853c:	6106      	str	r6, [r0, #16]
 800853e:	b005      	add	sp, #20
 8008540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008544:	f843 2b04 	str.w	r2, [r3], #4
 8008548:	e7d8      	b.n	80084fc <__multiply+0x50>
 800854a:	f8b3 a000 	ldrh.w	sl, [r3]
 800854e:	f1ba 0f00 	cmp.w	sl, #0
 8008552:	d024      	beq.n	800859e <__multiply+0xf2>
 8008554:	f104 0e14 	add.w	lr, r4, #20
 8008558:	46a9      	mov	r9, r5
 800855a:	f04f 0c00 	mov.w	ip, #0
 800855e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008562:	f8d9 1000 	ldr.w	r1, [r9]
 8008566:	fa1f fb82 	uxth.w	fp, r2
 800856a:	b289      	uxth	r1, r1
 800856c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008570:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008574:	f8d9 2000 	ldr.w	r2, [r9]
 8008578:	4461      	add	r1, ip
 800857a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800857e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008582:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008586:	b289      	uxth	r1, r1
 8008588:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800858c:	4577      	cmp	r7, lr
 800858e:	f849 1b04 	str.w	r1, [r9], #4
 8008592:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008596:	d8e2      	bhi.n	800855e <__multiply+0xb2>
 8008598:	9a01      	ldr	r2, [sp, #4]
 800859a:	f845 c002 	str.w	ip, [r5, r2]
 800859e:	9a03      	ldr	r2, [sp, #12]
 80085a0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80085a4:	3304      	adds	r3, #4
 80085a6:	f1b9 0f00 	cmp.w	r9, #0
 80085aa:	d021      	beq.n	80085f0 <__multiply+0x144>
 80085ac:	6829      	ldr	r1, [r5, #0]
 80085ae:	f104 0c14 	add.w	ip, r4, #20
 80085b2:	46ae      	mov	lr, r5
 80085b4:	f04f 0a00 	mov.w	sl, #0
 80085b8:	f8bc b000 	ldrh.w	fp, [ip]
 80085bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80085c0:	fb09 220b 	mla	r2, r9, fp, r2
 80085c4:	4452      	add	r2, sl
 80085c6:	b289      	uxth	r1, r1
 80085c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80085cc:	f84e 1b04 	str.w	r1, [lr], #4
 80085d0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80085d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80085d8:	f8be 1000 	ldrh.w	r1, [lr]
 80085dc:	fb09 110a 	mla	r1, r9, sl, r1
 80085e0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80085e4:	4567      	cmp	r7, ip
 80085e6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80085ea:	d8e5      	bhi.n	80085b8 <__multiply+0x10c>
 80085ec:	9a01      	ldr	r2, [sp, #4]
 80085ee:	50a9      	str	r1, [r5, r2]
 80085f0:	3504      	adds	r5, #4
 80085f2:	e799      	b.n	8008528 <__multiply+0x7c>
 80085f4:	3e01      	subs	r6, #1
 80085f6:	e79b      	b.n	8008530 <__multiply+0x84>
 80085f8:	08009158 	.word	0x08009158
 80085fc:	08009169 	.word	0x08009169

08008600 <__pow5mult>:
 8008600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008604:	4615      	mov	r5, r2
 8008606:	f012 0203 	ands.w	r2, r2, #3
 800860a:	4606      	mov	r6, r0
 800860c:	460f      	mov	r7, r1
 800860e:	d007      	beq.n	8008620 <__pow5mult+0x20>
 8008610:	4c25      	ldr	r4, [pc, #148]	; (80086a8 <__pow5mult+0xa8>)
 8008612:	3a01      	subs	r2, #1
 8008614:	2300      	movs	r3, #0
 8008616:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800861a:	f7ff fe9d 	bl	8008358 <__multadd>
 800861e:	4607      	mov	r7, r0
 8008620:	10ad      	asrs	r5, r5, #2
 8008622:	d03d      	beq.n	80086a0 <__pow5mult+0xa0>
 8008624:	69f4      	ldr	r4, [r6, #28]
 8008626:	b97c      	cbnz	r4, 8008648 <__pow5mult+0x48>
 8008628:	2010      	movs	r0, #16
 800862a:	f7fe f87d 	bl	8006728 <malloc>
 800862e:	4602      	mov	r2, r0
 8008630:	61f0      	str	r0, [r6, #28]
 8008632:	b928      	cbnz	r0, 8008640 <__pow5mult+0x40>
 8008634:	4b1d      	ldr	r3, [pc, #116]	; (80086ac <__pow5mult+0xac>)
 8008636:	481e      	ldr	r0, [pc, #120]	; (80086b0 <__pow5mult+0xb0>)
 8008638:	f240 11b3 	movw	r1, #435	; 0x1b3
 800863c:	f000 fa54 	bl	8008ae8 <__assert_func>
 8008640:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008644:	6004      	str	r4, [r0, #0]
 8008646:	60c4      	str	r4, [r0, #12]
 8008648:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800864c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008650:	b94c      	cbnz	r4, 8008666 <__pow5mult+0x66>
 8008652:	f240 2171 	movw	r1, #625	; 0x271
 8008656:	4630      	mov	r0, r6
 8008658:	f7ff ff12 	bl	8008480 <__i2b>
 800865c:	2300      	movs	r3, #0
 800865e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008662:	4604      	mov	r4, r0
 8008664:	6003      	str	r3, [r0, #0]
 8008666:	f04f 0900 	mov.w	r9, #0
 800866a:	07eb      	lsls	r3, r5, #31
 800866c:	d50a      	bpl.n	8008684 <__pow5mult+0x84>
 800866e:	4639      	mov	r1, r7
 8008670:	4622      	mov	r2, r4
 8008672:	4630      	mov	r0, r6
 8008674:	f7ff ff1a 	bl	80084ac <__multiply>
 8008678:	4639      	mov	r1, r7
 800867a:	4680      	mov	r8, r0
 800867c:	4630      	mov	r0, r6
 800867e:	f7ff fe49 	bl	8008314 <_Bfree>
 8008682:	4647      	mov	r7, r8
 8008684:	106d      	asrs	r5, r5, #1
 8008686:	d00b      	beq.n	80086a0 <__pow5mult+0xa0>
 8008688:	6820      	ldr	r0, [r4, #0]
 800868a:	b938      	cbnz	r0, 800869c <__pow5mult+0x9c>
 800868c:	4622      	mov	r2, r4
 800868e:	4621      	mov	r1, r4
 8008690:	4630      	mov	r0, r6
 8008692:	f7ff ff0b 	bl	80084ac <__multiply>
 8008696:	6020      	str	r0, [r4, #0]
 8008698:	f8c0 9000 	str.w	r9, [r0]
 800869c:	4604      	mov	r4, r0
 800869e:	e7e4      	b.n	800866a <__pow5mult+0x6a>
 80086a0:	4638      	mov	r0, r7
 80086a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086a6:	bf00      	nop
 80086a8:	080092b8 	.word	0x080092b8
 80086ac:	080090e9 	.word	0x080090e9
 80086b0:	08009169 	.word	0x08009169

080086b4 <__lshift>:
 80086b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086b8:	460c      	mov	r4, r1
 80086ba:	6849      	ldr	r1, [r1, #4]
 80086bc:	6923      	ldr	r3, [r4, #16]
 80086be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80086c2:	68a3      	ldr	r3, [r4, #8]
 80086c4:	4607      	mov	r7, r0
 80086c6:	4691      	mov	r9, r2
 80086c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80086cc:	f108 0601 	add.w	r6, r8, #1
 80086d0:	42b3      	cmp	r3, r6
 80086d2:	db0b      	blt.n	80086ec <__lshift+0x38>
 80086d4:	4638      	mov	r0, r7
 80086d6:	f7ff fddd 	bl	8008294 <_Balloc>
 80086da:	4605      	mov	r5, r0
 80086dc:	b948      	cbnz	r0, 80086f2 <__lshift+0x3e>
 80086de:	4602      	mov	r2, r0
 80086e0:	4b28      	ldr	r3, [pc, #160]	; (8008784 <__lshift+0xd0>)
 80086e2:	4829      	ldr	r0, [pc, #164]	; (8008788 <__lshift+0xd4>)
 80086e4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80086e8:	f000 f9fe 	bl	8008ae8 <__assert_func>
 80086ec:	3101      	adds	r1, #1
 80086ee:	005b      	lsls	r3, r3, #1
 80086f0:	e7ee      	b.n	80086d0 <__lshift+0x1c>
 80086f2:	2300      	movs	r3, #0
 80086f4:	f100 0114 	add.w	r1, r0, #20
 80086f8:	f100 0210 	add.w	r2, r0, #16
 80086fc:	4618      	mov	r0, r3
 80086fe:	4553      	cmp	r3, sl
 8008700:	db33      	blt.n	800876a <__lshift+0xb6>
 8008702:	6920      	ldr	r0, [r4, #16]
 8008704:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008708:	f104 0314 	add.w	r3, r4, #20
 800870c:	f019 091f 	ands.w	r9, r9, #31
 8008710:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008714:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008718:	d02b      	beq.n	8008772 <__lshift+0xbe>
 800871a:	f1c9 0e20 	rsb	lr, r9, #32
 800871e:	468a      	mov	sl, r1
 8008720:	2200      	movs	r2, #0
 8008722:	6818      	ldr	r0, [r3, #0]
 8008724:	fa00 f009 	lsl.w	r0, r0, r9
 8008728:	4310      	orrs	r0, r2
 800872a:	f84a 0b04 	str.w	r0, [sl], #4
 800872e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008732:	459c      	cmp	ip, r3
 8008734:	fa22 f20e 	lsr.w	r2, r2, lr
 8008738:	d8f3      	bhi.n	8008722 <__lshift+0x6e>
 800873a:	ebac 0304 	sub.w	r3, ip, r4
 800873e:	3b15      	subs	r3, #21
 8008740:	f023 0303 	bic.w	r3, r3, #3
 8008744:	3304      	adds	r3, #4
 8008746:	f104 0015 	add.w	r0, r4, #21
 800874a:	4584      	cmp	ip, r0
 800874c:	bf38      	it	cc
 800874e:	2304      	movcc	r3, #4
 8008750:	50ca      	str	r2, [r1, r3]
 8008752:	b10a      	cbz	r2, 8008758 <__lshift+0xa4>
 8008754:	f108 0602 	add.w	r6, r8, #2
 8008758:	3e01      	subs	r6, #1
 800875a:	4638      	mov	r0, r7
 800875c:	612e      	str	r6, [r5, #16]
 800875e:	4621      	mov	r1, r4
 8008760:	f7ff fdd8 	bl	8008314 <_Bfree>
 8008764:	4628      	mov	r0, r5
 8008766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800876a:	f842 0f04 	str.w	r0, [r2, #4]!
 800876e:	3301      	adds	r3, #1
 8008770:	e7c5      	b.n	80086fe <__lshift+0x4a>
 8008772:	3904      	subs	r1, #4
 8008774:	f853 2b04 	ldr.w	r2, [r3], #4
 8008778:	f841 2f04 	str.w	r2, [r1, #4]!
 800877c:	459c      	cmp	ip, r3
 800877e:	d8f9      	bhi.n	8008774 <__lshift+0xc0>
 8008780:	e7ea      	b.n	8008758 <__lshift+0xa4>
 8008782:	bf00      	nop
 8008784:	08009158 	.word	0x08009158
 8008788:	08009169 	.word	0x08009169

0800878c <__mcmp>:
 800878c:	b530      	push	{r4, r5, lr}
 800878e:	6902      	ldr	r2, [r0, #16]
 8008790:	690c      	ldr	r4, [r1, #16]
 8008792:	1b12      	subs	r2, r2, r4
 8008794:	d10e      	bne.n	80087b4 <__mcmp+0x28>
 8008796:	f100 0314 	add.w	r3, r0, #20
 800879a:	3114      	adds	r1, #20
 800879c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80087a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80087a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80087a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80087ac:	42a5      	cmp	r5, r4
 80087ae:	d003      	beq.n	80087b8 <__mcmp+0x2c>
 80087b0:	d305      	bcc.n	80087be <__mcmp+0x32>
 80087b2:	2201      	movs	r2, #1
 80087b4:	4610      	mov	r0, r2
 80087b6:	bd30      	pop	{r4, r5, pc}
 80087b8:	4283      	cmp	r3, r0
 80087ba:	d3f3      	bcc.n	80087a4 <__mcmp+0x18>
 80087bc:	e7fa      	b.n	80087b4 <__mcmp+0x28>
 80087be:	f04f 32ff 	mov.w	r2, #4294967295
 80087c2:	e7f7      	b.n	80087b4 <__mcmp+0x28>

080087c4 <__mdiff>:
 80087c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087c8:	460c      	mov	r4, r1
 80087ca:	4606      	mov	r6, r0
 80087cc:	4611      	mov	r1, r2
 80087ce:	4620      	mov	r0, r4
 80087d0:	4690      	mov	r8, r2
 80087d2:	f7ff ffdb 	bl	800878c <__mcmp>
 80087d6:	1e05      	subs	r5, r0, #0
 80087d8:	d110      	bne.n	80087fc <__mdiff+0x38>
 80087da:	4629      	mov	r1, r5
 80087dc:	4630      	mov	r0, r6
 80087de:	f7ff fd59 	bl	8008294 <_Balloc>
 80087e2:	b930      	cbnz	r0, 80087f2 <__mdiff+0x2e>
 80087e4:	4b3a      	ldr	r3, [pc, #232]	; (80088d0 <__mdiff+0x10c>)
 80087e6:	4602      	mov	r2, r0
 80087e8:	f240 2137 	movw	r1, #567	; 0x237
 80087ec:	4839      	ldr	r0, [pc, #228]	; (80088d4 <__mdiff+0x110>)
 80087ee:	f000 f97b 	bl	8008ae8 <__assert_func>
 80087f2:	2301      	movs	r3, #1
 80087f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80087f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087fc:	bfa4      	itt	ge
 80087fe:	4643      	movge	r3, r8
 8008800:	46a0      	movge	r8, r4
 8008802:	4630      	mov	r0, r6
 8008804:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008808:	bfa6      	itte	ge
 800880a:	461c      	movge	r4, r3
 800880c:	2500      	movge	r5, #0
 800880e:	2501      	movlt	r5, #1
 8008810:	f7ff fd40 	bl	8008294 <_Balloc>
 8008814:	b920      	cbnz	r0, 8008820 <__mdiff+0x5c>
 8008816:	4b2e      	ldr	r3, [pc, #184]	; (80088d0 <__mdiff+0x10c>)
 8008818:	4602      	mov	r2, r0
 800881a:	f240 2145 	movw	r1, #581	; 0x245
 800881e:	e7e5      	b.n	80087ec <__mdiff+0x28>
 8008820:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008824:	6926      	ldr	r6, [r4, #16]
 8008826:	60c5      	str	r5, [r0, #12]
 8008828:	f104 0914 	add.w	r9, r4, #20
 800882c:	f108 0514 	add.w	r5, r8, #20
 8008830:	f100 0e14 	add.w	lr, r0, #20
 8008834:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008838:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800883c:	f108 0210 	add.w	r2, r8, #16
 8008840:	46f2      	mov	sl, lr
 8008842:	2100      	movs	r1, #0
 8008844:	f859 3b04 	ldr.w	r3, [r9], #4
 8008848:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800884c:	fa11 f88b 	uxtah	r8, r1, fp
 8008850:	b299      	uxth	r1, r3
 8008852:	0c1b      	lsrs	r3, r3, #16
 8008854:	eba8 0801 	sub.w	r8, r8, r1
 8008858:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800885c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008860:	fa1f f888 	uxth.w	r8, r8
 8008864:	1419      	asrs	r1, r3, #16
 8008866:	454e      	cmp	r6, r9
 8008868:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800886c:	f84a 3b04 	str.w	r3, [sl], #4
 8008870:	d8e8      	bhi.n	8008844 <__mdiff+0x80>
 8008872:	1b33      	subs	r3, r6, r4
 8008874:	3b15      	subs	r3, #21
 8008876:	f023 0303 	bic.w	r3, r3, #3
 800887a:	3304      	adds	r3, #4
 800887c:	3415      	adds	r4, #21
 800887e:	42a6      	cmp	r6, r4
 8008880:	bf38      	it	cc
 8008882:	2304      	movcc	r3, #4
 8008884:	441d      	add	r5, r3
 8008886:	4473      	add	r3, lr
 8008888:	469e      	mov	lr, r3
 800888a:	462e      	mov	r6, r5
 800888c:	4566      	cmp	r6, ip
 800888e:	d30e      	bcc.n	80088ae <__mdiff+0xea>
 8008890:	f10c 0203 	add.w	r2, ip, #3
 8008894:	1b52      	subs	r2, r2, r5
 8008896:	f022 0203 	bic.w	r2, r2, #3
 800889a:	3d03      	subs	r5, #3
 800889c:	45ac      	cmp	ip, r5
 800889e:	bf38      	it	cc
 80088a0:	2200      	movcc	r2, #0
 80088a2:	4413      	add	r3, r2
 80088a4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80088a8:	b17a      	cbz	r2, 80088ca <__mdiff+0x106>
 80088aa:	6107      	str	r7, [r0, #16]
 80088ac:	e7a4      	b.n	80087f8 <__mdiff+0x34>
 80088ae:	f856 8b04 	ldr.w	r8, [r6], #4
 80088b2:	fa11 f288 	uxtah	r2, r1, r8
 80088b6:	1414      	asrs	r4, r2, #16
 80088b8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80088bc:	b292      	uxth	r2, r2
 80088be:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80088c2:	f84e 2b04 	str.w	r2, [lr], #4
 80088c6:	1421      	asrs	r1, r4, #16
 80088c8:	e7e0      	b.n	800888c <__mdiff+0xc8>
 80088ca:	3f01      	subs	r7, #1
 80088cc:	e7ea      	b.n	80088a4 <__mdiff+0xe0>
 80088ce:	bf00      	nop
 80088d0:	08009158 	.word	0x08009158
 80088d4:	08009169 	.word	0x08009169

080088d8 <__d2b>:
 80088d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80088dc:	460f      	mov	r7, r1
 80088de:	2101      	movs	r1, #1
 80088e0:	ec59 8b10 	vmov	r8, r9, d0
 80088e4:	4616      	mov	r6, r2
 80088e6:	f7ff fcd5 	bl	8008294 <_Balloc>
 80088ea:	4604      	mov	r4, r0
 80088ec:	b930      	cbnz	r0, 80088fc <__d2b+0x24>
 80088ee:	4602      	mov	r2, r0
 80088f0:	4b24      	ldr	r3, [pc, #144]	; (8008984 <__d2b+0xac>)
 80088f2:	4825      	ldr	r0, [pc, #148]	; (8008988 <__d2b+0xb0>)
 80088f4:	f240 310f 	movw	r1, #783	; 0x30f
 80088f8:	f000 f8f6 	bl	8008ae8 <__assert_func>
 80088fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008900:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008904:	bb2d      	cbnz	r5, 8008952 <__d2b+0x7a>
 8008906:	9301      	str	r3, [sp, #4]
 8008908:	f1b8 0300 	subs.w	r3, r8, #0
 800890c:	d026      	beq.n	800895c <__d2b+0x84>
 800890e:	4668      	mov	r0, sp
 8008910:	9300      	str	r3, [sp, #0]
 8008912:	f7ff fd87 	bl	8008424 <__lo0bits>
 8008916:	e9dd 1200 	ldrd	r1, r2, [sp]
 800891a:	b1e8      	cbz	r0, 8008958 <__d2b+0x80>
 800891c:	f1c0 0320 	rsb	r3, r0, #32
 8008920:	fa02 f303 	lsl.w	r3, r2, r3
 8008924:	430b      	orrs	r3, r1
 8008926:	40c2      	lsrs	r2, r0
 8008928:	6163      	str	r3, [r4, #20]
 800892a:	9201      	str	r2, [sp, #4]
 800892c:	9b01      	ldr	r3, [sp, #4]
 800892e:	61a3      	str	r3, [r4, #24]
 8008930:	2b00      	cmp	r3, #0
 8008932:	bf14      	ite	ne
 8008934:	2202      	movne	r2, #2
 8008936:	2201      	moveq	r2, #1
 8008938:	6122      	str	r2, [r4, #16]
 800893a:	b1bd      	cbz	r5, 800896c <__d2b+0x94>
 800893c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008940:	4405      	add	r5, r0
 8008942:	603d      	str	r5, [r7, #0]
 8008944:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008948:	6030      	str	r0, [r6, #0]
 800894a:	4620      	mov	r0, r4
 800894c:	b003      	add	sp, #12
 800894e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008952:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008956:	e7d6      	b.n	8008906 <__d2b+0x2e>
 8008958:	6161      	str	r1, [r4, #20]
 800895a:	e7e7      	b.n	800892c <__d2b+0x54>
 800895c:	a801      	add	r0, sp, #4
 800895e:	f7ff fd61 	bl	8008424 <__lo0bits>
 8008962:	9b01      	ldr	r3, [sp, #4]
 8008964:	6163      	str	r3, [r4, #20]
 8008966:	3020      	adds	r0, #32
 8008968:	2201      	movs	r2, #1
 800896a:	e7e5      	b.n	8008938 <__d2b+0x60>
 800896c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008970:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008974:	6038      	str	r0, [r7, #0]
 8008976:	6918      	ldr	r0, [r3, #16]
 8008978:	f7ff fd34 	bl	80083e4 <__hi0bits>
 800897c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008980:	e7e2      	b.n	8008948 <__d2b+0x70>
 8008982:	bf00      	nop
 8008984:	08009158 	.word	0x08009158
 8008988:	08009169 	.word	0x08009169

0800898c <__sflush_r>:
 800898c:	898a      	ldrh	r2, [r1, #12]
 800898e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008992:	4605      	mov	r5, r0
 8008994:	0710      	lsls	r0, r2, #28
 8008996:	460c      	mov	r4, r1
 8008998:	d458      	bmi.n	8008a4c <__sflush_r+0xc0>
 800899a:	684b      	ldr	r3, [r1, #4]
 800899c:	2b00      	cmp	r3, #0
 800899e:	dc05      	bgt.n	80089ac <__sflush_r+0x20>
 80089a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	dc02      	bgt.n	80089ac <__sflush_r+0x20>
 80089a6:	2000      	movs	r0, #0
 80089a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089ae:	2e00      	cmp	r6, #0
 80089b0:	d0f9      	beq.n	80089a6 <__sflush_r+0x1a>
 80089b2:	2300      	movs	r3, #0
 80089b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80089b8:	682f      	ldr	r7, [r5, #0]
 80089ba:	6a21      	ldr	r1, [r4, #32]
 80089bc:	602b      	str	r3, [r5, #0]
 80089be:	d032      	beq.n	8008a26 <__sflush_r+0x9a>
 80089c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80089c2:	89a3      	ldrh	r3, [r4, #12]
 80089c4:	075a      	lsls	r2, r3, #29
 80089c6:	d505      	bpl.n	80089d4 <__sflush_r+0x48>
 80089c8:	6863      	ldr	r3, [r4, #4]
 80089ca:	1ac0      	subs	r0, r0, r3
 80089cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80089ce:	b10b      	cbz	r3, 80089d4 <__sflush_r+0x48>
 80089d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80089d2:	1ac0      	subs	r0, r0, r3
 80089d4:	2300      	movs	r3, #0
 80089d6:	4602      	mov	r2, r0
 80089d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089da:	6a21      	ldr	r1, [r4, #32]
 80089dc:	4628      	mov	r0, r5
 80089de:	47b0      	blx	r6
 80089e0:	1c43      	adds	r3, r0, #1
 80089e2:	89a3      	ldrh	r3, [r4, #12]
 80089e4:	d106      	bne.n	80089f4 <__sflush_r+0x68>
 80089e6:	6829      	ldr	r1, [r5, #0]
 80089e8:	291d      	cmp	r1, #29
 80089ea:	d82b      	bhi.n	8008a44 <__sflush_r+0xb8>
 80089ec:	4a29      	ldr	r2, [pc, #164]	; (8008a94 <__sflush_r+0x108>)
 80089ee:	410a      	asrs	r2, r1
 80089f0:	07d6      	lsls	r6, r2, #31
 80089f2:	d427      	bmi.n	8008a44 <__sflush_r+0xb8>
 80089f4:	2200      	movs	r2, #0
 80089f6:	6062      	str	r2, [r4, #4]
 80089f8:	04d9      	lsls	r1, r3, #19
 80089fa:	6922      	ldr	r2, [r4, #16]
 80089fc:	6022      	str	r2, [r4, #0]
 80089fe:	d504      	bpl.n	8008a0a <__sflush_r+0x7e>
 8008a00:	1c42      	adds	r2, r0, #1
 8008a02:	d101      	bne.n	8008a08 <__sflush_r+0x7c>
 8008a04:	682b      	ldr	r3, [r5, #0]
 8008a06:	b903      	cbnz	r3, 8008a0a <__sflush_r+0x7e>
 8008a08:	6560      	str	r0, [r4, #84]	; 0x54
 8008a0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a0c:	602f      	str	r7, [r5, #0]
 8008a0e:	2900      	cmp	r1, #0
 8008a10:	d0c9      	beq.n	80089a6 <__sflush_r+0x1a>
 8008a12:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a16:	4299      	cmp	r1, r3
 8008a18:	d002      	beq.n	8008a20 <__sflush_r+0x94>
 8008a1a:	4628      	mov	r0, r5
 8008a1c:	f7ff fbee 	bl	80081fc <_free_r>
 8008a20:	2000      	movs	r0, #0
 8008a22:	6360      	str	r0, [r4, #52]	; 0x34
 8008a24:	e7c0      	b.n	80089a8 <__sflush_r+0x1c>
 8008a26:	2301      	movs	r3, #1
 8008a28:	4628      	mov	r0, r5
 8008a2a:	47b0      	blx	r6
 8008a2c:	1c41      	adds	r1, r0, #1
 8008a2e:	d1c8      	bne.n	80089c2 <__sflush_r+0x36>
 8008a30:	682b      	ldr	r3, [r5, #0]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d0c5      	beq.n	80089c2 <__sflush_r+0x36>
 8008a36:	2b1d      	cmp	r3, #29
 8008a38:	d001      	beq.n	8008a3e <__sflush_r+0xb2>
 8008a3a:	2b16      	cmp	r3, #22
 8008a3c:	d101      	bne.n	8008a42 <__sflush_r+0xb6>
 8008a3e:	602f      	str	r7, [r5, #0]
 8008a40:	e7b1      	b.n	80089a6 <__sflush_r+0x1a>
 8008a42:	89a3      	ldrh	r3, [r4, #12]
 8008a44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a48:	81a3      	strh	r3, [r4, #12]
 8008a4a:	e7ad      	b.n	80089a8 <__sflush_r+0x1c>
 8008a4c:	690f      	ldr	r7, [r1, #16]
 8008a4e:	2f00      	cmp	r7, #0
 8008a50:	d0a9      	beq.n	80089a6 <__sflush_r+0x1a>
 8008a52:	0793      	lsls	r3, r2, #30
 8008a54:	680e      	ldr	r6, [r1, #0]
 8008a56:	bf08      	it	eq
 8008a58:	694b      	ldreq	r3, [r1, #20]
 8008a5a:	600f      	str	r7, [r1, #0]
 8008a5c:	bf18      	it	ne
 8008a5e:	2300      	movne	r3, #0
 8008a60:	eba6 0807 	sub.w	r8, r6, r7
 8008a64:	608b      	str	r3, [r1, #8]
 8008a66:	f1b8 0f00 	cmp.w	r8, #0
 8008a6a:	dd9c      	ble.n	80089a6 <__sflush_r+0x1a>
 8008a6c:	6a21      	ldr	r1, [r4, #32]
 8008a6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a70:	4643      	mov	r3, r8
 8008a72:	463a      	mov	r2, r7
 8008a74:	4628      	mov	r0, r5
 8008a76:	47b0      	blx	r6
 8008a78:	2800      	cmp	r0, #0
 8008a7a:	dc06      	bgt.n	8008a8a <__sflush_r+0xfe>
 8008a7c:	89a3      	ldrh	r3, [r4, #12]
 8008a7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a82:	81a3      	strh	r3, [r4, #12]
 8008a84:	f04f 30ff 	mov.w	r0, #4294967295
 8008a88:	e78e      	b.n	80089a8 <__sflush_r+0x1c>
 8008a8a:	4407      	add	r7, r0
 8008a8c:	eba8 0800 	sub.w	r8, r8, r0
 8008a90:	e7e9      	b.n	8008a66 <__sflush_r+0xda>
 8008a92:	bf00      	nop
 8008a94:	dfbffffe 	.word	0xdfbffffe

08008a98 <_fflush_r>:
 8008a98:	b538      	push	{r3, r4, r5, lr}
 8008a9a:	690b      	ldr	r3, [r1, #16]
 8008a9c:	4605      	mov	r5, r0
 8008a9e:	460c      	mov	r4, r1
 8008aa0:	b913      	cbnz	r3, 8008aa8 <_fflush_r+0x10>
 8008aa2:	2500      	movs	r5, #0
 8008aa4:	4628      	mov	r0, r5
 8008aa6:	bd38      	pop	{r3, r4, r5, pc}
 8008aa8:	b118      	cbz	r0, 8008ab2 <_fflush_r+0x1a>
 8008aaa:	6a03      	ldr	r3, [r0, #32]
 8008aac:	b90b      	cbnz	r3, 8008ab2 <_fflush_r+0x1a>
 8008aae:	f7fe fbcf 	bl	8007250 <__sinit>
 8008ab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d0f3      	beq.n	8008aa2 <_fflush_r+0xa>
 8008aba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008abc:	07d0      	lsls	r0, r2, #31
 8008abe:	d404      	bmi.n	8008aca <_fflush_r+0x32>
 8008ac0:	0599      	lsls	r1, r3, #22
 8008ac2:	d402      	bmi.n	8008aca <_fflush_r+0x32>
 8008ac4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ac6:	f7fe fd0d 	bl	80074e4 <__retarget_lock_acquire_recursive>
 8008aca:	4628      	mov	r0, r5
 8008acc:	4621      	mov	r1, r4
 8008ace:	f7ff ff5d 	bl	800898c <__sflush_r>
 8008ad2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ad4:	07da      	lsls	r2, r3, #31
 8008ad6:	4605      	mov	r5, r0
 8008ad8:	d4e4      	bmi.n	8008aa4 <_fflush_r+0xc>
 8008ada:	89a3      	ldrh	r3, [r4, #12]
 8008adc:	059b      	lsls	r3, r3, #22
 8008ade:	d4e1      	bmi.n	8008aa4 <_fflush_r+0xc>
 8008ae0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ae2:	f7fe fd00 	bl	80074e6 <__retarget_lock_release_recursive>
 8008ae6:	e7dd      	b.n	8008aa4 <_fflush_r+0xc>

08008ae8 <__assert_func>:
 8008ae8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008aea:	4614      	mov	r4, r2
 8008aec:	461a      	mov	r2, r3
 8008aee:	4b09      	ldr	r3, [pc, #36]	; (8008b14 <__assert_func+0x2c>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	4605      	mov	r5, r0
 8008af4:	68d8      	ldr	r0, [r3, #12]
 8008af6:	b14c      	cbz	r4, 8008b0c <__assert_func+0x24>
 8008af8:	4b07      	ldr	r3, [pc, #28]	; (8008b18 <__assert_func+0x30>)
 8008afa:	9100      	str	r1, [sp, #0]
 8008afc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b00:	4906      	ldr	r1, [pc, #24]	; (8008b1c <__assert_func+0x34>)
 8008b02:	462b      	mov	r3, r5
 8008b04:	f000 f844 	bl	8008b90 <fiprintf>
 8008b08:	f7fd fe06 	bl	8006718 <abort>
 8008b0c:	4b04      	ldr	r3, [pc, #16]	; (8008b20 <__assert_func+0x38>)
 8008b0e:	461c      	mov	r4, r3
 8008b10:	e7f3      	b.n	8008afa <__assert_func+0x12>
 8008b12:	bf00      	nop
 8008b14:	20000068 	.word	0x20000068
 8008b18:	080092ce 	.word	0x080092ce
 8008b1c:	080092db 	.word	0x080092db
 8008b20:	08009309 	.word	0x08009309

08008b24 <_calloc_r>:
 8008b24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b26:	fba1 2402 	umull	r2, r4, r1, r2
 8008b2a:	b94c      	cbnz	r4, 8008b40 <_calloc_r+0x1c>
 8008b2c:	4611      	mov	r1, r2
 8008b2e:	9201      	str	r2, [sp, #4]
 8008b30:	f7fd fe22 	bl	8006778 <_malloc_r>
 8008b34:	9a01      	ldr	r2, [sp, #4]
 8008b36:	4605      	mov	r5, r0
 8008b38:	b930      	cbnz	r0, 8008b48 <_calloc_r+0x24>
 8008b3a:	4628      	mov	r0, r5
 8008b3c:	b003      	add	sp, #12
 8008b3e:	bd30      	pop	{r4, r5, pc}
 8008b40:	220c      	movs	r2, #12
 8008b42:	6002      	str	r2, [r0, #0]
 8008b44:	2500      	movs	r5, #0
 8008b46:	e7f8      	b.n	8008b3a <_calloc_r+0x16>
 8008b48:	4621      	mov	r1, r4
 8008b4a:	f7fe fbfa 	bl	8007342 <memset>
 8008b4e:	e7f4      	b.n	8008b3a <_calloc_r+0x16>

08008b50 <__ascii_mbtowc>:
 8008b50:	b082      	sub	sp, #8
 8008b52:	b901      	cbnz	r1, 8008b56 <__ascii_mbtowc+0x6>
 8008b54:	a901      	add	r1, sp, #4
 8008b56:	b142      	cbz	r2, 8008b6a <__ascii_mbtowc+0x1a>
 8008b58:	b14b      	cbz	r3, 8008b6e <__ascii_mbtowc+0x1e>
 8008b5a:	7813      	ldrb	r3, [r2, #0]
 8008b5c:	600b      	str	r3, [r1, #0]
 8008b5e:	7812      	ldrb	r2, [r2, #0]
 8008b60:	1e10      	subs	r0, r2, #0
 8008b62:	bf18      	it	ne
 8008b64:	2001      	movne	r0, #1
 8008b66:	b002      	add	sp, #8
 8008b68:	4770      	bx	lr
 8008b6a:	4610      	mov	r0, r2
 8008b6c:	e7fb      	b.n	8008b66 <__ascii_mbtowc+0x16>
 8008b6e:	f06f 0001 	mvn.w	r0, #1
 8008b72:	e7f8      	b.n	8008b66 <__ascii_mbtowc+0x16>

08008b74 <__ascii_wctomb>:
 8008b74:	b149      	cbz	r1, 8008b8a <__ascii_wctomb+0x16>
 8008b76:	2aff      	cmp	r2, #255	; 0xff
 8008b78:	bf85      	ittet	hi
 8008b7a:	238a      	movhi	r3, #138	; 0x8a
 8008b7c:	6003      	strhi	r3, [r0, #0]
 8008b7e:	700a      	strbls	r2, [r1, #0]
 8008b80:	f04f 30ff 	movhi.w	r0, #4294967295
 8008b84:	bf98      	it	ls
 8008b86:	2001      	movls	r0, #1
 8008b88:	4770      	bx	lr
 8008b8a:	4608      	mov	r0, r1
 8008b8c:	4770      	bx	lr
	...

08008b90 <fiprintf>:
 8008b90:	b40e      	push	{r1, r2, r3}
 8008b92:	b503      	push	{r0, r1, lr}
 8008b94:	4601      	mov	r1, r0
 8008b96:	ab03      	add	r3, sp, #12
 8008b98:	4805      	ldr	r0, [pc, #20]	; (8008bb0 <fiprintf+0x20>)
 8008b9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b9e:	6800      	ldr	r0, [r0, #0]
 8008ba0:	9301      	str	r3, [sp, #4]
 8008ba2:	f000 f831 	bl	8008c08 <_vfiprintf_r>
 8008ba6:	b002      	add	sp, #8
 8008ba8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008bac:	b003      	add	sp, #12
 8008bae:	4770      	bx	lr
 8008bb0:	20000068 	.word	0x20000068

08008bb4 <__sfputc_r>:
 8008bb4:	6893      	ldr	r3, [r2, #8]
 8008bb6:	3b01      	subs	r3, #1
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	b410      	push	{r4}
 8008bbc:	6093      	str	r3, [r2, #8]
 8008bbe:	da08      	bge.n	8008bd2 <__sfputc_r+0x1e>
 8008bc0:	6994      	ldr	r4, [r2, #24]
 8008bc2:	42a3      	cmp	r3, r4
 8008bc4:	db01      	blt.n	8008bca <__sfputc_r+0x16>
 8008bc6:	290a      	cmp	r1, #10
 8008bc8:	d103      	bne.n	8008bd2 <__sfputc_r+0x1e>
 8008bca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bce:	f000 b935 	b.w	8008e3c <__swbuf_r>
 8008bd2:	6813      	ldr	r3, [r2, #0]
 8008bd4:	1c58      	adds	r0, r3, #1
 8008bd6:	6010      	str	r0, [r2, #0]
 8008bd8:	7019      	strb	r1, [r3, #0]
 8008bda:	4608      	mov	r0, r1
 8008bdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008be0:	4770      	bx	lr

08008be2 <__sfputs_r>:
 8008be2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be4:	4606      	mov	r6, r0
 8008be6:	460f      	mov	r7, r1
 8008be8:	4614      	mov	r4, r2
 8008bea:	18d5      	adds	r5, r2, r3
 8008bec:	42ac      	cmp	r4, r5
 8008bee:	d101      	bne.n	8008bf4 <__sfputs_r+0x12>
 8008bf0:	2000      	movs	r0, #0
 8008bf2:	e007      	b.n	8008c04 <__sfputs_r+0x22>
 8008bf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bf8:	463a      	mov	r2, r7
 8008bfa:	4630      	mov	r0, r6
 8008bfc:	f7ff ffda 	bl	8008bb4 <__sfputc_r>
 8008c00:	1c43      	adds	r3, r0, #1
 8008c02:	d1f3      	bne.n	8008bec <__sfputs_r+0xa>
 8008c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c08 <_vfiprintf_r>:
 8008c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c0c:	460d      	mov	r5, r1
 8008c0e:	b09d      	sub	sp, #116	; 0x74
 8008c10:	4614      	mov	r4, r2
 8008c12:	4698      	mov	r8, r3
 8008c14:	4606      	mov	r6, r0
 8008c16:	b118      	cbz	r0, 8008c20 <_vfiprintf_r+0x18>
 8008c18:	6a03      	ldr	r3, [r0, #32]
 8008c1a:	b90b      	cbnz	r3, 8008c20 <_vfiprintf_r+0x18>
 8008c1c:	f7fe fb18 	bl	8007250 <__sinit>
 8008c20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c22:	07d9      	lsls	r1, r3, #31
 8008c24:	d405      	bmi.n	8008c32 <_vfiprintf_r+0x2a>
 8008c26:	89ab      	ldrh	r3, [r5, #12]
 8008c28:	059a      	lsls	r2, r3, #22
 8008c2a:	d402      	bmi.n	8008c32 <_vfiprintf_r+0x2a>
 8008c2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c2e:	f7fe fc59 	bl	80074e4 <__retarget_lock_acquire_recursive>
 8008c32:	89ab      	ldrh	r3, [r5, #12]
 8008c34:	071b      	lsls	r3, r3, #28
 8008c36:	d501      	bpl.n	8008c3c <_vfiprintf_r+0x34>
 8008c38:	692b      	ldr	r3, [r5, #16]
 8008c3a:	b99b      	cbnz	r3, 8008c64 <_vfiprintf_r+0x5c>
 8008c3c:	4629      	mov	r1, r5
 8008c3e:	4630      	mov	r0, r6
 8008c40:	f000 f93a 	bl	8008eb8 <__swsetup_r>
 8008c44:	b170      	cbz	r0, 8008c64 <_vfiprintf_r+0x5c>
 8008c46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c48:	07dc      	lsls	r4, r3, #31
 8008c4a:	d504      	bpl.n	8008c56 <_vfiprintf_r+0x4e>
 8008c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c50:	b01d      	add	sp, #116	; 0x74
 8008c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c56:	89ab      	ldrh	r3, [r5, #12]
 8008c58:	0598      	lsls	r0, r3, #22
 8008c5a:	d4f7      	bmi.n	8008c4c <_vfiprintf_r+0x44>
 8008c5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c5e:	f7fe fc42 	bl	80074e6 <__retarget_lock_release_recursive>
 8008c62:	e7f3      	b.n	8008c4c <_vfiprintf_r+0x44>
 8008c64:	2300      	movs	r3, #0
 8008c66:	9309      	str	r3, [sp, #36]	; 0x24
 8008c68:	2320      	movs	r3, #32
 8008c6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c72:	2330      	movs	r3, #48	; 0x30
 8008c74:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008e28 <_vfiprintf_r+0x220>
 8008c78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c7c:	f04f 0901 	mov.w	r9, #1
 8008c80:	4623      	mov	r3, r4
 8008c82:	469a      	mov	sl, r3
 8008c84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c88:	b10a      	cbz	r2, 8008c8e <_vfiprintf_r+0x86>
 8008c8a:	2a25      	cmp	r2, #37	; 0x25
 8008c8c:	d1f9      	bne.n	8008c82 <_vfiprintf_r+0x7a>
 8008c8e:	ebba 0b04 	subs.w	fp, sl, r4
 8008c92:	d00b      	beq.n	8008cac <_vfiprintf_r+0xa4>
 8008c94:	465b      	mov	r3, fp
 8008c96:	4622      	mov	r2, r4
 8008c98:	4629      	mov	r1, r5
 8008c9a:	4630      	mov	r0, r6
 8008c9c:	f7ff ffa1 	bl	8008be2 <__sfputs_r>
 8008ca0:	3001      	adds	r0, #1
 8008ca2:	f000 80a9 	beq.w	8008df8 <_vfiprintf_r+0x1f0>
 8008ca6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ca8:	445a      	add	r2, fp
 8008caa:	9209      	str	r2, [sp, #36]	; 0x24
 8008cac:	f89a 3000 	ldrb.w	r3, [sl]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	f000 80a1 	beq.w	8008df8 <_vfiprintf_r+0x1f0>
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8008cbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cc0:	f10a 0a01 	add.w	sl, sl, #1
 8008cc4:	9304      	str	r3, [sp, #16]
 8008cc6:	9307      	str	r3, [sp, #28]
 8008cc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ccc:	931a      	str	r3, [sp, #104]	; 0x68
 8008cce:	4654      	mov	r4, sl
 8008cd0:	2205      	movs	r2, #5
 8008cd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cd6:	4854      	ldr	r0, [pc, #336]	; (8008e28 <_vfiprintf_r+0x220>)
 8008cd8:	f7f7 fa7a 	bl	80001d0 <memchr>
 8008cdc:	9a04      	ldr	r2, [sp, #16]
 8008cde:	b9d8      	cbnz	r0, 8008d18 <_vfiprintf_r+0x110>
 8008ce0:	06d1      	lsls	r1, r2, #27
 8008ce2:	bf44      	itt	mi
 8008ce4:	2320      	movmi	r3, #32
 8008ce6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cea:	0713      	lsls	r3, r2, #28
 8008cec:	bf44      	itt	mi
 8008cee:	232b      	movmi	r3, #43	; 0x2b
 8008cf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cf4:	f89a 3000 	ldrb.w	r3, [sl]
 8008cf8:	2b2a      	cmp	r3, #42	; 0x2a
 8008cfa:	d015      	beq.n	8008d28 <_vfiprintf_r+0x120>
 8008cfc:	9a07      	ldr	r2, [sp, #28]
 8008cfe:	4654      	mov	r4, sl
 8008d00:	2000      	movs	r0, #0
 8008d02:	f04f 0c0a 	mov.w	ip, #10
 8008d06:	4621      	mov	r1, r4
 8008d08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d0c:	3b30      	subs	r3, #48	; 0x30
 8008d0e:	2b09      	cmp	r3, #9
 8008d10:	d94d      	bls.n	8008dae <_vfiprintf_r+0x1a6>
 8008d12:	b1b0      	cbz	r0, 8008d42 <_vfiprintf_r+0x13a>
 8008d14:	9207      	str	r2, [sp, #28]
 8008d16:	e014      	b.n	8008d42 <_vfiprintf_r+0x13a>
 8008d18:	eba0 0308 	sub.w	r3, r0, r8
 8008d1c:	fa09 f303 	lsl.w	r3, r9, r3
 8008d20:	4313      	orrs	r3, r2
 8008d22:	9304      	str	r3, [sp, #16]
 8008d24:	46a2      	mov	sl, r4
 8008d26:	e7d2      	b.n	8008cce <_vfiprintf_r+0xc6>
 8008d28:	9b03      	ldr	r3, [sp, #12]
 8008d2a:	1d19      	adds	r1, r3, #4
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	9103      	str	r1, [sp, #12]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	bfbb      	ittet	lt
 8008d34:	425b      	neglt	r3, r3
 8008d36:	f042 0202 	orrlt.w	r2, r2, #2
 8008d3a:	9307      	strge	r3, [sp, #28]
 8008d3c:	9307      	strlt	r3, [sp, #28]
 8008d3e:	bfb8      	it	lt
 8008d40:	9204      	strlt	r2, [sp, #16]
 8008d42:	7823      	ldrb	r3, [r4, #0]
 8008d44:	2b2e      	cmp	r3, #46	; 0x2e
 8008d46:	d10c      	bne.n	8008d62 <_vfiprintf_r+0x15a>
 8008d48:	7863      	ldrb	r3, [r4, #1]
 8008d4a:	2b2a      	cmp	r3, #42	; 0x2a
 8008d4c:	d134      	bne.n	8008db8 <_vfiprintf_r+0x1b0>
 8008d4e:	9b03      	ldr	r3, [sp, #12]
 8008d50:	1d1a      	adds	r2, r3, #4
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	9203      	str	r2, [sp, #12]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	bfb8      	it	lt
 8008d5a:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d5e:	3402      	adds	r4, #2
 8008d60:	9305      	str	r3, [sp, #20]
 8008d62:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008e38 <_vfiprintf_r+0x230>
 8008d66:	7821      	ldrb	r1, [r4, #0]
 8008d68:	2203      	movs	r2, #3
 8008d6a:	4650      	mov	r0, sl
 8008d6c:	f7f7 fa30 	bl	80001d0 <memchr>
 8008d70:	b138      	cbz	r0, 8008d82 <_vfiprintf_r+0x17a>
 8008d72:	9b04      	ldr	r3, [sp, #16]
 8008d74:	eba0 000a 	sub.w	r0, r0, sl
 8008d78:	2240      	movs	r2, #64	; 0x40
 8008d7a:	4082      	lsls	r2, r0
 8008d7c:	4313      	orrs	r3, r2
 8008d7e:	3401      	adds	r4, #1
 8008d80:	9304      	str	r3, [sp, #16]
 8008d82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d86:	4829      	ldr	r0, [pc, #164]	; (8008e2c <_vfiprintf_r+0x224>)
 8008d88:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d8c:	2206      	movs	r2, #6
 8008d8e:	f7f7 fa1f 	bl	80001d0 <memchr>
 8008d92:	2800      	cmp	r0, #0
 8008d94:	d03f      	beq.n	8008e16 <_vfiprintf_r+0x20e>
 8008d96:	4b26      	ldr	r3, [pc, #152]	; (8008e30 <_vfiprintf_r+0x228>)
 8008d98:	bb1b      	cbnz	r3, 8008de2 <_vfiprintf_r+0x1da>
 8008d9a:	9b03      	ldr	r3, [sp, #12]
 8008d9c:	3307      	adds	r3, #7
 8008d9e:	f023 0307 	bic.w	r3, r3, #7
 8008da2:	3308      	adds	r3, #8
 8008da4:	9303      	str	r3, [sp, #12]
 8008da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008da8:	443b      	add	r3, r7
 8008daa:	9309      	str	r3, [sp, #36]	; 0x24
 8008dac:	e768      	b.n	8008c80 <_vfiprintf_r+0x78>
 8008dae:	fb0c 3202 	mla	r2, ip, r2, r3
 8008db2:	460c      	mov	r4, r1
 8008db4:	2001      	movs	r0, #1
 8008db6:	e7a6      	b.n	8008d06 <_vfiprintf_r+0xfe>
 8008db8:	2300      	movs	r3, #0
 8008dba:	3401      	adds	r4, #1
 8008dbc:	9305      	str	r3, [sp, #20]
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	f04f 0c0a 	mov.w	ip, #10
 8008dc4:	4620      	mov	r0, r4
 8008dc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dca:	3a30      	subs	r2, #48	; 0x30
 8008dcc:	2a09      	cmp	r2, #9
 8008dce:	d903      	bls.n	8008dd8 <_vfiprintf_r+0x1d0>
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d0c6      	beq.n	8008d62 <_vfiprintf_r+0x15a>
 8008dd4:	9105      	str	r1, [sp, #20]
 8008dd6:	e7c4      	b.n	8008d62 <_vfiprintf_r+0x15a>
 8008dd8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ddc:	4604      	mov	r4, r0
 8008dde:	2301      	movs	r3, #1
 8008de0:	e7f0      	b.n	8008dc4 <_vfiprintf_r+0x1bc>
 8008de2:	ab03      	add	r3, sp, #12
 8008de4:	9300      	str	r3, [sp, #0]
 8008de6:	462a      	mov	r2, r5
 8008de8:	4b12      	ldr	r3, [pc, #72]	; (8008e34 <_vfiprintf_r+0x22c>)
 8008dea:	a904      	add	r1, sp, #16
 8008dec:	4630      	mov	r0, r6
 8008dee:	f7fd fdef 	bl	80069d0 <_printf_float>
 8008df2:	4607      	mov	r7, r0
 8008df4:	1c78      	adds	r0, r7, #1
 8008df6:	d1d6      	bne.n	8008da6 <_vfiprintf_r+0x19e>
 8008df8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008dfa:	07d9      	lsls	r1, r3, #31
 8008dfc:	d405      	bmi.n	8008e0a <_vfiprintf_r+0x202>
 8008dfe:	89ab      	ldrh	r3, [r5, #12]
 8008e00:	059a      	lsls	r2, r3, #22
 8008e02:	d402      	bmi.n	8008e0a <_vfiprintf_r+0x202>
 8008e04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e06:	f7fe fb6e 	bl	80074e6 <__retarget_lock_release_recursive>
 8008e0a:	89ab      	ldrh	r3, [r5, #12]
 8008e0c:	065b      	lsls	r3, r3, #25
 8008e0e:	f53f af1d 	bmi.w	8008c4c <_vfiprintf_r+0x44>
 8008e12:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e14:	e71c      	b.n	8008c50 <_vfiprintf_r+0x48>
 8008e16:	ab03      	add	r3, sp, #12
 8008e18:	9300      	str	r3, [sp, #0]
 8008e1a:	462a      	mov	r2, r5
 8008e1c:	4b05      	ldr	r3, [pc, #20]	; (8008e34 <_vfiprintf_r+0x22c>)
 8008e1e:	a904      	add	r1, sp, #16
 8008e20:	4630      	mov	r0, r6
 8008e22:	f7fe f879 	bl	8006f18 <_printf_i>
 8008e26:	e7e4      	b.n	8008df2 <_vfiprintf_r+0x1ea>
 8008e28:	0800940b 	.word	0x0800940b
 8008e2c:	08009415 	.word	0x08009415
 8008e30:	080069d1 	.word	0x080069d1
 8008e34:	08008be3 	.word	0x08008be3
 8008e38:	08009411 	.word	0x08009411

08008e3c <__swbuf_r>:
 8008e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3e:	460e      	mov	r6, r1
 8008e40:	4614      	mov	r4, r2
 8008e42:	4605      	mov	r5, r0
 8008e44:	b118      	cbz	r0, 8008e4e <__swbuf_r+0x12>
 8008e46:	6a03      	ldr	r3, [r0, #32]
 8008e48:	b90b      	cbnz	r3, 8008e4e <__swbuf_r+0x12>
 8008e4a:	f7fe fa01 	bl	8007250 <__sinit>
 8008e4e:	69a3      	ldr	r3, [r4, #24]
 8008e50:	60a3      	str	r3, [r4, #8]
 8008e52:	89a3      	ldrh	r3, [r4, #12]
 8008e54:	071a      	lsls	r2, r3, #28
 8008e56:	d525      	bpl.n	8008ea4 <__swbuf_r+0x68>
 8008e58:	6923      	ldr	r3, [r4, #16]
 8008e5a:	b31b      	cbz	r3, 8008ea4 <__swbuf_r+0x68>
 8008e5c:	6823      	ldr	r3, [r4, #0]
 8008e5e:	6922      	ldr	r2, [r4, #16]
 8008e60:	1a98      	subs	r0, r3, r2
 8008e62:	6963      	ldr	r3, [r4, #20]
 8008e64:	b2f6      	uxtb	r6, r6
 8008e66:	4283      	cmp	r3, r0
 8008e68:	4637      	mov	r7, r6
 8008e6a:	dc04      	bgt.n	8008e76 <__swbuf_r+0x3a>
 8008e6c:	4621      	mov	r1, r4
 8008e6e:	4628      	mov	r0, r5
 8008e70:	f7ff fe12 	bl	8008a98 <_fflush_r>
 8008e74:	b9e0      	cbnz	r0, 8008eb0 <__swbuf_r+0x74>
 8008e76:	68a3      	ldr	r3, [r4, #8]
 8008e78:	3b01      	subs	r3, #1
 8008e7a:	60a3      	str	r3, [r4, #8]
 8008e7c:	6823      	ldr	r3, [r4, #0]
 8008e7e:	1c5a      	adds	r2, r3, #1
 8008e80:	6022      	str	r2, [r4, #0]
 8008e82:	701e      	strb	r6, [r3, #0]
 8008e84:	6962      	ldr	r2, [r4, #20]
 8008e86:	1c43      	adds	r3, r0, #1
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d004      	beq.n	8008e96 <__swbuf_r+0x5a>
 8008e8c:	89a3      	ldrh	r3, [r4, #12]
 8008e8e:	07db      	lsls	r3, r3, #31
 8008e90:	d506      	bpl.n	8008ea0 <__swbuf_r+0x64>
 8008e92:	2e0a      	cmp	r6, #10
 8008e94:	d104      	bne.n	8008ea0 <__swbuf_r+0x64>
 8008e96:	4621      	mov	r1, r4
 8008e98:	4628      	mov	r0, r5
 8008e9a:	f7ff fdfd 	bl	8008a98 <_fflush_r>
 8008e9e:	b938      	cbnz	r0, 8008eb0 <__swbuf_r+0x74>
 8008ea0:	4638      	mov	r0, r7
 8008ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ea4:	4621      	mov	r1, r4
 8008ea6:	4628      	mov	r0, r5
 8008ea8:	f000 f806 	bl	8008eb8 <__swsetup_r>
 8008eac:	2800      	cmp	r0, #0
 8008eae:	d0d5      	beq.n	8008e5c <__swbuf_r+0x20>
 8008eb0:	f04f 37ff 	mov.w	r7, #4294967295
 8008eb4:	e7f4      	b.n	8008ea0 <__swbuf_r+0x64>
	...

08008eb8 <__swsetup_r>:
 8008eb8:	b538      	push	{r3, r4, r5, lr}
 8008eba:	4b2a      	ldr	r3, [pc, #168]	; (8008f64 <__swsetup_r+0xac>)
 8008ebc:	4605      	mov	r5, r0
 8008ebe:	6818      	ldr	r0, [r3, #0]
 8008ec0:	460c      	mov	r4, r1
 8008ec2:	b118      	cbz	r0, 8008ecc <__swsetup_r+0x14>
 8008ec4:	6a03      	ldr	r3, [r0, #32]
 8008ec6:	b90b      	cbnz	r3, 8008ecc <__swsetup_r+0x14>
 8008ec8:	f7fe f9c2 	bl	8007250 <__sinit>
 8008ecc:	89a3      	ldrh	r3, [r4, #12]
 8008ece:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ed2:	0718      	lsls	r0, r3, #28
 8008ed4:	d422      	bmi.n	8008f1c <__swsetup_r+0x64>
 8008ed6:	06d9      	lsls	r1, r3, #27
 8008ed8:	d407      	bmi.n	8008eea <__swsetup_r+0x32>
 8008eda:	2309      	movs	r3, #9
 8008edc:	602b      	str	r3, [r5, #0]
 8008ede:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008ee2:	81a3      	strh	r3, [r4, #12]
 8008ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee8:	e034      	b.n	8008f54 <__swsetup_r+0x9c>
 8008eea:	0758      	lsls	r0, r3, #29
 8008eec:	d512      	bpl.n	8008f14 <__swsetup_r+0x5c>
 8008eee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ef0:	b141      	cbz	r1, 8008f04 <__swsetup_r+0x4c>
 8008ef2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ef6:	4299      	cmp	r1, r3
 8008ef8:	d002      	beq.n	8008f00 <__swsetup_r+0x48>
 8008efa:	4628      	mov	r0, r5
 8008efc:	f7ff f97e 	bl	80081fc <_free_r>
 8008f00:	2300      	movs	r3, #0
 8008f02:	6363      	str	r3, [r4, #52]	; 0x34
 8008f04:	89a3      	ldrh	r3, [r4, #12]
 8008f06:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008f0a:	81a3      	strh	r3, [r4, #12]
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	6063      	str	r3, [r4, #4]
 8008f10:	6923      	ldr	r3, [r4, #16]
 8008f12:	6023      	str	r3, [r4, #0]
 8008f14:	89a3      	ldrh	r3, [r4, #12]
 8008f16:	f043 0308 	orr.w	r3, r3, #8
 8008f1a:	81a3      	strh	r3, [r4, #12]
 8008f1c:	6923      	ldr	r3, [r4, #16]
 8008f1e:	b94b      	cbnz	r3, 8008f34 <__swsetup_r+0x7c>
 8008f20:	89a3      	ldrh	r3, [r4, #12]
 8008f22:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008f26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f2a:	d003      	beq.n	8008f34 <__swsetup_r+0x7c>
 8008f2c:	4621      	mov	r1, r4
 8008f2e:	4628      	mov	r0, r5
 8008f30:	f000 f840 	bl	8008fb4 <__smakebuf_r>
 8008f34:	89a0      	ldrh	r0, [r4, #12]
 8008f36:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f3a:	f010 0301 	ands.w	r3, r0, #1
 8008f3e:	d00a      	beq.n	8008f56 <__swsetup_r+0x9e>
 8008f40:	2300      	movs	r3, #0
 8008f42:	60a3      	str	r3, [r4, #8]
 8008f44:	6963      	ldr	r3, [r4, #20]
 8008f46:	425b      	negs	r3, r3
 8008f48:	61a3      	str	r3, [r4, #24]
 8008f4a:	6923      	ldr	r3, [r4, #16]
 8008f4c:	b943      	cbnz	r3, 8008f60 <__swsetup_r+0xa8>
 8008f4e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008f52:	d1c4      	bne.n	8008ede <__swsetup_r+0x26>
 8008f54:	bd38      	pop	{r3, r4, r5, pc}
 8008f56:	0781      	lsls	r1, r0, #30
 8008f58:	bf58      	it	pl
 8008f5a:	6963      	ldrpl	r3, [r4, #20]
 8008f5c:	60a3      	str	r3, [r4, #8]
 8008f5e:	e7f4      	b.n	8008f4a <__swsetup_r+0x92>
 8008f60:	2000      	movs	r0, #0
 8008f62:	e7f7      	b.n	8008f54 <__swsetup_r+0x9c>
 8008f64:	20000068 	.word	0x20000068

08008f68 <__swhatbuf_r>:
 8008f68:	b570      	push	{r4, r5, r6, lr}
 8008f6a:	460c      	mov	r4, r1
 8008f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f70:	2900      	cmp	r1, #0
 8008f72:	b096      	sub	sp, #88	; 0x58
 8008f74:	4615      	mov	r5, r2
 8008f76:	461e      	mov	r6, r3
 8008f78:	da0d      	bge.n	8008f96 <__swhatbuf_r+0x2e>
 8008f7a:	89a3      	ldrh	r3, [r4, #12]
 8008f7c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008f80:	f04f 0100 	mov.w	r1, #0
 8008f84:	bf0c      	ite	eq
 8008f86:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008f8a:	2340      	movne	r3, #64	; 0x40
 8008f8c:	2000      	movs	r0, #0
 8008f8e:	6031      	str	r1, [r6, #0]
 8008f90:	602b      	str	r3, [r5, #0]
 8008f92:	b016      	add	sp, #88	; 0x58
 8008f94:	bd70      	pop	{r4, r5, r6, pc}
 8008f96:	466a      	mov	r2, sp
 8008f98:	f000 f848 	bl	800902c <_fstat_r>
 8008f9c:	2800      	cmp	r0, #0
 8008f9e:	dbec      	blt.n	8008f7a <__swhatbuf_r+0x12>
 8008fa0:	9901      	ldr	r1, [sp, #4]
 8008fa2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008fa6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008faa:	4259      	negs	r1, r3
 8008fac:	4159      	adcs	r1, r3
 8008fae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008fb2:	e7eb      	b.n	8008f8c <__swhatbuf_r+0x24>

08008fb4 <__smakebuf_r>:
 8008fb4:	898b      	ldrh	r3, [r1, #12]
 8008fb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008fb8:	079d      	lsls	r5, r3, #30
 8008fba:	4606      	mov	r6, r0
 8008fbc:	460c      	mov	r4, r1
 8008fbe:	d507      	bpl.n	8008fd0 <__smakebuf_r+0x1c>
 8008fc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008fc4:	6023      	str	r3, [r4, #0]
 8008fc6:	6123      	str	r3, [r4, #16]
 8008fc8:	2301      	movs	r3, #1
 8008fca:	6163      	str	r3, [r4, #20]
 8008fcc:	b002      	add	sp, #8
 8008fce:	bd70      	pop	{r4, r5, r6, pc}
 8008fd0:	ab01      	add	r3, sp, #4
 8008fd2:	466a      	mov	r2, sp
 8008fd4:	f7ff ffc8 	bl	8008f68 <__swhatbuf_r>
 8008fd8:	9900      	ldr	r1, [sp, #0]
 8008fda:	4605      	mov	r5, r0
 8008fdc:	4630      	mov	r0, r6
 8008fde:	f7fd fbcb 	bl	8006778 <_malloc_r>
 8008fe2:	b948      	cbnz	r0, 8008ff8 <__smakebuf_r+0x44>
 8008fe4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fe8:	059a      	lsls	r2, r3, #22
 8008fea:	d4ef      	bmi.n	8008fcc <__smakebuf_r+0x18>
 8008fec:	f023 0303 	bic.w	r3, r3, #3
 8008ff0:	f043 0302 	orr.w	r3, r3, #2
 8008ff4:	81a3      	strh	r3, [r4, #12]
 8008ff6:	e7e3      	b.n	8008fc0 <__smakebuf_r+0xc>
 8008ff8:	89a3      	ldrh	r3, [r4, #12]
 8008ffa:	6020      	str	r0, [r4, #0]
 8008ffc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009000:	81a3      	strh	r3, [r4, #12]
 8009002:	9b00      	ldr	r3, [sp, #0]
 8009004:	6163      	str	r3, [r4, #20]
 8009006:	9b01      	ldr	r3, [sp, #4]
 8009008:	6120      	str	r0, [r4, #16]
 800900a:	b15b      	cbz	r3, 8009024 <__smakebuf_r+0x70>
 800900c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009010:	4630      	mov	r0, r6
 8009012:	f000 f81d 	bl	8009050 <_isatty_r>
 8009016:	b128      	cbz	r0, 8009024 <__smakebuf_r+0x70>
 8009018:	89a3      	ldrh	r3, [r4, #12]
 800901a:	f023 0303 	bic.w	r3, r3, #3
 800901e:	f043 0301 	orr.w	r3, r3, #1
 8009022:	81a3      	strh	r3, [r4, #12]
 8009024:	89a3      	ldrh	r3, [r4, #12]
 8009026:	431d      	orrs	r5, r3
 8009028:	81a5      	strh	r5, [r4, #12]
 800902a:	e7cf      	b.n	8008fcc <__smakebuf_r+0x18>

0800902c <_fstat_r>:
 800902c:	b538      	push	{r3, r4, r5, lr}
 800902e:	4d07      	ldr	r5, [pc, #28]	; (800904c <_fstat_r+0x20>)
 8009030:	2300      	movs	r3, #0
 8009032:	4604      	mov	r4, r0
 8009034:	4608      	mov	r0, r1
 8009036:	4611      	mov	r1, r2
 8009038:	602b      	str	r3, [r5, #0]
 800903a:	f7f8 ffbe 	bl	8001fba <_fstat>
 800903e:	1c43      	adds	r3, r0, #1
 8009040:	d102      	bne.n	8009048 <_fstat_r+0x1c>
 8009042:	682b      	ldr	r3, [r5, #0]
 8009044:	b103      	cbz	r3, 8009048 <_fstat_r+0x1c>
 8009046:	6023      	str	r3, [r4, #0]
 8009048:	bd38      	pop	{r3, r4, r5, pc}
 800904a:	bf00      	nop
 800904c:	20000714 	.word	0x20000714

08009050 <_isatty_r>:
 8009050:	b538      	push	{r3, r4, r5, lr}
 8009052:	4d06      	ldr	r5, [pc, #24]	; (800906c <_isatty_r+0x1c>)
 8009054:	2300      	movs	r3, #0
 8009056:	4604      	mov	r4, r0
 8009058:	4608      	mov	r0, r1
 800905a:	602b      	str	r3, [r5, #0]
 800905c:	f7f8 ffbd 	bl	8001fda <_isatty>
 8009060:	1c43      	adds	r3, r0, #1
 8009062:	d102      	bne.n	800906a <_isatty_r+0x1a>
 8009064:	682b      	ldr	r3, [r5, #0]
 8009066:	b103      	cbz	r3, 800906a <_isatty_r+0x1a>
 8009068:	6023      	str	r3, [r4, #0]
 800906a:	bd38      	pop	{r3, r4, r5, pc}
 800906c:	20000714 	.word	0x20000714

08009070 <_init>:
 8009070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009072:	bf00      	nop
 8009074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009076:	bc08      	pop	{r3}
 8009078:	469e      	mov	lr, r3
 800907a:	4770      	bx	lr

0800907c <_fini>:
 800907c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800907e:	bf00      	nop
 8009080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009082:	bc08      	pop	{r3}
 8009084:	469e      	mov	lr, r3
 8009086:	4770      	bx	lr
