{
	"vid": "130",
	"vname": "インテル",
	"vcpe": "cpe:/:intel",
	"pid": "42306",
	"pname": "FPGA SDK for OpenCL",
	"pcpe": "cpe:/a:intel:field_programmable_gate_array_software_development_kit_for_opencl"
}
