Running: xsim.dir/uart_testbench_time_synth/xsimk.exe -simmode gui -wdb uart_testbench_time_synth.wdb -simrunnum 0 -socket 54026
Design successfully loaded
Design Loading Memory Usage: 9564 KB (Peak: 9564 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 19588 KB (Peak: 19588 KB)
Simulation CPU Usage: 25609 ms
