`timescale 1ns / 1ps

module pp_position_ram(
    input  logic         clk,
    input  logic         wea,
    input  logic [ 9:0]  addra,
    input  logic [ 9:0]  addrb,
    input  logic [20:0]  dina,
    output logic [20:0]  doutb
    );
endmodule
