#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 11 10:28:19 2023
# Process ID: 9604
# Current directory: C:/Users/ap576391/Documents/TPBrost/tp4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1248 C:\Users\ap576391\Documents\TPBrost\tp4\tp4.xpr
# Log file: C:/Users/ap576391/Documents/TPBrost/tp4/vivado.log
# Journal file: C:/Users/ap576391/Documents/TPBrost/tp4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ap576391/Documents/TPBrost/tp4/tp4.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {5 1474 220} [get_bd_cells axi_uartlite_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_100 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_100 (100 MHz)} Master {/jtag_axi_0/M_AXI} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
connect_bd_net [get_bd_pins axi_uartlite_0/rx] [get_bd_pins axi_uartlite_0/tx]
validate_bd_design
reset_target all [get_files  C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_util_vector_logic_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all system_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all system_jtag_axi_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_1] }
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_proc_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all system_axi_uartlite_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_xbar_0_synth_1 system_timer_0_0_synth_1 system_axi_uartlite_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd] -directory C:/Users/ap576391/Documents/TPBrost/tp4/tp4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ap576391/Documents/TPBrost/tp4/tp4.ip_user_files -ipstatic_source_dir C:/Users/ap576391/Documents/TPBrost/tp4/tp4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ap576391/Documents/TPBrost/tp4/tp4.cache/compile_simlib/modelsim} {questa=C:/Users/ap576391/Documents/TPBrost/tp4/tp4.cache/compile_simlib/questa} {riviera=C:/Users/ap576391/Documents/TPBrost/tp4/tp4.cache/compile_simlib/riviera} {activehdl=C:/Users/ap576391/Documents/TPBrost/tp4/tp4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/ap576391/Documents/TPBrost/tp4/Question1.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
delete_bd_objs [get_bd_intf_nets proc_0_m_axi_port_r] [get_bd_cells proc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_100 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
regenerate_bd_layout
validate_bd_design
assign_bd_address
save_bd_design
reset_run synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/ap576391/Documents/TPBrost/tp4/Question1.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd}
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/rx] [get_bd_pins axi_uartlite_0/tx]
endgroup
set_property name rx [get_bd_ports rx_0]
set_property name tx [get_bd_ports tx_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:proc:1.1 proc_0
endgroup
delete_bd_objs [get_bd_cells proc_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
add_files -norecurse C:/Users/ap576391/Documents/TPBrost/tp4/interface_axi.vhd
update_compile_order -fileset sources_1
set_property location {-11 733} [get_bd_ports rx]
regenerate_bd_layout
create_bd_cell -type module -reference interface_AXI interface_AXI_0
close [ open C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/new/pwm.vhd w ]
add_files C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/new/pwm.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd w ]
add_files -fileset sim_1 C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PWM_Controller_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
save_bd_design
launch_simulation
source PWM_Controller_TB.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
source PWM_Controller_TB.tcl
close_sim
launch_simulation
source PWM_Controller_TB.tcl
relaunch_sim
relaunch_sim
close_sim
