<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>transmitter</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.531</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>931</Best-caseLatency>
            <Average-caseLatency>931</Average-caseLatency>
            <Worst-caseLatency>931</Worst-caseLatency>
            <Best-caseRealTimeLatency>9.310 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>9.310 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>9.310 us</Worst-caseRealTimeLatency>
            <Interval-min>932</Interval-min>
            <Interval-max>932</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_36_1>
                <Slack>7.30</Slack>
                <TripCount>50</TripCount>
                <Latency>50</Latency>
                <AbsoluteTimeLatency>500</AbsoluteTimeLatency>
                <IterationLatency>1</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_36_1>
            <VITIS_LOOP_173_12>
                <Slack>7.30</Slack>
                <TripCount>164</TripCount>
                <Latency>492</Latency>
                <AbsoluteTimeLatency>4920</AbsoluteTimeLatency>
                <IterationLatency>3</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_173_12>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <FF>8267</FF>
            <LUT>8304</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>transmitter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>transmitter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>transmitter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_i_TDATA</name>
            <Object>input_i_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_i_TVALID</name>
            <Object>input_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_i_TREADY</name>
            <Object>input_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_i_TDEST</name>
            <Object>input_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_i_TKEEP</name>
            <Object>input_i_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_i_TSTRB</name>
            <Object>input_i_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_i_TUSER</name>
            <Object>input_i_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_i_TLAST</name>
            <Object>input_i_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_i_TID</name>
            <Object>input_i_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_q_TDATA</name>
            <Object>input_q_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_q_TVALID</name>
            <Object>input_q_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_q_TREADY</name>
            <Object>input_q_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_q_TDEST</name>
            <Object>input_q_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_q_TKEEP</name>
            <Object>input_q_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_q_TSTRB</name>
            <Object>input_q_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_q_TUSER</name>
            <Object>input_q_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_q_TLAST</name>
            <Object>input_q_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_q_TID</name>
            <Object>input_q_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TDATA</name>
            <Object>output_i_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TVALID</name>
            <Object>output_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TREADY</name>
            <Object>output_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TDEST</name>
            <Object>output_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TKEEP</name>
            <Object>output_i_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TSTRB</name>
            <Object>output_i_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TUSER</name>
            <Object>output_i_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TLAST</name>
            <Object>output_i_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TID</name>
            <Object>output_i_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TDATA</name>
            <Object>output_q_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TVALID</name>
            <Object>output_q_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TREADY</name>
            <Object>output_q_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TDEST</name>
            <Object>output_q_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TKEEP</name>
            <Object>output_q_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TSTRB</name>
            <Object>output_q_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TUSER</name>
            <Object>output_q_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TLAST</name>
            <Object>output_q_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TID</name>
            <Object>output_q_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>transmitter</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_transmitter_Pipeline_VITIS_LOOP_64_2_fu_5326</InstName>
                    <ModuleName>transmitter_Pipeline_VITIS_LOOP_64_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5326</ID>
                    <BindInstances>add_ln64_fu_1440_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_transmitter_Pipeline_VITIS_LOOP_81_3_fu_5430</InstName>
                    <ModuleName>transmitter_Pipeline_VITIS_LOOP_81_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5430</ID>
                    <BindInstances>add_ln84_fu_1978_p2 add_ln81_fu_2644_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_transmitter_Pipeline_VITIS_LOOP_93_5_fu_5590</InstName>
                    <ModuleName>transmitter_Pipeline_VITIS_LOOP_93_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5590</ID>
                    <BindInstances>add_ln96_fu_2009_p2 add_ln93_fu_2680_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_transmitter_Pipeline_VITIS_LOOP_108_6_fu_5751</InstName>
                    <ModuleName>transmitter_Pipeline_VITIS_LOOP_108_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5751</ID>
                    <BindInstances>add_ln108_fu_4448_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>real_output_U imag_output_U add_ln36_fu_6181_p2 add_ln173_fu_10730_p2 state_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>transmitter_Pipeline_VITIS_LOOP_64_2</Name>
            <Loops>
                <VITIS_LOOP_64_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.413</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_2>
                        <Name>VITIS_LOOP_64_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1608</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>268</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_1440_p2" SOURCE="tx_src/transmitter.cpp:64" URAM="0" VARIABLE="add_ln64"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>transmitter_Pipeline_VITIS_LOOP_81_3</Name>
            <Loops>
                <VITIS_LOOP_81_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.132</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_3>
                        <Name>VITIS_LOOP_81_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_81_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>121</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>368</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_1978_p2" SOURCE="tx_src/transmitter.cpp:84" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_2644_p2" SOURCE="tx_src/transmitter.cpp:81" URAM="0" VARIABLE="add_ln81"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>transmitter_Pipeline_VITIS_LOOP_93_5</Name>
            <Loops>
                <VITIS_LOOP_93_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.132</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_93_5>
                        <Name>VITIS_LOOP_93_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_93_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>122</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>368</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_2009_p2" SOURCE="tx_src/transmitter.cpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_2680_p2" SOURCE="tx_src/transmitter.cpp:93" URAM="0" VARIABLE="add_ln93"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>transmitter_Pipeline_VITIS_LOOP_108_6</Name>
            <Loops>
                <VITIS_LOOP_108_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.531</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>202</Best-caseLatency>
                    <Average-caseLatency>202</Average-caseLatency>
                    <Worst-caseLatency>202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_108_6>
                        <Name>VITIS_LOOP_108_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>100</TripCount>
                        <Latency>200</Latency>
                        <AbsoluteTimeLatency>2.000 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_108_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3027</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3095</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_4448_p2" SOURCE="tx_src/transmitter.cpp:108" URAM="0" VARIABLE="add_ln108"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>transmitter</Name>
            <Loops>
                <VITIS_LOOP_36_1/>
                <VITIS_LOOP_173_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.531</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>931</Best-caseLatency>
                    <Average-caseLatency>931</Average-caseLatency>
                    <Worst-caseLatency>931</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>932</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_1>
                        <Name>VITIS_LOOP_36_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_1>
                    <VITIS_LOOP_173_12>
                        <Name>VITIS_LOOP_173_12</Name>
                        <Slack>7.30</Slack>
                        <TripCount>164</TripCount>
                        <Latency>492</Latency>
                        <AbsoluteTimeLatency>4.920 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_173_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>8267</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>8304</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="real_output_U" SOURCE="" URAM="0" VARIABLE="real_output"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="imag_output_U" SOURCE="" URAM="0" VARIABLE="imag_output"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_6181_p2" SOURCE="tx_src/transmitter.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_173_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_10730_p2" SOURCE="tx_src/transmitter.cpp:173" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="state_U" SOURCE="" URAM="0" VARIABLE="state"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_i" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;16&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="input_i" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_q" index="1" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;16&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="input_q" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_i" index="2" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;16&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="output_i" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_q" index="3" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;16&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="output_q" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:input_i:input_q:output_i:output_q</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_i" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="input_i_">
            <ports>
                <port>input_i_TDATA</port>
                <port>input_i_TDEST</port>
                <port>input_i_TID</port>
                <port>input_i_TKEEP</port>
                <port>input_i_TLAST</port>
                <port>input_i_TREADY</port>
                <port>input_i_TSTRB</port>
                <port>input_i_TUSER</port>
                <port>input_i_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="input_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_q" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="input_q_">
            <ports>
                <port>input_q_TDATA</port>
                <port>input_q_TDEST</port>
                <port>input_q_TID</port>
                <port>input_q_TKEEP</port>
                <port>input_q_TLAST</port>
                <port>input_q_TREADY</port>
                <port>input_q_TSTRB</port>
                <port>input_q_TUSER</port>
                <port>input_q_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="input_q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_i" type="axi4stream" busTypeName="axis" mode="master" dataWidth="16" portPrefix="output_i_">
            <ports>
                <port>output_i_TDATA</port>
                <port>output_i_TDEST</port>
                <port>output_i_TID</port>
                <port>output_i_TKEEP</port>
                <port>output_i_TLAST</port>
                <port>output_i_TREADY</port>
                <port>output_i_TSTRB</port>
                <port>output_i_TUSER</port>
                <port>output_i_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="output_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_q" type="axi4stream" busTypeName="axis" mode="master" dataWidth="16" portPrefix="output_q_">
            <ports>
                <port>output_q_TDATA</port>
                <port>output_q_TDEST</port>
                <port>output_q_TID</port>
                <port>output_q_TKEEP</port>
                <port>output_q_TLAST</port>
                <port>output_q_TREADY</port>
                <port>output_q_TSTRB</port>
                <port>output_q_TUSER</port>
                <port>output_q_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="output_q"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_control">32, 4, , , , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="input_i">both, 16, 6, 5, 2, 1, 1, 2, 2, 1, </column>
                    <column name="input_q">both, 16, 6, 5, 2, 1, 1, 2, 2, 1, </column>
                    <column name="output_i">both, 16, 6, 5, 2, 1, 1, 2, 2, 1, </column>
                    <column name="output_q">both, 16, 6, 5, 2, 1, 1, 2, 2, 1, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_i">in, stream&lt;hls::axis&lt;ap_int&lt;16&gt; 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="input_q">in, stream&lt;hls::axis&lt;ap_int&lt;16&gt; 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="output_i">out, stream&lt;hls::axis&lt;ap_int&lt;16&gt; 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="output_q">out, stream&lt;hls::axis&lt;ap_int&lt;16&gt; 2 5 6&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input_i">input_i, interface, , </column>
                    <column name="input_q">input_q, interface, , </column>
                    <column name="output_i">output_i, interface, , </column>
                    <column name="output_q">output_q, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="tx_src/transmitter.cpp:23" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="tx_src/transmitter.cpp:24" status="valid" parentFunction="transmitter" variable="input_i,input_q,output_i,output_q" isDirective="0" options="mode=axis port=input_i,input_q,output_i,output_q"/>
        <Pragma type="interface" location="tx_src/transmitter.cpp:25" status="valid" parentFunction="transmitter" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:46" status="valid" parentFunction="transmitter" variable="cos_coefficients_table" isDirective="0" options="variable=cos_coefficients_table complete"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:47" status="valid" parentFunction="transmitter" variable="sin_coefficients_table" isDirective="0" options="variable=sin_coefficients_table complete"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:48" status="valid" parentFunction="transmitter" variable="h" isDirective="0" options="variable=h complete"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:49" status="valid" parentFunction="transmitter" variable="Ga" isDirective="0" options="variable=Ga complete"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:50" status="valid" parentFunction="transmitter" variable="Gb" isDirective="0" options="variable=Gb complete"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:51" status="valid" parentFunction="transmitter" variable="pnGenSequence" isDirective="0" options="variable=pnGenSequence complete"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:62" status="valid" parentFunction="transmitter" variable="scrambledDataI" isDirective="0" options="variable=scrambledDataI complete"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:63" status="valid" parentFunction="transmitter" variable="scrambledDataQ" isDirective="0" options="variable=scrambledDataQ complete"/>
        <Pragma type="pipeline" location="tx_src/transmitter.cpp:65" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="II=4"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:78" status="valid" parentFunction="transmitter" variable="encodedDataI" isDirective="0" options="variable=encodedDataI complete"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:79" status="valid" parentFunction="transmitter" variable="encodedDataQ" isDirective="0" options="variable=encodedDataQ complete"/>
        <Pragma type="pipeline" location="tx_src/transmitter.cpp:82" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="II=4"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:88" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=7"/>
        <Pragma type="pipeline" location="tx_src/transmitter.cpp:94" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="II=4"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:106" status="valid" parentFunction="transmitter" variable="qpskDataI" isDirective="0" options="variable=qpskDataI complete"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:107" status="valid" parentFunction="transmitter" variable="qpskDataQ" isDirective="0" options="variable=qpskDataQ complete"/>
        <Pragma type="pipeline" location="tx_src/transmitter.cpp:109" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="II=4"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:135" status="valid" parentFunction="transmitter" variable="preamble_qpsk" isDirective="0" options="variable=preamble_qpsk complete"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:137" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:143" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:151" status="valid" parentFunction="transmitter" variable="symbolsI" isDirective="0" options="variable=symbolsI complete"/>
        <Pragma type="array_partition" location="tx_src/transmitter.cpp:152" status="valid" parentFunction="transmitter" variable="symbolsQ" isDirective="0" options="variable=symbolsQ complete"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:154" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=64"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:160" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=128"/>
        <Pragma type="unroll" location="tx_src/transmitter.cpp:168" status="valid" parentFunction="transmitter" variable="" isDirective="0" options="factor=128"/>
    </PragmaReport>
</profile>

