
rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b660  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  0800b7f0  0800b7f0  0001b7f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bad0  0800bad0  00020350  2**0
                  CONTENTS
  4 .ARM          00000008  0800bad0  0800bad0  0001bad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bad8  0800bad8  00020350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bad8  0800bad8  0001bad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800badc  0800badc  0001badc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000350  20000000  0800bae0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b24  20000350  0800be30  00020350  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001e74  0800be30  00021e74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020350  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a9b2  00000000  00000000  00020380  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003786  00000000  00000000  0003ad32  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001340  00000000  00000000  0003e4b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011a8  00000000  00000000  0003f7f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000062d3  00000000  00000000  000409a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011660  00000000  00000000  00046c73  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c3a7c  00000000  00000000  000582d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011bd4f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059f8  00000000  00000000  0011bdcc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000350 	.word	0x20000350
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b7d8 	.word	0x0800b7d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000354 	.word	0x20000354
 80001cc:	0800b7d8 	.word	0x0800b7d8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <MPU6000_Init>:
 * INITIALISATION
 *
 */
uint8_t MPU6000_Init(MPU6000 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csAccPinBank, uint16_t csAccPin) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	60f8      	str	r0, [r7, #12]
 8000eb0:	60b9      	str	r1, [r7, #8]
 8000eb2:	607a      	str	r2, [r7, #4]
 8000eb4:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in struct */
	imu->spiHandle 		= spiHandle;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	68ba      	ldr	r2, [r7, #8]
 8000eba:	601a      	str	r2, [r3, #0]
	imu->csAccPinBank 	= csAccPinBank;
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	605a      	str	r2, [r3, #4]
	imu->csAccPin 		= csAccPin;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	887a      	ldrh	r2, [r7, #2]
 8000ec6:	819a      	strh	r2, [r3, #12]
	imu->csGyrPinBank	= csAccPinBank;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	609a      	str	r2, [r3, #8]
	imu->csGyrPin 		= csAccPin;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	887a      	ldrh	r2, [r7, #2]
 8000ed2:	81da      	strh	r2, [r3, #14]
	imu->accConversion  = 9.81998f / 2048.0f;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	4a5b      	ldr	r2, [pc, #364]	; (8001044 <MPU6000_Init+0x19c>)
 8000ed8:	641a      	str	r2, [r3, #64]	; 0x40
	imu->gyrConversion  = 1.0f / 16.4f;
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	4a5a      	ldr	r2, [pc, #360]	; (8001048 <MPU6000_Init+0x1a0>)
 8000ede:	645a      	str	r2, [r3, #68]	; 0x44
	imu->tempConversion = 1.0f / 340.0f;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	4a5a      	ldr	r2, [pc, #360]	; (800104c <MPU6000_Init+0x1a4>)
 8000ee4:	649a      	str	r2, [r3, #72]	; 0x48
	/* Clear DMA flags */
	imu->readingAcc = 0;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	2200      	movs	r2, #0
 8000eea:	741a      	strb	r2, [r3, #16]
	imu->readingGyr = 0;
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	2200      	movs	r2, #0
 8000ef0:	745a      	strb	r2, [r3, #17]
	/* Set gyroscope TX buffer for DMA */
	imu->gyrTxBuf[0] = MPU_RA_GYRO_XOUT_H | 0x80;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	22c3      	movs	r2, #195	; 0xc3
 8000ef6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* Set accelerometer TX buffer for DMA */
	imu->accTxBuf[0] = MPU_RA_ACCEL_XOUT_H | 0x80;
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	22bb      	movs	r2, #187	; 0xbb
 8000efe:	749a      	strb	r2, [r3, #18]

	uint8_t status = 0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	75fb      	strb	r3, [r7, #23]
	 * ACCELEROMETER
	 *
	 */

	/* Accelerometer requires rising edge on CSB at start-up to activate SPI */
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	6858      	ldr	r0, [r3, #4]
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	899b      	ldrh	r3, [r3, #12]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	4619      	mov	r1, r3
 8000f10:	f001 fdc4 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f14:	2001      	movs	r0, #1
 8000f16:	f000 ff85 	bl	8001e24 <HAL_Delay>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	6858      	ldr	r0, [r3, #4]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	899b      	ldrh	r3, [r3, #12]
 8000f22:	2201      	movs	r2, #1
 8000f24:	4619      	mov	r1, r3
 8000f26:	f001 fdb9 	bl	8002a9c <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000f2a:	2032      	movs	r0, #50	; 0x32
 8000f2c:	f000 ff7a 	bl	8001e24 <HAL_Delay>


	// reset the device configuration
	status += MPU6000_WriteAccRegister(imu, MPU_RA_PWR_MGMT_1, BIT_H_RESET);
 8000f30:	2280      	movs	r2, #128	; 0x80
 8000f32:	216b      	movs	r1, #107	; 0x6b
 8000f34:	68f8      	ldr	r0, [r7, #12]
 8000f36:	f000 f8c7 	bl	80010c8 <MPU6000_WriteAccRegister>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	7dfb      	ldrb	r3, [r7, #23]
 8000f40:	4413      	add	r3, r2
 8000f42:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 8000f44:	2064      	movs	r0, #100	; 0x64
 8000f46:	f000 ff6d 	bl	8001e24 <HAL_Delay>

    // reset the device signal paths
	status += MPU6000_WriteAccRegister(imu, MPU_RA_SIGNAL_PATH_RESET, BIT_GYRO | BIT_ACC | BIT_TEMP);
 8000f4a:	2207      	movs	r2, #7
 8000f4c:	2168      	movs	r1, #104	; 0x68
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f000 f8ba 	bl	80010c8 <MPU6000_WriteAccRegister>
 8000f54:	4603      	mov	r3, r0
 8000f56:	461a      	mov	r2, r3
 8000f58:	7dfb      	ldrb	r3, [r7, #23]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);  // datasheet specifies a 100ms delay after signal path reset
 8000f5e:	2064      	movs	r0, #100	; 0x64
 8000f60:	f000 ff60 	bl	8001e24 <HAL_Delay>

	/* Check chip ID */
	uint8_t chipID;
	status += MPU6000_ReadAccRegister(imu, MPU_RA_WHO_AM_I, &chipID);
 8000f64:	f107 0316 	add.w	r3, r7, #22
 8000f68:	461a      	mov	r2, r3
 8000f6a:	2175      	movs	r1, #117	; 0x75
 8000f6c:	68f8      	ldr	r0, [r7, #12]
 8000f6e:	f000 f86f 	bl	8001050 <MPU6000_ReadAccRegister>
 8000f72:	4603      	mov	r3, r0
 8000f74:	461a      	mov	r2, r3
 8000f76:	7dfb      	ldrb	r3, [r7, #23]
 8000f78:	4413      	add	r3, r2
 8000f7a:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x68) {

	//	return 0;

	}
	HAL_Delay(10);
 8000f7c:	200a      	movs	r0, #10
 8000f7e:	f000 ff51 	bl	8001e24 <HAL_Delay>

	/* Configure imu  */

	// Clock Source PPL with Z axis gyro reference
	status += MPU6000_WriteAccRegister(imu, MPU_RA_PWR_MGMT_1, MPU_CLK_SEL_PLLGYROZ);
 8000f82:	2203      	movs	r2, #3
 8000f84:	216b      	movs	r1, #107	; 0x6b
 8000f86:	68f8      	ldr	r0, [r7, #12]
 8000f88:	f000 f89e 	bl	80010c8 <MPU6000_WriteAccRegister>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	461a      	mov	r2, r3
 8000f90:	7dfb      	ldrb	r3, [r7, #23]
 8000f92:	4413      	add	r3, r2
 8000f94:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(15);
 8000f96:	200f      	movs	r0, #15
 8000f98:	f000 ff44 	bl	8001e24 <HAL_Delay>

    // Disable Primary I2C Interface
	status += MPU6000_WriteAccRegister(imu, MPU_RA_USER_CTRL, BIT_I2C_IF_DIS);
 8000f9c:	2210      	movs	r2, #16
 8000f9e:	216a      	movs	r1, #106	; 0x6a
 8000fa0:	68f8      	ldr	r0, [r7, #12]
 8000fa2:	f000 f891 	bl	80010c8 <MPU6000_WriteAccRegister>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	461a      	mov	r2, r3
 8000faa:	7dfb      	ldrb	r3, [r7, #23]
 8000fac:	4413      	add	r3, r2
 8000fae:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(15);
 8000fb0:	200f      	movs	r0, #15
 8000fb2:	f000 ff37 	bl	8001e24 <HAL_Delay>

    status += MPU6000_WriteAccRegister(imu, MPU_RA_PWR_MGMT_2, 0x00);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	216c      	movs	r1, #108	; 0x6c
 8000fba:	68f8      	ldr	r0, [r7, #12]
 8000fbc:	f000 f884 	bl	80010c8 <MPU6000_WriteAccRegister>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	7dfb      	ldrb	r3, [r7, #23]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(15);
 8000fca:	200f      	movs	r0, #15
 8000fcc:	f000 ff2a 	bl	8001e24 <HAL_Delay>

    // Accel Sample Rate 1kHz
    // Gyroscope Output Rate =  1kHz when the DLPF is enabled
    status += MPU6000_WriteAccRegister(imu, MPU_RA_SMPLRT_DIV, 0x00);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2119      	movs	r1, #25
 8000fd4:	68f8      	ldr	r0, [r7, #12]
 8000fd6:	f000 f877 	bl	80010c8 <MPU6000_WriteAccRegister>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	461a      	mov	r2, r3
 8000fde:	7dfb      	ldrb	r3, [r7, #23]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(15);
 8000fe4:	200f      	movs	r0, #15
 8000fe6:	f000 ff1d 	bl	8001e24 <HAL_Delay>

    // Gyro +/- 2000 DPS Full Scale
    status += MPU6000_WriteAccRegister(imu, MPU_RA_GYRO_CONFIG, INV_FSR_2000DPS << 3);
 8000fea:	2218      	movs	r2, #24
 8000fec:	211b      	movs	r1, #27
 8000fee:	68f8      	ldr	r0, [r7, #12]
 8000ff0:	f000 f86a 	bl	80010c8 <MPU6000_WriteAccRegister>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	7dfb      	ldrb	r3, [r7, #23]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(15);
 8000ffe:	200f      	movs	r0, #15
 8001000:	f000 ff10 	bl	8001e24 <HAL_Delay>

    // Accel +/- 16 G Full Scale
    status += MPU6000_WriteAccRegister(imu, MPU_RA_ACCEL_CONFIG, INV_FSR_16G << 3);
 8001004:	2218      	movs	r2, #24
 8001006:	211c      	movs	r1, #28
 8001008:	68f8      	ldr	r0, [r7, #12]
 800100a:	f000 f85d 	bl	80010c8 <MPU6000_WriteAccRegister>
 800100e:	4603      	mov	r3, r0
 8001010:	461a      	mov	r2, r3
 8001012:	7dfb      	ldrb	r3, [r7, #23]
 8001014:	4413      	add	r3, r2
 8001016:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(15);
 8001018:	200f      	movs	r0, #15
 800101a:	f000 ff03 	bl	8001e24 <HAL_Delay>

    status += MPU6000_WriteAccRegister(imu, MPU_RA_INT_PIN_CFG, 0 << 7 | 0 << 6 | 0 << 5 | 1 << 4 | 0 << 3 | 0 << 2 | 0 << 1 | 0 << 0);  // INT_ANYRD_2CLEAR
 800101e:	2210      	movs	r2, #16
 8001020:	2137      	movs	r1, #55	; 0x37
 8001022:	68f8      	ldr	r0, [r7, #12]
 8001024:	f000 f850 	bl	80010c8 <MPU6000_WriteAccRegister>
 8001028:	4603      	mov	r3, r0
 800102a:	461a      	mov	r2, r3
 800102c:	7dfb      	ldrb	r3, [r7, #23]
 800102e:	4413      	add	r3, r2
 8001030:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(15);
 8001032:	200f      	movs	r0, #15
 8001034:	f000 fef6 	bl	8001e24 <HAL_Delay>
    HAL_Delay(15);
#endif



	return status;
 8001038:	7dfb      	ldrb	r3, [r7, #23]

}
 800103a:	4618      	mov	r0, r3
 800103c:	3718      	adds	r7, #24
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	3b9d1ea3 	.word	0x3b9d1ea3
 8001048:	3d79c190 	.word	0x3d79c190
 800104c:	3b40c0c1 	.word	0x3b40c0c1

08001050 <MPU6000_ReadAccRegister>:
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

/* ACCELEROMETER READS ARE DIFFERENT TO GYROSCOPE READS. SEND ONE BYTE ADDRESS, READ ONE DUMMY BYTE, READ TRUE DATA !!! */
uint8_t MPU6000_ReadAccRegister(MPU6000 *imu, uint8_t regAddr, uint8_t *data) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af02      	add	r7, sp, #8
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	460b      	mov	r3, r1
 800105a:	607a      	str	r2, [r7, #4]
 800105c:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00};
 800105e:	7afb      	ldrb	r3, [r7, #11]
 8001060:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001064:	b2db      	uxtb	r3, r3
 8001066:	753b      	strb	r3, [r7, #20]
 8001068:	2300      	movs	r3, #0
 800106a:	757b      	strb	r3, [r7, #21]
	uint8_t rxBuf[2];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	6858      	ldr	r0, [r3, #4]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	899b      	ldrh	r3, [r3, #12]
 8001074:	2200      	movs	r2, #0
 8001076:	4619      	mov	r1, r3
 8001078:	f001 fd10 	bl	8002a9c <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	6818      	ldr	r0, [r3, #0]
 8001080:	f107 0210 	add.w	r2, r7, #16
 8001084:	f107 0114 	add.w	r1, r7, #20
 8001088:	f04f 33ff 	mov.w	r3, #4294967295
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2302      	movs	r3, #2
 8001090:	f003 fc8c 	bl	80049ac <HAL_SPI_TransmitReceive>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	bf0c      	ite	eq
 800109a:	2301      	moveq	r3, #1
 800109c:	2300      	movne	r3, #0
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	6858      	ldr	r0, [r3, #4]
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	899b      	ldrh	r3, [r3, #12]
 80010aa:	2201      	movs	r2, #1
 80010ac:	4619      	mov	r1, r3
 80010ae:	f001 fcf5 	bl	8002a9c <HAL_GPIO_WritePin>

	if (status == 1) {
 80010b2:	7dfb      	ldrb	r3, [r7, #23]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d102      	bne.n	80010be <MPU6000_ReadAccRegister+0x6e>

		*data = rxBuf[1];
 80010b8:	7c7a      	ldrb	r2, [r7, #17]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	701a      	strb	r2, [r3, #0]

	}

	return status;
 80010be:	7dfb      	ldrb	r3, [r7, #23]

}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3718      	adds	r7, #24
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <MPU6000_WriteAccRegister>:

	return status;

}

uint8_t MPU6000_WriteAccRegister(MPU6000 *imu, uint8_t regAddr, uint8_t data) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	460b      	mov	r3, r1
 80010d2:	70fb      	strb	r3, [r7, #3]
 80010d4:	4613      	mov	r3, r2
 80010d6:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 80010d8:	78fb      	ldrb	r3, [r7, #3]
 80010da:	733b      	strb	r3, [r7, #12]
 80010dc:	78bb      	ldrb	r3, [r7, #2]
 80010de:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6858      	ldr	r0, [r3, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	899b      	ldrh	r3, [r3, #12]
 80010e8:	2200      	movs	r2, #0
 80010ea:	4619      	mov	r1, r3
 80010ec:	f001 fcd6 	bl	8002a9c <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6818      	ldr	r0, [r3, #0]
 80010f4:	f107 010c 	add.w	r1, r7, #12
 80010f8:	f04f 33ff 	mov.w	r3, #4294967295
 80010fc:	2202      	movs	r2, #2
 80010fe:	f003 fb21 	bl	8004744 <HAL_SPI_Transmit>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	bf0c      	ite	eq
 8001108:	2301      	moveq	r3, #1
 800110a:	2300      	movne	r3, #0
 800110c:	b2db      	uxtb	r3, r3
 800110e:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 8001110:	bf00      	nop
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4618      	mov	r0, r3
 8001118:	f003 ff14 	bl	8004f44 <HAL_SPI_GetState>
 800111c:	4603      	mov	r3, r0
 800111e:	2b01      	cmp	r3, #1
 8001120:	d1f7      	bne.n	8001112 <MPU6000_WriteAccRegister+0x4a>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6858      	ldr	r0, [r3, #4]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	899b      	ldrh	r3, [r3, #12]
 800112a:	2201      	movs	r2, #1
 800112c:	4619      	mov	r1, r3
 800112e:	f001 fcb5 	bl	8002a9c <HAL_GPIO_WritePin>

	return status;
 8001132:	7bfb      	ldrb	r3, [r7, #15]

}
 8001134:	4618      	mov	r0, r3
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <MPU6000_ReadDataDMA>:
/*
 *
 * DMA
 *
 */
uint8_t MPU6000_ReadDataDMA(MPU6000 *imu) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6858      	ldr	r0, [r3, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	899b      	ldrh	r3, [r3, #12]
 800114c:	2200      	movs	r2, #0
 800114e:	4619      	mov	r1, r3
 8001150:	f001 fca4 	bl	8002a9c <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, imu->accTxBuf, (uint8_t *) imu->accRxBuf, 15) == HAL_OK) {
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6818      	ldr	r0, [r3, #0]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f103 0112 	add.w	r1, r3, #18
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8001164:	230f      	movs	r3, #15
 8001166:	f003 fdc3 	bl	8004cf0 <HAL_SPI_TransmitReceive_DMA>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d104      	bne.n	800117a <MPU6000_ReadDataDMA+0x3e>

		imu->readingAcc = 1;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2201      	movs	r2, #1
 8001174:	741a      	strb	r2, [r3, #16]
		return 1;
 8001176:	2301      	movs	r3, #1
 8001178:	e008      	b.n	800118c <MPU6000_ReadDataDMA+0x50>

	} else {

		HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6858      	ldr	r0, [r3, #4]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	899b      	ldrh	r3, [r3, #12]
 8001182:	2201      	movs	r2, #1
 8001184:	4619      	mov	r1, r3
 8001186:	f001 fc89 	bl	8002a9c <HAL_GPIO_WritePin>
		return 0;
 800118a:	2300      	movs	r3, #0

	}

}
 800118c:	4618      	mov	r0, r3
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <MPU6000_ReadDataDMA_Complete>:

void MPU6000_ReadDataDMA_Complete(MPU6000 *imu) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]


	uint8_t status = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	727b      	strb	r3, [r7, #9]
	MPU6000_ReadAccRegister(imu, MPU_RA_INT_STATUS, &status);
 80011a0:	f107 0309 	add.w	r3, r7, #9
 80011a4:	461a      	mov	r2, r3
 80011a6:	213a      	movs	r1, #58	; 0x3a
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f7ff ff51 	bl	8001050 <MPU6000_ReadAccRegister>

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6858      	ldr	r0, [r3, #4]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	899b      	ldrh	r3, [r3, #12]
 80011b6:	2201      	movs	r2, #1
 80011b8:	4619      	mov	r1, r3
 80011ba:	f001 fc6f 	bl	8002a9c <HAL_GPIO_WritePin>
	imu->readingAcc = 0;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2200      	movs	r2, #0
 80011c2:	741a      	strb	r2, [r3, #16]

	/* Form signed 16-bit integers */
	int16_t accX = (int16_t) ((imu->accRxBuf[1] << 8) | imu->accRxBuf[2]);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	021b      	lsls	r3, r3, #8
 80011ce:	b21a      	sxth	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	b21b      	sxth	r3, r3
 80011da:	4313      	orrs	r3, r2
 80011dc:	82fb      	strh	r3, [r7, #22]
	int16_t accY = (int16_t) ((imu->accRxBuf[3] << 8) | imu->accRxBuf[4]);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	021b      	lsls	r3, r3, #8
 80011e8:	b21a      	sxth	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	b21b      	sxth	r3, r3
 80011f4:	4313      	orrs	r3, r2
 80011f6:	82bb      	strh	r3, [r7, #20]
	int16_t accZ = (int16_t) ((imu->accRxBuf[5] << 8) | imu->accRxBuf[6]);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	021b      	lsls	r3, r3, #8
 8001202:	b21a      	sxth	r2, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800120a:	b2db      	uxtb	r3, r3
 800120c:	b21b      	sxth	r3, r3
 800120e:	4313      	orrs	r3, r2
 8001210:	827b      	strh	r3, [r7, #18]

	/* Form signed 16-bit integers */
	int16_t temp = (int16_t) ((imu->accRxBuf[7] << 8) | imu->accRxBuf[8]);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8001218:	b2db      	uxtb	r3, r3
 800121a:	021b      	lsls	r3, r3, #8
 800121c:	b21a      	sxth	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001224:	b2db      	uxtb	r3, r3
 8001226:	b21b      	sxth	r3, r3
 8001228:	4313      	orrs	r3, r2
 800122a:	823b      	strh	r3, [r7, #16]

	/* Form signed 16-bit integers */
	int16_t gyrX = (int16_t) ((imu->accRxBuf[9] << 8) | imu->accRxBuf[10]);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001232:	b2db      	uxtb	r3, r3
 8001234:	021b      	lsls	r3, r3, #8
 8001236:	b21a      	sxth	r2, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800123e:	b2db      	uxtb	r3, r3
 8001240:	b21b      	sxth	r3, r3
 8001242:	4313      	orrs	r3, r2
 8001244:	81fb      	strh	r3, [r7, #14]
	int16_t gyrY = (int16_t) ((imu->accRxBuf[11] << 8) | imu->accRxBuf[12]);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800124c:	b2db      	uxtb	r3, r3
 800124e:	021b      	lsls	r3, r3, #8
 8001250:	b21a      	sxth	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001258:	b2db      	uxtb	r3, r3
 800125a:	b21b      	sxth	r3, r3
 800125c:	4313      	orrs	r3, r2
 800125e:	81bb      	strh	r3, [r7, #12]
	int16_t gyrZ = (int16_t) ((imu->accRxBuf[13] << 8) | imu->accRxBuf[14]);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001266:	b2db      	uxtb	r3, r3
 8001268:	021b      	lsls	r3, r3, #8
 800126a:	b21a      	sxth	r2, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001272:	b2db      	uxtb	r3, r3
 8001274:	b21b      	sxth	r3, r3
 8001276:	4313      	orrs	r3, r2
 8001278:	817b      	strh	r3, [r7, #10]

	/* Convert to m/s^2 */
	imu->acc_mps2[0] = imu->accConversion * accX;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8001280:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001284:	ee07 3a90 	vmov	s15, r3
 8001288:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800128c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	imu->acc_mps2[1] = imu->accConversion * accY;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 800129c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012a0:	ee07 3a90 	vmov	s15, r3
 80012a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	imu->acc_mps2[2] = imu->accConversion * accZ;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 80012b8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80012bc:	ee07 3a90 	vmov	s15, r3
 80012c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

	imu->imu_temp = (imu->tempConversion * temp) + 35;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 80012d4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80012d8:	ee07 3a90 	vmov	s15, r3
 80012dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e4:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001350 <MPU6000_ReadDataDMA_Complete+0x1bc>
 80012e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

	/* Convert to deg/s */
	imu->gyr_rps[0] = imu->gyrConversion * gyrX;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80012f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012fc:	ee07 3a90 	vmov	s15, r3
 8001300:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001304:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
	imu->gyr_rps[1] = imu->gyrConversion * gyrY;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8001314:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001318:	ee07 3a90 	vmov	s15, r3
 800131c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001320:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	imu->gyr_rps[2] = imu->gyrConversion * gyrZ;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8001330:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001334:	ee07 3a90 	vmov	s15, r3
 8001338:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800133c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60

}
 8001346:	bf00      	nop
 8001348:	3718      	adds	r7, #24
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	420c0000 	.word	0x420c0000

08001354 <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == MPU_INT_Pin) {
 800135e:	88fb      	ldrh	r3, [r7, #6]
 8001360:	2b10      	cmp	r3, #16
 8001362:	d102      	bne.n	800136a <HAL_GPIO_EXTI_Callback+0x16>

		MPU6000_ReadDataDMA(&imu);
 8001364:	4803      	ldr	r0, [pc, #12]	; (8001374 <HAL_GPIO_EXTI_Callback+0x20>)
 8001366:	f7ff fee9 	bl	800113c <MPU6000_ReadDataDMA>

	}

}
 800136a:	bf00      	nop
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	2000037c 	.word	0x2000037c

08001378 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]

	if (hspi->Instance == SPI1) {
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a06      	ldr	r2, [pc, #24]	; (80013a0 <HAL_SPI_TxRxCpltCallback+0x28>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d106      	bne.n	8001398 <HAL_SPI_TxRxCpltCallback+0x20>

		if (imu.readingAcc) {
 800138a:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <HAL_SPI_TxRxCpltCallback+0x2c>)
 800138c:	7c1b      	ldrb	r3, [r3, #16]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d002      	beq.n	8001398 <HAL_SPI_TxRxCpltCallback+0x20>

			MPU6000_ReadDataDMA_Complete(&imu);
 8001392:	4804      	ldr	r0, [pc, #16]	; (80013a4 <HAL_SPI_TxRxCpltCallback+0x2c>)
 8001394:	f7ff fefe 	bl	8001194 <MPU6000_ReadDataDMA_Complete>
		}

	}

}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40013000 	.word	0x40013000
 80013a4:	2000037c 	.word	0x2000037c

080013a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013ac:	b0a9      	sub	sp, #164	; 0xa4
 80013ae:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013b0:	f000 fcc6 	bl	8001d40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013b4:	f000 f890 	bl	80014d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013b8:	f000 fa02 	bl	80017c0 <MX_GPIO_Init>
  MX_DMA_Init();
 80013bc:	f000 f9d8 	bl	8001770 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 80013c0:	f007 fc92 	bl	8008ce8 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 80013c4:	f000 f95e 	bl	8001684 <MX_TIM3_Init>
  MX_SPI1_Init();
 80013c8:	f000 f8f0 	bl	80015ac <MX_SPI1_Init>
  MX_SPI3_Init();
 80013cc:	f000 f924 	bl	8001618 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  MPU6000_Init(&imu, &hspi1, GPIOA, SPI1_NCS_ACC_Pin);
 80013d0:	2310      	movs	r3, #16
 80013d2:	4a3c      	ldr	r2, [pc, #240]	; (80014c4 <main+0x11c>)
 80013d4:	493c      	ldr	r1, [pc, #240]	; (80014c8 <main+0x120>)
 80013d6:	483d      	ldr	r0, [pc, #244]	; (80014cc <main+0x124>)
 80013d8:	f7ff fd66 	bl	8000ea8 <MPU6000_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char TxBuf[80];

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80013dc:	2104      	movs	r1, #4
 80013de:	483c      	ldr	r0, [pc, #240]	; (80014d0 <main+0x128>)
 80013e0:	f004 f808 	bl	80053f4 <HAL_TIM_PWM_Start>
  uint8_t intensity = 0;
 80013e4:	2300      	movs	r3, #0
 80013e6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	htim3.Instance->CCR2 = 100 - intensity;
 80013ea:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80013ee:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 80013f2:	4b37      	ldr	r3, [pc, #220]	; (80014d0 <main+0x128>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	639a      	str	r2, [r3, #56]	; 0x38

	intensity += 5;
 80013f8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80013fc:	3305      	adds	r3, #5
 80013fe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	if(intensity > 100)
 8001402:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001406:	2b64      	cmp	r3, #100	; 0x64
 8001408:	d902      	bls.n	8001410 <main+0x68>
	{
		intensity = 0;
 800140a:	2300      	movs	r3, #0
 800140c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	//MPU6000_ReadAccelerometer(&imu);
	//MPU6000_ReadGyroscope(&imu);
	//MPU6000_ReadTemperature(&imu);

	sprintf(TxBuf, "%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f\n", imu.acc_mps2[0],imu.acc_mps2[1],imu.acc_mps2[2],imu.gyr_rps[0],imu.gyr_rps[1],imu.gyr_rps[2],imu.imu_temp);
 8001410:	4b2e      	ldr	r3, [pc, #184]	; (80014cc <main+0x124>)
 8001412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff f897 	bl	8000548 <__aeabi_f2d>
 800141a:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800141e:	4b2b      	ldr	r3, [pc, #172]	; (80014cc <main+0x124>)
 8001420:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff f890 	bl	8000548 <__aeabi_f2d>
 8001428:	4680      	mov	r8, r0
 800142a:	4689      	mov	r9, r1
 800142c:	4b27      	ldr	r3, [pc, #156]	; (80014cc <main+0x124>)
 800142e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff f889 	bl	8000548 <__aeabi_f2d>
 8001436:	4682      	mov	sl, r0
 8001438:	468b      	mov	fp, r1
 800143a:	4b24      	ldr	r3, [pc, #144]	; (80014cc <main+0x124>)
 800143c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff f882 	bl	8000548 <__aeabi_f2d>
 8001444:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001448:	4b20      	ldr	r3, [pc, #128]	; (80014cc <main+0x124>)
 800144a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff f87b 	bl	8000548 <__aeabi_f2d>
 8001452:	e9c7 0100 	strd	r0, r1, [r7]
 8001456:	4b1d      	ldr	r3, [pc, #116]	; (80014cc <main+0x124>)
 8001458:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff f874 	bl	8000548 <__aeabi_f2d>
 8001460:	4605      	mov	r5, r0
 8001462:	460e      	mov	r6, r1
 8001464:	4b19      	ldr	r3, [pc, #100]	; (80014cc <main+0x124>)
 8001466:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff f86d 	bl	8000548 <__aeabi_f2d>
 800146e:	4603      	mov	r3, r0
 8001470:	460c      	mov	r4, r1
 8001472:	f107 001c 	add.w	r0, r7, #28
 8001476:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 800147a:	e9cd 5608 	strd	r5, r6, [sp, #32]
 800147e:	ed97 7b00 	vldr	d7, [r7]
 8001482:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001486:	ed97 7b02 	vldr	d7, [r7, #8]
 800148a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800148e:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8001492:	e9cd 8900 	strd	r8, r9, [sp]
 8001496:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800149a:	490e      	ldr	r1, [pc, #56]	; (80014d4 <main+0x12c>)
 800149c:	f008 fe7a 	bl	800a194 <siprintf>
	CDC_Transmit_FS((uint8_t *) TxBuf, strlen(TxBuf));
 80014a0:	f107 031c 	add.w	r3, r7, #28
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7fe fe93 	bl	80001d0 <strlen>
 80014aa:	4603      	mov	r3, r0
 80014ac:	b29a      	uxth	r2, r3
 80014ae:	f107 031c 	add.w	r3, r7, #28
 80014b2:	4611      	mov	r1, r2
 80014b4:	4618      	mov	r0, r3
 80014b6:	f007 fcd5 	bl	8008e64 <CDC_Transmit_FS>

	HAL_Delay(100);
 80014ba:	2064      	movs	r0, #100	; 0x64
 80014bc:	f000 fcb2 	bl	8001e24 <HAL_Delay>
	htim3.Instance->CCR2 = 100 - intensity;
 80014c0:	e793      	b.n	80013ea <main+0x42>
 80014c2:	bf00      	nop
 80014c4:	40020000 	.word	0x40020000
 80014c8:	2000047c 	.word	0x2000047c
 80014cc:	2000037c 	.word	0x2000037c
 80014d0:	200003e4 	.word	0x200003e4
 80014d4:	0800b7f0 	.word	0x0800b7f0

080014d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b094      	sub	sp, #80	; 0x50
 80014dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014de:	f107 0320 	add.w	r3, r7, #32
 80014e2:	2230      	movs	r2, #48	; 0x30
 80014e4:	2100      	movs	r1, #0
 80014e6:	4618      	mov	r0, r3
 80014e8:	f008 f938 	bl	800975c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ec:	f107 030c 	add.w	r3, r7, #12
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]
 80014fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fc:	2300      	movs	r3, #0
 80014fe:	60bb      	str	r3, [r7, #8]
 8001500:	4b28      	ldr	r3, [pc, #160]	; (80015a4 <SystemClock_Config+0xcc>)
 8001502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001504:	4a27      	ldr	r2, [pc, #156]	; (80015a4 <SystemClock_Config+0xcc>)
 8001506:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800150a:	6413      	str	r3, [r2, #64]	; 0x40
 800150c:	4b25      	ldr	r3, [pc, #148]	; (80015a4 <SystemClock_Config+0xcc>)
 800150e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001514:	60bb      	str	r3, [r7, #8]
 8001516:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001518:	2300      	movs	r3, #0
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	4b22      	ldr	r3, [pc, #136]	; (80015a8 <SystemClock_Config+0xd0>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a21      	ldr	r2, [pc, #132]	; (80015a8 <SystemClock_Config+0xd0>)
 8001522:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001526:	6013      	str	r3, [r2, #0]
 8001528:	4b1f      	ldr	r3, [pc, #124]	; (80015a8 <SystemClock_Config+0xd0>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001530:	607b      	str	r3, [r7, #4]
 8001532:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001534:	2301      	movs	r3, #1
 8001536:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001538:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800153c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800153e:	2302      	movs	r3, #2
 8001540:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001542:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001546:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001548:	2304      	movs	r3, #4
 800154a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800154c:	23a8      	movs	r3, #168	; 0xa8
 800154e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001550:	2302      	movs	r3, #2
 8001552:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001554:	2307      	movs	r3, #7
 8001556:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001558:	f107 0320 	add.w	r3, r7, #32
 800155c:	4618      	mov	r0, r3
 800155e:	f002 fc53 	bl	8003e08 <HAL_RCC_OscConfig>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001568:	f000 f9b6 	bl	80018d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800156c:	230f      	movs	r3, #15
 800156e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001570:	2302      	movs	r3, #2
 8001572:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001578:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800157c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800157e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001582:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001584:	f107 030c 	add.w	r3, r7, #12
 8001588:	2105      	movs	r1, #5
 800158a:	4618      	mov	r0, r3
 800158c:	f002 feac 	bl	80042e8 <HAL_RCC_ClockConfig>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001596:	f000 f99f 	bl	80018d8 <Error_Handler>
  }
}
 800159a:	bf00      	nop
 800159c:	3750      	adds	r7, #80	; 0x50
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40007000 	.word	0x40007000

080015ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015b0:	4b17      	ldr	r3, [pc, #92]	; (8001610 <MX_SPI1_Init+0x64>)
 80015b2:	4a18      	ldr	r2, [pc, #96]	; (8001614 <MX_SPI1_Init+0x68>)
 80015b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015b6:	4b16      	ldr	r3, [pc, #88]	; (8001610 <MX_SPI1_Init+0x64>)
 80015b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015be:	4b14      	ldr	r3, [pc, #80]	; (8001610 <MX_SPI1_Init+0x64>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015c4:	4b12      	ldr	r3, [pc, #72]	; (8001610 <MX_SPI1_Init+0x64>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015ca:	4b11      	ldr	r3, [pc, #68]	; (8001610 <MX_SPI1_Init+0x64>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015d0:	4b0f      	ldr	r3, [pc, #60]	; (8001610 <MX_SPI1_Init+0x64>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015d6:	4b0e      	ldr	r3, [pc, #56]	; (8001610 <MX_SPI1_Init+0x64>)
 80015d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80015de:	4b0c      	ldr	r3, [pc, #48]	; (8001610 <MX_SPI1_Init+0x64>)
 80015e0:	2208      	movs	r2, #8
 80015e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015e4:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <MX_SPI1_Init+0x64>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015ea:	4b09      	ldr	r3, [pc, #36]	; (8001610 <MX_SPI1_Init+0x64>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015f0:	4b07      	ldr	r3, [pc, #28]	; (8001610 <MX_SPI1_Init+0x64>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015f6:	4b06      	ldr	r3, [pc, #24]	; (8001610 <MX_SPI1_Init+0x64>)
 80015f8:	220a      	movs	r2, #10
 80015fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015fc:	4804      	ldr	r0, [pc, #16]	; (8001610 <MX_SPI1_Init+0x64>)
 80015fe:	f003 f83d 	bl	800467c <HAL_SPI_Init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001608:	f000 f966 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}
 8001610:	2000047c 	.word	0x2000047c
 8001614:	40013000 	.word	0x40013000

08001618 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800161c:	4b17      	ldr	r3, [pc, #92]	; (800167c <MX_SPI3_Init+0x64>)
 800161e:	4a18      	ldr	r2, [pc, #96]	; (8001680 <MX_SPI3_Init+0x68>)
 8001620:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001622:	4b16      	ldr	r3, [pc, #88]	; (800167c <MX_SPI3_Init+0x64>)
 8001624:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001628:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800162a:	4b14      	ldr	r3, [pc, #80]	; (800167c <MX_SPI3_Init+0x64>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001630:	4b12      	ldr	r3, [pc, #72]	; (800167c <MX_SPI3_Init+0x64>)
 8001632:	2200      	movs	r2, #0
 8001634:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001636:	4b11      	ldr	r3, [pc, #68]	; (800167c <MX_SPI3_Init+0x64>)
 8001638:	2200      	movs	r2, #0
 800163a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800163c:	4b0f      	ldr	r3, [pc, #60]	; (800167c <MX_SPI3_Init+0x64>)
 800163e:	2200      	movs	r2, #0
 8001640:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001642:	4b0e      	ldr	r3, [pc, #56]	; (800167c <MX_SPI3_Init+0x64>)
 8001644:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001648:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800164a:	4b0c      	ldr	r3, [pc, #48]	; (800167c <MX_SPI3_Init+0x64>)
 800164c:	2200      	movs	r2, #0
 800164e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001650:	4b0a      	ldr	r3, [pc, #40]	; (800167c <MX_SPI3_Init+0x64>)
 8001652:	2200      	movs	r2, #0
 8001654:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001656:	4b09      	ldr	r3, [pc, #36]	; (800167c <MX_SPI3_Init+0x64>)
 8001658:	2200      	movs	r2, #0
 800165a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800165c:	4b07      	ldr	r3, [pc, #28]	; (800167c <MX_SPI3_Init+0x64>)
 800165e:	2200      	movs	r2, #0
 8001660:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001662:	4b06      	ldr	r3, [pc, #24]	; (800167c <MX_SPI3_Init+0x64>)
 8001664:	220a      	movs	r2, #10
 8001666:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001668:	4804      	ldr	r0, [pc, #16]	; (800167c <MX_SPI3_Init+0x64>)
 800166a:	f003 f807 	bl	800467c <HAL_SPI_Init>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001674:	f000 f930 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20000424 	.word	0x20000424
 8001680:	40003c00 	.word	0x40003c00

08001684 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08e      	sub	sp, #56	; 0x38
 8001688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]
 8001694:	609a      	str	r2, [r3, #8]
 8001696:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001698:	f107 0320 	add.w	r3, r7, #32
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016a2:	1d3b      	adds	r3, r7, #4
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]
 80016b0:	615a      	str	r2, [r3, #20]
 80016b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016b4:	4b2c      	ldr	r3, [pc, #176]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016b6:	4a2d      	ldr	r2, [pc, #180]	; (800176c <MX_TIM3_Init+0xe8>)
 80016b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 80016ba:	4b2b      	ldr	r3, [pc, #172]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016bc:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80016c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c2:	4b29      	ldr	r3, [pc, #164]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80016c8:	4b27      	ldr	r3, [pc, #156]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016ca:	2263      	movs	r2, #99	; 0x63
 80016cc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ce:	4b26      	ldr	r3, [pc, #152]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d4:	4b24      	ldr	r3, [pc, #144]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016da:	4823      	ldr	r0, [pc, #140]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016dc:	f003 fe2a 	bl	8005334 <HAL_TIM_Base_Init>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80016e6:	f000 f8f7 	bl	80018d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ee:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80016f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016f4:	4619      	mov	r1, r3
 80016f6:	481c      	ldr	r0, [pc, #112]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016f8:	f003 ff80 	bl	80055fc <HAL_TIM_ConfigClockSource>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001702:	f000 f8e9 	bl	80018d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001706:	4818      	ldr	r0, [pc, #96]	; (8001768 <MX_TIM3_Init+0xe4>)
 8001708:	f003 fe3f 	bl	800538a <HAL_TIM_PWM_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001712:	f000 f8e1 	bl	80018d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001716:	2300      	movs	r3, #0
 8001718:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800171a:	2300      	movs	r3, #0
 800171c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800171e:	f107 0320 	add.w	r3, r7, #32
 8001722:	4619      	mov	r1, r3
 8001724:	4810      	ldr	r0, [pc, #64]	; (8001768 <MX_TIM3_Init+0xe4>)
 8001726:	f004 fb31 	bl	8005d8c <HAL_TIMEx_MasterConfigSynchronization>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001730:	f000 f8d2 	bl	80018d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001734:	2360      	movs	r3, #96	; 0x60
 8001736:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800173c:	2300      	movs	r3, #0
 800173e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001744:	1d3b      	adds	r3, r7, #4
 8001746:	2204      	movs	r2, #4
 8001748:	4619      	mov	r1, r3
 800174a:	4807      	ldr	r0, [pc, #28]	; (8001768 <MX_TIM3_Init+0xe4>)
 800174c:	f003 fe90 	bl	8005470 <HAL_TIM_PWM_ConfigChannel>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001756:	f000 f8bf 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800175a:	4803      	ldr	r0, [pc, #12]	; (8001768 <MX_TIM3_Init+0xe4>)
 800175c:	f000 f9f0 	bl	8001b40 <HAL_TIM_MspPostInit>

}
 8001760:	bf00      	nop
 8001762:	3738      	adds	r7, #56	; 0x38
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	200003e4 	.word	0x200003e4
 800176c:	40000400 	.word	0x40000400

08001770 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	607b      	str	r3, [r7, #4]
 800177a:	4b10      	ldr	r3, [pc, #64]	; (80017bc <MX_DMA_Init+0x4c>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	4a0f      	ldr	r2, [pc, #60]	; (80017bc <MX_DMA_Init+0x4c>)
 8001780:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001784:	6313      	str	r3, [r2, #48]	; 0x30
 8001786:	4b0d      	ldr	r3, [pc, #52]	; (80017bc <MX_DMA_Init+0x4c>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800178e:	607b      	str	r3, [r7, #4]
 8001790:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001792:	2200      	movs	r2, #0
 8001794:	2100      	movs	r1, #0
 8001796:	2038      	movs	r0, #56	; 0x38
 8001798:	f000 fc41 	bl	800201e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800179c:	2038      	movs	r0, #56	; 0x38
 800179e:	f000 fc5a 	bl	8002056 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80017a2:	2200      	movs	r2, #0
 80017a4:	2100      	movs	r1, #0
 80017a6:	203b      	movs	r0, #59	; 0x3b
 80017a8:	f000 fc39 	bl	800201e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80017ac:	203b      	movs	r0, #59	; 0x3b
 80017ae:	f000 fc52 	bl	8002056 <HAL_NVIC_EnableIRQ>

}
 80017b2:	bf00      	nop
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40023800 	.word	0x40023800

080017c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08a      	sub	sp, #40	; 0x28
 80017c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c6:	f107 0314 	add.w	r3, r7, #20
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]
 80017d0:	609a      	str	r2, [r3, #8]
 80017d2:	60da      	str	r2, [r3, #12]
 80017d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	613b      	str	r3, [r7, #16]
 80017da:	4b3a      	ldr	r3, [pc, #232]	; (80018c4 <MX_GPIO_Init+0x104>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	4a39      	ldr	r2, [pc, #228]	; (80018c4 <MX_GPIO_Init+0x104>)
 80017e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017e4:	6313      	str	r3, [r2, #48]	; 0x30
 80017e6:	4b37      	ldr	r3, [pc, #220]	; (80018c4 <MX_GPIO_Init+0x104>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ee:	613b      	str	r3, [r7, #16]
 80017f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	60fb      	str	r3, [r7, #12]
 80017f6:	4b33      	ldr	r3, [pc, #204]	; (80018c4 <MX_GPIO_Init+0x104>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	4a32      	ldr	r2, [pc, #200]	; (80018c4 <MX_GPIO_Init+0x104>)
 80017fc:	f043 0301 	orr.w	r3, r3, #1
 8001800:	6313      	str	r3, [r2, #48]	; 0x30
 8001802:	4b30      	ldr	r3, [pc, #192]	; (80018c4 <MX_GPIO_Init+0x104>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	60bb      	str	r3, [r7, #8]
 8001812:	4b2c      	ldr	r3, [pc, #176]	; (80018c4 <MX_GPIO_Init+0x104>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	4a2b      	ldr	r2, [pc, #172]	; (80018c4 <MX_GPIO_Init+0x104>)
 8001818:	f043 0304 	orr.w	r3, r3, #4
 800181c:	6313      	str	r3, [r2, #48]	; 0x30
 800181e:	4b29      	ldr	r3, [pc, #164]	; (80018c4 <MX_GPIO_Init+0x104>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	f003 0304 	and.w	r3, r3, #4
 8001826:	60bb      	str	r3, [r7, #8]
 8001828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	4b25      	ldr	r3, [pc, #148]	; (80018c4 <MX_GPIO_Init+0x104>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	4a24      	ldr	r2, [pc, #144]	; (80018c4 <MX_GPIO_Init+0x104>)
 8001834:	f043 0302 	orr.w	r3, r3, #2
 8001838:	6313      	str	r3, [r2, #48]	; 0x30
 800183a:	4b22      	ldr	r3, [pc, #136]	; (80018c4 <MX_GPIO_Init+0x104>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	607b      	str	r3, [r7, #4]
 8001844:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_NCS_ACC_GPIO_Port, SPI1_NCS_ACC_Pin, GPIO_PIN_RESET);
 8001846:	2200      	movs	r2, #0
 8001848:	2110      	movs	r1, #16
 800184a:	481f      	ldr	r0, [pc, #124]	; (80018c8 <MX_GPIO_Init+0x108>)
 800184c:	f001 f926 	bl	8002a9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_Baro_GPIO_Port, SPI3_CS_Baro_Pin, GPIO_PIN_RESET);
 8001850:	2200      	movs	r2, #0
 8001852:	2108      	movs	r1, #8
 8001854:	481d      	ldr	r0, [pc, #116]	; (80018cc <MX_GPIO_Init+0x10c>)
 8001856:	f001 f921 	bl	8002a9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_NCS_ACC_Pin */
  GPIO_InitStruct.Pin = SPI1_NCS_ACC_Pin;
 800185a:	2310      	movs	r3, #16
 800185c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185e:	2301      	movs	r3, #1
 8001860:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001866:	2300      	movs	r3, #0
 8001868:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_NCS_ACC_GPIO_Port, &GPIO_InitStruct);
 800186a:	f107 0314 	add.w	r3, r7, #20
 800186e:	4619      	mov	r1, r3
 8001870:	4815      	ldr	r0, [pc, #84]	; (80018c8 <MX_GPIO_Init+0x108>)
 8001872:	f000 ff79 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU_INT_Pin */
  GPIO_InitStruct.Pin = MPU_INT_Pin;
 8001876:	2310      	movs	r3, #16
 8001878:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800187a:	4b15      	ldr	r3, [pc, #84]	; (80018d0 <MX_GPIO_Init+0x110>)
 800187c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 8001882:	f107 0314 	add.w	r3, r7, #20
 8001886:	4619      	mov	r1, r3
 8001888:	4812      	ldr	r0, [pc, #72]	; (80018d4 <MX_GPIO_Init+0x114>)
 800188a:	f000 ff6d 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Baro_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Baro_Pin;
 800188e:	2308      	movs	r3, #8
 8001890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001892:	2301      	movs	r3, #1
 8001894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189a:	2300      	movs	r3, #0
 800189c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_Baro_GPIO_Port, &GPIO_InitStruct);
 800189e:	f107 0314 	add.w	r3, r7, #20
 80018a2:	4619      	mov	r1, r3
 80018a4:	4809      	ldr	r0, [pc, #36]	; (80018cc <MX_GPIO_Init+0x10c>)
 80018a6:	f000 ff5f 	bl	8002768 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2100      	movs	r1, #0
 80018ae:	200a      	movs	r0, #10
 80018b0:	f000 fbb5 	bl	800201e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80018b4:	200a      	movs	r0, #10
 80018b6:	f000 fbce 	bl	8002056 <HAL_NVIC_EnableIRQ>

}
 80018ba:	bf00      	nop
 80018bc:	3728      	adds	r7, #40	; 0x28
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40023800 	.word	0x40023800
 80018c8:	40020000 	.word	0x40020000
 80018cc:	40020400 	.word	0x40020400
 80018d0:	10110000 	.word	0x10110000
 80018d4:	40020800 	.word	0x40020800

080018d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018dc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018de:	e7fe      	b.n	80018de <Error_Handler+0x6>

080018e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	4b10      	ldr	r3, [pc, #64]	; (800192c <HAL_MspInit+0x4c>)
 80018ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ee:	4a0f      	ldr	r2, [pc, #60]	; (800192c <HAL_MspInit+0x4c>)
 80018f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018f4:	6453      	str	r3, [r2, #68]	; 0x44
 80018f6:	4b0d      	ldr	r3, [pc, #52]	; (800192c <HAL_MspInit+0x4c>)
 80018f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018fe:	607b      	str	r3, [r7, #4]
 8001900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	603b      	str	r3, [r7, #0]
 8001906:	4b09      	ldr	r3, [pc, #36]	; (800192c <HAL_MspInit+0x4c>)
 8001908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190a:	4a08      	ldr	r2, [pc, #32]	; (800192c <HAL_MspInit+0x4c>)
 800190c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001910:	6413      	str	r3, [r2, #64]	; 0x40
 8001912:	4b06      	ldr	r3, [pc, #24]	; (800192c <HAL_MspInit+0x4c>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800191a:	603b      	str	r3, [r7, #0]
 800191c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800191e:	bf00      	nop
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	40023800 	.word	0x40023800

08001930 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08c      	sub	sp, #48	; 0x30
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001938:	f107 031c 	add.w	r3, r7, #28
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a62      	ldr	r2, [pc, #392]	; (8001ad8 <HAL_SPI_MspInit+0x1a8>)
 800194e:	4293      	cmp	r3, r2
 8001950:	f040 808b 	bne.w	8001a6a <HAL_SPI_MspInit+0x13a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001954:	2300      	movs	r3, #0
 8001956:	61bb      	str	r3, [r7, #24]
 8001958:	4b60      	ldr	r3, [pc, #384]	; (8001adc <HAL_SPI_MspInit+0x1ac>)
 800195a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195c:	4a5f      	ldr	r2, [pc, #380]	; (8001adc <HAL_SPI_MspInit+0x1ac>)
 800195e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001962:	6453      	str	r3, [r2, #68]	; 0x44
 8001964:	4b5d      	ldr	r3, [pc, #372]	; (8001adc <HAL_SPI_MspInit+0x1ac>)
 8001966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001968:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800196c:	61bb      	str	r3, [r7, #24]
 800196e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
 8001974:	4b59      	ldr	r3, [pc, #356]	; (8001adc <HAL_SPI_MspInit+0x1ac>)
 8001976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001978:	4a58      	ldr	r2, [pc, #352]	; (8001adc <HAL_SPI_MspInit+0x1ac>)
 800197a:	f043 0301 	orr.w	r3, r3, #1
 800197e:	6313      	str	r3, [r2, #48]	; 0x30
 8001980:	4b56      	ldr	r3, [pc, #344]	; (8001adc <HAL_SPI_MspInit+0x1ac>)
 8001982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001984:	f003 0301 	and.w	r3, r3, #1
 8001988:	617b      	str	r3, [r7, #20]
 800198a:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800198c:	23e0      	movs	r3, #224	; 0xe0
 800198e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001990:	2302      	movs	r3, #2
 8001992:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001998:	2303      	movs	r3, #3
 800199a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800199c:	2305      	movs	r3, #5
 800199e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a0:	f107 031c 	add.w	r3, r7, #28
 80019a4:	4619      	mov	r1, r3
 80019a6:	484e      	ldr	r0, [pc, #312]	; (8001ae0 <HAL_SPI_MspInit+0x1b0>)
 80019a8:	f000 fede 	bl	8002768 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 80019ac:	4b4d      	ldr	r3, [pc, #308]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 80019ae:	4a4e      	ldr	r2, [pc, #312]	; (8001ae8 <HAL_SPI_MspInit+0x1b8>)
 80019b0:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80019b2:	4b4c      	ldr	r3, [pc, #304]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 80019b4:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80019b8:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019ba:	4b4a      	ldr	r3, [pc, #296]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019c0:	4b48      	ldr	r3, [pc, #288]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019c6:	4b47      	ldr	r3, [pc, #284]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 80019c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019cc:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019ce:	4b45      	ldr	r3, [pc, #276]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019d4:	4b43      	ldr	r3, [pc, #268]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80019da:	4b42      	ldr	r3, [pc, #264]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 80019dc:	2200      	movs	r2, #0
 80019de:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80019e0:	4b40      	ldr	r3, [pc, #256]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 80019e2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80019e6:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019e8:	4b3e      	ldr	r3, [pc, #248]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80019ee:	483d      	ldr	r0, [pc, #244]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 80019f0:	f000 fb4c 	bl	800208c <HAL_DMA_Init>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 80019fa:	f7ff ff6d 	bl	80018d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a38      	ldr	r2, [pc, #224]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 8001a02:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a04:	4a37      	ldr	r2, [pc, #220]	; (8001ae4 <HAL_SPI_MspInit+0x1b4>)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001a0a:	4b38      	ldr	r3, [pc, #224]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a0c:	4a38      	ldr	r2, [pc, #224]	; (8001af0 <HAL_SPI_MspInit+0x1c0>)
 8001a0e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001a10:	4b36      	ldr	r3, [pc, #216]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a12:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001a16:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a18:	4b34      	ldr	r3, [pc, #208]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a1a:	2240      	movs	r2, #64	; 0x40
 8001a1c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a1e:	4b33      	ldr	r3, [pc, #204]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a24:	4b31      	ldr	r3, [pc, #196]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a26:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a2a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a2c:	4b2f      	ldr	r3, [pc, #188]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a32:	4b2e      	ldr	r3, [pc, #184]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001a38:	4b2c      	ldr	r3, [pc, #176]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001a3e:	4b2b      	ldr	r3, [pc, #172]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a40:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001a44:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a46:	4b29      	ldr	r3, [pc, #164]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001a4c:	4827      	ldr	r0, [pc, #156]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a4e:	f000 fb1d 	bl	800208c <HAL_DMA_Init>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8001a58:	f7ff ff3e 	bl	80018d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a23      	ldr	r2, [pc, #140]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a60:	649a      	str	r2, [r3, #72]	; 0x48
 8001a62:	4a22      	ldr	r2, [pc, #136]	; (8001aec <HAL_SPI_MspInit+0x1bc>)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001a68:	e031      	b.n	8001ace <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI3)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a21      	ldr	r2, [pc, #132]	; (8001af4 <HAL_SPI_MspInit+0x1c4>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d12c      	bne.n	8001ace <HAL_SPI_MspInit+0x19e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a74:	2300      	movs	r3, #0
 8001a76:	613b      	str	r3, [r7, #16]
 8001a78:	4b18      	ldr	r3, [pc, #96]	; (8001adc <HAL_SPI_MspInit+0x1ac>)
 8001a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7c:	4a17      	ldr	r2, [pc, #92]	; (8001adc <HAL_SPI_MspInit+0x1ac>)
 8001a7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a82:	6413      	str	r3, [r2, #64]	; 0x40
 8001a84:	4b15      	ldr	r3, [pc, #84]	; (8001adc <HAL_SPI_MspInit+0x1ac>)
 8001a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a8c:	613b      	str	r3, [r7, #16]
 8001a8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a90:	2300      	movs	r3, #0
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	4b11      	ldr	r3, [pc, #68]	; (8001adc <HAL_SPI_MspInit+0x1ac>)
 8001a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a98:	4a10      	ldr	r2, [pc, #64]	; (8001adc <HAL_SPI_MspInit+0x1ac>)
 8001a9a:	f043 0304 	orr.w	r3, r3, #4
 8001a9e:	6313      	str	r3, [r2, #48]	; 0x30
 8001aa0:	4b0e      	ldr	r3, [pc, #56]	; (8001adc <HAL_SPI_MspInit+0x1ac>)
 8001aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa4:	f003 0304 	and.w	r3, r3, #4
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001aac:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aba:	2303      	movs	r3, #3
 8001abc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001abe:	2306      	movs	r3, #6
 8001ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ac2:	f107 031c 	add.w	r3, r7, #28
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	480b      	ldr	r0, [pc, #44]	; (8001af8 <HAL_SPI_MspInit+0x1c8>)
 8001aca:	f000 fe4d 	bl	8002768 <HAL_GPIO_Init>
}
 8001ace:	bf00      	nop
 8001ad0:	3730      	adds	r7, #48	; 0x30
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40013000 	.word	0x40013000
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40020000 	.word	0x40020000
 8001ae4:	200004d4 	.word	0x200004d4
 8001ae8:	40026410 	.word	0x40026410
 8001aec:	20000534 	.word	0x20000534
 8001af0:	40026458 	.word	0x40026458
 8001af4:	40003c00 	.word	0x40003c00
 8001af8:	40020800 	.word	0x40020800

08001afc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a0b      	ldr	r2, [pc, #44]	; (8001b38 <HAL_TIM_Base_MspInit+0x3c>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d10d      	bne.n	8001b2a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60fb      	str	r3, [r7, #12]
 8001b12:	4b0a      	ldr	r3, [pc, #40]	; (8001b3c <HAL_TIM_Base_MspInit+0x40>)
 8001b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b16:	4a09      	ldr	r2, [pc, #36]	; (8001b3c <HAL_TIM_Base_MspInit+0x40>)
 8001b18:	f043 0302 	orr.w	r3, r3, #2
 8001b1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b1e:	4b07      	ldr	r3, [pc, #28]	; (8001b3c <HAL_TIM_Base_MspInit+0x40>)
 8001b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b2a:	bf00      	nop
 8001b2c:	3714      	adds	r7, #20
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	40000400 	.word	0x40000400
 8001b3c:	40023800 	.word	0x40023800

08001b40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b088      	sub	sp, #32
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	f107 030c 	add.w	r3, r7, #12
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a12      	ldr	r2, [pc, #72]	; (8001ba8 <HAL_TIM_MspPostInit+0x68>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d11d      	bne.n	8001b9e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60bb      	str	r3, [r7, #8]
 8001b66:	4b11      	ldr	r3, [pc, #68]	; (8001bac <HAL_TIM_MspPostInit+0x6c>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	4a10      	ldr	r2, [pc, #64]	; (8001bac <HAL_TIM_MspPostInit+0x6c>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	6313      	str	r3, [r2, #48]	; 0x30
 8001b72:	4b0e      	ldr	r3, [pc, #56]	; (8001bac <HAL_TIM_MspPostInit+0x6c>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001b7e:	2320      	movs	r3, #32
 8001b80:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b82:	2302      	movs	r3, #2
 8001b84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b92:	f107 030c 	add.w	r3, r7, #12
 8001b96:	4619      	mov	r1, r3
 8001b98:	4805      	ldr	r0, [pc, #20]	; (8001bb0 <HAL_TIM_MspPostInit+0x70>)
 8001b9a:	f000 fde5 	bl	8002768 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b9e:	bf00      	nop
 8001ba0:	3720      	adds	r7, #32
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40000400 	.word	0x40000400
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	40020400 	.word	0x40020400

08001bb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bb8:	e7fe      	b.n	8001bb8 <NMI_Handler+0x4>

08001bba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bbe:	e7fe      	b.n	8001bbe <HardFault_Handler+0x4>

08001bc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bc4:	e7fe      	b.n	8001bc4 <MemManage_Handler+0x4>

08001bc6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bca:	e7fe      	b.n	8001bca <BusFault_Handler+0x4>

08001bcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bd0:	e7fe      	b.n	8001bd0 <UsageFault_Handler+0x4>

08001bd2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c00:	f000 f8f0 	bl	8001de4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c04:	bf00      	nop
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001c0c:	2010      	movs	r0, #16
 8001c0e:	f000 ff5f 	bl	8002ad0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
	...

08001c18 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001c1c:	4802      	ldr	r0, [pc, #8]	; (8001c28 <DMA2_Stream0_IRQHandler+0x10>)
 8001c1e:	f000 fb3b 	bl	8002298 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	200004d4 	.word	0x200004d4

08001c2c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001c30:	4802      	ldr	r0, [pc, #8]	; (8001c3c <DMA2_Stream3_IRQHandler+0x10>)
 8001c32:	f000 fb31 	bl	8002298 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20000534 	.word	0x20000534

08001c40 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001c44:	4802      	ldr	r0, [pc, #8]	; (8001c50 <OTG_FS_IRQHandler+0x10>)
 8001c46:	f001 f8ab 	bl	8002da0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20001a68 	.word	0x20001a68

08001c54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c5c:	4a14      	ldr	r2, [pc, #80]	; (8001cb0 <_sbrk+0x5c>)
 8001c5e:	4b15      	ldr	r3, [pc, #84]	; (8001cb4 <_sbrk+0x60>)
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c68:	4b13      	ldr	r3, [pc, #76]	; (8001cb8 <_sbrk+0x64>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d102      	bne.n	8001c76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c70:	4b11      	ldr	r3, [pc, #68]	; (8001cb8 <_sbrk+0x64>)
 8001c72:	4a12      	ldr	r2, [pc, #72]	; (8001cbc <_sbrk+0x68>)
 8001c74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c76:	4b10      	ldr	r3, [pc, #64]	; (8001cb8 <_sbrk+0x64>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	693a      	ldr	r2, [r7, #16]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d207      	bcs.n	8001c94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c84:	f007 fd30 	bl	80096e8 <__errno>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	230c      	movs	r3, #12
 8001c8c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c92:	e009      	b.n	8001ca8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c94:	4b08      	ldr	r3, [pc, #32]	; (8001cb8 <_sbrk+0x64>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c9a:	4b07      	ldr	r3, [pc, #28]	; (8001cb8 <_sbrk+0x64>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	4a05      	ldr	r2, [pc, #20]	; (8001cb8 <_sbrk+0x64>)
 8001ca4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3718      	adds	r7, #24
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	20020000 	.word	0x20020000
 8001cb4:	00000400 	.word	0x00000400
 8001cb8:	2000036c 	.word	0x2000036c
 8001cbc:	20001e78 	.word	0x20001e78

08001cc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cc4:	4b08      	ldr	r3, [pc, #32]	; (8001ce8 <SystemInit+0x28>)
 8001cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cca:	4a07      	ldr	r2, [pc, #28]	; (8001ce8 <SystemInit+0x28>)
 8001ccc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cd0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001cd4:	4b04      	ldr	r3, [pc, #16]	; (8001ce8 <SystemInit+0x28>)
 8001cd6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cda:	609a      	str	r2, [r3, #8]
#endif
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001cec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d24 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001cf0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001cf2:	e003      	b.n	8001cfc <LoopCopyDataInit>

08001cf4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001cf6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001cf8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001cfa:	3104      	adds	r1, #4

08001cfc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001cfc:	480b      	ldr	r0, [pc, #44]	; (8001d2c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001cfe:	4b0c      	ldr	r3, [pc, #48]	; (8001d30 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001d00:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001d02:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001d04:	d3f6      	bcc.n	8001cf4 <CopyDataInit>
  ldr  r2, =_sbss
 8001d06:	4a0b      	ldr	r2, [pc, #44]	; (8001d34 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001d08:	e002      	b.n	8001d10 <LoopFillZerobss>

08001d0a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001d0a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001d0c:	f842 3b04 	str.w	r3, [r2], #4

08001d10 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001d10:	4b09      	ldr	r3, [pc, #36]	; (8001d38 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001d12:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d14:	d3f9      	bcc.n	8001d0a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d16:	f7ff ffd3 	bl	8001cc0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d1a:	f007 fceb 	bl	80096f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d1e:	f7ff fb43 	bl	80013a8 <main>
  bx  lr    
 8001d22:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d24:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001d28:	0800bae0 	.word	0x0800bae0
  ldr  r0, =_sdata
 8001d2c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001d30:	20000350 	.word	0x20000350
  ldr  r2, =_sbss
 8001d34:	20000350 	.word	0x20000350
  ldr  r3, = _ebss
 8001d38:	20001e74 	.word	0x20001e74

08001d3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d3c:	e7fe      	b.n	8001d3c <ADC_IRQHandler>
	...

08001d40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d44:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <HAL_Init+0x40>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a0d      	ldr	r2, [pc, #52]	; (8001d80 <HAL_Init+0x40>)
 8001d4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d50:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <HAL_Init+0x40>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a0a      	ldr	r2, [pc, #40]	; (8001d80 <HAL_Init+0x40>)
 8001d56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d5c:	4b08      	ldr	r3, [pc, #32]	; (8001d80 <HAL_Init+0x40>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a07      	ldr	r2, [pc, #28]	; (8001d80 <HAL_Init+0x40>)
 8001d62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d68:	2003      	movs	r0, #3
 8001d6a:	f000 f94d 	bl	8002008 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d6e:	2000      	movs	r0, #0
 8001d70:	f000 f808 	bl	8001d84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d74:	f7ff fdb4 	bl	80018e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40023c00 	.word	0x40023c00

08001d84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d8c:	4b12      	ldr	r3, [pc, #72]	; (8001dd8 <HAL_InitTick+0x54>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	4b12      	ldr	r3, [pc, #72]	; (8001ddc <HAL_InitTick+0x58>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	4619      	mov	r1, r3
 8001d96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da2:	4618      	mov	r0, r3
 8001da4:	f000 f965 	bl	8002072 <HAL_SYSTICK_Config>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e00e      	b.n	8001dd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b0f      	cmp	r3, #15
 8001db6:	d80a      	bhi.n	8001dce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001db8:	2200      	movs	r2, #0
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc0:	f000 f92d 	bl	800201e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dc4:	4a06      	ldr	r2, [pc, #24]	; (8001de0 <HAL_InitTick+0x5c>)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	e000      	b.n	8001dd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000000 	.word	0x20000000
 8001ddc:	20000008 	.word	0x20000008
 8001de0:	20000004 	.word	0x20000004

08001de4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001de8:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <HAL_IncTick+0x20>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	461a      	mov	r2, r3
 8001dee:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <HAL_IncTick+0x24>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4413      	add	r3, r2
 8001df4:	4a04      	ldr	r2, [pc, #16]	; (8001e08 <HAL_IncTick+0x24>)
 8001df6:	6013      	str	r3, [r2, #0]
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	20000008 	.word	0x20000008
 8001e08:	20000594 	.word	0x20000594

08001e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e10:	4b03      	ldr	r3, [pc, #12]	; (8001e20 <HAL_GetTick+0x14>)
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	20000594 	.word	0x20000594

08001e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e2c:	f7ff ffee 	bl	8001e0c <HAL_GetTick>
 8001e30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e3c:	d005      	beq.n	8001e4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e3e:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <HAL_Delay+0x40>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	461a      	mov	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4413      	add	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e4a:	bf00      	nop
 8001e4c:	f7ff ffde 	bl	8001e0c <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d8f7      	bhi.n	8001e4c <HAL_Delay+0x28>
  {
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	3710      	adds	r7, #16
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20000008 	.word	0x20000008

08001e68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e78:	4b0c      	ldr	r3, [pc, #48]	; (8001eac <__NVIC_SetPriorityGrouping+0x44>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e7e:	68ba      	ldr	r2, [r7, #8]
 8001e80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e84:	4013      	ands	r3, r2
 8001e86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e9a:	4a04      	ldr	r2, [pc, #16]	; (8001eac <__NVIC_SetPriorityGrouping+0x44>)
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	60d3      	str	r3, [r2, #12]
}
 8001ea0:	bf00      	nop
 8001ea2:	3714      	adds	r7, #20
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	e000ed00 	.word	0xe000ed00

08001eb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eb4:	4b04      	ldr	r3, [pc, #16]	; (8001ec8 <__NVIC_GetPriorityGrouping+0x18>)
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	0a1b      	lsrs	r3, r3, #8
 8001eba:	f003 0307 	and.w	r3, r3, #7
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr
 8001ec8:	e000ed00 	.word	0xe000ed00

08001ecc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	db0b      	blt.n	8001ef6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	f003 021f 	and.w	r2, r3, #31
 8001ee4:	4907      	ldr	r1, [pc, #28]	; (8001f04 <__NVIC_EnableIRQ+0x38>)
 8001ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eea:	095b      	lsrs	r3, r3, #5
 8001eec:	2001      	movs	r0, #1
 8001eee:	fa00 f202 	lsl.w	r2, r0, r2
 8001ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	e000e100 	.word	0xe000e100

08001f08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	6039      	str	r1, [r7, #0]
 8001f12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	db0a      	blt.n	8001f32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	b2da      	uxtb	r2, r3
 8001f20:	490c      	ldr	r1, [pc, #48]	; (8001f54 <__NVIC_SetPriority+0x4c>)
 8001f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f26:	0112      	lsls	r2, r2, #4
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	440b      	add	r3, r1
 8001f2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f30:	e00a      	b.n	8001f48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	4908      	ldr	r1, [pc, #32]	; (8001f58 <__NVIC_SetPriority+0x50>)
 8001f38:	79fb      	ldrb	r3, [r7, #7]
 8001f3a:	f003 030f 	and.w	r3, r3, #15
 8001f3e:	3b04      	subs	r3, #4
 8001f40:	0112      	lsls	r2, r2, #4
 8001f42:	b2d2      	uxtb	r2, r2
 8001f44:	440b      	add	r3, r1
 8001f46:	761a      	strb	r2, [r3, #24]
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr
 8001f54:	e000e100 	.word	0xe000e100
 8001f58:	e000ed00 	.word	0xe000ed00

08001f5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b089      	sub	sp, #36	; 0x24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	f1c3 0307 	rsb	r3, r3, #7
 8001f76:	2b04      	cmp	r3, #4
 8001f78:	bf28      	it	cs
 8001f7a:	2304      	movcs	r3, #4
 8001f7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	3304      	adds	r3, #4
 8001f82:	2b06      	cmp	r3, #6
 8001f84:	d902      	bls.n	8001f8c <NVIC_EncodePriority+0x30>
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	3b03      	subs	r3, #3
 8001f8a:	e000      	b.n	8001f8e <NVIC_EncodePriority+0x32>
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f90:	f04f 32ff 	mov.w	r2, #4294967295
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43da      	mvns	r2, r3
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	401a      	ands	r2, r3
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fa4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	fa01 f303 	lsl.w	r3, r1, r3
 8001fae:	43d9      	mvns	r1, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb4:	4313      	orrs	r3, r2
         );
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3724      	adds	r7, #36	; 0x24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
	...

08001fc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fd4:	d301      	bcc.n	8001fda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e00f      	b.n	8001ffa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fda:	4a0a      	ldr	r2, [pc, #40]	; (8002004 <SysTick_Config+0x40>)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fe2:	210f      	movs	r1, #15
 8001fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fe8:	f7ff ff8e 	bl	8001f08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fec:	4b05      	ldr	r3, [pc, #20]	; (8002004 <SysTick_Config+0x40>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ff2:	4b04      	ldr	r3, [pc, #16]	; (8002004 <SysTick_Config+0x40>)
 8001ff4:	2207      	movs	r2, #7
 8001ff6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	e000e010 	.word	0xe000e010

08002008 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f7ff ff29 	bl	8001e68 <__NVIC_SetPriorityGrouping>
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800201e:	b580      	push	{r7, lr}
 8002020:	b086      	sub	sp, #24
 8002022:	af00      	add	r7, sp, #0
 8002024:	4603      	mov	r3, r0
 8002026:	60b9      	str	r1, [r7, #8]
 8002028:	607a      	str	r2, [r7, #4]
 800202a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800202c:	2300      	movs	r3, #0
 800202e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002030:	f7ff ff3e 	bl	8001eb0 <__NVIC_GetPriorityGrouping>
 8002034:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	68b9      	ldr	r1, [r7, #8]
 800203a:	6978      	ldr	r0, [r7, #20]
 800203c:	f7ff ff8e 	bl	8001f5c <NVIC_EncodePriority>
 8002040:	4602      	mov	r2, r0
 8002042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002046:	4611      	mov	r1, r2
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff ff5d 	bl	8001f08 <__NVIC_SetPriority>
}
 800204e:	bf00      	nop
 8002050:	3718      	adds	r7, #24
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	4603      	mov	r3, r0
 800205e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff ff31 	bl	8001ecc <__NVIC_EnableIRQ>
}
 800206a:	bf00      	nop
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b082      	sub	sp, #8
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7ff ffa2 	bl	8001fc4 <SysTick_Config>
 8002080:	4603      	mov	r3, r0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
	...

0800208c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002098:	f7ff feb8 	bl	8001e0c <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d101      	bne.n	80020a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e099      	b.n	80021dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2202      	movs	r2, #2
 80020b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f022 0201 	bic.w	r2, r2, #1
 80020c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020c8:	e00f      	b.n	80020ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020ca:	f7ff fe9f 	bl	8001e0c <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b05      	cmp	r3, #5
 80020d6:	d908      	bls.n	80020ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2220      	movs	r2, #32
 80020dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2203      	movs	r2, #3
 80020e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e078      	b.n	80021dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0301 	and.w	r3, r3, #1
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1e8      	bne.n	80020ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	4b38      	ldr	r3, [pc, #224]	; (80021e4 <HAL_DMA_Init+0x158>)
 8002104:	4013      	ands	r3, r2
 8002106:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002116:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002122:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800212e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002136:	697a      	ldr	r2, [r7, #20]
 8002138:	4313      	orrs	r3, r2
 800213a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002140:	2b04      	cmp	r3, #4
 8002142:	d107      	bne.n	8002154 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214c:	4313      	orrs	r3, r2
 800214e:	697a      	ldr	r2, [r7, #20]
 8002150:	4313      	orrs	r3, r2
 8002152:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	697a      	ldr	r2, [r7, #20]
 800215a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	f023 0307 	bic.w	r3, r3, #7
 800216a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002170:	697a      	ldr	r2, [r7, #20]
 8002172:	4313      	orrs	r3, r2
 8002174:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217a:	2b04      	cmp	r3, #4
 800217c:	d117      	bne.n	80021ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002182:	697a      	ldr	r2, [r7, #20]
 8002184:	4313      	orrs	r3, r2
 8002186:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800218c:	2b00      	cmp	r3, #0
 800218e:	d00e      	beq.n	80021ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f000 fa6f 	bl	8002674 <DMA_CheckFifoParam>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d008      	beq.n	80021ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2240      	movs	r2, #64	; 0x40
 80021a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2201      	movs	r2, #1
 80021a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80021aa:	2301      	movs	r3, #1
 80021ac:	e016      	b.n	80021dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	697a      	ldr	r2, [r7, #20]
 80021b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 fa26 	bl	8002608 <DMA_CalcBaseAndBitshift>
 80021bc:	4603      	mov	r3, r0
 80021be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c4:	223f      	movs	r2, #63	; 0x3f
 80021c6:	409a      	lsls	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2201      	movs	r2, #1
 80021d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3718      	adds	r7, #24
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	f010803f 	.word	0xf010803f

080021e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	60f8      	str	r0, [r7, #12]
 80021f0:	60b9      	str	r1, [r7, #8]
 80021f2:	607a      	str	r2, [r7, #4]
 80021f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021f6:	2300      	movs	r3, #0
 80021f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002206:	2b01      	cmp	r3, #1
 8002208:	d101      	bne.n	800220e <HAL_DMA_Start_IT+0x26>
 800220a:	2302      	movs	r3, #2
 800220c:	e040      	b.n	8002290 <HAL_DMA_Start_IT+0xa8>
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2201      	movs	r2, #1
 8002212:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800221c:	b2db      	uxtb	r3, r3
 800221e:	2b01      	cmp	r3, #1
 8002220:	d12f      	bne.n	8002282 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2202      	movs	r2, #2
 8002226:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2200      	movs	r2, #0
 800222e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	68b9      	ldr	r1, [r7, #8]
 8002236:	68f8      	ldr	r0, [r7, #12]
 8002238:	f000 f9b8 	bl	80025ac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002240:	223f      	movs	r2, #63	; 0x3f
 8002242:	409a      	lsls	r2, r3
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 0216 	orr.w	r2, r2, #22
 8002256:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	2b00      	cmp	r3, #0
 800225e:	d007      	beq.n	8002270 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f042 0208 	orr.w	r2, r2, #8
 800226e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f042 0201 	orr.w	r2, r2, #1
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	e005      	b.n	800228e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800228a:	2302      	movs	r3, #2
 800228c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800228e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002290:	4618      	mov	r0, r3
 8002292:	3718      	adds	r7, #24
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80022a0:	2300      	movs	r3, #0
 80022a2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80022a4:	4b92      	ldr	r3, [pc, #584]	; (80024f0 <HAL_DMA_IRQHandler+0x258>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a92      	ldr	r2, [pc, #584]	; (80024f4 <HAL_DMA_IRQHandler+0x25c>)
 80022aa:	fba2 2303 	umull	r2, r3, r2, r3
 80022ae:	0a9b      	lsrs	r3, r3, #10
 80022b0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022c2:	2208      	movs	r2, #8
 80022c4:	409a      	lsls	r2, r3
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	4013      	ands	r3, r2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d01a      	beq.n	8002304 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0304 	and.w	r3, r3, #4
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d013      	beq.n	8002304 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0204 	bic.w	r2, r2, #4
 80022ea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022f0:	2208      	movs	r2, #8
 80022f2:	409a      	lsls	r2, r3
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022fc:	f043 0201 	orr.w	r2, r3, #1
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002308:	2201      	movs	r2, #1
 800230a:	409a      	lsls	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	4013      	ands	r3, r2
 8002310:	2b00      	cmp	r3, #0
 8002312:	d012      	beq.n	800233a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	695b      	ldr	r3, [r3, #20]
 800231a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00b      	beq.n	800233a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002326:	2201      	movs	r2, #1
 8002328:	409a      	lsls	r2, r3
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002332:	f043 0202 	orr.w	r2, r3, #2
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800233e:	2204      	movs	r2, #4
 8002340:	409a      	lsls	r2, r3
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	4013      	ands	r3, r2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d012      	beq.n	8002370 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0302 	and.w	r3, r3, #2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d00b      	beq.n	8002370 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800235c:	2204      	movs	r2, #4
 800235e:	409a      	lsls	r2, r3
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002368:	f043 0204 	orr.w	r2, r3, #4
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002374:	2210      	movs	r2, #16
 8002376:	409a      	lsls	r2, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4013      	ands	r3, r2
 800237c:	2b00      	cmp	r3, #0
 800237e:	d043      	beq.n	8002408 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0308 	and.w	r3, r3, #8
 800238a:	2b00      	cmp	r3, #0
 800238c:	d03c      	beq.n	8002408 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002392:	2210      	movs	r2, #16
 8002394:	409a      	lsls	r2, r3
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d018      	beq.n	80023da <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d108      	bne.n	80023c8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d024      	beq.n	8002408 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	4798      	blx	r3
 80023c6:	e01f      	b.n	8002408 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d01b      	beq.n	8002408 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	4798      	blx	r3
 80023d8:	e016      	b.n	8002408 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d107      	bne.n	80023f8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 0208 	bic.w	r2, r2, #8
 80023f6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d003      	beq.n	8002408 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800240c:	2220      	movs	r2, #32
 800240e:	409a      	lsls	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	4013      	ands	r3, r2
 8002414:	2b00      	cmp	r3, #0
 8002416:	f000 808e 	beq.w	8002536 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0310 	and.w	r3, r3, #16
 8002424:	2b00      	cmp	r3, #0
 8002426:	f000 8086 	beq.w	8002536 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800242e:	2220      	movs	r2, #32
 8002430:	409a      	lsls	r2, r3
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800243c:	b2db      	uxtb	r3, r3
 800243e:	2b05      	cmp	r3, #5
 8002440:	d136      	bne.n	80024b0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f022 0216 	bic.w	r2, r2, #22
 8002450:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	695a      	ldr	r2, [r3, #20]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002460:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002466:	2b00      	cmp	r3, #0
 8002468:	d103      	bne.n	8002472 <HAL_DMA_IRQHandler+0x1da>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800246e:	2b00      	cmp	r3, #0
 8002470:	d007      	beq.n	8002482 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f022 0208 	bic.w	r2, r2, #8
 8002480:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002486:	223f      	movs	r2, #63	; 0x3f
 8002488:	409a      	lsls	r2, r3
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2201      	movs	r2, #1
 800249a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d07d      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	4798      	blx	r3
        }
        return;
 80024ae:	e078      	b.n	80025a2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d01c      	beq.n	80024f8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d108      	bne.n	80024de <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d030      	beq.n	8002536 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	4798      	blx	r3
 80024dc:	e02b      	b.n	8002536 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d027      	beq.n	8002536 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	4798      	blx	r3
 80024ee:	e022      	b.n	8002536 <HAL_DMA_IRQHandler+0x29e>
 80024f0:	20000000 	.word	0x20000000
 80024f4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002502:	2b00      	cmp	r3, #0
 8002504:	d10f      	bne.n	8002526 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f022 0210 	bic.w	r2, r2, #16
 8002514:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800253a:	2b00      	cmp	r3, #0
 800253c:	d032      	beq.n	80025a4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	2b00      	cmp	r3, #0
 8002548:	d022      	beq.n	8002590 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2205      	movs	r2, #5
 800254e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f022 0201 	bic.w	r2, r2, #1
 8002560:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	3301      	adds	r3, #1
 8002566:	60bb      	str	r3, [r7, #8]
 8002568:	697a      	ldr	r2, [r7, #20]
 800256a:	429a      	cmp	r2, r3
 800256c:	d307      	bcc.n	800257e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1f2      	bne.n	8002562 <HAL_DMA_IRQHandler+0x2ca>
 800257c:	e000      	b.n	8002580 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800257e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002594:	2b00      	cmp	r3, #0
 8002596:	d005      	beq.n	80025a4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	4798      	blx	r3
 80025a0:	e000      	b.n	80025a4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80025a2:	bf00      	nop
    }
  }
}
 80025a4:	3718      	adds	r7, #24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop

080025ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
 80025b8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025c8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	683a      	ldr	r2, [r7, #0]
 80025d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	2b40      	cmp	r3, #64	; 0x40
 80025d8:	d108      	bne.n	80025ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68ba      	ldr	r2, [r7, #8]
 80025e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80025ea:	e007      	b.n	80025fc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	68ba      	ldr	r2, [r7, #8]
 80025f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	60da      	str	r2, [r3, #12]
}
 80025fc:	bf00      	nop
 80025fe:	3714      	adds	r7, #20
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002608:	b480      	push	{r7}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	b2db      	uxtb	r3, r3
 8002616:	3b10      	subs	r3, #16
 8002618:	4a14      	ldr	r2, [pc, #80]	; (800266c <DMA_CalcBaseAndBitshift+0x64>)
 800261a:	fba2 2303 	umull	r2, r3, r2, r3
 800261e:	091b      	lsrs	r3, r3, #4
 8002620:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002622:	4a13      	ldr	r2, [pc, #76]	; (8002670 <DMA_CalcBaseAndBitshift+0x68>)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4413      	add	r3, r2
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	461a      	mov	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2b03      	cmp	r3, #3
 8002634:	d909      	bls.n	800264a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800263e:	f023 0303 	bic.w	r3, r3, #3
 8002642:	1d1a      	adds	r2, r3, #4
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	659a      	str	r2, [r3, #88]	; 0x58
 8002648:	e007      	b.n	800265a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002652:	f023 0303 	bic.w	r3, r3, #3
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800265e:	4618      	mov	r0, r3
 8002660:	3714      	adds	r7, #20
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	aaaaaaab 	.word	0xaaaaaaab
 8002670:	0800b86c 	.word	0x0800b86c

08002674 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800267c:	2300      	movs	r3, #0
 800267e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002684:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	699b      	ldr	r3, [r3, #24]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d11f      	bne.n	80026ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	2b03      	cmp	r3, #3
 8002692:	d855      	bhi.n	8002740 <DMA_CheckFifoParam+0xcc>
 8002694:	a201      	add	r2, pc, #4	; (adr r2, 800269c <DMA_CheckFifoParam+0x28>)
 8002696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800269a:	bf00      	nop
 800269c:	080026ad 	.word	0x080026ad
 80026a0:	080026bf 	.word	0x080026bf
 80026a4:	080026ad 	.word	0x080026ad
 80026a8:	08002741 	.word	0x08002741
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d045      	beq.n	8002744 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026bc:	e042      	b.n	8002744 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80026c6:	d13f      	bne.n	8002748 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026cc:	e03c      	b.n	8002748 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026d6:	d121      	bne.n	800271c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	2b03      	cmp	r3, #3
 80026dc:	d836      	bhi.n	800274c <DMA_CheckFifoParam+0xd8>
 80026de:	a201      	add	r2, pc, #4	; (adr r2, 80026e4 <DMA_CheckFifoParam+0x70>)
 80026e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e4:	080026f5 	.word	0x080026f5
 80026e8:	080026fb 	.word	0x080026fb
 80026ec:	080026f5 	.word	0x080026f5
 80026f0:	0800270d 	.word	0x0800270d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	73fb      	strb	r3, [r7, #15]
      break;
 80026f8:	e02f      	b.n	800275a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d024      	beq.n	8002750 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800270a:	e021      	b.n	8002750 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002710:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002714:	d11e      	bne.n	8002754 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800271a:	e01b      	b.n	8002754 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	2b02      	cmp	r3, #2
 8002720:	d902      	bls.n	8002728 <DMA_CheckFifoParam+0xb4>
 8002722:	2b03      	cmp	r3, #3
 8002724:	d003      	beq.n	800272e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002726:	e018      	b.n	800275a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	73fb      	strb	r3, [r7, #15]
      break;
 800272c:	e015      	b.n	800275a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002732:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d00e      	beq.n	8002758 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	73fb      	strb	r3, [r7, #15]
      break;
 800273e:	e00b      	b.n	8002758 <DMA_CheckFifoParam+0xe4>
      break;
 8002740:	bf00      	nop
 8002742:	e00a      	b.n	800275a <DMA_CheckFifoParam+0xe6>
      break;
 8002744:	bf00      	nop
 8002746:	e008      	b.n	800275a <DMA_CheckFifoParam+0xe6>
      break;
 8002748:	bf00      	nop
 800274a:	e006      	b.n	800275a <DMA_CheckFifoParam+0xe6>
      break;
 800274c:	bf00      	nop
 800274e:	e004      	b.n	800275a <DMA_CheckFifoParam+0xe6>
      break;
 8002750:	bf00      	nop
 8002752:	e002      	b.n	800275a <DMA_CheckFifoParam+0xe6>
      break;   
 8002754:	bf00      	nop
 8002756:	e000      	b.n	800275a <DMA_CheckFifoParam+0xe6>
      break;
 8002758:	bf00      	nop
    }
  } 
  
  return status; 
 800275a:	7bfb      	ldrb	r3, [r7, #15]
}
 800275c:	4618      	mov	r0, r3
 800275e:	3714      	adds	r7, #20
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002768:	b480      	push	{r7}
 800276a:	b089      	sub	sp, #36	; 0x24
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002772:	2300      	movs	r3, #0
 8002774:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002776:	2300      	movs	r3, #0
 8002778:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800277a:	2300      	movs	r3, #0
 800277c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800277e:	2300      	movs	r3, #0
 8002780:	61fb      	str	r3, [r7, #28]
 8002782:	e16b      	b.n	8002a5c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002784:	2201      	movs	r2, #1
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	4013      	ands	r3, r2
 8002796:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	429a      	cmp	r2, r3
 800279e:	f040 815a 	bne.w	8002a56 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d00b      	beq.n	80027c2 <HAL_GPIO_Init+0x5a>
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d007      	beq.n	80027c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027b6:	2b11      	cmp	r3, #17
 80027b8:	d003      	beq.n	80027c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2b12      	cmp	r3, #18
 80027c0:	d130      	bne.n	8002824 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	005b      	lsls	r3, r3, #1
 80027cc:	2203      	movs	r2, #3
 80027ce:	fa02 f303 	lsl.w	r3, r2, r3
 80027d2:	43db      	mvns	r3, r3
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	4013      	ands	r3, r2
 80027d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027f8:	2201      	movs	r2, #1
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	43db      	mvns	r3, r3
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	4013      	ands	r3, r2
 8002806:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	091b      	lsrs	r3, r3, #4
 800280e:	f003 0201 	and.w	r2, r3, #1
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4313      	orrs	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	2203      	movs	r2, #3
 8002830:	fa02 f303 	lsl.w	r3, r2, r3
 8002834:	43db      	mvns	r3, r3
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	4013      	ands	r3, r2
 800283a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	689a      	ldr	r2, [r3, #8]
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	2b02      	cmp	r3, #2
 800285a:	d003      	beq.n	8002864 <HAL_GPIO_Init+0xfc>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b12      	cmp	r3, #18
 8002862:	d123      	bne.n	80028ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	08da      	lsrs	r2, r3, #3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	3208      	adds	r2, #8
 800286c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002870:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	f003 0307 	and.w	r3, r3, #7
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	220f      	movs	r2, #15
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	43db      	mvns	r3, r3
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	4013      	ands	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	691a      	ldr	r2, [r3, #16]
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	f003 0307 	and.w	r3, r3, #7
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	4313      	orrs	r3, r2
 800289c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	08da      	lsrs	r2, r3, #3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	3208      	adds	r2, #8
 80028a6:	69b9      	ldr	r1, [r7, #24]
 80028a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	2203      	movs	r2, #3
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4013      	ands	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f003 0203 	and.w	r2, r3, #3
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 80b4 	beq.w	8002a56 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ee:	2300      	movs	r3, #0
 80028f0:	60fb      	str	r3, [r7, #12]
 80028f2:	4b5f      	ldr	r3, [pc, #380]	; (8002a70 <HAL_GPIO_Init+0x308>)
 80028f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028f6:	4a5e      	ldr	r2, [pc, #376]	; (8002a70 <HAL_GPIO_Init+0x308>)
 80028f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028fc:	6453      	str	r3, [r2, #68]	; 0x44
 80028fe:	4b5c      	ldr	r3, [pc, #368]	; (8002a70 <HAL_GPIO_Init+0x308>)
 8002900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002902:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800290a:	4a5a      	ldr	r2, [pc, #360]	; (8002a74 <HAL_GPIO_Init+0x30c>)
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	089b      	lsrs	r3, r3, #2
 8002910:	3302      	adds	r3, #2
 8002912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002916:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	220f      	movs	r2, #15
 8002922:	fa02 f303 	lsl.w	r3, r2, r3
 8002926:	43db      	mvns	r3, r3
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	4013      	ands	r3, r2
 800292c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a51      	ldr	r2, [pc, #324]	; (8002a78 <HAL_GPIO_Init+0x310>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d02b      	beq.n	800298e <HAL_GPIO_Init+0x226>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a50      	ldr	r2, [pc, #320]	; (8002a7c <HAL_GPIO_Init+0x314>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d025      	beq.n	800298a <HAL_GPIO_Init+0x222>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a4f      	ldr	r2, [pc, #316]	; (8002a80 <HAL_GPIO_Init+0x318>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d01f      	beq.n	8002986 <HAL_GPIO_Init+0x21e>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a4e      	ldr	r2, [pc, #312]	; (8002a84 <HAL_GPIO_Init+0x31c>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d019      	beq.n	8002982 <HAL_GPIO_Init+0x21a>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a4d      	ldr	r2, [pc, #308]	; (8002a88 <HAL_GPIO_Init+0x320>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d013      	beq.n	800297e <HAL_GPIO_Init+0x216>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a4c      	ldr	r2, [pc, #304]	; (8002a8c <HAL_GPIO_Init+0x324>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d00d      	beq.n	800297a <HAL_GPIO_Init+0x212>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a4b      	ldr	r2, [pc, #300]	; (8002a90 <HAL_GPIO_Init+0x328>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d007      	beq.n	8002976 <HAL_GPIO_Init+0x20e>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a4a      	ldr	r2, [pc, #296]	; (8002a94 <HAL_GPIO_Init+0x32c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d101      	bne.n	8002972 <HAL_GPIO_Init+0x20a>
 800296e:	2307      	movs	r3, #7
 8002970:	e00e      	b.n	8002990 <HAL_GPIO_Init+0x228>
 8002972:	2308      	movs	r3, #8
 8002974:	e00c      	b.n	8002990 <HAL_GPIO_Init+0x228>
 8002976:	2306      	movs	r3, #6
 8002978:	e00a      	b.n	8002990 <HAL_GPIO_Init+0x228>
 800297a:	2305      	movs	r3, #5
 800297c:	e008      	b.n	8002990 <HAL_GPIO_Init+0x228>
 800297e:	2304      	movs	r3, #4
 8002980:	e006      	b.n	8002990 <HAL_GPIO_Init+0x228>
 8002982:	2303      	movs	r3, #3
 8002984:	e004      	b.n	8002990 <HAL_GPIO_Init+0x228>
 8002986:	2302      	movs	r3, #2
 8002988:	e002      	b.n	8002990 <HAL_GPIO_Init+0x228>
 800298a:	2301      	movs	r3, #1
 800298c:	e000      	b.n	8002990 <HAL_GPIO_Init+0x228>
 800298e:	2300      	movs	r3, #0
 8002990:	69fa      	ldr	r2, [r7, #28]
 8002992:	f002 0203 	and.w	r2, r2, #3
 8002996:	0092      	lsls	r2, r2, #2
 8002998:	4093      	lsls	r3, r2
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	4313      	orrs	r3, r2
 800299e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029a0:	4934      	ldr	r1, [pc, #208]	; (8002a74 <HAL_GPIO_Init+0x30c>)
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	089b      	lsrs	r3, r3, #2
 80029a6:	3302      	adds	r3, #2
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029ae:	4b3a      	ldr	r3, [pc, #232]	; (8002a98 <HAL_GPIO_Init+0x330>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	43db      	mvns	r3, r3
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	4013      	ands	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029d2:	4a31      	ldr	r2, [pc, #196]	; (8002a98 <HAL_GPIO_Init+0x330>)
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80029d8:	4b2f      	ldr	r3, [pc, #188]	; (8002a98 <HAL_GPIO_Init+0x330>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	43db      	mvns	r3, r3
 80029e2:	69ba      	ldr	r2, [r7, #24]
 80029e4:	4013      	ands	r3, r2
 80029e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d003      	beq.n	80029fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029fc:	4a26      	ldr	r2, [pc, #152]	; (8002a98 <HAL_GPIO_Init+0x330>)
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a02:	4b25      	ldr	r3, [pc, #148]	; (8002a98 <HAL_GPIO_Init+0x330>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	43db      	mvns	r3, r3
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	4013      	ands	r3, r2
 8002a10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d003      	beq.n	8002a26 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a26:	4a1c      	ldr	r2, [pc, #112]	; (8002a98 <HAL_GPIO_Init+0x330>)
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a2c:	4b1a      	ldr	r3, [pc, #104]	; (8002a98 <HAL_GPIO_Init+0x330>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	43db      	mvns	r3, r3
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d003      	beq.n	8002a50 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a50:	4a11      	ldr	r2, [pc, #68]	; (8002a98 <HAL_GPIO_Init+0x330>)
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	61fb      	str	r3, [r7, #28]
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	2b0f      	cmp	r3, #15
 8002a60:	f67f ae90 	bls.w	8002784 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a64:	bf00      	nop
 8002a66:	3724      	adds	r7, #36	; 0x24
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	40023800 	.word	0x40023800
 8002a74:	40013800 	.word	0x40013800
 8002a78:	40020000 	.word	0x40020000
 8002a7c:	40020400 	.word	0x40020400
 8002a80:	40020800 	.word	0x40020800
 8002a84:	40020c00 	.word	0x40020c00
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	40021400 	.word	0x40021400
 8002a90:	40021800 	.word	0x40021800
 8002a94:	40021c00 	.word	0x40021c00
 8002a98:	40013c00 	.word	0x40013c00

08002a9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	807b      	strh	r3, [r7, #2]
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002aac:	787b      	ldrb	r3, [r7, #1]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ab2:	887a      	ldrh	r2, [r7, #2]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ab8:	e003      	b.n	8002ac2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002aba:	887b      	ldrh	r3, [r7, #2]
 8002abc:	041a      	lsls	r2, r3, #16
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	619a      	str	r2, [r3, #24]
}
 8002ac2:	bf00      	nop
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
	...

08002ad0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ada:	4b08      	ldr	r3, [pc, #32]	; (8002afc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002adc:	695a      	ldr	r2, [r3, #20]
 8002ade:	88fb      	ldrh	r3, [r7, #6]
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d006      	beq.n	8002af4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ae6:	4a05      	ldr	r2, [pc, #20]	; (8002afc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ae8:	88fb      	ldrh	r3, [r7, #6]
 8002aea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002aec:	88fb      	ldrh	r3, [r7, #6]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7fe fc30 	bl	8001354 <HAL_GPIO_EXTI_Callback>
  }
}
 8002af4:	bf00      	nop
 8002af6:	3708      	adds	r7, #8
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40013c00 	.word	0x40013c00

08002b00 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002b00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b02:	b08f      	sub	sp, #60	; 0x3c
 8002b04:	af0a      	add	r7, sp, #40	; 0x28
 8002b06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e10f      	b.n	8002d32 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d106      	bne.n	8002b32 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f006 fadf 	bl	80090f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2203      	movs	r2, #3
 8002b36:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d102      	bne.n	8002b4c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f003 faac 	bl	80060ae <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	603b      	str	r3, [r7, #0]
 8002b5c:	687e      	ldr	r6, [r7, #4]
 8002b5e:	466d      	mov	r5, sp
 8002b60:	f106 0410 	add.w	r4, r6, #16
 8002b64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b6c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b70:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b74:	1d33      	adds	r3, r6, #4
 8002b76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b78:	6838      	ldr	r0, [r7, #0]
 8002b7a:	f003 f983 	bl	8005e84 <USB_CoreInit>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d005      	beq.n	8002b90 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2202      	movs	r2, #2
 8002b88:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e0d0      	b.n	8002d32 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2100      	movs	r1, #0
 8002b96:	4618      	mov	r0, r3
 8002b98:	f003 fa9a 	bl	80060d0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	73fb      	strb	r3, [r7, #15]
 8002ba0:	e04a      	b.n	8002c38 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002ba2:	7bfa      	ldrb	r2, [r7, #15]
 8002ba4:	6879      	ldr	r1, [r7, #4]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	00db      	lsls	r3, r3, #3
 8002baa:	1a9b      	subs	r3, r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	440b      	add	r3, r1
 8002bb0:	333d      	adds	r3, #61	; 0x3d
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002bb6:	7bfa      	ldrb	r2, [r7, #15]
 8002bb8:	6879      	ldr	r1, [r7, #4]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	00db      	lsls	r3, r3, #3
 8002bbe:	1a9b      	subs	r3, r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	440b      	add	r3, r1
 8002bc4:	333c      	adds	r3, #60	; 0x3c
 8002bc6:	7bfa      	ldrb	r2, [r7, #15]
 8002bc8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002bca:	7bfa      	ldrb	r2, [r7, #15]
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
 8002bce:	b298      	uxth	r0, r3
 8002bd0:	6879      	ldr	r1, [r7, #4]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	00db      	lsls	r3, r3, #3
 8002bd6:	1a9b      	subs	r3, r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	440b      	add	r3, r1
 8002bdc:	3342      	adds	r3, #66	; 0x42
 8002bde:	4602      	mov	r2, r0
 8002be0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002be2:	7bfa      	ldrb	r2, [r7, #15]
 8002be4:	6879      	ldr	r1, [r7, #4]
 8002be6:	4613      	mov	r3, r2
 8002be8:	00db      	lsls	r3, r3, #3
 8002bea:	1a9b      	subs	r3, r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	440b      	add	r3, r1
 8002bf0:	333f      	adds	r3, #63	; 0x3f
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002bf6:	7bfa      	ldrb	r2, [r7, #15]
 8002bf8:	6879      	ldr	r1, [r7, #4]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	00db      	lsls	r3, r3, #3
 8002bfe:	1a9b      	subs	r3, r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	440b      	add	r3, r1
 8002c04:	3344      	adds	r3, #68	; 0x44
 8002c06:	2200      	movs	r2, #0
 8002c08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002c0a:	7bfa      	ldrb	r2, [r7, #15]
 8002c0c:	6879      	ldr	r1, [r7, #4]
 8002c0e:	4613      	mov	r3, r2
 8002c10:	00db      	lsls	r3, r3, #3
 8002c12:	1a9b      	subs	r3, r3, r2
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	440b      	add	r3, r1
 8002c18:	3348      	adds	r3, #72	; 0x48
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002c1e:	7bfa      	ldrb	r2, [r7, #15]
 8002c20:	6879      	ldr	r1, [r7, #4]
 8002c22:	4613      	mov	r3, r2
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	1a9b      	subs	r3, r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	440b      	add	r3, r1
 8002c2c:	3350      	adds	r3, #80	; 0x50
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c32:	7bfb      	ldrb	r3, [r7, #15]
 8002c34:	3301      	adds	r3, #1
 8002c36:	73fb      	strb	r3, [r7, #15]
 8002c38:	7bfa      	ldrb	r2, [r7, #15]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d3af      	bcc.n	8002ba2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c42:	2300      	movs	r3, #0
 8002c44:	73fb      	strb	r3, [r7, #15]
 8002c46:	e044      	b.n	8002cd2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002c48:	7bfa      	ldrb	r2, [r7, #15]
 8002c4a:	6879      	ldr	r1, [r7, #4]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	1a9b      	subs	r3, r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	440b      	add	r3, r1
 8002c56:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002c5e:	7bfa      	ldrb	r2, [r7, #15]
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	4613      	mov	r3, r2
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	1a9b      	subs	r3, r3, r2
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	440b      	add	r3, r1
 8002c6c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002c70:	7bfa      	ldrb	r2, [r7, #15]
 8002c72:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002c74:	7bfa      	ldrb	r2, [r7, #15]
 8002c76:	6879      	ldr	r1, [r7, #4]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	00db      	lsls	r3, r3, #3
 8002c7c:	1a9b      	subs	r3, r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	440b      	add	r3, r1
 8002c82:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002c86:	2200      	movs	r2, #0
 8002c88:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002c8a:	7bfa      	ldrb	r2, [r7, #15]
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	1a9b      	subs	r3, r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	440b      	add	r3, r1
 8002c98:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002ca0:	7bfa      	ldrb	r2, [r7, #15]
 8002ca2:	6879      	ldr	r1, [r7, #4]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	00db      	lsls	r3, r3, #3
 8002ca8:	1a9b      	subs	r3, r3, r2
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	440b      	add	r3, r1
 8002cae:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002cb6:	7bfa      	ldrb	r2, [r7, #15]
 8002cb8:	6879      	ldr	r1, [r7, #4]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	00db      	lsls	r3, r3, #3
 8002cbe:	1a9b      	subs	r3, r3, r2
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	440b      	add	r3, r1
 8002cc4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002cc8:	2200      	movs	r2, #0
 8002cca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ccc:	7bfb      	ldrb	r3, [r7, #15]
 8002cce:	3301      	adds	r3, #1
 8002cd0:	73fb      	strb	r3, [r7, #15]
 8002cd2:	7bfa      	ldrb	r2, [r7, #15]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d3b5      	bcc.n	8002c48 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	603b      	str	r3, [r7, #0]
 8002ce2:	687e      	ldr	r6, [r7, #4]
 8002ce4:	466d      	mov	r5, sp
 8002ce6:	f106 0410 	add.w	r4, r6, #16
 8002cea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cf0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cf2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002cf6:	e885 0003 	stmia.w	r5, {r0, r1}
 8002cfa:	1d33      	adds	r3, r6, #4
 8002cfc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cfe:	6838      	ldr	r0, [r7, #0]
 8002d00:	f003 fa10 	bl	8006124 <USB_DevInit>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d005      	beq.n	8002d16 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2202      	movs	r2, #2
 8002d0e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e00d      	b.n	8002d32 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f004 fa58 	bl	80071e0 <USB_DevDisconnect>

  return HAL_OK;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3714      	adds	r7, #20
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d3a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b084      	sub	sp, #16
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d101      	bne.n	8002d56 <HAL_PCD_Start+0x1c>
 8002d52:	2302      	movs	r3, #2
 8002d54:	e020      	b.n	8002d98 <HAL_PCD_Start+0x5e>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d109      	bne.n	8002d7a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d005      	beq.n	8002d7a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d72:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f003 f984 	bl	800608c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f004 fa08 	bl	800719e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002da0:	b590      	push	{r4, r7, lr}
 8002da2:	b08d      	sub	sp, #52	; 0x34
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002dae:	6a3b      	ldr	r3, [r7, #32]
 8002db0:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f004 fac6 	bl	8007348 <USB_GetMode>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f040 839d 	bne.w	80034fe <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f004 fa2a 	bl	8007222 <USB_ReadInterrupts>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f000 8393 	beq.w	80034fc <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f004 fa21 	bl	8007222 <USB_ReadInterrupts>
 8002de0:	4603      	mov	r3, r0
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d107      	bne.n	8002dfa <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	695a      	ldr	r2, [r3, #20]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f002 0202 	and.w	r2, r2, #2
 8002df8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f004 fa0f 	bl	8007222 <USB_ReadInterrupts>
 8002e04:	4603      	mov	r3, r0
 8002e06:	f003 0310 	and.w	r3, r3, #16
 8002e0a:	2b10      	cmp	r3, #16
 8002e0c:	d161      	bne.n	8002ed2 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	699a      	ldr	r2, [r3, #24]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f022 0210 	bic.w	r2, r2, #16
 8002e1c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	f003 020f 	and.w	r2, r3, #15
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	00db      	lsls	r3, r3, #3
 8002e2e:	1a9b      	subs	r3, r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	4413      	add	r3, r2
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	0c5b      	lsrs	r3, r3, #17
 8002e42:	f003 030f 	and.w	r3, r3, #15
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d124      	bne.n	8002e94 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002e4a:	69ba      	ldr	r2, [r7, #24]
 8002e4c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002e50:	4013      	ands	r3, r2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d035      	beq.n	8002ec2 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	091b      	lsrs	r3, r3, #4
 8002e5e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002e60:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	461a      	mov	r2, r3
 8002e68:	6a38      	ldr	r0, [r7, #32]
 8002e6a:	f004 f875 	bl	8006f58 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	68da      	ldr	r2, [r3, #12]
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	091b      	lsrs	r3, r3, #4
 8002e76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e7a:	441a      	add	r2, r3
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	699a      	ldr	r2, [r3, #24]
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	091b      	lsrs	r3, r3, #4
 8002e88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e8c:	441a      	add	r2, r3
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	619a      	str	r2, [r3, #24]
 8002e92:	e016      	b.n	8002ec2 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	0c5b      	lsrs	r3, r3, #17
 8002e98:	f003 030f 	and.w	r3, r3, #15
 8002e9c:	2b06      	cmp	r3, #6
 8002e9e:	d110      	bne.n	8002ec2 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002ea6:	2208      	movs	r2, #8
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	6a38      	ldr	r0, [r7, #32]
 8002eac:	f004 f854 	bl	8006f58 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	699a      	ldr	r2, [r3, #24]
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	091b      	lsrs	r3, r3, #4
 8002eb8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ebc:	441a      	add	r2, r3
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	699a      	ldr	r2, [r3, #24]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f042 0210 	orr.w	r2, r2, #16
 8002ed0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f004 f9a3 	bl	8007222 <USB_ReadInterrupts>
 8002edc:	4603      	mov	r3, r0
 8002ede:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ee2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002ee6:	d16e      	bne.n	8002fc6 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f004 f9a9 	bl	8007248 <USB_ReadDevAllOutEpInterrupt>
 8002ef6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002ef8:	e062      	b.n	8002fc0 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d057      	beq.n	8002fb4 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f0a:	b2d2      	uxtb	r2, r2
 8002f0c:	4611      	mov	r1, r2
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f004 f9ce 	bl	80072b0 <USB_ReadDevOutEPInterrupt>
 8002f14:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d00c      	beq.n	8002f3a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f22:	015a      	lsls	r2, r3, #5
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	4413      	add	r3, r2
 8002f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	2301      	movs	r3, #1
 8002f30:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002f32:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 fdb1 	bl	8003a9c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	f003 0308 	and.w	r3, r3, #8
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d00c      	beq.n	8002f5e <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f46:	015a      	lsls	r2, r3, #5
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f50:	461a      	mov	r2, r3
 8002f52:	2308      	movs	r3, #8
 8002f54:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002f56:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f000 feab 	bl	8003cb4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	f003 0310 	and.w	r3, r3, #16
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d008      	beq.n	8002f7a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6a:	015a      	lsls	r2, r3, #5
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	4413      	add	r3, r2
 8002f70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f74:	461a      	mov	r2, r3
 8002f76:	2310      	movs	r3, #16
 8002f78:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	f003 0320 	and.w	r3, r3, #32
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d008      	beq.n	8002f96 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f86:	015a      	lsls	r2, r3, #5
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f90:	461a      	mov	r2, r3
 8002f92:	2320      	movs	r3, #32
 8002f94:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d009      	beq.n	8002fb4 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa2:	015a      	lsls	r2, r3, #5
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002fac:	461a      	mov	r2, r3
 8002fae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fb2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fbc:	085b      	lsrs	r3, r3, #1
 8002fbe:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d199      	bne.n	8002efa <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f004 f929 	bl	8007222 <USB_ReadInterrupts>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fd6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002fda:	f040 80c0 	bne.w	800315e <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f004 f94a 	bl	800727c <USB_ReadDevAllInEpInterrupt>
 8002fe8:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002fea:	2300      	movs	r3, #0
 8002fec:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002fee:	e0b2      	b.n	8003156 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f000 80a7 	beq.w	800314a <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	4611      	mov	r1, r2
 8003006:	4618      	mov	r0, r3
 8003008:	f004 f970 	bl	80072ec <USB_ReadDevInEPInterrupt>
 800300c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	f003 0301 	and.w	r3, r3, #1
 8003014:	2b00      	cmp	r3, #0
 8003016:	d057      	beq.n	80030c8 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800301a:	f003 030f 	and.w	r3, r3, #15
 800301e:	2201      	movs	r2, #1
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800302c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	43db      	mvns	r3, r3
 8003032:	69f9      	ldr	r1, [r7, #28]
 8003034:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003038:	4013      	ands	r3, r2
 800303a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800303c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303e:	015a      	lsls	r2, r3, #5
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	4413      	add	r3, r2
 8003044:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003048:	461a      	mov	r2, r3
 800304a:	2301      	movs	r3, #1
 800304c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d132      	bne.n	80030bc <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800305a:	4613      	mov	r3, r2
 800305c:	00db      	lsls	r3, r3, #3
 800305e:	1a9b      	subs	r3, r3, r2
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	440b      	add	r3, r1
 8003064:	3348      	adds	r3, #72	; 0x48
 8003066:	6819      	ldr	r1, [r3, #0]
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800306c:	4613      	mov	r3, r2
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	1a9b      	subs	r3, r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	4403      	add	r3, r0
 8003076:	3344      	adds	r3, #68	; 0x44
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4419      	add	r1, r3
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003080:	4613      	mov	r3, r2
 8003082:	00db      	lsls	r3, r3, #3
 8003084:	1a9b      	subs	r3, r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	4403      	add	r3, r0
 800308a:	3348      	adds	r3, #72	; 0x48
 800308c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	2b00      	cmp	r3, #0
 8003092:	d113      	bne.n	80030bc <HAL_PCD_IRQHandler+0x31c>
 8003094:	6879      	ldr	r1, [r7, #4]
 8003096:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003098:	4613      	mov	r3, r2
 800309a:	00db      	lsls	r3, r3, #3
 800309c:	1a9b      	subs	r3, r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	440b      	add	r3, r1
 80030a2:	3350      	adds	r3, #80	; 0x50
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d108      	bne.n	80030bc <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6818      	ldr	r0, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80030b4:	461a      	mov	r2, r3
 80030b6:	2101      	movs	r1, #1
 80030b8:	f004 f978 	bl	80073ac <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80030bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	4619      	mov	r1, r3
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f006 f895 	bl	80091f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	f003 0308 	and.w	r3, r3, #8
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d008      	beq.n	80030e4 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80030d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d4:	015a      	lsls	r2, r3, #5
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	4413      	add	r3, r2
 80030da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030de:	461a      	mov	r2, r3
 80030e0:	2308      	movs	r3, #8
 80030e2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	f003 0310 	and.w	r3, r3, #16
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d008      	beq.n	8003100 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80030ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f0:	015a      	lsls	r2, r3, #5
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	4413      	add	r3, r2
 80030f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030fa:	461a      	mov	r2, r3
 80030fc:	2310      	movs	r3, #16
 80030fe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003106:	2b00      	cmp	r3, #0
 8003108:	d008      	beq.n	800311c <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310c:	015a      	lsls	r2, r3, #5
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	4413      	add	r3, r2
 8003112:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003116:	461a      	mov	r2, r3
 8003118:	2340      	movs	r3, #64	; 0x40
 800311a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d008      	beq.n	8003138 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003128:	015a      	lsls	r2, r3, #5
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	4413      	add	r3, r2
 800312e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003132:	461a      	mov	r2, r3
 8003134:	2302      	movs	r3, #2
 8003136:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800313e:	2b00      	cmp	r3, #0
 8003140:	d003      	beq.n	800314a <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003142:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f000 fc1b 	bl	8003980 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800314a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314c:	3301      	adds	r3, #1
 800314e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003152:	085b      	lsrs	r3, r3, #1
 8003154:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003158:	2b00      	cmp	r3, #0
 800315a:	f47f af49 	bne.w	8002ff0 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4618      	mov	r0, r3
 8003164:	f004 f85d 	bl	8007222 <USB_ReadInterrupts>
 8003168:	4603      	mov	r3, r0
 800316a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800316e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003172:	d122      	bne.n	80031ba <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	69fa      	ldr	r2, [r7, #28]
 800317e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003182:	f023 0301 	bic.w	r3, r3, #1
 8003186:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800318e:	2b01      	cmp	r3, #1
 8003190:	d108      	bne.n	80031a4 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800319a:	2100      	movs	r1, #0
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f000 fe27 	bl	8003df0 <HAL_PCDEx_LPM_Callback>
 80031a2:	e002      	b.n	80031aa <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f006 f89b 	bl	80092e0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	695a      	ldr	r2, [r3, #20]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80031b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4618      	mov	r0, r3
 80031c0:	f004 f82f 	bl	8007222 <USB_ReadInterrupts>
 80031c4:	4603      	mov	r3, r0
 80031c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031ce:	d112      	bne.n	80031f6 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f003 0301 	and.w	r3, r3, #1
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d102      	bne.n	80031e6 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f006 f857 	bl	8009294 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	695a      	ldr	r2, [r3, #20]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80031f4:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f004 f811 	bl	8007222 <USB_ReadInterrupts>
 8003200:	4603      	mov	r3, r0
 8003202:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800320a:	f040 80c7 	bne.w	800339c <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	69fa      	ldr	r2, [r7, #28]
 8003218:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800321c:	f023 0301 	bic.w	r3, r3, #1
 8003220:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2110      	movs	r1, #16
 8003228:	4618      	mov	r0, r3
 800322a:	f003 f8df 	bl	80063ec <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800322e:	2300      	movs	r3, #0
 8003230:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003232:	e056      	b.n	80032e2 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003236:	015a      	lsls	r2, r3, #5
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	4413      	add	r3, r2
 800323c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003240:	461a      	mov	r2, r3
 8003242:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003246:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800324a:	015a      	lsls	r2, r3, #5
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	4413      	add	r3, r2
 8003250:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003258:	0151      	lsls	r1, r2, #5
 800325a:	69fa      	ldr	r2, [r7, #28]
 800325c:	440a      	add	r2, r1
 800325e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003262:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003266:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800326a:	015a      	lsls	r2, r3, #5
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	4413      	add	r3, r2
 8003270:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003278:	0151      	lsls	r1, r2, #5
 800327a:	69fa      	ldr	r2, [r7, #28]
 800327c:	440a      	add	r2, r1
 800327e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003282:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003286:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800328a:	015a      	lsls	r2, r3, #5
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	4413      	add	r3, r2
 8003290:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003294:	461a      	mov	r2, r3
 8003296:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800329a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800329c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800329e:	015a      	lsls	r2, r3, #5
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	4413      	add	r3, r2
 80032a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032ac:	0151      	lsls	r1, r2, #5
 80032ae:	69fa      	ldr	r2, [r7, #28]
 80032b0:	440a      	add	r2, r1
 80032b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80032b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80032ba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80032bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032be:	015a      	lsls	r2, r3, #5
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	4413      	add	r3, r2
 80032c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032cc:	0151      	lsls	r1, r2, #5
 80032ce:	69fa      	ldr	r2, [r7, #28]
 80032d0:	440a      	add	r2, r1
 80032d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80032d6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80032da:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032de:	3301      	adds	r3, #1
 80032e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d3a3      	bcc.n	8003234 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032f2:	69db      	ldr	r3, [r3, #28]
 80032f4:	69fa      	ldr	r2, [r7, #28]
 80032f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032fa:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80032fe:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003304:	2b00      	cmp	r3, #0
 8003306:	d016      	beq.n	8003336 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800330e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003312:	69fa      	ldr	r2, [r7, #28]
 8003314:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003318:	f043 030b 	orr.w	r3, r3, #11
 800331c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003328:	69fa      	ldr	r2, [r7, #28]
 800332a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800332e:	f043 030b 	orr.w	r3, r3, #11
 8003332:	6453      	str	r3, [r2, #68]	; 0x44
 8003334:	e015      	b.n	8003362 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	69fa      	ldr	r2, [r7, #28]
 8003340:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003344:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003348:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800334c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	69fa      	ldr	r2, [r7, #28]
 8003358:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800335c:	f043 030b 	orr.w	r3, r3, #11
 8003360:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	69fa      	ldr	r2, [r7, #28]
 800336c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003370:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003374:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6818      	ldr	r0, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003386:	461a      	mov	r2, r3
 8003388:	f004 f810 	bl	80073ac <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	695a      	ldr	r2, [r3, #20]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800339a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f003 ff3e 	bl	8007222 <USB_ReadInterrupts>
 80033a6:	4603      	mov	r3, r0
 80033a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033b0:	d124      	bne.n	80033fc <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f003 ffd4 	bl	8007364 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f003 f874 	bl	80064ae <USB_GetDevSpeed>
 80033c6:	4603      	mov	r3, r0
 80033c8:	461a      	mov	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681c      	ldr	r4, [r3, #0]
 80033d2:	f001 f947 	bl	8004664 <HAL_RCC_GetHCLKFreq>
 80033d6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	461a      	mov	r2, r3
 80033e0:	4620      	mov	r0, r4
 80033e2:	f002 fdb1 	bl	8005f48 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f005 ff2b 	bl	8009242 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	695a      	ldr	r2, [r3, #20]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80033fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4618      	mov	r0, r3
 8003402:	f003 ff0e 	bl	8007222 <USB_ReadInterrupts>
 8003406:	4603      	mov	r3, r0
 8003408:	f003 0308 	and.w	r3, r3, #8
 800340c:	2b08      	cmp	r3, #8
 800340e:	d10a      	bne.n	8003426 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f005 ff08 	bl	8009226 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	695a      	ldr	r2, [r3, #20]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f002 0208 	and.w	r2, r2, #8
 8003424:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4618      	mov	r0, r3
 800342c:	f003 fef9 	bl	8007222 <USB_ReadInterrupts>
 8003430:	4603      	mov	r3, r0
 8003432:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003436:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800343a:	d10f      	bne.n	800345c <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800343c:	2300      	movs	r3, #0
 800343e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003442:	b2db      	uxtb	r3, r3
 8003444:	4619      	mov	r1, r3
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f005 ff6a 	bl	8009320 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	695a      	ldr	r2, [r3, #20]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800345a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4618      	mov	r0, r3
 8003462:	f003 fede 	bl	8007222 <USB_ReadInterrupts>
 8003466:	4603      	mov	r3, r0
 8003468:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800346c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003470:	d10f      	bne.n	8003492 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003472:	2300      	movs	r3, #0
 8003474:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003478:	b2db      	uxtb	r3, r3
 800347a:	4619      	mov	r1, r3
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f005 ff3d 	bl	80092fc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	695a      	ldr	r2, [r3, #20]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003490:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f003 fec3 	bl	8007222 <USB_ReadInterrupts>
 800349c:	4603      	mov	r3, r0
 800349e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80034a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034a6:	d10a      	bne.n	80034be <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f005 ff4b 	bl	8009344 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	695a      	ldr	r2, [r3, #20]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80034bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f003 fead 	bl	8007222 <USB_ReadInterrupts>
 80034c8:	4603      	mov	r3, r0
 80034ca:	f003 0304 	and.w	r3, r3, #4
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d115      	bne.n	80034fe <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	f003 0304 	and.w	r3, r3, #4
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d002      	beq.n	80034ea <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f005 ff3b 	bl	8009360 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6859      	ldr	r1, [r3, #4]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	69ba      	ldr	r2, [r7, #24]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	605a      	str	r2, [r3, #4]
 80034fa:	e000      	b.n	80034fe <HAL_PCD_IRQHandler+0x75e>
      return;
 80034fc:	bf00      	nop
    }
  }
}
 80034fe:	3734      	adds	r7, #52	; 0x34
 8003500:	46bd      	mov	sp, r7
 8003502:	bd90      	pop	{r4, r7, pc}

08003504 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	460b      	mov	r3, r1
 800350e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003516:	2b01      	cmp	r3, #1
 8003518:	d101      	bne.n	800351e <HAL_PCD_SetAddress+0x1a>
 800351a:	2302      	movs	r3, #2
 800351c:	e013      	b.n	8003546 <HAL_PCD_SetAddress+0x42>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2201      	movs	r2, #1
 8003522:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	78fa      	ldrb	r2, [r7, #3]
 800352a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	78fa      	ldrb	r2, [r7, #3]
 8003534:	4611      	mov	r1, r2
 8003536:	4618      	mov	r0, r3
 8003538:	f003 fe0b 	bl	8007152 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3708      	adds	r7, #8
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b084      	sub	sp, #16
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
 8003556:	4608      	mov	r0, r1
 8003558:	4611      	mov	r1, r2
 800355a:	461a      	mov	r2, r3
 800355c:	4603      	mov	r3, r0
 800355e:	70fb      	strb	r3, [r7, #3]
 8003560:	460b      	mov	r3, r1
 8003562:	803b      	strh	r3, [r7, #0]
 8003564:	4613      	mov	r3, r2
 8003566:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003568:	2300      	movs	r3, #0
 800356a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800356c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003570:	2b00      	cmp	r3, #0
 8003572:	da0f      	bge.n	8003594 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003574:	78fb      	ldrb	r3, [r7, #3]
 8003576:	f003 020f 	and.w	r2, r3, #15
 800357a:	4613      	mov	r3, r2
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	1a9b      	subs	r3, r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	3338      	adds	r3, #56	; 0x38
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	4413      	add	r3, r2
 8003588:	3304      	adds	r3, #4
 800358a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2201      	movs	r2, #1
 8003590:	705a      	strb	r2, [r3, #1]
 8003592:	e00f      	b.n	80035b4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003594:	78fb      	ldrb	r3, [r7, #3]
 8003596:	f003 020f 	and.w	r2, r3, #15
 800359a:	4613      	mov	r3, r2
 800359c:	00db      	lsls	r3, r3, #3
 800359e:	1a9b      	subs	r3, r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	4413      	add	r3, r2
 80035aa:	3304      	adds	r3, #4
 80035ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80035b4:	78fb      	ldrb	r3, [r7, #3]
 80035b6:	f003 030f 	and.w	r3, r3, #15
 80035ba:	b2da      	uxtb	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80035c0:	883a      	ldrh	r2, [r7, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	78ba      	ldrb	r2, [r7, #2]
 80035ca:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	785b      	ldrb	r3, [r3, #1]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d004      	beq.n	80035de <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	b29a      	uxth	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80035de:	78bb      	ldrb	r3, [r7, #2]
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d102      	bne.n	80035ea <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d101      	bne.n	80035f8 <HAL_PCD_EP_Open+0xaa>
 80035f4:	2302      	movs	r3, #2
 80035f6:	e00e      	b.n	8003616 <HAL_PCD_EP_Open+0xc8>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68f9      	ldr	r1, [r7, #12]
 8003606:	4618      	mov	r0, r3
 8003608:	f002 ff76 	bl	80064f8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8003614:	7afb      	ldrb	r3, [r7, #11]
}
 8003616:	4618      	mov	r0, r3
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b084      	sub	sp, #16
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
 8003626:	460b      	mov	r3, r1
 8003628:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800362a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800362e:	2b00      	cmp	r3, #0
 8003630:	da0f      	bge.n	8003652 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003632:	78fb      	ldrb	r3, [r7, #3]
 8003634:	f003 020f 	and.w	r2, r3, #15
 8003638:	4613      	mov	r3, r2
 800363a:	00db      	lsls	r3, r3, #3
 800363c:	1a9b      	subs	r3, r3, r2
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	3338      	adds	r3, #56	; 0x38
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	4413      	add	r3, r2
 8003646:	3304      	adds	r3, #4
 8003648:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2201      	movs	r2, #1
 800364e:	705a      	strb	r2, [r3, #1]
 8003650:	e00f      	b.n	8003672 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003652:	78fb      	ldrb	r3, [r7, #3]
 8003654:	f003 020f 	and.w	r2, r3, #15
 8003658:	4613      	mov	r3, r2
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	1a9b      	subs	r3, r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	4413      	add	r3, r2
 8003668:	3304      	adds	r3, #4
 800366a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003672:	78fb      	ldrb	r3, [r7, #3]
 8003674:	f003 030f 	and.w	r3, r3, #15
 8003678:	b2da      	uxtb	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003684:	2b01      	cmp	r3, #1
 8003686:	d101      	bne.n	800368c <HAL_PCD_EP_Close+0x6e>
 8003688:	2302      	movs	r3, #2
 800368a:	e00e      	b.n	80036aa <HAL_PCD_EP_Close+0x8c>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68f9      	ldr	r1, [r7, #12]
 800369a:	4618      	mov	r0, r3
 800369c:	f002 ffb4 	bl	8006608 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3710      	adds	r7, #16
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}

080036b2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80036b2:	b580      	push	{r7, lr}
 80036b4:	b086      	sub	sp, #24
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	60f8      	str	r0, [r7, #12]
 80036ba:	607a      	str	r2, [r7, #4]
 80036bc:	603b      	str	r3, [r7, #0]
 80036be:	460b      	mov	r3, r1
 80036c0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80036c2:	7afb      	ldrb	r3, [r7, #11]
 80036c4:	f003 020f 	and.w	r2, r3, #15
 80036c8:	4613      	mov	r3, r2
 80036ca:	00db      	lsls	r3, r3, #3
 80036cc:	1a9b      	subs	r3, r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	4413      	add	r3, r2
 80036d8:	3304      	adds	r3, #4
 80036da:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	2200      	movs	r2, #0
 80036ec:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	2200      	movs	r2, #0
 80036f2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80036f4:	7afb      	ldrb	r3, [r7, #11]
 80036f6:	f003 030f 	and.w	r3, r3, #15
 80036fa:	b2da      	uxtb	r2, r3
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	2b01      	cmp	r3, #1
 8003706:	d102      	bne.n	800370e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800370e:	7afb      	ldrb	r3, [r7, #11]
 8003710:	f003 030f 	and.w	r3, r3, #15
 8003714:	2b00      	cmp	r3, #0
 8003716:	d109      	bne.n	800372c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6818      	ldr	r0, [r3, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	b2db      	uxtb	r3, r3
 8003722:	461a      	mov	r2, r3
 8003724:	6979      	ldr	r1, [r7, #20]
 8003726:	f003 fa8f 	bl	8006c48 <USB_EP0StartXfer>
 800372a:	e008      	b.n	800373e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6818      	ldr	r0, [r3, #0]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	691b      	ldr	r3, [r3, #16]
 8003734:	b2db      	uxtb	r3, r3
 8003736:	461a      	mov	r2, r3
 8003738:	6979      	ldr	r1, [r7, #20]
 800373a:	f003 f841 	bl	80067c0 <USB_EPStartXfer>
  }

  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	460b      	mov	r3, r1
 8003752:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003754:	78fb      	ldrb	r3, [r7, #3]
 8003756:	f003 020f 	and.w	r2, r3, #15
 800375a:	6879      	ldr	r1, [r7, #4]
 800375c:	4613      	mov	r3, r2
 800375e:	00db      	lsls	r3, r3, #3
 8003760:	1a9b      	subs	r3, r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	440b      	add	r3, r1
 8003766:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800376a:	681b      	ldr	r3, [r3, #0]
}
 800376c:	4618      	mov	r0, r3
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b086      	sub	sp, #24
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	607a      	str	r2, [r7, #4]
 8003782:	603b      	str	r3, [r7, #0]
 8003784:	460b      	mov	r3, r1
 8003786:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003788:	7afb      	ldrb	r3, [r7, #11]
 800378a:	f003 020f 	and.w	r2, r3, #15
 800378e:	4613      	mov	r3, r2
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	1a9b      	subs	r3, r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	3338      	adds	r3, #56	; 0x38
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	4413      	add	r3, r2
 800379c:	3304      	adds	r3, #4
 800379e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	2200      	movs	r2, #0
 80037b0:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	2201      	movs	r2, #1
 80037b6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80037b8:	7afb      	ldrb	r3, [r7, #11]
 80037ba:	f003 030f 	and.w	r3, r3, #15
 80037be:	b2da      	uxtb	r2, r3
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d102      	bne.n	80037d2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80037cc:	687a      	ldr	r2, [r7, #4]
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80037d2:	7afb      	ldrb	r3, [r7, #11]
 80037d4:	f003 030f 	and.w	r3, r3, #15
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d109      	bne.n	80037f0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6818      	ldr	r0, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	691b      	ldr	r3, [r3, #16]
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	461a      	mov	r2, r3
 80037e8:	6979      	ldr	r1, [r7, #20]
 80037ea:	f003 fa2d 	bl	8006c48 <USB_EP0StartXfer>
 80037ee:	e008      	b.n	8003802 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6818      	ldr	r0, [r3, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	691b      	ldr	r3, [r3, #16]
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	461a      	mov	r2, r3
 80037fc:	6979      	ldr	r1, [r7, #20]
 80037fe:	f002 ffdf 	bl	80067c0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003802:	2300      	movs	r3, #0
}
 8003804:	4618      	mov	r0, r3
 8003806:	3718      	adds	r7, #24
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	460b      	mov	r3, r1
 8003816:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003818:	78fb      	ldrb	r3, [r7, #3]
 800381a:	f003 020f 	and.w	r2, r3, #15
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	429a      	cmp	r2, r3
 8003824:	d901      	bls.n	800382a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e050      	b.n	80038cc <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800382a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800382e:	2b00      	cmp	r3, #0
 8003830:	da0f      	bge.n	8003852 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003832:	78fb      	ldrb	r3, [r7, #3]
 8003834:	f003 020f 	and.w	r2, r3, #15
 8003838:	4613      	mov	r3, r2
 800383a:	00db      	lsls	r3, r3, #3
 800383c:	1a9b      	subs	r3, r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	3338      	adds	r3, #56	; 0x38
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	4413      	add	r3, r2
 8003846:	3304      	adds	r3, #4
 8003848:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2201      	movs	r2, #1
 800384e:	705a      	strb	r2, [r3, #1]
 8003850:	e00d      	b.n	800386e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003852:	78fa      	ldrb	r2, [r7, #3]
 8003854:	4613      	mov	r3, r2
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	1a9b      	subs	r3, r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	4413      	add	r3, r2
 8003864:	3304      	adds	r3, #4
 8003866:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2201      	movs	r2, #1
 8003872:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003874:	78fb      	ldrb	r3, [r7, #3]
 8003876:	f003 030f 	and.w	r3, r3, #15
 800387a:	b2da      	uxtb	r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003886:	2b01      	cmp	r3, #1
 8003888:	d101      	bne.n	800388e <HAL_PCD_EP_SetStall+0x82>
 800388a:	2302      	movs	r3, #2
 800388c:	e01e      	b.n	80038cc <HAL_PCD_EP_SetStall+0xc0>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2201      	movs	r2, #1
 8003892:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68f9      	ldr	r1, [r7, #12]
 800389c:	4618      	mov	r0, r3
 800389e:	f003 fb84 	bl	8006faa <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80038a2:	78fb      	ldrb	r3, [r7, #3]
 80038a4:	f003 030f 	and.w	r3, r3, #15
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d10a      	bne.n	80038c2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6818      	ldr	r0, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	b2d9      	uxtb	r1, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80038bc:	461a      	mov	r2, r3
 80038be:	f003 fd75 	bl	80073ac <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	460b      	mov	r3, r1
 80038de:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80038e0:	78fb      	ldrb	r3, [r7, #3]
 80038e2:	f003 020f 	and.w	r2, r3, #15
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d901      	bls.n	80038f2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e042      	b.n	8003978 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80038f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	da0f      	bge.n	800391a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038fa:	78fb      	ldrb	r3, [r7, #3]
 80038fc:	f003 020f 	and.w	r2, r3, #15
 8003900:	4613      	mov	r3, r2
 8003902:	00db      	lsls	r3, r3, #3
 8003904:	1a9b      	subs	r3, r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	3338      	adds	r3, #56	; 0x38
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	4413      	add	r3, r2
 800390e:	3304      	adds	r3, #4
 8003910:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2201      	movs	r2, #1
 8003916:	705a      	strb	r2, [r3, #1]
 8003918:	e00f      	b.n	800393a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800391a:	78fb      	ldrb	r3, [r7, #3]
 800391c:	f003 020f 	and.w	r2, r3, #15
 8003920:	4613      	mov	r3, r2
 8003922:	00db      	lsls	r3, r3, #3
 8003924:	1a9b      	subs	r3, r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	4413      	add	r3, r2
 8003930:	3304      	adds	r3, #4
 8003932:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2200      	movs	r2, #0
 800393e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003940:	78fb      	ldrb	r3, [r7, #3]
 8003942:	f003 030f 	and.w	r3, r3, #15
 8003946:	b2da      	uxtb	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003952:	2b01      	cmp	r3, #1
 8003954:	d101      	bne.n	800395a <HAL_PCD_EP_ClrStall+0x86>
 8003956:	2302      	movs	r3, #2
 8003958:	e00e      	b.n	8003978 <HAL_PCD_EP_ClrStall+0xa4>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2201      	movs	r2, #1
 800395e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68f9      	ldr	r1, [r7, #12]
 8003968:	4618      	mov	r0, r3
 800396a:	f003 fb8c 	bl	8007086 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3710      	adds	r7, #16
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b08a      	sub	sp, #40	; 0x28
 8003984:	af02      	add	r7, sp, #8
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	4613      	mov	r3, r2
 8003998:	00db      	lsls	r3, r3, #3
 800399a:	1a9b      	subs	r3, r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	3338      	adds	r3, #56	; 0x38
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	4413      	add	r3, r2
 80039a4:	3304      	adds	r3, #4
 80039a6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	699a      	ldr	r2, [r3, #24]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	695b      	ldr	r3, [r3, #20]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d901      	bls.n	80039b8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e06c      	b.n	8003a92 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	695a      	ldr	r2, [r3, #20]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	69fa      	ldr	r2, [r7, #28]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d902      	bls.n	80039d4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	3303      	adds	r3, #3
 80039d8:	089b      	lsrs	r3, r3, #2
 80039da:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80039dc:	e02b      	b.n	8003a36 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	695a      	ldr	r2, [r3, #20]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	699b      	ldr	r3, [r3, #24]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	69fa      	ldr	r2, [r7, #28]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d902      	bls.n	80039fa <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	3303      	adds	r3, #3
 80039fe:	089b      	lsrs	r3, r3, #2
 8003a00:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	68d9      	ldr	r1, [r3, #12]
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	b2da      	uxtb	r2, r3
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	9300      	str	r3, [sp, #0]
 8003a16:	4603      	mov	r3, r0
 8003a18:	6978      	ldr	r0, [r7, #20]
 8003a1a:	f003 fa68 	bl	8006eee <USB_WritePacket>

    ep->xfer_buff  += len;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	68da      	ldr	r2, [r3, #12]
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	441a      	add	r2, r3
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	699a      	ldr	r2, [r3, #24]
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	441a      	add	r2, r3
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	015a      	lsls	r2, r3, #5
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	69ba      	ldr	r2, [r7, #24]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d809      	bhi.n	8003a60 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	699a      	ldr	r2, [r3, #24]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d203      	bcs.n	8003a60 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	695b      	ldr	r3, [r3, #20]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1be      	bne.n	80039de <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	695a      	ldr	r2, [r3, #20]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d811      	bhi.n	8003a90 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	f003 030f 	and.w	r3, r3, #15
 8003a72:	2201      	movs	r2, #1
 8003a74:	fa02 f303 	lsl.w	r3, r2, r3
 8003a78:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	43db      	mvns	r3, r3
 8003a86:	6939      	ldr	r1, [r7, #16]
 8003a88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3720      	adds	r7, #32
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
	...

08003a9c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	333c      	adds	r3, #60	; 0x3c
 8003ab4:	3304      	adds	r3, #4
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	015a      	lsls	r2, r3, #5
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	4413      	add	r3, r2
 8003ac2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	f040 80a0 	bne.w	8003c14 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	f003 0308 	and.w	r3, r3, #8
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d015      	beq.n	8003b0a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	4a72      	ldr	r2, [pc, #456]	; (8003cac <PCD_EP_OutXfrComplete_int+0x210>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	f240 80dd 	bls.w	8003ca2 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	f000 80d7 	beq.w	8003ca2 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	015a      	lsls	r2, r3, #5
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	4413      	add	r3, r2
 8003afc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b00:	461a      	mov	r2, r3
 8003b02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b06:	6093      	str	r3, [r2, #8]
 8003b08:	e0cb      	b.n	8003ca2 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	f003 0320 	and.w	r3, r3, #32
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d009      	beq.n	8003b28 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	015a      	lsls	r2, r3, #5
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b20:	461a      	mov	r2, r3
 8003b22:	2320      	movs	r3, #32
 8003b24:	6093      	str	r3, [r2, #8]
 8003b26:	e0bc      	b.n	8003ca2 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	f040 80b7 	bne.w	8003ca2 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	4a5d      	ldr	r2, [pc, #372]	; (8003cac <PCD_EP_OutXfrComplete_int+0x210>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d90f      	bls.n	8003b5c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00a      	beq.n	8003b5c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	015a      	lsls	r2, r3, #5
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	4413      	add	r3, r2
 8003b4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b52:	461a      	mov	r2, r3
 8003b54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b58:	6093      	str	r3, [r2, #8]
 8003b5a:	e0a2      	b.n	8003ca2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8003b5c:	6879      	ldr	r1, [r7, #4]
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	4613      	mov	r3, r2
 8003b62:	00db      	lsls	r3, r3, #3
 8003b64:	1a9b      	subs	r3, r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	440b      	add	r3, r1
 8003b6a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003b6e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	0159      	lsls	r1, r3, #5
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	440b      	add	r3, r1
 8003b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003b82:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	683a      	ldr	r2, [r7, #0]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	00db      	lsls	r3, r3, #3
 8003b8c:	1a9b      	subs	r3, r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4403      	add	r3, r0
 8003b92:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003b96:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8003b98:	6879      	ldr	r1, [r7, #4]
 8003b9a:	683a      	ldr	r2, [r7, #0]
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	00db      	lsls	r3, r3, #3
 8003ba0:	1a9b      	subs	r3, r3, r2
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	440b      	add	r3, r1
 8003ba6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003baa:	6819      	ldr	r1, [r3, #0]
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	683a      	ldr	r2, [r7, #0]
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	00db      	lsls	r3, r3, #3
 8003bb4:	1a9b      	subs	r3, r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	4403      	add	r3, r0
 8003bba:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4419      	add	r1, r3
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	1a9b      	subs	r3, r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	4403      	add	r3, r0
 8003bd0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003bd4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d114      	bne.n	8003c06 <PCD_EP_OutXfrComplete_int+0x16a>
 8003bdc:	6879      	ldr	r1, [r7, #4]
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	4613      	mov	r3, r2
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	1a9b      	subs	r3, r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	440b      	add	r3, r1
 8003bea:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d108      	bne.n	8003c06 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6818      	ldr	r0, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003bfe:	461a      	mov	r2, r3
 8003c00:	2101      	movs	r1, #1
 8003c02:	f003 fbd3 	bl	80073ac <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f005 fad5 	bl	80091bc <HAL_PCD_DataOutStageCallback>
 8003c12:	e046      	b.n	8003ca2 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	4a26      	ldr	r2, [pc, #152]	; (8003cb0 <PCD_EP_OutXfrComplete_int+0x214>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d124      	bne.n	8003c66 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00a      	beq.n	8003c3c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	015a      	lsls	r2, r3, #5
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c32:	461a      	mov	r2, r3
 8003c34:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c38:	6093      	str	r3, [r2, #8]
 8003c3a:	e032      	b.n	8003ca2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	f003 0320 	and.w	r3, r3, #32
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d008      	beq.n	8003c58 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	015a      	lsls	r2, r3, #5
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	4413      	add	r3, r2
 8003c4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c52:	461a      	mov	r2, r3
 8003c54:	2320      	movs	r3, #32
 8003c56:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f005 faac 	bl	80091bc <HAL_PCD_DataOutStageCallback>
 8003c64:	e01d      	b.n	8003ca2 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d114      	bne.n	8003c96 <PCD_EP_OutXfrComplete_int+0x1fa>
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	4613      	mov	r3, r2
 8003c72:	00db      	lsls	r3, r3, #3
 8003c74:	1a9b      	subs	r3, r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d108      	bne.n	8003c96 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6818      	ldr	r0, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003c8e:	461a      	mov	r2, r3
 8003c90:	2100      	movs	r1, #0
 8003c92:	f003 fb8b 	bl	80073ac <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f005 fa8d 	bl	80091bc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3718      	adds	r7, #24
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	4f54300a 	.word	0x4f54300a
 8003cb0:	4f54310a 	.word	0x4f54310a

08003cb4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	333c      	adds	r3, #60	; 0x3c
 8003ccc:	3304      	adds	r3, #4
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	015a      	lsls	r2, r3, #5
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	4413      	add	r3, r2
 8003cda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	4a15      	ldr	r2, [pc, #84]	; (8003d3c <PCD_EP_OutSetupPacket_int+0x88>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d90e      	bls.n	8003d08 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d009      	beq.n	8003d08 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	015a      	lsls	r2, r3, #5
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d00:	461a      	mov	r2, r3
 8003d02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d06:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f005 fa45 	bl	8009198 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	4a0a      	ldr	r2, [pc, #40]	; (8003d3c <PCD_EP_OutSetupPacket_int+0x88>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d90c      	bls.n	8003d30 <PCD_EP_OutSetupPacket_int+0x7c>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d108      	bne.n	8003d30 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6818      	ldr	r0, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003d28:	461a      	mov	r2, r3
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	f003 fb3e 	bl	80073ac <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3718      	adds	r7, #24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	4f54300a 	.word	0x4f54300a

08003d40 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b085      	sub	sp, #20
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	460b      	mov	r3, r1
 8003d4a:	70fb      	strb	r3, [r7, #3]
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d56:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003d58:	78fb      	ldrb	r3, [r7, #3]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d107      	bne.n	8003d6e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003d5e:	883b      	ldrh	r3, [r7, #0]
 8003d60:	0419      	lsls	r1, r3, #16
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68ba      	ldr	r2, [r7, #8]
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	629a      	str	r2, [r3, #40]	; 0x28
 8003d6c:	e028      	b.n	8003dc0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d74:	0c1b      	lsrs	r3, r3, #16
 8003d76:	68ba      	ldr	r2, [r7, #8]
 8003d78:	4413      	add	r3, r2
 8003d7a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	73fb      	strb	r3, [r7, #15]
 8003d80:	e00d      	b.n	8003d9e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	7bfb      	ldrb	r3, [r7, #15]
 8003d88:	3340      	adds	r3, #64	; 0x40
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	4413      	add	r3, r2
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	0c1b      	lsrs	r3, r3, #16
 8003d92:	68ba      	ldr	r2, [r7, #8]
 8003d94:	4413      	add	r3, r2
 8003d96:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003d98:	7bfb      	ldrb	r3, [r7, #15]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	73fb      	strb	r3, [r7, #15]
 8003d9e:	7bfa      	ldrb	r2, [r7, #15]
 8003da0:	78fb      	ldrb	r3, [r7, #3]
 8003da2:	3b01      	subs	r3, #1
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d3ec      	bcc.n	8003d82 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003da8:	883b      	ldrh	r3, [r7, #0]
 8003daa:	0418      	lsls	r0, r3, #16
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6819      	ldr	r1, [r3, #0]
 8003db0:	78fb      	ldrb	r3, [r7, #3]
 8003db2:	3b01      	subs	r3, #1
 8003db4:	68ba      	ldr	r2, [r7, #8]
 8003db6:	4302      	orrs	r2, r0
 8003db8:	3340      	adds	r3, #64	; 0x40
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	440b      	add	r3, r1
 8003dbe:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3714      	adds	r7, #20
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr

08003dce <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b083      	sub	sp, #12
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	887a      	ldrh	r2, [r7, #2]
 8003de0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	460b      	mov	r3, r1
 8003dfa:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b086      	sub	sp, #24
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d101      	bne.n	8003e1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e25b      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d075      	beq.n	8003f12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e26:	4ba3      	ldr	r3, [pc, #652]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 030c 	and.w	r3, r3, #12
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	d00c      	beq.n	8003e4c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e32:	4ba0      	ldr	r3, [pc, #640]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e3a:	2b08      	cmp	r3, #8
 8003e3c:	d112      	bne.n	8003e64 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e3e:	4b9d      	ldr	r3, [pc, #628]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e4a:	d10b      	bne.n	8003e64 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e4c:	4b99      	ldr	r3, [pc, #612]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d05b      	beq.n	8003f10 <HAL_RCC_OscConfig+0x108>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d157      	bne.n	8003f10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e236      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e6c:	d106      	bne.n	8003e7c <HAL_RCC_OscConfig+0x74>
 8003e6e:	4b91      	ldr	r3, [pc, #580]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a90      	ldr	r2, [pc, #576]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e78:	6013      	str	r3, [r2, #0]
 8003e7a:	e01d      	b.n	8003eb8 <HAL_RCC_OscConfig+0xb0>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e84:	d10c      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x98>
 8003e86:	4b8b      	ldr	r3, [pc, #556]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a8a      	ldr	r2, [pc, #552]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e90:	6013      	str	r3, [r2, #0]
 8003e92:	4b88      	ldr	r3, [pc, #544]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a87      	ldr	r2, [pc, #540]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e9c:	6013      	str	r3, [r2, #0]
 8003e9e:	e00b      	b.n	8003eb8 <HAL_RCC_OscConfig+0xb0>
 8003ea0:	4b84      	ldr	r3, [pc, #528]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a83      	ldr	r2, [pc, #524]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003ea6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003eaa:	6013      	str	r3, [r2, #0]
 8003eac:	4b81      	ldr	r3, [pc, #516]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a80      	ldr	r2, [pc, #512]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003eb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003eb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d013      	beq.n	8003ee8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec0:	f7fd ffa4 	bl	8001e0c <HAL_GetTick>
 8003ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ec8:	f7fd ffa0 	bl	8001e0c <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b64      	cmp	r3, #100	; 0x64
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e1fb      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eda:	4b76      	ldr	r3, [pc, #472]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d0f0      	beq.n	8003ec8 <HAL_RCC_OscConfig+0xc0>
 8003ee6:	e014      	b.n	8003f12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ee8:	f7fd ff90 	bl	8001e0c <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ef0:	f7fd ff8c 	bl	8001e0c <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b64      	cmp	r3, #100	; 0x64
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e1e7      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f02:	4b6c      	ldr	r3, [pc, #432]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1f0      	bne.n	8003ef0 <HAL_RCC_OscConfig+0xe8>
 8003f0e:	e000      	b.n	8003f12 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0302 	and.w	r3, r3, #2
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d063      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f1e:	4b65      	ldr	r3, [pc, #404]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f003 030c 	and.w	r3, r3, #12
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d00b      	beq.n	8003f42 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f2a:	4b62      	ldr	r3, [pc, #392]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f32:	2b08      	cmp	r3, #8
 8003f34:	d11c      	bne.n	8003f70 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f36:	4b5f      	ldr	r3, [pc, #380]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d116      	bne.n	8003f70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f42:	4b5c      	ldr	r3, [pc, #368]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d005      	beq.n	8003f5a <HAL_RCC_OscConfig+0x152>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d001      	beq.n	8003f5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e1bb      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f5a:	4b56      	ldr	r3, [pc, #344]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	691b      	ldr	r3, [r3, #16]
 8003f66:	00db      	lsls	r3, r3, #3
 8003f68:	4952      	ldr	r1, [pc, #328]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f6e:	e03a      	b.n	8003fe6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d020      	beq.n	8003fba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f78:	4b4f      	ldr	r3, [pc, #316]	; (80040b8 <HAL_RCC_OscConfig+0x2b0>)
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f7e:	f7fd ff45 	bl	8001e0c <HAL_GetTick>
 8003f82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f84:	e008      	b.n	8003f98 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f86:	f7fd ff41 	bl	8001e0c <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d901      	bls.n	8003f98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e19c      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f98:	4b46      	ldr	r3, [pc, #280]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0302 	and.w	r3, r3, #2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d0f0      	beq.n	8003f86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fa4:	4b43      	ldr	r3, [pc, #268]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	00db      	lsls	r3, r3, #3
 8003fb2:	4940      	ldr	r1, [pc, #256]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	600b      	str	r3, [r1, #0]
 8003fb8:	e015      	b.n	8003fe6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fba:	4b3f      	ldr	r3, [pc, #252]	; (80040b8 <HAL_RCC_OscConfig+0x2b0>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc0:	f7fd ff24 	bl	8001e0c <HAL_GetTick>
 8003fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fc6:	e008      	b.n	8003fda <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fc8:	f7fd ff20 	bl	8001e0c <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d901      	bls.n	8003fda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e17b      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fda:	4b36      	ldr	r3, [pc, #216]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d1f0      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0308 	and.w	r3, r3, #8
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d030      	beq.n	8004054 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d016      	beq.n	8004028 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ffa:	4b30      	ldr	r3, [pc, #192]	; (80040bc <HAL_RCC_OscConfig+0x2b4>)
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004000:	f7fd ff04 	bl	8001e0c <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004008:	f7fd ff00 	bl	8001e0c <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b02      	cmp	r3, #2
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e15b      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800401a:	4b26      	ldr	r3, [pc, #152]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 800401c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800401e:	f003 0302 	and.w	r3, r3, #2
 8004022:	2b00      	cmp	r3, #0
 8004024:	d0f0      	beq.n	8004008 <HAL_RCC_OscConfig+0x200>
 8004026:	e015      	b.n	8004054 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004028:	4b24      	ldr	r3, [pc, #144]	; (80040bc <HAL_RCC_OscConfig+0x2b4>)
 800402a:	2200      	movs	r2, #0
 800402c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800402e:	f7fd feed 	bl	8001e0c <HAL_GetTick>
 8004032:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004034:	e008      	b.n	8004048 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004036:	f7fd fee9 	bl	8001e0c <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b02      	cmp	r3, #2
 8004042:	d901      	bls.n	8004048 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e144      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004048:	4b1a      	ldr	r3, [pc, #104]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 800404a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1f0      	bne.n	8004036 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0304 	and.w	r3, r3, #4
 800405c:	2b00      	cmp	r3, #0
 800405e:	f000 80a0 	beq.w	80041a2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004062:	2300      	movs	r3, #0
 8004064:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004066:	4b13      	ldr	r3, [pc, #76]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8004068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10f      	bne.n	8004092 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004072:	2300      	movs	r3, #0
 8004074:	60bb      	str	r3, [r7, #8]
 8004076:	4b0f      	ldr	r3, [pc, #60]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8004078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407a:	4a0e      	ldr	r2, [pc, #56]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 800407c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004080:	6413      	str	r3, [r2, #64]	; 0x40
 8004082:	4b0c      	ldr	r3, [pc, #48]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8004084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800408a:	60bb      	str	r3, [r7, #8]
 800408c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800408e:	2301      	movs	r3, #1
 8004090:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004092:	4b0b      	ldr	r3, [pc, #44]	; (80040c0 <HAL_RCC_OscConfig+0x2b8>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800409a:	2b00      	cmp	r3, #0
 800409c:	d121      	bne.n	80040e2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800409e:	4b08      	ldr	r3, [pc, #32]	; (80040c0 <HAL_RCC_OscConfig+0x2b8>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a07      	ldr	r2, [pc, #28]	; (80040c0 <HAL_RCC_OscConfig+0x2b8>)
 80040a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040aa:	f7fd feaf 	bl	8001e0c <HAL_GetTick>
 80040ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b0:	e011      	b.n	80040d6 <HAL_RCC_OscConfig+0x2ce>
 80040b2:	bf00      	nop
 80040b4:	40023800 	.word	0x40023800
 80040b8:	42470000 	.word	0x42470000
 80040bc:	42470e80 	.word	0x42470e80
 80040c0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040c4:	f7fd fea2 	bl	8001e0c <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e0fd      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040d6:	4b81      	ldr	r3, [pc, #516]	; (80042dc <HAL_RCC_OscConfig+0x4d4>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d0f0      	beq.n	80040c4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d106      	bne.n	80040f8 <HAL_RCC_OscConfig+0x2f0>
 80040ea:	4b7d      	ldr	r3, [pc, #500]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 80040ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ee:	4a7c      	ldr	r2, [pc, #496]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 80040f0:	f043 0301 	orr.w	r3, r3, #1
 80040f4:	6713      	str	r3, [r2, #112]	; 0x70
 80040f6:	e01c      	b.n	8004132 <HAL_RCC_OscConfig+0x32a>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	2b05      	cmp	r3, #5
 80040fe:	d10c      	bne.n	800411a <HAL_RCC_OscConfig+0x312>
 8004100:	4b77      	ldr	r3, [pc, #476]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 8004102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004104:	4a76      	ldr	r2, [pc, #472]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 8004106:	f043 0304 	orr.w	r3, r3, #4
 800410a:	6713      	str	r3, [r2, #112]	; 0x70
 800410c:	4b74      	ldr	r3, [pc, #464]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 800410e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004110:	4a73      	ldr	r2, [pc, #460]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 8004112:	f043 0301 	orr.w	r3, r3, #1
 8004116:	6713      	str	r3, [r2, #112]	; 0x70
 8004118:	e00b      	b.n	8004132 <HAL_RCC_OscConfig+0x32a>
 800411a:	4b71      	ldr	r3, [pc, #452]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 800411c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800411e:	4a70      	ldr	r2, [pc, #448]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 8004120:	f023 0301 	bic.w	r3, r3, #1
 8004124:	6713      	str	r3, [r2, #112]	; 0x70
 8004126:	4b6e      	ldr	r3, [pc, #440]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 8004128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800412a:	4a6d      	ldr	r2, [pc, #436]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 800412c:	f023 0304 	bic.w	r3, r3, #4
 8004130:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d015      	beq.n	8004166 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800413a:	f7fd fe67 	bl	8001e0c <HAL_GetTick>
 800413e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004140:	e00a      	b.n	8004158 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004142:	f7fd fe63 	bl	8001e0c <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004150:	4293      	cmp	r3, r2
 8004152:	d901      	bls.n	8004158 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e0bc      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004158:	4b61      	ldr	r3, [pc, #388]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 800415a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d0ee      	beq.n	8004142 <HAL_RCC_OscConfig+0x33a>
 8004164:	e014      	b.n	8004190 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004166:	f7fd fe51 	bl	8001e0c <HAL_GetTick>
 800416a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800416c:	e00a      	b.n	8004184 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800416e:	f7fd fe4d 	bl	8001e0c <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	f241 3288 	movw	r2, #5000	; 0x1388
 800417c:	4293      	cmp	r3, r2
 800417e:	d901      	bls.n	8004184 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e0a6      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004184:	4b56      	ldr	r3, [pc, #344]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 8004186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1ee      	bne.n	800416e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004190:	7dfb      	ldrb	r3, [r7, #23]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d105      	bne.n	80041a2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004196:	4b52      	ldr	r3, [pc, #328]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 8004198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419a:	4a51      	ldr	r2, [pc, #324]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 800419c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041a0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f000 8092 	beq.w	80042d0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041ac:	4b4c      	ldr	r3, [pc, #304]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f003 030c 	and.w	r3, r3, #12
 80041b4:	2b08      	cmp	r3, #8
 80041b6:	d05c      	beq.n	8004272 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d141      	bne.n	8004244 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041c0:	4b48      	ldr	r3, [pc, #288]	; (80042e4 <HAL_RCC_OscConfig+0x4dc>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041c6:	f7fd fe21 	bl	8001e0c <HAL_GetTick>
 80041ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041cc:	e008      	b.n	80041e0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041ce:	f7fd fe1d 	bl	8001e0c <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d901      	bls.n	80041e0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e078      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041e0:	4b3f      	ldr	r3, [pc, #252]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1f0      	bne.n	80041ce <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	69da      	ldr	r2, [r3, #28]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	431a      	orrs	r2, r3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fa:	019b      	lsls	r3, r3, #6
 80041fc:	431a      	orrs	r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004202:	085b      	lsrs	r3, r3, #1
 8004204:	3b01      	subs	r3, #1
 8004206:	041b      	lsls	r3, r3, #16
 8004208:	431a      	orrs	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420e:	061b      	lsls	r3, r3, #24
 8004210:	4933      	ldr	r1, [pc, #204]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 8004212:	4313      	orrs	r3, r2
 8004214:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004216:	4b33      	ldr	r3, [pc, #204]	; (80042e4 <HAL_RCC_OscConfig+0x4dc>)
 8004218:	2201      	movs	r2, #1
 800421a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800421c:	f7fd fdf6 	bl	8001e0c <HAL_GetTick>
 8004220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004222:	e008      	b.n	8004236 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004224:	f7fd fdf2 	bl	8001e0c <HAL_GetTick>
 8004228:	4602      	mov	r2, r0
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	2b02      	cmp	r3, #2
 8004230:	d901      	bls.n	8004236 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e04d      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004236:	4b2a      	ldr	r3, [pc, #168]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800423e:	2b00      	cmp	r3, #0
 8004240:	d0f0      	beq.n	8004224 <HAL_RCC_OscConfig+0x41c>
 8004242:	e045      	b.n	80042d0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004244:	4b27      	ldr	r3, [pc, #156]	; (80042e4 <HAL_RCC_OscConfig+0x4dc>)
 8004246:	2200      	movs	r2, #0
 8004248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800424a:	f7fd fddf 	bl	8001e0c <HAL_GetTick>
 800424e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004250:	e008      	b.n	8004264 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004252:	f7fd fddb 	bl	8001e0c <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d901      	bls.n	8004264 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e036      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004264:	4b1e      	ldr	r3, [pc, #120]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800426c:	2b00      	cmp	r3, #0
 800426e:	d1f0      	bne.n	8004252 <HAL_RCC_OscConfig+0x44a>
 8004270:	e02e      	b.n	80042d0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d101      	bne.n	800427e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e029      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800427e:	4b18      	ldr	r3, [pc, #96]	; (80042e0 <HAL_RCC_OscConfig+0x4d8>)
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	69db      	ldr	r3, [r3, #28]
 800428e:	429a      	cmp	r2, r3
 8004290:	d11c      	bne.n	80042cc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800429c:	429a      	cmp	r2, r3
 800429e:	d115      	bne.n	80042cc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80042a6:	4013      	ands	r3, r2
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d10d      	bne.n	80042cc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d106      	bne.n	80042cc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d001      	beq.n	80042d0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e000      	b.n	80042d2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3718      	adds	r7, #24
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	40007000 	.word	0x40007000
 80042e0:	40023800 	.word	0x40023800
 80042e4:	42470060 	.word	0x42470060

080042e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d101      	bne.n	80042fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e0cc      	b.n	8004496 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042fc:	4b68      	ldr	r3, [pc, #416]	; (80044a0 <HAL_RCC_ClockConfig+0x1b8>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 030f 	and.w	r3, r3, #15
 8004304:	683a      	ldr	r2, [r7, #0]
 8004306:	429a      	cmp	r2, r3
 8004308:	d90c      	bls.n	8004324 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800430a:	4b65      	ldr	r3, [pc, #404]	; (80044a0 <HAL_RCC_ClockConfig+0x1b8>)
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	b2d2      	uxtb	r2, r2
 8004310:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004312:	4b63      	ldr	r3, [pc, #396]	; (80044a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 030f 	and.w	r3, r3, #15
 800431a:	683a      	ldr	r2, [r7, #0]
 800431c:	429a      	cmp	r2, r3
 800431e:	d001      	beq.n	8004324 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e0b8      	b.n	8004496 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0302 	and.w	r3, r3, #2
 800432c:	2b00      	cmp	r3, #0
 800432e:	d020      	beq.n	8004372 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0304 	and.w	r3, r3, #4
 8004338:	2b00      	cmp	r3, #0
 800433a:	d005      	beq.n	8004348 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800433c:	4b59      	ldr	r3, [pc, #356]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	4a58      	ldr	r2, [pc, #352]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004342:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004346:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0308 	and.w	r3, r3, #8
 8004350:	2b00      	cmp	r3, #0
 8004352:	d005      	beq.n	8004360 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004354:	4b53      	ldr	r3, [pc, #332]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	4a52      	ldr	r2, [pc, #328]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 800435a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800435e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004360:	4b50      	ldr	r3, [pc, #320]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	494d      	ldr	r1, [pc, #308]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 800436e:	4313      	orrs	r3, r2
 8004370:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	d044      	beq.n	8004408 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	2b01      	cmp	r3, #1
 8004384:	d107      	bne.n	8004396 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004386:	4b47      	ldr	r3, [pc, #284]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d119      	bne.n	80043c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e07f      	b.n	8004496 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	2b02      	cmp	r3, #2
 800439c:	d003      	beq.n	80043a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043a2:	2b03      	cmp	r3, #3
 80043a4:	d107      	bne.n	80043b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043a6:	4b3f      	ldr	r3, [pc, #252]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d109      	bne.n	80043c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e06f      	b.n	8004496 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043b6:	4b3b      	ldr	r3, [pc, #236]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d101      	bne.n	80043c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e067      	b.n	8004496 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043c6:	4b37      	ldr	r3, [pc, #220]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f023 0203 	bic.w	r2, r3, #3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	4934      	ldr	r1, [pc, #208]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 80043d4:	4313      	orrs	r3, r2
 80043d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043d8:	f7fd fd18 	bl	8001e0c <HAL_GetTick>
 80043dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043de:	e00a      	b.n	80043f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043e0:	f7fd fd14 	bl	8001e0c <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e04f      	b.n	8004496 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043f6:	4b2b      	ldr	r3, [pc, #172]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f003 020c 	and.w	r2, r3, #12
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	429a      	cmp	r2, r3
 8004406:	d1eb      	bne.n	80043e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004408:	4b25      	ldr	r3, [pc, #148]	; (80044a0 <HAL_RCC_ClockConfig+0x1b8>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 030f 	and.w	r3, r3, #15
 8004410:	683a      	ldr	r2, [r7, #0]
 8004412:	429a      	cmp	r2, r3
 8004414:	d20c      	bcs.n	8004430 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004416:	4b22      	ldr	r3, [pc, #136]	; (80044a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800441e:	4b20      	ldr	r3, [pc, #128]	; (80044a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 030f 	and.w	r3, r3, #15
 8004426:	683a      	ldr	r2, [r7, #0]
 8004428:	429a      	cmp	r2, r3
 800442a:	d001      	beq.n	8004430 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e032      	b.n	8004496 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0304 	and.w	r3, r3, #4
 8004438:	2b00      	cmp	r3, #0
 800443a:	d008      	beq.n	800444e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800443c:	4b19      	ldr	r3, [pc, #100]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	4916      	ldr	r1, [pc, #88]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 800444a:	4313      	orrs	r3, r2
 800444c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0308 	and.w	r3, r3, #8
 8004456:	2b00      	cmp	r3, #0
 8004458:	d009      	beq.n	800446e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800445a:	4b12      	ldr	r3, [pc, #72]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	00db      	lsls	r3, r3, #3
 8004468:	490e      	ldr	r1, [pc, #56]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 800446a:	4313      	orrs	r3, r2
 800446c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800446e:	f000 f821 	bl	80044b4 <HAL_RCC_GetSysClockFreq>
 8004472:	4601      	mov	r1, r0
 8004474:	4b0b      	ldr	r3, [pc, #44]	; (80044a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	091b      	lsrs	r3, r3, #4
 800447a:	f003 030f 	and.w	r3, r3, #15
 800447e:	4a0a      	ldr	r2, [pc, #40]	; (80044a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004480:	5cd3      	ldrb	r3, [r2, r3]
 8004482:	fa21 f303 	lsr.w	r3, r1, r3
 8004486:	4a09      	ldr	r2, [pc, #36]	; (80044ac <HAL_RCC_ClockConfig+0x1c4>)
 8004488:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800448a:	4b09      	ldr	r3, [pc, #36]	; (80044b0 <HAL_RCC_ClockConfig+0x1c8>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4618      	mov	r0, r3
 8004490:	f7fd fc78 	bl	8001d84 <HAL_InitTick>

  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	40023c00 	.word	0x40023c00
 80044a4:	40023800 	.word	0x40023800
 80044a8:	0800b85c 	.word	0x0800b85c
 80044ac:	20000000 	.word	0x20000000
 80044b0:	20000004 	.word	0x20000004

080044b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80044ba:	2300      	movs	r3, #0
 80044bc:	607b      	str	r3, [r7, #4]
 80044be:	2300      	movs	r3, #0
 80044c0:	60fb      	str	r3, [r7, #12]
 80044c2:	2300      	movs	r3, #0
 80044c4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80044c6:	2300      	movs	r3, #0
 80044c8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80044ca:	4b63      	ldr	r3, [pc, #396]	; (8004658 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f003 030c 	and.w	r3, r3, #12
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d007      	beq.n	80044e6 <HAL_RCC_GetSysClockFreq+0x32>
 80044d6:	2b08      	cmp	r3, #8
 80044d8:	d008      	beq.n	80044ec <HAL_RCC_GetSysClockFreq+0x38>
 80044da:	2b00      	cmp	r3, #0
 80044dc:	f040 80b4 	bne.w	8004648 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044e0:	4b5e      	ldr	r3, [pc, #376]	; (800465c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80044e2:	60bb      	str	r3, [r7, #8]
       break;
 80044e4:	e0b3      	b.n	800464e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044e6:	4b5e      	ldr	r3, [pc, #376]	; (8004660 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80044e8:	60bb      	str	r3, [r7, #8]
      break;
 80044ea:	e0b0      	b.n	800464e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044ec:	4b5a      	ldr	r3, [pc, #360]	; (8004658 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044f4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044f6:	4b58      	ldr	r3, [pc, #352]	; (8004658 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d04a      	beq.n	8004598 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004502:	4b55      	ldr	r3, [pc, #340]	; (8004658 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	099b      	lsrs	r3, r3, #6
 8004508:	f04f 0400 	mov.w	r4, #0
 800450c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004510:	f04f 0200 	mov.w	r2, #0
 8004514:	ea03 0501 	and.w	r5, r3, r1
 8004518:	ea04 0602 	and.w	r6, r4, r2
 800451c:	4629      	mov	r1, r5
 800451e:	4632      	mov	r2, r6
 8004520:	f04f 0300 	mov.w	r3, #0
 8004524:	f04f 0400 	mov.w	r4, #0
 8004528:	0154      	lsls	r4, r2, #5
 800452a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800452e:	014b      	lsls	r3, r1, #5
 8004530:	4619      	mov	r1, r3
 8004532:	4622      	mov	r2, r4
 8004534:	1b49      	subs	r1, r1, r5
 8004536:	eb62 0206 	sbc.w	r2, r2, r6
 800453a:	f04f 0300 	mov.w	r3, #0
 800453e:	f04f 0400 	mov.w	r4, #0
 8004542:	0194      	lsls	r4, r2, #6
 8004544:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004548:	018b      	lsls	r3, r1, #6
 800454a:	1a5b      	subs	r3, r3, r1
 800454c:	eb64 0402 	sbc.w	r4, r4, r2
 8004550:	f04f 0100 	mov.w	r1, #0
 8004554:	f04f 0200 	mov.w	r2, #0
 8004558:	00e2      	lsls	r2, r4, #3
 800455a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800455e:	00d9      	lsls	r1, r3, #3
 8004560:	460b      	mov	r3, r1
 8004562:	4614      	mov	r4, r2
 8004564:	195b      	adds	r3, r3, r5
 8004566:	eb44 0406 	adc.w	r4, r4, r6
 800456a:	f04f 0100 	mov.w	r1, #0
 800456e:	f04f 0200 	mov.w	r2, #0
 8004572:	0262      	lsls	r2, r4, #9
 8004574:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004578:	0259      	lsls	r1, r3, #9
 800457a:	460b      	mov	r3, r1
 800457c:	4614      	mov	r4, r2
 800457e:	4618      	mov	r0, r3
 8004580:	4621      	mov	r1, r4
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f04f 0400 	mov.w	r4, #0
 8004588:	461a      	mov	r2, r3
 800458a:	4623      	mov	r3, r4
 800458c:	f7fc fb0c 	bl	8000ba8 <__aeabi_uldivmod>
 8004590:	4603      	mov	r3, r0
 8004592:	460c      	mov	r4, r1
 8004594:	60fb      	str	r3, [r7, #12]
 8004596:	e049      	b.n	800462c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004598:	4b2f      	ldr	r3, [pc, #188]	; (8004658 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	099b      	lsrs	r3, r3, #6
 800459e:	f04f 0400 	mov.w	r4, #0
 80045a2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80045a6:	f04f 0200 	mov.w	r2, #0
 80045aa:	ea03 0501 	and.w	r5, r3, r1
 80045ae:	ea04 0602 	and.w	r6, r4, r2
 80045b2:	4629      	mov	r1, r5
 80045b4:	4632      	mov	r2, r6
 80045b6:	f04f 0300 	mov.w	r3, #0
 80045ba:	f04f 0400 	mov.w	r4, #0
 80045be:	0154      	lsls	r4, r2, #5
 80045c0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80045c4:	014b      	lsls	r3, r1, #5
 80045c6:	4619      	mov	r1, r3
 80045c8:	4622      	mov	r2, r4
 80045ca:	1b49      	subs	r1, r1, r5
 80045cc:	eb62 0206 	sbc.w	r2, r2, r6
 80045d0:	f04f 0300 	mov.w	r3, #0
 80045d4:	f04f 0400 	mov.w	r4, #0
 80045d8:	0194      	lsls	r4, r2, #6
 80045da:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80045de:	018b      	lsls	r3, r1, #6
 80045e0:	1a5b      	subs	r3, r3, r1
 80045e2:	eb64 0402 	sbc.w	r4, r4, r2
 80045e6:	f04f 0100 	mov.w	r1, #0
 80045ea:	f04f 0200 	mov.w	r2, #0
 80045ee:	00e2      	lsls	r2, r4, #3
 80045f0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80045f4:	00d9      	lsls	r1, r3, #3
 80045f6:	460b      	mov	r3, r1
 80045f8:	4614      	mov	r4, r2
 80045fa:	195b      	adds	r3, r3, r5
 80045fc:	eb44 0406 	adc.w	r4, r4, r6
 8004600:	f04f 0100 	mov.w	r1, #0
 8004604:	f04f 0200 	mov.w	r2, #0
 8004608:	02a2      	lsls	r2, r4, #10
 800460a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800460e:	0299      	lsls	r1, r3, #10
 8004610:	460b      	mov	r3, r1
 8004612:	4614      	mov	r4, r2
 8004614:	4618      	mov	r0, r3
 8004616:	4621      	mov	r1, r4
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f04f 0400 	mov.w	r4, #0
 800461e:	461a      	mov	r2, r3
 8004620:	4623      	mov	r3, r4
 8004622:	f7fc fac1 	bl	8000ba8 <__aeabi_uldivmod>
 8004626:	4603      	mov	r3, r0
 8004628:	460c      	mov	r4, r1
 800462a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800462c:	4b0a      	ldr	r3, [pc, #40]	; (8004658 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	0c1b      	lsrs	r3, r3, #16
 8004632:	f003 0303 	and.w	r3, r3, #3
 8004636:	3301      	adds	r3, #1
 8004638:	005b      	lsls	r3, r3, #1
 800463a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800463c:	68fa      	ldr	r2, [r7, #12]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	fbb2 f3f3 	udiv	r3, r2, r3
 8004644:	60bb      	str	r3, [r7, #8]
      break;
 8004646:	e002      	b.n	800464e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004648:	4b04      	ldr	r3, [pc, #16]	; (800465c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800464a:	60bb      	str	r3, [r7, #8]
      break;
 800464c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800464e:	68bb      	ldr	r3, [r7, #8]
}
 8004650:	4618      	mov	r0, r3
 8004652:	3714      	adds	r7, #20
 8004654:	46bd      	mov	sp, r7
 8004656:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004658:	40023800 	.word	0x40023800
 800465c:	00f42400 	.word	0x00f42400
 8004660:	007a1200 	.word	0x007a1200

08004664 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004664:	b480      	push	{r7}
 8004666:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004668:	4b03      	ldr	r3, [pc, #12]	; (8004678 <HAL_RCC_GetHCLKFreq+0x14>)
 800466a:	681b      	ldr	r3, [r3, #0]
}
 800466c:	4618      	mov	r0, r3
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	20000000 	.word	0x20000000

0800467c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e056      	b.n	800473c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800469a:	b2db      	uxtb	r3, r3
 800469c:	2b00      	cmp	r3, #0
 800469e:	d106      	bne.n	80046ae <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f7fd f941 	bl	8001930 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2202      	movs	r2, #2
 80046b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046c4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685a      	ldr	r2, [r3, #4]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	431a      	orrs	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	431a      	orrs	r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	431a      	orrs	r2, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	695b      	ldr	r3, [r3, #20]
 80046e0:	431a      	orrs	r2, r3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046ea:	431a      	orrs	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	69db      	ldr	r3, [r3, #28]
 80046f0:	431a      	orrs	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	ea42 0103 	orr.w	r1, r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	0c1b      	lsrs	r3, r3, #16
 800470c:	f003 0104 	and.w	r1, r3, #4
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	430a      	orrs	r2, r1
 800471a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	69da      	ldr	r2, [r3, #28]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800472a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800473a:	2300      	movs	r3, #0
}
 800473c:	4618      	mov	r0, r3
 800473e:	3708      	adds	r7, #8
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b088      	sub	sp, #32
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	603b      	str	r3, [r7, #0]
 8004750:	4613      	mov	r3, r2
 8004752:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004754:	2300      	movs	r3, #0
 8004756:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800475e:	2b01      	cmp	r3, #1
 8004760:	d101      	bne.n	8004766 <HAL_SPI_Transmit+0x22>
 8004762:	2302      	movs	r3, #2
 8004764:	e11e      	b.n	80049a4 <HAL_SPI_Transmit+0x260>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800476e:	f7fd fb4d 	bl	8001e0c <HAL_GetTick>
 8004772:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004774:	88fb      	ldrh	r3, [r7, #6]
 8004776:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800477e:	b2db      	uxtb	r3, r3
 8004780:	2b01      	cmp	r3, #1
 8004782:	d002      	beq.n	800478a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004784:	2302      	movs	r3, #2
 8004786:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004788:	e103      	b.n	8004992 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d002      	beq.n	8004796 <HAL_SPI_Transmit+0x52>
 8004790:	88fb      	ldrh	r3, [r7, #6]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d102      	bne.n	800479c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	77fb      	strb	r3, [r7, #31]
    goto error;
 800479a:	e0fa      	b.n	8004992 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2203      	movs	r2, #3
 80047a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	68ba      	ldr	r2, [r7, #8]
 80047ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	88fa      	ldrh	r2, [r7, #6]
 80047b4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	88fa      	ldrh	r2, [r7, #6]
 80047ba:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2200      	movs	r2, #0
 80047d2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2200      	movs	r2, #0
 80047d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047e2:	d107      	bne.n	80047f4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047f2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047fe:	2b40      	cmp	r3, #64	; 0x40
 8004800:	d007      	beq.n	8004812 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004810:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800481a:	d14b      	bne.n	80048b4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d002      	beq.n	800482a <HAL_SPI_Transmit+0xe6>
 8004824:	8afb      	ldrh	r3, [r7, #22]
 8004826:	2b01      	cmp	r3, #1
 8004828:	d13e      	bne.n	80048a8 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800482e:	881a      	ldrh	r2, [r3, #0]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800483a:	1c9a      	adds	r2, r3, #2
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004844:	b29b      	uxth	r3, r3
 8004846:	3b01      	subs	r3, #1
 8004848:	b29a      	uxth	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800484e:	e02b      	b.n	80048a8 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b02      	cmp	r3, #2
 800485c:	d112      	bne.n	8004884 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004862:	881a      	ldrh	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486e:	1c9a      	adds	r2, r3, #2
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004878:	b29b      	uxth	r3, r3
 800487a:	3b01      	subs	r3, #1
 800487c:	b29a      	uxth	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	86da      	strh	r2, [r3, #54]	; 0x36
 8004882:	e011      	b.n	80048a8 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004884:	f7fd fac2 	bl	8001e0c <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	683a      	ldr	r2, [r7, #0]
 8004890:	429a      	cmp	r2, r3
 8004892:	d803      	bhi.n	800489c <HAL_SPI_Transmit+0x158>
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800489a:	d102      	bne.n	80048a2 <HAL_SPI_Transmit+0x15e>
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d102      	bne.n	80048a8 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80048a6:	e074      	b.n	8004992 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1ce      	bne.n	8004850 <HAL_SPI_Transmit+0x10c>
 80048b2:	e04c      	b.n	800494e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d002      	beq.n	80048c2 <HAL_SPI_Transmit+0x17e>
 80048bc:	8afb      	ldrh	r3, [r7, #22]
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d140      	bne.n	8004944 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	330c      	adds	r3, #12
 80048cc:	7812      	ldrb	r2, [r2, #0]
 80048ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d4:	1c5a      	adds	r2, r3, #1
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048de:	b29b      	uxth	r3, r3
 80048e0:	3b01      	subs	r3, #1
 80048e2:	b29a      	uxth	r2, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80048e8:	e02c      	b.n	8004944 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f003 0302 	and.w	r3, r3, #2
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d113      	bne.n	8004920 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	330c      	adds	r3, #12
 8004902:	7812      	ldrb	r2, [r2, #0]
 8004904:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490a:	1c5a      	adds	r2, r3, #1
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004914:	b29b      	uxth	r3, r3
 8004916:	3b01      	subs	r3, #1
 8004918:	b29a      	uxth	r2, r3
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	86da      	strh	r2, [r3, #54]	; 0x36
 800491e:	e011      	b.n	8004944 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004920:	f7fd fa74 	bl	8001e0c <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	683a      	ldr	r2, [r7, #0]
 800492c:	429a      	cmp	r2, r3
 800492e:	d803      	bhi.n	8004938 <HAL_SPI_Transmit+0x1f4>
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004936:	d102      	bne.n	800493e <HAL_SPI_Transmit+0x1fa>
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d102      	bne.n	8004944 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004942:	e026      	b.n	8004992 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004948:	b29b      	uxth	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d1cd      	bne.n	80048ea <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800494e:	69ba      	ldr	r2, [r7, #24]
 8004950:	6839      	ldr	r1, [r7, #0]
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 fcac 	bl	80052b0 <SPI_EndRxTxTransaction>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d002      	beq.n	8004964 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2220      	movs	r2, #32
 8004962:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d10a      	bne.n	8004982 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800496c:	2300      	movs	r3, #0
 800496e:	613b      	str	r3, [r7, #16]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	613b      	str	r3, [r7, #16]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	613b      	str	r3, [r7, #16]
 8004980:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004986:	2b00      	cmp	r3, #0
 8004988:	d002      	beq.n	8004990 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	77fb      	strb	r3, [r7, #31]
 800498e:	e000      	b.n	8004992 <HAL_SPI_Transmit+0x24e>
  }

error:
 8004990:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80049a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3720      	adds	r7, #32
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b08c      	sub	sp, #48	; 0x30
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
 80049b8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80049ba:	2301      	movs	r3, #1
 80049bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80049be:	2300      	movs	r3, #0
 80049c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d101      	bne.n	80049d2 <HAL_SPI_TransmitReceive+0x26>
 80049ce:	2302      	movs	r3, #2
 80049d0:	e18a      	b.n	8004ce8 <HAL_SPI_TransmitReceive+0x33c>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049da:	f7fd fa17 	bl	8001e0c <HAL_GetTick>
 80049de:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80049f0:	887b      	ldrh	r3, [r7, #2]
 80049f2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80049f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d00f      	beq.n	8004a1c <HAL_SPI_TransmitReceive+0x70>
 80049fc:	69fb      	ldr	r3, [r7, #28]
 80049fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a02:	d107      	bne.n	8004a14 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d103      	bne.n	8004a14 <HAL_SPI_TransmitReceive+0x68>
 8004a0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004a10:	2b04      	cmp	r3, #4
 8004a12:	d003      	beq.n	8004a1c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004a14:	2302      	movs	r3, #2
 8004a16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004a1a:	e15b      	b.n	8004cd4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d005      	beq.n	8004a2e <HAL_SPI_TransmitReceive+0x82>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d002      	beq.n	8004a2e <HAL_SPI_TransmitReceive+0x82>
 8004a28:	887b      	ldrh	r3, [r7, #2]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d103      	bne.n	8004a36 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004a34:	e14e      	b.n	8004cd4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	2b04      	cmp	r3, #4
 8004a40:	d003      	beq.n	8004a4a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2205      	movs	r2, #5
 8004a46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	887a      	ldrh	r2, [r7, #2]
 8004a5a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	887a      	ldrh	r2, [r7, #2]
 8004a60:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	68ba      	ldr	r2, [r7, #8]
 8004a66:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	887a      	ldrh	r2, [r7, #2]
 8004a6c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	887a      	ldrh	r2, [r7, #2]
 8004a72:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2200      	movs	r2, #0
 8004a78:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a8a:	2b40      	cmp	r3, #64	; 0x40
 8004a8c:	d007      	beq.n	8004a9e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a9c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004aa6:	d178      	bne.n	8004b9a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d002      	beq.n	8004ab6 <HAL_SPI_TransmitReceive+0x10a>
 8004ab0:	8b7b      	ldrh	r3, [r7, #26]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d166      	bne.n	8004b84 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aba:	881a      	ldrh	r2, [r3, #0]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac6:	1c9a      	adds	r2, r3, #2
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	b29a      	uxth	r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ada:	e053      	b.n	8004b84 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f003 0302 	and.w	r3, r3, #2
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d11b      	bne.n	8004b22 <HAL_SPI_TransmitReceive+0x176>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d016      	beq.n	8004b22 <HAL_SPI_TransmitReceive+0x176>
 8004af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d113      	bne.n	8004b22 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afe:	881a      	ldrh	r2, [r3, #0]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b0a:	1c9a      	adds	r2, r3, #2
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	3b01      	subs	r3, #1
 8004b18:	b29a      	uxth	r2, r3
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	f003 0301 	and.w	r3, r3, #1
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d119      	bne.n	8004b64 <HAL_SPI_TransmitReceive+0x1b8>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d014      	beq.n	8004b64 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68da      	ldr	r2, [r3, #12]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b44:	b292      	uxth	r2, r2
 8004b46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b4c:	1c9a      	adds	r2, r3, #2
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b60:	2301      	movs	r3, #1
 8004b62:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004b64:	f7fd f952 	bl	8001e0c <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d807      	bhi.n	8004b84 <HAL_SPI_TransmitReceive+0x1d8>
 8004b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7a:	d003      	beq.n	8004b84 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004b82:	e0a7      	b.n	8004cd4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1a6      	bne.n	8004adc <HAL_SPI_TransmitReceive+0x130>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d1a1      	bne.n	8004adc <HAL_SPI_TransmitReceive+0x130>
 8004b98:	e07c      	b.n	8004c94 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d002      	beq.n	8004ba8 <HAL_SPI_TransmitReceive+0x1fc>
 8004ba2:	8b7b      	ldrh	r3, [r7, #26]
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d16b      	bne.n	8004c80 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	330c      	adds	r3, #12
 8004bb2:	7812      	ldrb	r2, [r2, #0]
 8004bb4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bba:	1c5a      	adds	r2, r3, #1
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004bce:	e057      	b.n	8004c80 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	f003 0302 	and.w	r3, r3, #2
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d11c      	bne.n	8004c18 <HAL_SPI_TransmitReceive+0x26c>
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d017      	beq.n	8004c18 <HAL_SPI_TransmitReceive+0x26c>
 8004be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d114      	bne.n	8004c18 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	330c      	adds	r3, #12
 8004bf8:	7812      	ldrb	r2, [r2, #0]
 8004bfa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c00:	1c5a      	adds	r2, r3, #1
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c14:	2300      	movs	r3, #0
 8004c16:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d119      	bne.n	8004c5a <HAL_SPI_TransmitReceive+0x2ae>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d014      	beq.n	8004c5a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68da      	ldr	r2, [r3, #12]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c3a:	b2d2      	uxtb	r2, r2
 8004c3c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c42:	1c5a      	adds	r2, r3, #1
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004c56:	2301      	movs	r3, #1
 8004c58:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004c5a:	f7fd f8d7 	bl	8001e0c <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d803      	bhi.n	8004c72 <HAL_SPI_TransmitReceive+0x2c6>
 8004c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c70:	d102      	bne.n	8004c78 <HAL_SPI_TransmitReceive+0x2cc>
 8004c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d103      	bne.n	8004c80 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004c7e:	e029      	b.n	8004cd4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1a2      	bne.n	8004bd0 <HAL_SPI_TransmitReceive+0x224>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d19d      	bne.n	8004bd0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c96:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004c98:	68f8      	ldr	r0, [r7, #12]
 8004c9a:	f000 fb09 	bl	80052b0 <SPI_EndRxTxTransaction>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d006      	beq.n	8004cb2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2220      	movs	r2, #32
 8004cae:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004cb0:	e010      	b.n	8004cd4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10b      	bne.n	8004cd2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cba:	2300      	movs	r3, #0
 8004cbc:	617b      	str	r3, [r7, #20]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	617b      	str	r3, [r7, #20]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	617b      	str	r3, [r7, #20]
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	e000      	b.n	8004cd4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004cd2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ce4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3730      	adds	r7, #48	; 0x30
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b086      	sub	sp, #24
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	607a      	str	r2, [r7, #4]
 8004cfc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d101      	bne.n	8004d10 <HAL_SPI_TransmitReceive_DMA+0x20>
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	e0e3      	b.n	8004ed8 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d1e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004d26:	7dbb      	ldrb	r3, [r7, #22]
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d00d      	beq.n	8004d48 <HAL_SPI_TransmitReceive_DMA+0x58>
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d32:	d106      	bne.n	8004d42 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d102      	bne.n	8004d42 <HAL_SPI_TransmitReceive_DMA+0x52>
 8004d3c:	7dbb      	ldrb	r3, [r7, #22]
 8004d3e:	2b04      	cmp	r3, #4
 8004d40:	d002      	beq.n	8004d48 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8004d42:	2302      	movs	r3, #2
 8004d44:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004d46:	e0c2      	b.n	8004ece <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d005      	beq.n	8004d5a <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d002      	beq.n	8004d5a <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004d54:	887b      	ldrh	r3, [r7, #2]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d102      	bne.n	8004d60 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004d5e:	e0b6      	b.n	8004ece <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b04      	cmp	r3, #4
 8004d6a:	d003      	beq.n	8004d74 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2205      	movs	r2, #5
 8004d70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	68ba      	ldr	r2, [r7, #8]
 8004d7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	887a      	ldrh	r2, [r7, #2]
 8004d84:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	887a      	ldrh	r2, [r7, #2]
 8004d8a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	887a      	ldrh	r2, [r7, #2]
 8004d96:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	887a      	ldrh	r2, [r7, #2]
 8004d9c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	2b04      	cmp	r3, #4
 8004db4:	d108      	bne.n	8004dc8 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dba:	4a49      	ldr	r2, [pc, #292]	; (8004ee0 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8004dbc:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dc2:	4a48      	ldr	r2, [pc, #288]	; (8004ee4 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8004dc4:	63da      	str	r2, [r3, #60]	; 0x3c
 8004dc6:	e007      	b.n	8004dd8 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dcc:	4a46      	ldr	r2, [pc, #280]	; (8004ee8 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8004dce:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dd4:	4a45      	ldr	r2, [pc, #276]	; (8004eec <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8004dd6:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ddc:	4a44      	ldr	r2, [pc, #272]	; (8004ef0 <HAL_SPI_TransmitReceive_DMA+0x200>)
 8004dde:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004de4:	2200      	movs	r2, #0
 8004de6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	330c      	adds	r3, #12
 8004df2:	4619      	mov	r1, r3
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dfe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004e00:	f7fd f9f2 	bl	80021e8 <HAL_DMA_Start_IT>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00c      	beq.n	8004e24 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0e:	f043 0210 	orr.w	r2, r3, #16
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004e22:	e054      	b.n	8004ece <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	685a      	ldr	r2, [r3, #4]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f042 0201 	orr.w	r2, r2, #1
 8004e32:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e38:	2200      	movs	r2, #0
 8004e3a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e40:	2200      	movs	r2, #0
 8004e42:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e48:	2200      	movs	r2, #0
 8004e4a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e50:	2200      	movs	r2, #0
 8004e52:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	330c      	adds	r3, #12
 8004e64:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e6a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004e6c:	f7fd f9bc 	bl	80021e8 <HAL_DMA_Start_IT>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d00c      	beq.n	8004e90 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e7a:	f043 0210 	orr.w	r2, r3, #16
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004e8e:	e01e      	b.n	8004ece <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e9a:	2b40      	cmp	r3, #64	; 0x40
 8004e9c:	d007      	beq.n	8004eae <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004eac:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	685a      	ldr	r2, [r3, #4]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f042 0220 	orr.w	r2, r2, #32
 8004ebc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	685a      	ldr	r2, [r3, #4]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f042 0202 	orr.w	r2, r2, #2
 8004ecc:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ed6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3718      	adds	r7, #24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	08005099 	.word	0x08005099
 8004ee4:	08004f61 	.word	0x08004f61
 8004ee8:	080050b5 	.word	0x080050b5
 8004eec:	08005009 	.word	0x08005009
 8004ef0:	080050d1 	.word	0x080050d1

08004ef4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b083      	sub	sp, #12
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b083      	sub	sp, #12
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004f10:	bf00      	nop
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004f24:	bf00      	nop
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b083      	sub	sp, #12
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004f38:	bf00      	nop
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr

08004f44 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b083      	sub	sp, #12
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f52:	b2db      	uxtb	r3, r3
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	370c      	adds	r7, #12
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr

08004f60 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f6c:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f6e:	f7fc ff4d 	bl	8001e0c <HAL_GetTick>
 8004f72:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f82:	d03b      	beq.n	8004ffc <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	685a      	ldr	r2, [r3, #4]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f022 0220 	bic.w	r2, r2, #32
 8004f92:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d10d      	bne.n	8004fb8 <SPI_DMAReceiveCplt+0x58>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fa4:	d108      	bne.n	8004fb8 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	685a      	ldr	r2, [r3, #4]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f022 0203 	bic.w	r2, r2, #3
 8004fb4:	605a      	str	r2, [r3, #4]
 8004fb6:	e007      	b.n	8004fc8 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685a      	ldr	r2, [r3, #4]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f022 0201 	bic.w	r2, r2, #1
 8004fc6:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004fc8:	68ba      	ldr	r2, [r7, #8]
 8004fca:	2164      	movs	r1, #100	; 0x64
 8004fcc:	68f8      	ldr	r0, [r7, #12]
 8004fce:	f000 f909 	bl	80051e4 <SPI_EndRxTransaction>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d002      	beq.n	8004fde <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2220      	movs	r2, #32
 8004fdc:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d003      	beq.n	8004ffc <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f7ff ff9b 	bl	8004f30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004ffa:	e002      	b.n	8005002 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004ffc:	68f8      	ldr	r0, [r7, #12]
 8004ffe:	f7ff ff79 	bl	8004ef4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005002:	3710      	adds	r7, #16
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005014:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005016:	f7fc fef9 	bl	8001e0c <HAL_GetTick>
 800501a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005026:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800502a:	d02f      	beq.n	800508c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f022 0220 	bic.w	r2, r2, #32
 800503a:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800503c:	68ba      	ldr	r2, [r7, #8]
 800503e:	2164      	movs	r1, #100	; 0x64
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f000 f935 	bl	80052b0 <SPI_EndRxTxTransaction>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d005      	beq.n	8005058 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005050:	f043 0220 	orr.w	r2, r3, #32
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	685a      	ldr	r2, [r3, #4]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f022 0203 	bic.w	r2, r2, #3
 8005066:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2200      	movs	r2, #0
 8005072:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f7ff ff53 	bl	8004f30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800508a:	e002      	b.n	8005092 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800508c:	68f8      	ldr	r0, [r7, #12]
 800508e:	f7fc f973 	bl	8001378 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050a4:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f7ff ff2e 	bl	8004f08 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80050ac:	bf00      	nop
 80050ae:	3710      	adds	r7, #16
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c0:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f7ff ff2a 	bl	8004f1c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80050c8:	bf00      	nop
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050dc:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	685a      	ldr	r2, [r3, #4]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f022 0203 	bic.w	r2, r2, #3
 80050ec:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f2:	f043 0210 	orr.w	r2, r3, #16
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2201      	movs	r2, #1
 80050fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005102:	68f8      	ldr	r0, [r7, #12]
 8005104:	f7ff ff14 	bl	8004f30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005108:	bf00      	nop
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	603b      	str	r3, [r7, #0]
 800511c:	4613      	mov	r3, r2
 800511e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005120:	e04c      	b.n	80051bc <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005128:	d048      	beq.n	80051bc <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800512a:	f7fc fe6f 	bl	8001e0c <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	683a      	ldr	r2, [r7, #0]
 8005136:	429a      	cmp	r2, r3
 8005138:	d902      	bls.n	8005140 <SPI_WaitFlagStateUntilTimeout+0x30>
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d13d      	bne.n	80051bc <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	685a      	ldr	r2, [r3, #4]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800514e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005158:	d111      	bne.n	800517e <SPI_WaitFlagStateUntilTimeout+0x6e>
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005162:	d004      	beq.n	800516e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800516c:	d107      	bne.n	800517e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800517c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005182:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005186:	d10f      	bne.n	80051a8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005196:	601a      	str	r2, [r3, #0]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80051a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e00f      	b.n	80051dc <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	689a      	ldr	r2, [r3, #8]
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	4013      	ands	r3, r2
 80051c6:	68ba      	ldr	r2, [r7, #8]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	bf0c      	ite	eq
 80051cc:	2301      	moveq	r3, #1
 80051ce:	2300      	movne	r3, #0
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	461a      	mov	r2, r3
 80051d4:	79fb      	ldrb	r3, [r7, #7]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d1a3      	bne.n	8005122 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af02      	add	r7, sp, #8
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051f8:	d111      	bne.n	800521e <SPI_EndRxTransaction+0x3a>
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005202:	d004      	beq.n	800520e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800520c:	d107      	bne.n	800521e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800521c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005226:	d12a      	bne.n	800527e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005230:	d012      	beq.n	8005258 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	9300      	str	r3, [sp, #0]
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	2200      	movs	r2, #0
 800523a:	2180      	movs	r1, #128	; 0x80
 800523c:	68f8      	ldr	r0, [r7, #12]
 800523e:	f7ff ff67 	bl	8005110 <SPI_WaitFlagStateUntilTimeout>
 8005242:	4603      	mov	r3, r0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d02d      	beq.n	80052a4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800524c:	f043 0220 	orr.w	r2, r3, #32
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005254:	2303      	movs	r3, #3
 8005256:	e026      	b.n	80052a6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	2200      	movs	r2, #0
 8005260:	2101      	movs	r1, #1
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	f7ff ff54 	bl	8005110 <SPI_WaitFlagStateUntilTimeout>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d01a      	beq.n	80052a4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005272:	f043 0220 	orr.w	r2, r3, #32
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e013      	b.n	80052a6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	9300      	str	r3, [sp, #0]
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	2200      	movs	r2, #0
 8005286:	2101      	movs	r1, #1
 8005288:	68f8      	ldr	r0, [r7, #12]
 800528a:	f7ff ff41 	bl	8005110 <SPI_WaitFlagStateUntilTimeout>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d007      	beq.n	80052a4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005298:	f043 0220 	orr.w	r2, r3, #32
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	e000      	b.n	80052a6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
	...

080052b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b088      	sub	sp, #32
 80052b4:	af02      	add	r7, sp, #8
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80052bc:	4b1b      	ldr	r3, [pc, #108]	; (800532c <SPI_EndRxTxTransaction+0x7c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a1b      	ldr	r2, [pc, #108]	; (8005330 <SPI_EndRxTxTransaction+0x80>)
 80052c2:	fba2 2303 	umull	r2, r3, r2, r3
 80052c6:	0d5b      	lsrs	r3, r3, #21
 80052c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80052cc:	fb02 f303 	mul.w	r3, r2, r3
 80052d0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052da:	d112      	bne.n	8005302 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	9300      	str	r3, [sp, #0]
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	2200      	movs	r2, #0
 80052e4:	2180      	movs	r1, #128	; 0x80
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f7ff ff12 	bl	8005110 <SPI_WaitFlagStateUntilTimeout>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d016      	beq.n	8005320 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052f6:	f043 0220 	orr.w	r2, r3, #32
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e00f      	b.n	8005322 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00a      	beq.n	800531e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	3b01      	subs	r3, #1
 800530c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005318:	2b80      	cmp	r3, #128	; 0x80
 800531a:	d0f2      	beq.n	8005302 <SPI_EndRxTxTransaction+0x52>
 800531c:	e000      	b.n	8005320 <SPI_EndRxTxTransaction+0x70>
        break;
 800531e:	bf00      	nop
  }

  return HAL_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3718      	adds	r7, #24
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	20000000 	.word	0x20000000
 8005330:	165e9f81 	.word	0x165e9f81

08005334 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d101      	bne.n	8005346 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e01d      	b.n	8005382 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800534c:	b2db      	uxtb	r3, r3
 800534e:	2b00      	cmp	r3, #0
 8005350:	d106      	bne.n	8005360 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f7fc fbce 	bl	8001afc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2202      	movs	r2, #2
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	3304      	adds	r3, #4
 8005370:	4619      	mov	r1, r3
 8005372:	4610      	mov	r0, r2
 8005374:	f000 f9fa 	bl	800576c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3708      	adds	r7, #8
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}

0800538a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800538a:	b580      	push	{r7, lr}
 800538c:	b082      	sub	sp, #8
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d101      	bne.n	800539c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e01d      	b.n	80053d8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d106      	bne.n	80053b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f000 f815 	bl	80053e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2202      	movs	r2, #2
 80053ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	3304      	adds	r3, #4
 80053c6:	4619      	mov	r1, r3
 80053c8:	4610      	mov	r0, r2
 80053ca:	f000 f9cf 	bl	800576c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053d6:	2300      	movs	r3, #0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3708      	adds	r7, #8
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}

080053e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2201      	movs	r2, #1
 8005404:	6839      	ldr	r1, [r7, #0]
 8005406:	4618      	mov	r0, r3
 8005408:	f000 fc9a 	bl	8005d40 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a15      	ldr	r2, [pc, #84]	; (8005468 <HAL_TIM_PWM_Start+0x74>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d004      	beq.n	8005420 <HAL_TIM_PWM_Start+0x2c>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a14      	ldr	r2, [pc, #80]	; (800546c <HAL_TIM_PWM_Start+0x78>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d101      	bne.n	8005424 <HAL_TIM_PWM_Start+0x30>
 8005420:	2301      	movs	r3, #1
 8005422:	e000      	b.n	8005426 <HAL_TIM_PWM_Start+0x32>
 8005424:	2300      	movs	r3, #0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d007      	beq.n	800543a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005438:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	f003 0307 	and.w	r3, r3, #7
 8005444:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2b06      	cmp	r3, #6
 800544a:	d007      	beq.n	800545c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f042 0201 	orr.w	r2, r2, #1
 800545a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800545c:	2300      	movs	r3, #0
}
 800545e:	4618      	mov	r0, r3
 8005460:	3710      	adds	r7, #16
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	40010000 	.word	0x40010000
 800546c:	40010400 	.word	0x40010400

08005470 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005482:	2b01      	cmp	r3, #1
 8005484:	d101      	bne.n	800548a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005486:	2302      	movs	r3, #2
 8005488:	e0b4      	b.n	80055f4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2202      	movs	r2, #2
 8005496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2b0c      	cmp	r3, #12
 800549e:	f200 809f 	bhi.w	80055e0 <HAL_TIM_PWM_ConfigChannel+0x170>
 80054a2:	a201      	add	r2, pc, #4	; (adr r2, 80054a8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80054a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a8:	080054dd 	.word	0x080054dd
 80054ac:	080055e1 	.word	0x080055e1
 80054b0:	080055e1 	.word	0x080055e1
 80054b4:	080055e1 	.word	0x080055e1
 80054b8:	0800551d 	.word	0x0800551d
 80054bc:	080055e1 	.word	0x080055e1
 80054c0:	080055e1 	.word	0x080055e1
 80054c4:	080055e1 	.word	0x080055e1
 80054c8:	0800555f 	.word	0x0800555f
 80054cc:	080055e1 	.word	0x080055e1
 80054d0:	080055e1 	.word	0x080055e1
 80054d4:	080055e1 	.word	0x080055e1
 80054d8:	0800559f 	.word	0x0800559f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68b9      	ldr	r1, [r7, #8]
 80054e2:	4618      	mov	r0, r3
 80054e4:	f000 f9e2 	bl	80058ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	699a      	ldr	r2, [r3, #24]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0208 	orr.w	r2, r2, #8
 80054f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	699a      	ldr	r2, [r3, #24]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f022 0204 	bic.w	r2, r2, #4
 8005506:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	6999      	ldr	r1, [r3, #24]
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	691a      	ldr	r2, [r3, #16]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	619a      	str	r2, [r3, #24]
      break;
 800551a:	e062      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	68b9      	ldr	r1, [r7, #8]
 8005522:	4618      	mov	r0, r3
 8005524:	f000 fa32 	bl	800598c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	699a      	ldr	r2, [r3, #24]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005536:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	699a      	ldr	r2, [r3, #24]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005546:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	6999      	ldr	r1, [r3, #24]
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	021a      	lsls	r2, r3, #8
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	430a      	orrs	r2, r1
 800555a:	619a      	str	r2, [r3, #24]
      break;
 800555c:	e041      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	68b9      	ldr	r1, [r7, #8]
 8005564:	4618      	mov	r0, r3
 8005566:	f000 fa87 	bl	8005a78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	69da      	ldr	r2, [r3, #28]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f042 0208 	orr.w	r2, r2, #8
 8005578:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	69da      	ldr	r2, [r3, #28]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f022 0204 	bic.w	r2, r2, #4
 8005588:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	69d9      	ldr	r1, [r3, #28]
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	691a      	ldr	r2, [r3, #16]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	430a      	orrs	r2, r1
 800559a:	61da      	str	r2, [r3, #28]
      break;
 800559c:	e021      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68b9      	ldr	r1, [r7, #8]
 80055a4:	4618      	mov	r0, r3
 80055a6:	f000 fadb 	bl	8005b60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	69da      	ldr	r2, [r3, #28]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	69da      	ldr	r2, [r3, #28]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	69d9      	ldr	r1, [r3, #28]
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	691b      	ldr	r3, [r3, #16]
 80055d4:	021a      	lsls	r2, r3, #8
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	430a      	orrs	r2, r1
 80055dc:	61da      	str	r2, [r3, #28]
      break;
 80055de:	e000      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80055e0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055f2:	2300      	movs	r3, #0
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3710      	adds	r7, #16
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800560c:	2b01      	cmp	r3, #1
 800560e:	d101      	bne.n	8005614 <HAL_TIM_ConfigClockSource+0x18>
 8005610:	2302      	movs	r3, #2
 8005612:	e0a6      	b.n	8005762 <HAL_TIM_ConfigClockSource+0x166>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2202      	movs	r2, #2
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005632:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800563a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	68fa      	ldr	r2, [r7, #12]
 8005642:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	2b40      	cmp	r3, #64	; 0x40
 800564a:	d067      	beq.n	800571c <HAL_TIM_ConfigClockSource+0x120>
 800564c:	2b40      	cmp	r3, #64	; 0x40
 800564e:	d80b      	bhi.n	8005668 <HAL_TIM_ConfigClockSource+0x6c>
 8005650:	2b10      	cmp	r3, #16
 8005652:	d073      	beq.n	800573c <HAL_TIM_ConfigClockSource+0x140>
 8005654:	2b10      	cmp	r3, #16
 8005656:	d802      	bhi.n	800565e <HAL_TIM_ConfigClockSource+0x62>
 8005658:	2b00      	cmp	r3, #0
 800565a:	d06f      	beq.n	800573c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800565c:	e078      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800565e:	2b20      	cmp	r3, #32
 8005660:	d06c      	beq.n	800573c <HAL_TIM_ConfigClockSource+0x140>
 8005662:	2b30      	cmp	r3, #48	; 0x30
 8005664:	d06a      	beq.n	800573c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005666:	e073      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005668:	2b70      	cmp	r3, #112	; 0x70
 800566a:	d00d      	beq.n	8005688 <HAL_TIM_ConfigClockSource+0x8c>
 800566c:	2b70      	cmp	r3, #112	; 0x70
 800566e:	d804      	bhi.n	800567a <HAL_TIM_ConfigClockSource+0x7e>
 8005670:	2b50      	cmp	r3, #80	; 0x50
 8005672:	d033      	beq.n	80056dc <HAL_TIM_ConfigClockSource+0xe0>
 8005674:	2b60      	cmp	r3, #96	; 0x60
 8005676:	d041      	beq.n	80056fc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005678:	e06a      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800567a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800567e:	d066      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x152>
 8005680:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005684:	d017      	beq.n	80056b6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005686:	e063      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6818      	ldr	r0, [r3, #0]
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	6899      	ldr	r1, [r3, #8]
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	685a      	ldr	r2, [r3, #4]
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	f000 fb32 	bl	8005d00 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80056aa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	609a      	str	r2, [r3, #8]
      break;
 80056b4:	e04c      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6818      	ldr	r0, [r3, #0]
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	6899      	ldr	r1, [r3, #8]
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	685a      	ldr	r2, [r3, #4]
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	f000 fb1b 	bl	8005d00 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	689a      	ldr	r2, [r3, #8]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056d8:	609a      	str	r2, [r3, #8]
      break;
 80056da:	e039      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6818      	ldr	r0, [r3, #0]
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	6859      	ldr	r1, [r3, #4]
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	461a      	mov	r2, r3
 80056ea:	f000 fa8f 	bl	8005c0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	2150      	movs	r1, #80	; 0x50
 80056f4:	4618      	mov	r0, r3
 80056f6:	f000 fae8 	bl	8005cca <TIM_ITRx_SetConfig>
      break;
 80056fa:	e029      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6818      	ldr	r0, [r3, #0]
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	6859      	ldr	r1, [r3, #4]
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	461a      	mov	r2, r3
 800570a:	f000 faae 	bl	8005c6a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	2160      	movs	r1, #96	; 0x60
 8005714:	4618      	mov	r0, r3
 8005716:	f000 fad8 	bl	8005cca <TIM_ITRx_SetConfig>
      break;
 800571a:	e019      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6818      	ldr	r0, [r3, #0]
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	6859      	ldr	r1, [r3, #4]
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	461a      	mov	r2, r3
 800572a:	f000 fa6f 	bl	8005c0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	2140      	movs	r1, #64	; 0x40
 8005734:	4618      	mov	r0, r3
 8005736:	f000 fac8 	bl	8005cca <TIM_ITRx_SetConfig>
      break;
 800573a:	e009      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4619      	mov	r1, r3
 8005746:	4610      	mov	r0, r2
 8005748:	f000 fabf 	bl	8005cca <TIM_ITRx_SetConfig>
      break;
 800574c:	e000      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800574e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
	...

0800576c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800576c:	b480      	push	{r7}
 800576e:	b085      	sub	sp, #20
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a40      	ldr	r2, [pc, #256]	; (8005880 <TIM_Base_SetConfig+0x114>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d013      	beq.n	80057ac <TIM_Base_SetConfig+0x40>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800578a:	d00f      	beq.n	80057ac <TIM_Base_SetConfig+0x40>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4a3d      	ldr	r2, [pc, #244]	; (8005884 <TIM_Base_SetConfig+0x118>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d00b      	beq.n	80057ac <TIM_Base_SetConfig+0x40>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a3c      	ldr	r2, [pc, #240]	; (8005888 <TIM_Base_SetConfig+0x11c>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d007      	beq.n	80057ac <TIM_Base_SetConfig+0x40>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	4a3b      	ldr	r2, [pc, #236]	; (800588c <TIM_Base_SetConfig+0x120>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d003      	beq.n	80057ac <TIM_Base_SetConfig+0x40>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4a3a      	ldr	r2, [pc, #232]	; (8005890 <TIM_Base_SetConfig+0x124>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d108      	bne.n	80057be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a2f      	ldr	r2, [pc, #188]	; (8005880 <TIM_Base_SetConfig+0x114>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d02b      	beq.n	800581e <TIM_Base_SetConfig+0xb2>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057cc:	d027      	beq.n	800581e <TIM_Base_SetConfig+0xb2>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a2c      	ldr	r2, [pc, #176]	; (8005884 <TIM_Base_SetConfig+0x118>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d023      	beq.n	800581e <TIM_Base_SetConfig+0xb2>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a2b      	ldr	r2, [pc, #172]	; (8005888 <TIM_Base_SetConfig+0x11c>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d01f      	beq.n	800581e <TIM_Base_SetConfig+0xb2>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	4a2a      	ldr	r2, [pc, #168]	; (800588c <TIM_Base_SetConfig+0x120>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d01b      	beq.n	800581e <TIM_Base_SetConfig+0xb2>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a29      	ldr	r2, [pc, #164]	; (8005890 <TIM_Base_SetConfig+0x124>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d017      	beq.n	800581e <TIM_Base_SetConfig+0xb2>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a28      	ldr	r2, [pc, #160]	; (8005894 <TIM_Base_SetConfig+0x128>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d013      	beq.n	800581e <TIM_Base_SetConfig+0xb2>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a27      	ldr	r2, [pc, #156]	; (8005898 <TIM_Base_SetConfig+0x12c>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d00f      	beq.n	800581e <TIM_Base_SetConfig+0xb2>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a26      	ldr	r2, [pc, #152]	; (800589c <TIM_Base_SetConfig+0x130>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d00b      	beq.n	800581e <TIM_Base_SetConfig+0xb2>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a25      	ldr	r2, [pc, #148]	; (80058a0 <TIM_Base_SetConfig+0x134>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d007      	beq.n	800581e <TIM_Base_SetConfig+0xb2>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a24      	ldr	r2, [pc, #144]	; (80058a4 <TIM_Base_SetConfig+0x138>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d003      	beq.n	800581e <TIM_Base_SetConfig+0xb2>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a23      	ldr	r2, [pc, #140]	; (80058a8 <TIM_Base_SetConfig+0x13c>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d108      	bne.n	8005830 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005824:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	68db      	ldr	r3, [r3, #12]
 800582a:	68fa      	ldr	r2, [r7, #12]
 800582c:	4313      	orrs	r3, r2
 800582e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	4313      	orrs	r3, r2
 800583c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	689a      	ldr	r2, [r3, #8]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a0a      	ldr	r2, [pc, #40]	; (8005880 <TIM_Base_SetConfig+0x114>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d003      	beq.n	8005864 <TIM_Base_SetConfig+0xf8>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4a0c      	ldr	r2, [pc, #48]	; (8005890 <TIM_Base_SetConfig+0x124>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d103      	bne.n	800586c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	691a      	ldr	r2, [r3, #16]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	615a      	str	r2, [r3, #20]
}
 8005872:	bf00      	nop
 8005874:	3714      	adds	r7, #20
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr
 800587e:	bf00      	nop
 8005880:	40010000 	.word	0x40010000
 8005884:	40000400 	.word	0x40000400
 8005888:	40000800 	.word	0x40000800
 800588c:	40000c00 	.word	0x40000c00
 8005890:	40010400 	.word	0x40010400
 8005894:	40014000 	.word	0x40014000
 8005898:	40014400 	.word	0x40014400
 800589c:	40014800 	.word	0x40014800
 80058a0:	40001800 	.word	0x40001800
 80058a4:	40001c00 	.word	0x40001c00
 80058a8:	40002000 	.word	0x40002000

080058ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b087      	sub	sp, #28
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a1b      	ldr	r3, [r3, #32]
 80058ba:	f023 0201 	bic.w	r2, r3, #1
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	699b      	ldr	r3, [r3, #24]
 80058d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f023 0303 	bic.w	r3, r3, #3
 80058e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	f023 0302 	bic.w	r3, r3, #2
 80058f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a20      	ldr	r2, [pc, #128]	; (8005984 <TIM_OC1_SetConfig+0xd8>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d003      	beq.n	8005910 <TIM_OC1_SetConfig+0x64>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a1f      	ldr	r2, [pc, #124]	; (8005988 <TIM_OC1_SetConfig+0xdc>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d10c      	bne.n	800592a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	f023 0308 	bic.w	r3, r3, #8
 8005916:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	697a      	ldr	r2, [r7, #20]
 800591e:	4313      	orrs	r3, r2
 8005920:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	f023 0304 	bic.w	r3, r3, #4
 8005928:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a15      	ldr	r2, [pc, #84]	; (8005984 <TIM_OC1_SetConfig+0xd8>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d003      	beq.n	800593a <TIM_OC1_SetConfig+0x8e>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a14      	ldr	r2, [pc, #80]	; (8005988 <TIM_OC1_SetConfig+0xdc>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d111      	bne.n	800595e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005940:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005948:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	693a      	ldr	r2, [r7, #16]
 800595a:	4313      	orrs	r3, r2
 800595c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	621a      	str	r2, [r3, #32]
}
 8005978:	bf00      	nop
 800597a:	371c      	adds	r7, #28
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr
 8005984:	40010000 	.word	0x40010000
 8005988:	40010400 	.word	0x40010400

0800598c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800598c:	b480      	push	{r7}
 800598e:	b087      	sub	sp, #28
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	f023 0210 	bic.w	r2, r3, #16
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
 80059a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	021b      	lsls	r3, r3, #8
 80059ca:	68fa      	ldr	r2, [r7, #12]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	f023 0320 	bic.w	r3, r3, #32
 80059d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	011b      	lsls	r3, r3, #4
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4a22      	ldr	r2, [pc, #136]	; (8005a70 <TIM_OC2_SetConfig+0xe4>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d003      	beq.n	80059f4 <TIM_OC2_SetConfig+0x68>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a21      	ldr	r2, [pc, #132]	; (8005a74 <TIM_OC2_SetConfig+0xe8>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d10d      	bne.n	8005a10 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	011b      	lsls	r3, r3, #4
 8005a02:	697a      	ldr	r2, [r7, #20]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a17      	ldr	r2, [pc, #92]	; (8005a70 <TIM_OC2_SetConfig+0xe4>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d003      	beq.n	8005a20 <TIM_OC2_SetConfig+0x94>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a16      	ldr	r2, [pc, #88]	; (8005a74 <TIM_OC2_SetConfig+0xe8>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d113      	bne.n	8005a48 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	695b      	ldr	r3, [r3, #20]
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	693a      	ldr	r2, [r7, #16]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	685a      	ldr	r2, [r3, #4]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	697a      	ldr	r2, [r7, #20]
 8005a60:	621a      	str	r2, [r3, #32]
}
 8005a62:	bf00      	nop
 8005a64:	371c      	adds	r7, #28
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	40010000 	.word	0x40010000
 8005a74:	40010400 	.word	0x40010400

08005a78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b087      	sub	sp, #28
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a1b      	ldr	r3, [r3, #32]
 8005a86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f023 0303 	bic.w	r3, r3, #3
 8005aae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ac0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	021b      	lsls	r3, r3, #8
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a21      	ldr	r2, [pc, #132]	; (8005b58 <TIM_OC3_SetConfig+0xe0>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d003      	beq.n	8005ade <TIM_OC3_SetConfig+0x66>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a20      	ldr	r2, [pc, #128]	; (8005b5c <TIM_OC3_SetConfig+0xe4>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d10d      	bne.n	8005afa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ae4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	021b      	lsls	r3, r3, #8
 8005aec:	697a      	ldr	r2, [r7, #20]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005af8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a16      	ldr	r2, [pc, #88]	; (8005b58 <TIM_OC3_SetConfig+0xe0>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d003      	beq.n	8005b0a <TIM_OC3_SetConfig+0x92>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a15      	ldr	r2, [pc, #84]	; (8005b5c <TIM_OC3_SetConfig+0xe4>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d113      	bne.n	8005b32 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	695b      	ldr	r3, [r3, #20]
 8005b1e:	011b      	lsls	r3, r3, #4
 8005b20:	693a      	ldr	r2, [r7, #16]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	011b      	lsls	r3, r3, #4
 8005b2c:	693a      	ldr	r2, [r7, #16]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	693a      	ldr	r2, [r7, #16]
 8005b36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	685a      	ldr	r2, [r3, #4]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	697a      	ldr	r2, [r7, #20]
 8005b4a:	621a      	str	r2, [r3, #32]
}
 8005b4c:	bf00      	nop
 8005b4e:	371c      	adds	r7, #28
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr
 8005b58:	40010000 	.word	0x40010000
 8005b5c:	40010400 	.word	0x40010400

08005b60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b087      	sub	sp, #28
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a1b      	ldr	r3, [r3, #32]
 8005b6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a1b      	ldr	r3, [r3, #32]
 8005b7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	69db      	ldr	r3, [r3, #28]
 8005b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	021b      	lsls	r3, r3, #8
 8005b9e:	68fa      	ldr	r2, [r7, #12]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005baa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	031b      	lsls	r3, r3, #12
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a12      	ldr	r2, [pc, #72]	; (8005c04 <TIM_OC4_SetConfig+0xa4>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d003      	beq.n	8005bc8 <TIM_OC4_SetConfig+0x68>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a11      	ldr	r2, [pc, #68]	; (8005c08 <TIM_OC4_SetConfig+0xa8>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d109      	bne.n	8005bdc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005bce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	695b      	ldr	r3, [r3, #20]
 8005bd4:	019b      	lsls	r3, r3, #6
 8005bd6:	697a      	ldr	r2, [r7, #20]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	697a      	ldr	r2, [r7, #20]
 8005be0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	685a      	ldr	r2, [r3, #4]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	693a      	ldr	r2, [r7, #16]
 8005bf4:	621a      	str	r2, [r3, #32]
}
 8005bf6:	bf00      	nop
 8005bf8:	371c      	adds	r7, #28
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr
 8005c02:	bf00      	nop
 8005c04:	40010000 	.word	0x40010000
 8005c08:	40010400 	.word	0x40010400

08005c0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b087      	sub	sp, #28
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6a1b      	ldr	r3, [r3, #32]
 8005c1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6a1b      	ldr	r3, [r3, #32]
 8005c22:	f023 0201 	bic.w	r2, r3, #1
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	699b      	ldr	r3, [r3, #24]
 8005c2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	011b      	lsls	r3, r3, #4
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f023 030a 	bic.w	r3, r3, #10
 8005c48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	693a      	ldr	r2, [r7, #16]
 8005c56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	621a      	str	r2, [r3, #32]
}
 8005c5e:	bf00      	nop
 8005c60:	371c      	adds	r7, #28
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr

08005c6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c6a:	b480      	push	{r7}
 8005c6c:	b087      	sub	sp, #28
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	60f8      	str	r0, [r7, #12]
 8005c72:	60b9      	str	r1, [r7, #8]
 8005c74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	f023 0210 	bic.w	r2, r3, #16
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	699b      	ldr	r3, [r3, #24]
 8005c86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6a1b      	ldr	r3, [r3, #32]
 8005c8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	031b      	lsls	r3, r3, #12
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ca6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	011b      	lsls	r3, r3, #4
 8005cac:	693a      	ldr	r2, [r7, #16]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	697a      	ldr	r2, [r7, #20]
 8005cb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	621a      	str	r2, [r3, #32]
}
 8005cbe:	bf00      	nop
 8005cc0:	371c      	adds	r7, #28
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr

08005cca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cca:	b480      	push	{r7}
 8005ccc:	b085      	sub	sp, #20
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
 8005cd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ce0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ce2:	683a      	ldr	r2, [r7, #0]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	f043 0307 	orr.w	r3, r3, #7
 8005cec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	68fa      	ldr	r2, [r7, #12]
 8005cf2:	609a      	str	r2, [r3, #8]
}
 8005cf4:	bf00      	nop
 8005cf6:	3714      	adds	r7, #20
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b087      	sub	sp, #28
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	607a      	str	r2, [r7, #4]
 8005d0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	021a      	lsls	r2, r3, #8
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	431a      	orrs	r2, r3
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	697a      	ldr	r2, [r7, #20]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	609a      	str	r2, [r3, #8]
}
 8005d34:	bf00      	nop
 8005d36:	371c      	adds	r7, #28
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b087      	sub	sp, #28
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	60f8      	str	r0, [r7, #12]
 8005d48:	60b9      	str	r1, [r7, #8]
 8005d4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	f003 031f 	and.w	r3, r3, #31
 8005d52:	2201      	movs	r2, #1
 8005d54:	fa02 f303 	lsl.w	r3, r2, r3
 8005d58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6a1a      	ldr	r2, [r3, #32]
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	43db      	mvns	r3, r3
 8005d62:	401a      	ands	r2, r3
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6a1a      	ldr	r2, [r3, #32]
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	f003 031f 	and.w	r3, r3, #31
 8005d72:	6879      	ldr	r1, [r7, #4]
 8005d74:	fa01 f303 	lsl.w	r3, r1, r3
 8005d78:	431a      	orrs	r2, r3
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	621a      	str	r2, [r3, #32]
}
 8005d7e:	bf00      	nop
 8005d80:	371c      	adds	r7, #28
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
	...

08005d8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d101      	bne.n	8005da4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005da0:	2302      	movs	r3, #2
 8005da2:	e05a      	b.n	8005e5a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2202      	movs	r2, #2
 8005db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a21      	ldr	r2, [pc, #132]	; (8005e68 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d022      	beq.n	8005e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005df0:	d01d      	beq.n	8005e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a1d      	ldr	r2, [pc, #116]	; (8005e6c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d018      	beq.n	8005e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a1b      	ldr	r2, [pc, #108]	; (8005e70 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d013      	beq.n	8005e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a1a      	ldr	r2, [pc, #104]	; (8005e74 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d00e      	beq.n	8005e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a18      	ldr	r2, [pc, #96]	; (8005e78 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d009      	beq.n	8005e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a17      	ldr	r2, [pc, #92]	; (8005e7c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d004      	beq.n	8005e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a15      	ldr	r2, [pc, #84]	; (8005e80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d10c      	bne.n	8005e48 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	68ba      	ldr	r2, [r7, #8]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68ba      	ldr	r2, [r7, #8]
 8005e46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3714      	adds	r7, #20
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop
 8005e68:	40010000 	.word	0x40010000
 8005e6c:	40000400 	.word	0x40000400
 8005e70:	40000800 	.word	0x40000800
 8005e74:	40000c00 	.word	0x40000c00
 8005e78:	40010400 	.word	0x40010400
 8005e7c:	40014000 	.word	0x40014000
 8005e80:	40001800 	.word	0x40001800

08005e84 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005e84:	b084      	sub	sp, #16
 8005e86:	b580      	push	{r7, lr}
 8005e88:	b084      	sub	sp, #16
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
 8005e8e:	f107 001c 	add.w	r0, r7, #28
 8005e92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d122      	bne.n	8005ee2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005eb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005eb4:	687a      	ldr	r2, [r7, #4]
 8005eb6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005ec4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d105      	bne.n	8005ed6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f001 fac6 	bl	8007468 <USB_CoreReset>
 8005edc:	4603      	mov	r3, r0
 8005ede:	73fb      	strb	r3, [r7, #15]
 8005ee0:	e01a      	b.n	8005f18 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	68db      	ldr	r3, [r3, #12]
 8005ee6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f001 faba 	bl	8007468 <USB_CoreReset>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005ef8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d106      	bne.n	8005f0c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f02:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	639a      	str	r2, [r3, #56]	; 0x38
 8005f0a:	e005      	b.n	8005f18 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f10:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d10b      	bne.n	8005f36 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	f043 0206 	orr.w	r2, r3, #6
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	f043 0220 	orr.w	r2, r3, #32
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3710      	adds	r7, #16
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f42:	b004      	add	sp, #16
 8005f44:	4770      	bx	lr
	...

08005f48 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b087      	sub	sp, #28
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	4613      	mov	r3, r2
 8005f54:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005f56:	79fb      	ldrb	r3, [r7, #7]
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d165      	bne.n	8006028 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	4a41      	ldr	r2, [pc, #260]	; (8006064 <USB_SetTurnaroundTime+0x11c>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d906      	bls.n	8005f72 <USB_SetTurnaroundTime+0x2a>
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	4a40      	ldr	r2, [pc, #256]	; (8006068 <USB_SetTurnaroundTime+0x120>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d802      	bhi.n	8005f72 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005f6c:	230f      	movs	r3, #15
 8005f6e:	617b      	str	r3, [r7, #20]
 8005f70:	e062      	b.n	8006038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	4a3c      	ldr	r2, [pc, #240]	; (8006068 <USB_SetTurnaroundTime+0x120>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d906      	bls.n	8005f88 <USB_SetTurnaroundTime+0x40>
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	4a3b      	ldr	r2, [pc, #236]	; (800606c <USB_SetTurnaroundTime+0x124>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d802      	bhi.n	8005f88 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005f82:	230e      	movs	r3, #14
 8005f84:	617b      	str	r3, [r7, #20]
 8005f86:	e057      	b.n	8006038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	4a38      	ldr	r2, [pc, #224]	; (800606c <USB_SetTurnaroundTime+0x124>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d906      	bls.n	8005f9e <USB_SetTurnaroundTime+0x56>
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	4a37      	ldr	r2, [pc, #220]	; (8006070 <USB_SetTurnaroundTime+0x128>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d802      	bhi.n	8005f9e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005f98:	230d      	movs	r3, #13
 8005f9a:	617b      	str	r3, [r7, #20]
 8005f9c:	e04c      	b.n	8006038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	4a33      	ldr	r2, [pc, #204]	; (8006070 <USB_SetTurnaroundTime+0x128>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d906      	bls.n	8005fb4 <USB_SetTurnaroundTime+0x6c>
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	4a32      	ldr	r2, [pc, #200]	; (8006074 <USB_SetTurnaroundTime+0x12c>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d802      	bhi.n	8005fb4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005fae:	230c      	movs	r3, #12
 8005fb0:	617b      	str	r3, [r7, #20]
 8005fb2:	e041      	b.n	8006038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	4a2f      	ldr	r2, [pc, #188]	; (8006074 <USB_SetTurnaroundTime+0x12c>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d906      	bls.n	8005fca <USB_SetTurnaroundTime+0x82>
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	4a2e      	ldr	r2, [pc, #184]	; (8006078 <USB_SetTurnaroundTime+0x130>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d802      	bhi.n	8005fca <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005fc4:	230b      	movs	r3, #11
 8005fc6:	617b      	str	r3, [r7, #20]
 8005fc8:	e036      	b.n	8006038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	4a2a      	ldr	r2, [pc, #168]	; (8006078 <USB_SetTurnaroundTime+0x130>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d906      	bls.n	8005fe0 <USB_SetTurnaroundTime+0x98>
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	4a29      	ldr	r2, [pc, #164]	; (800607c <USB_SetTurnaroundTime+0x134>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d802      	bhi.n	8005fe0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005fda:	230a      	movs	r3, #10
 8005fdc:	617b      	str	r3, [r7, #20]
 8005fde:	e02b      	b.n	8006038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	4a26      	ldr	r2, [pc, #152]	; (800607c <USB_SetTurnaroundTime+0x134>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d906      	bls.n	8005ff6 <USB_SetTurnaroundTime+0xae>
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	4a25      	ldr	r2, [pc, #148]	; (8006080 <USB_SetTurnaroundTime+0x138>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d802      	bhi.n	8005ff6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005ff0:	2309      	movs	r3, #9
 8005ff2:	617b      	str	r3, [r7, #20]
 8005ff4:	e020      	b.n	8006038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	4a21      	ldr	r2, [pc, #132]	; (8006080 <USB_SetTurnaroundTime+0x138>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d906      	bls.n	800600c <USB_SetTurnaroundTime+0xc4>
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	4a20      	ldr	r2, [pc, #128]	; (8006084 <USB_SetTurnaroundTime+0x13c>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d802      	bhi.n	800600c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006006:	2308      	movs	r3, #8
 8006008:	617b      	str	r3, [r7, #20]
 800600a:	e015      	b.n	8006038 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	4a1d      	ldr	r2, [pc, #116]	; (8006084 <USB_SetTurnaroundTime+0x13c>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d906      	bls.n	8006022 <USB_SetTurnaroundTime+0xda>
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	4a1c      	ldr	r2, [pc, #112]	; (8006088 <USB_SetTurnaroundTime+0x140>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d802      	bhi.n	8006022 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800601c:	2307      	movs	r3, #7
 800601e:	617b      	str	r3, [r7, #20]
 8006020:	e00a      	b.n	8006038 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006022:	2306      	movs	r3, #6
 8006024:	617b      	str	r3, [r7, #20]
 8006026:	e007      	b.n	8006038 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006028:	79fb      	ldrb	r3, [r7, #7]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d102      	bne.n	8006034 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800602e:	2309      	movs	r3, #9
 8006030:	617b      	str	r3, [r7, #20]
 8006032:	e001      	b.n	8006038 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006034:	2309      	movs	r3, #9
 8006036:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	68da      	ldr	r2, [r3, #12]
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	029b      	lsls	r3, r3, #10
 800604c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006050:	431a      	orrs	r2, r3
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	371c      	adds	r7, #28
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr
 8006064:	00d8acbf 	.word	0x00d8acbf
 8006068:	00e4e1bf 	.word	0x00e4e1bf
 800606c:	00f423ff 	.word	0x00f423ff
 8006070:	0106737f 	.word	0x0106737f
 8006074:	011a499f 	.word	0x011a499f
 8006078:	01312cff 	.word	0x01312cff
 800607c:	014ca43f 	.word	0x014ca43f
 8006080:	016e35ff 	.word	0x016e35ff
 8006084:	01a6ab1f 	.word	0x01a6ab1f
 8006088:	01e847ff 	.word	0x01e847ff

0800608c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	f043 0201 	orr.w	r2, r3, #1
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	370c      	adds	r7, #12
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr

080060ae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80060ae:	b480      	push	{r7}
 80060b0:	b083      	sub	sp, #12
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f023 0201 	bic.w	r2, r3, #1
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80060c2:	2300      	movs	r3, #0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	370c      	adds	r7, #12
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	460b      	mov	r3, r1
 80060da:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80060e8:	78fb      	ldrb	r3, [r7, #3]
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d106      	bne.n	80060fc <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	60da      	str	r2, [r3, #12]
 80060fa:	e00b      	b.n	8006114 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80060fc:	78fb      	ldrb	r3, [r7, #3]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d106      	bne.n	8006110 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	60da      	str	r2, [r3, #12]
 800610e:	e001      	b.n	8006114 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006110:	2301      	movs	r3, #1
 8006112:	e003      	b.n	800611c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006114:	2032      	movs	r0, #50	; 0x32
 8006116:	f7fb fe85 	bl	8001e24 <HAL_Delay>

  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3708      	adds	r7, #8
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006124:	b084      	sub	sp, #16
 8006126:	b580      	push	{r7, lr}
 8006128:	b086      	sub	sp, #24
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
 800612e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006132:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006136:	2300      	movs	r3, #0
 8006138:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800613e:	2300      	movs	r3, #0
 8006140:	613b      	str	r3, [r7, #16]
 8006142:	e009      	b.n	8006158 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006144:	687a      	ldr	r2, [r7, #4]
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	3340      	adds	r3, #64	; 0x40
 800614a:	009b      	lsls	r3, r3, #2
 800614c:	4413      	add	r3, r2
 800614e:	2200      	movs	r2, #0
 8006150:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	3301      	adds	r3, #1
 8006156:	613b      	str	r3, [r7, #16]
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	2b0e      	cmp	r3, #14
 800615c:	d9f2      	bls.n	8006144 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800615e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006160:	2b00      	cmp	r3, #0
 8006162:	d11c      	bne.n	800619e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006172:	f043 0302 	orr.w	r3, r3, #2
 8006176:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800617c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006188:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006194:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	639a      	str	r2, [r3, #56]	; 0x38
 800619c:	e00b      	b.n	80061b6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ae:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80061bc:	461a      	mov	r2, r3
 80061be:	2300      	movs	r3, #0
 80061c0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061c8:	4619      	mov	r1, r3
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061d0:	461a      	mov	r2, r3
 80061d2:	680b      	ldr	r3, [r1, #0]
 80061d4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80061d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d10c      	bne.n	80061f6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80061dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d104      	bne.n	80061ec <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80061e2:	2100      	movs	r1, #0
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 f949 	bl	800647c <USB_SetDevSpeed>
 80061ea:	e008      	b.n	80061fe <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80061ec:	2101      	movs	r1, #1
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f000 f944 	bl	800647c <USB_SetDevSpeed>
 80061f4:	e003      	b.n	80061fe <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80061f6:	2103      	movs	r1, #3
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f000 f93f 	bl	800647c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80061fe:	2110      	movs	r1, #16
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 f8f3 	bl	80063ec <USB_FlushTxFifo>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d001      	beq.n	8006210 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800620c:	2301      	movs	r3, #1
 800620e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f000 f911 	bl	8006438 <USB_FlushRxFifo>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d001      	beq.n	8006220 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006226:	461a      	mov	r2, r3
 8006228:	2300      	movs	r3, #0
 800622a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006232:	461a      	mov	r2, r3
 8006234:	2300      	movs	r3, #0
 8006236:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800623e:	461a      	mov	r2, r3
 8006240:	2300      	movs	r3, #0
 8006242:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006244:	2300      	movs	r3, #0
 8006246:	613b      	str	r3, [r7, #16]
 8006248:	e043      	b.n	80062d2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	015a      	lsls	r2, r3, #5
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	4413      	add	r3, r2
 8006252:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800625c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006260:	d118      	bne.n	8006294 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d10a      	bne.n	800627e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	015a      	lsls	r2, r3, #5
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	4413      	add	r3, r2
 8006270:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006274:	461a      	mov	r2, r3
 8006276:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800627a:	6013      	str	r3, [r2, #0]
 800627c:	e013      	b.n	80062a6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	015a      	lsls	r2, r3, #5
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	4413      	add	r3, r2
 8006286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800628a:	461a      	mov	r2, r3
 800628c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006290:	6013      	str	r3, [r2, #0]
 8006292:	e008      	b.n	80062a6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	015a      	lsls	r2, r3, #5
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	4413      	add	r3, r2
 800629c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062a0:	461a      	mov	r2, r3
 80062a2:	2300      	movs	r3, #0
 80062a4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	015a      	lsls	r2, r3, #5
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	4413      	add	r3, r2
 80062ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062b2:	461a      	mov	r2, r3
 80062b4:	2300      	movs	r3, #0
 80062b6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	015a      	lsls	r2, r3, #5
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	4413      	add	r3, r2
 80062c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062c4:	461a      	mov	r2, r3
 80062c6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80062ca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	3301      	adds	r3, #1
 80062d0:	613b      	str	r3, [r7, #16]
 80062d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d3b7      	bcc.n	800624a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80062da:	2300      	movs	r3, #0
 80062dc:	613b      	str	r3, [r7, #16]
 80062de:	e043      	b.n	8006368 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	015a      	lsls	r2, r3, #5
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	4413      	add	r3, r2
 80062e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80062f6:	d118      	bne.n	800632a <USB_DevInit+0x206>
    {
      if (i == 0U)
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10a      	bne.n	8006314 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	015a      	lsls	r2, r3, #5
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	4413      	add	r3, r2
 8006306:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800630a:	461a      	mov	r2, r3
 800630c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006310:	6013      	str	r3, [r2, #0]
 8006312:	e013      	b.n	800633c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	015a      	lsls	r2, r3, #5
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	4413      	add	r3, r2
 800631c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006320:	461a      	mov	r2, r3
 8006322:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006326:	6013      	str	r3, [r2, #0]
 8006328:	e008      	b.n	800633c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	015a      	lsls	r2, r3, #5
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	4413      	add	r3, r2
 8006332:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006336:	461a      	mov	r2, r3
 8006338:	2300      	movs	r3, #0
 800633a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	015a      	lsls	r2, r3, #5
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	4413      	add	r3, r2
 8006344:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006348:	461a      	mov	r2, r3
 800634a:	2300      	movs	r3, #0
 800634c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	015a      	lsls	r2, r3, #5
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	4413      	add	r3, r2
 8006356:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800635a:	461a      	mov	r2, r3
 800635c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006360:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	3301      	adds	r3, #1
 8006366:	613b      	str	r3, [r7, #16]
 8006368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	429a      	cmp	r2, r3
 800636e:	d3b7      	bcc.n	80062e0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006376:	691b      	ldr	r3, [r3, #16]
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800637e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006382:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006390:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006394:	2b00      	cmp	r3, #0
 8006396:	d105      	bne.n	80063a4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	699b      	ldr	r3, [r3, #24]
 800639c:	f043 0210 	orr.w	r2, r3, #16
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	699a      	ldr	r2, [r3, #24]
 80063a8:	4b0f      	ldr	r3, [pc, #60]	; (80063e8 <USB_DevInit+0x2c4>)
 80063aa:	4313      	orrs	r3, r2
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80063b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d005      	beq.n	80063c2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	f043 0208 	orr.w	r2, r3, #8
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80063c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d107      	bne.n	80063d8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80063d0:	f043 0304 	orr.w	r3, r3, #4
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80063d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3718      	adds	r7, #24
 80063de:	46bd      	mov	sp, r7
 80063e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80063e4:	b004      	add	sp, #16
 80063e6:	4770      	bx	lr
 80063e8:	803c3800 	.word	0x803c3800

080063ec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b085      	sub	sp, #20
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80063f6:	2300      	movs	r3, #0
 80063f8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	019b      	lsls	r3, r3, #6
 80063fe:	f043 0220 	orr.w	r2, r3, #32
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	3301      	adds	r3, #1
 800640a:	60fb      	str	r3, [r7, #12]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	4a09      	ldr	r2, [pc, #36]	; (8006434 <USB_FlushTxFifo+0x48>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d901      	bls.n	8006418 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006414:	2303      	movs	r3, #3
 8006416:	e006      	b.n	8006426 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	f003 0320 	and.w	r3, r3, #32
 8006420:	2b20      	cmp	r3, #32
 8006422:	d0f0      	beq.n	8006406 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3714      	adds	r7, #20
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	00030d40 	.word	0x00030d40

08006438 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006438:	b480      	push	{r7}
 800643a:	b085      	sub	sp, #20
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006440:	2300      	movs	r3, #0
 8006442:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2210      	movs	r2, #16
 8006448:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	3301      	adds	r3, #1
 800644e:	60fb      	str	r3, [r7, #12]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	4a09      	ldr	r2, [pc, #36]	; (8006478 <USB_FlushRxFifo+0x40>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d901      	bls.n	800645c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006458:	2303      	movs	r3, #3
 800645a:	e006      	b.n	800646a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	691b      	ldr	r3, [r3, #16]
 8006460:	f003 0310 	and.w	r3, r3, #16
 8006464:	2b10      	cmp	r3, #16
 8006466:	d0f0      	beq.n	800644a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006468:	2300      	movs	r3, #0
}
 800646a:	4618      	mov	r0, r3
 800646c:	3714      	adds	r7, #20
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	00030d40 	.word	0x00030d40

0800647c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800647c:	b480      	push	{r7}
 800647e:	b085      	sub	sp, #20
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	460b      	mov	r3, r1
 8006486:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	78fb      	ldrb	r3, [r7, #3]
 8006496:	68f9      	ldr	r1, [r7, #12]
 8006498:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800649c:	4313      	orrs	r3, r2
 800649e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3714      	adds	r7, #20
 80064a6:	46bd      	mov	sp, r7
 80064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ac:	4770      	bx	lr

080064ae <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80064ae:	b480      	push	{r7}
 80064b0:	b087      	sub	sp, #28
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	f003 0306 	and.w	r3, r3, #6
 80064c6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d102      	bne.n	80064d4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80064ce:	2300      	movs	r3, #0
 80064d0:	75fb      	strb	r3, [r7, #23]
 80064d2:	e00a      	b.n	80064ea <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2b02      	cmp	r3, #2
 80064d8:	d002      	beq.n	80064e0 <USB_GetDevSpeed+0x32>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2b06      	cmp	r3, #6
 80064de:	d102      	bne.n	80064e6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80064e0:	2302      	movs	r3, #2
 80064e2:	75fb      	strb	r3, [r7, #23]
 80064e4:	e001      	b.n	80064ea <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80064e6:	230f      	movs	r3, #15
 80064e8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80064ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	371c      	adds	r7, #28
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b085      	sub	sp, #20
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	781b      	ldrb	r3, [r3, #0]
 800650a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	785b      	ldrb	r3, [r3, #1]
 8006510:	2b01      	cmp	r3, #1
 8006512:	d13a      	bne.n	800658a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800651a:	69da      	ldr	r2, [r3, #28]
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	f003 030f 	and.w	r3, r3, #15
 8006524:	2101      	movs	r1, #1
 8006526:	fa01 f303 	lsl.w	r3, r1, r3
 800652a:	b29b      	uxth	r3, r3
 800652c:	68f9      	ldr	r1, [r7, #12]
 800652e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006532:	4313      	orrs	r3, r2
 8006534:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	015a      	lsls	r2, r3, #5
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	4413      	add	r3, r2
 800653e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006548:	2b00      	cmp	r3, #0
 800654a:	d155      	bne.n	80065f8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	015a      	lsls	r2, r3, #5
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4413      	add	r3, r2
 8006554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006558:	681a      	ldr	r2, [r3, #0]
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	78db      	ldrb	r3, [r3, #3]
 8006566:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006568:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	059b      	lsls	r3, r3, #22
 800656e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006570:	4313      	orrs	r3, r2
 8006572:	68ba      	ldr	r2, [r7, #8]
 8006574:	0151      	lsls	r1, r2, #5
 8006576:	68fa      	ldr	r2, [r7, #12]
 8006578:	440a      	add	r2, r1
 800657a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800657e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006582:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006586:	6013      	str	r3, [r2, #0]
 8006588:	e036      	b.n	80065f8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006590:	69da      	ldr	r2, [r3, #28]
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	f003 030f 	and.w	r3, r3, #15
 800659a:	2101      	movs	r1, #1
 800659c:	fa01 f303 	lsl.w	r3, r1, r3
 80065a0:	041b      	lsls	r3, r3, #16
 80065a2:	68f9      	ldr	r1, [r7, #12]
 80065a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065a8:	4313      	orrs	r3, r2
 80065aa:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	015a      	lsls	r2, r3, #5
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	4413      	add	r3, r2
 80065b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d11a      	bne.n	80065f8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	015a      	lsls	r2, r3, #5
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	4413      	add	r3, r2
 80065ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	78db      	ldrb	r3, [r3, #3]
 80065dc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80065de:	430b      	orrs	r3, r1
 80065e0:	4313      	orrs	r3, r2
 80065e2:	68ba      	ldr	r2, [r7, #8]
 80065e4:	0151      	lsls	r1, r2, #5
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	440a      	add	r2, r1
 80065ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065f6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3714      	adds	r7, #20
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
	...

08006608 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006608:	b480      	push	{r7}
 800660a:	b085      	sub	sp, #20
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	781b      	ldrb	r3, [r3, #0]
 800661a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	785b      	ldrb	r3, [r3, #1]
 8006620:	2b01      	cmp	r3, #1
 8006622:	d161      	bne.n	80066e8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	015a      	lsls	r2, r3, #5
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	4413      	add	r3, r2
 800662c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006636:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800663a:	d11f      	bne.n	800667c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	015a      	lsls	r2, r3, #5
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	4413      	add	r3, r2
 8006644:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	68ba      	ldr	r2, [r7, #8]
 800664c:	0151      	lsls	r1, r2, #5
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	440a      	add	r2, r1
 8006652:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006656:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800665a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	015a      	lsls	r2, r3, #5
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	4413      	add	r3, r2
 8006664:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	68ba      	ldr	r2, [r7, #8]
 800666c:	0151      	lsls	r1, r2, #5
 800666e:	68fa      	ldr	r2, [r7, #12]
 8006670:	440a      	add	r2, r1
 8006672:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006676:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800667a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006682:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	781b      	ldrb	r3, [r3, #0]
 8006688:	f003 030f 	and.w	r3, r3, #15
 800668c:	2101      	movs	r1, #1
 800668e:	fa01 f303 	lsl.w	r3, r1, r3
 8006692:	b29b      	uxth	r3, r3
 8006694:	43db      	mvns	r3, r3
 8006696:	68f9      	ldr	r1, [r7, #12]
 8006698:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800669c:	4013      	ands	r3, r2
 800669e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066a6:	69da      	ldr	r2, [r3, #28]
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	781b      	ldrb	r3, [r3, #0]
 80066ac:	f003 030f 	and.w	r3, r3, #15
 80066b0:	2101      	movs	r1, #1
 80066b2:	fa01 f303 	lsl.w	r3, r1, r3
 80066b6:	b29b      	uxth	r3, r3
 80066b8:	43db      	mvns	r3, r3
 80066ba:	68f9      	ldr	r1, [r7, #12]
 80066bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066c0:	4013      	ands	r3, r2
 80066c2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	015a      	lsls	r2, r3, #5
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	4413      	add	r3, r2
 80066cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	0159      	lsls	r1, r3, #5
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	440b      	add	r3, r1
 80066da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066de:	4619      	mov	r1, r3
 80066e0:	4b35      	ldr	r3, [pc, #212]	; (80067b8 <USB_DeactivateEndpoint+0x1b0>)
 80066e2:	4013      	ands	r3, r2
 80066e4:	600b      	str	r3, [r1, #0]
 80066e6:	e060      	b.n	80067aa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	015a      	lsls	r2, r3, #5
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	4413      	add	r3, r2
 80066f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80066fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80066fe:	d11f      	bne.n	8006740 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	015a      	lsls	r2, r3, #5
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	4413      	add	r3, r2
 8006708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68ba      	ldr	r2, [r7, #8]
 8006710:	0151      	lsls	r1, r2, #5
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	440a      	add	r2, r1
 8006716:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800671a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800671e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	015a      	lsls	r2, r3, #5
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	4413      	add	r3, r2
 8006728:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	68ba      	ldr	r2, [r7, #8]
 8006730:	0151      	lsls	r1, r2, #5
 8006732:	68fa      	ldr	r2, [r7, #12]
 8006734:	440a      	add	r2, r1
 8006736:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800673a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800673e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006746:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	f003 030f 	and.w	r3, r3, #15
 8006750:	2101      	movs	r1, #1
 8006752:	fa01 f303 	lsl.w	r3, r1, r3
 8006756:	041b      	lsls	r3, r3, #16
 8006758:	43db      	mvns	r3, r3
 800675a:	68f9      	ldr	r1, [r7, #12]
 800675c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006760:	4013      	ands	r3, r2
 8006762:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800676a:	69da      	ldr	r2, [r3, #28]
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	f003 030f 	and.w	r3, r3, #15
 8006774:	2101      	movs	r1, #1
 8006776:	fa01 f303 	lsl.w	r3, r1, r3
 800677a:	041b      	lsls	r3, r3, #16
 800677c:	43db      	mvns	r3, r3
 800677e:	68f9      	ldr	r1, [r7, #12]
 8006780:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006784:	4013      	ands	r3, r2
 8006786:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	015a      	lsls	r2, r3, #5
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	4413      	add	r3, r2
 8006790:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	0159      	lsls	r1, r3, #5
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	440b      	add	r3, r1
 800679e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067a2:	4619      	mov	r1, r3
 80067a4:	4b05      	ldr	r3, [pc, #20]	; (80067bc <USB_DeactivateEndpoint+0x1b4>)
 80067a6:	4013      	ands	r3, r2
 80067a8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3714      	adds	r7, #20
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr
 80067b8:	ec337800 	.word	0xec337800
 80067bc:	eff37800 	.word	0xeff37800

080067c0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b08a      	sub	sp, #40	; 0x28
 80067c4:	af02      	add	r7, sp, #8
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	4613      	mov	r3, r2
 80067cc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	785b      	ldrb	r3, [r3, #1]
 80067dc:	2b01      	cmp	r3, #1
 80067de:	f040 815c 	bne.w	8006a9a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	695b      	ldr	r3, [r3, #20]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d132      	bne.n	8006850 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	015a      	lsls	r2, r3, #5
 80067ee:	69fb      	ldr	r3, [r7, #28]
 80067f0:	4413      	add	r3, r2
 80067f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	69ba      	ldr	r2, [r7, #24]
 80067fa:	0151      	lsls	r1, r2, #5
 80067fc:	69fa      	ldr	r2, [r7, #28]
 80067fe:	440a      	add	r2, r1
 8006800:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006804:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006808:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800680c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	015a      	lsls	r2, r3, #5
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	4413      	add	r3, r2
 8006816:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800681a:	691b      	ldr	r3, [r3, #16]
 800681c:	69ba      	ldr	r2, [r7, #24]
 800681e:	0151      	lsls	r1, r2, #5
 8006820:	69fa      	ldr	r2, [r7, #28]
 8006822:	440a      	add	r2, r1
 8006824:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006828:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800682c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	015a      	lsls	r2, r3, #5
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	4413      	add	r3, r2
 8006836:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800683a:	691b      	ldr	r3, [r3, #16]
 800683c:	69ba      	ldr	r2, [r7, #24]
 800683e:	0151      	lsls	r1, r2, #5
 8006840:	69fa      	ldr	r2, [r7, #28]
 8006842:	440a      	add	r2, r1
 8006844:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006848:	0cdb      	lsrs	r3, r3, #19
 800684a:	04db      	lsls	r3, r3, #19
 800684c:	6113      	str	r3, [r2, #16]
 800684e:	e074      	b.n	800693a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006850:	69bb      	ldr	r3, [r7, #24]
 8006852:	015a      	lsls	r2, r3, #5
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	4413      	add	r3, r2
 8006858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	69ba      	ldr	r2, [r7, #24]
 8006860:	0151      	lsls	r1, r2, #5
 8006862:	69fa      	ldr	r2, [r7, #28]
 8006864:	440a      	add	r2, r1
 8006866:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800686a:	0cdb      	lsrs	r3, r3, #19
 800686c:	04db      	lsls	r3, r3, #19
 800686e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006870:	69bb      	ldr	r3, [r7, #24]
 8006872:	015a      	lsls	r2, r3, #5
 8006874:	69fb      	ldr	r3, [r7, #28]
 8006876:	4413      	add	r3, r2
 8006878:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	69ba      	ldr	r2, [r7, #24]
 8006880:	0151      	lsls	r1, r2, #5
 8006882:	69fa      	ldr	r2, [r7, #28]
 8006884:	440a      	add	r2, r1
 8006886:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800688a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800688e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006892:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	015a      	lsls	r2, r3, #5
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	4413      	add	r3, r2
 800689c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068a0:	691a      	ldr	r2, [r3, #16]
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	6959      	ldr	r1, [r3, #20]
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	440b      	add	r3, r1
 80068ac:	1e59      	subs	r1, r3, #1
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80068b6:	04d9      	lsls	r1, r3, #19
 80068b8:	4b9d      	ldr	r3, [pc, #628]	; (8006b30 <USB_EPStartXfer+0x370>)
 80068ba:	400b      	ands	r3, r1
 80068bc:	69b9      	ldr	r1, [r7, #24]
 80068be:	0148      	lsls	r0, r1, #5
 80068c0:	69f9      	ldr	r1, [r7, #28]
 80068c2:	4401      	add	r1, r0
 80068c4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80068c8:	4313      	orrs	r3, r2
 80068ca:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80068cc:	69bb      	ldr	r3, [r7, #24]
 80068ce:	015a      	lsls	r2, r3, #5
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	4413      	add	r3, r2
 80068d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068d8:	691a      	ldr	r2, [r3, #16]
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	695b      	ldr	r3, [r3, #20]
 80068de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068e2:	69b9      	ldr	r1, [r7, #24]
 80068e4:	0148      	lsls	r0, r1, #5
 80068e6:	69f9      	ldr	r1, [r7, #28]
 80068e8:	4401      	add	r1, r0
 80068ea:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80068ee:	4313      	orrs	r3, r2
 80068f0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	78db      	ldrb	r3, [r3, #3]
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d11f      	bne.n	800693a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	015a      	lsls	r2, r3, #5
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	4413      	add	r3, r2
 8006902:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006906:	691b      	ldr	r3, [r3, #16]
 8006908:	69ba      	ldr	r2, [r7, #24]
 800690a:	0151      	lsls	r1, r2, #5
 800690c:	69fa      	ldr	r2, [r7, #28]
 800690e:	440a      	add	r2, r1
 8006910:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006914:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006918:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800691a:	69bb      	ldr	r3, [r7, #24]
 800691c:	015a      	lsls	r2, r3, #5
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	4413      	add	r3, r2
 8006922:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	69ba      	ldr	r2, [r7, #24]
 800692a:	0151      	lsls	r1, r2, #5
 800692c:	69fa      	ldr	r2, [r7, #28]
 800692e:	440a      	add	r2, r1
 8006930:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006934:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006938:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800693a:	79fb      	ldrb	r3, [r7, #7]
 800693c:	2b01      	cmp	r3, #1
 800693e:	d14b      	bne.n	80069d8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	691b      	ldr	r3, [r3, #16]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d009      	beq.n	800695c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	015a      	lsls	r2, r3, #5
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	4413      	add	r3, r2
 8006950:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006954:	461a      	mov	r2, r3
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	691b      	ldr	r3, [r3, #16]
 800695a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	78db      	ldrb	r3, [r3, #3]
 8006960:	2b01      	cmp	r3, #1
 8006962:	d128      	bne.n	80069b6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006970:	2b00      	cmp	r3, #0
 8006972:	d110      	bne.n	8006996 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006974:	69bb      	ldr	r3, [r7, #24]
 8006976:	015a      	lsls	r2, r3, #5
 8006978:	69fb      	ldr	r3, [r7, #28]
 800697a:	4413      	add	r3, r2
 800697c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	69ba      	ldr	r2, [r7, #24]
 8006984:	0151      	lsls	r1, r2, #5
 8006986:	69fa      	ldr	r2, [r7, #28]
 8006988:	440a      	add	r2, r1
 800698a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800698e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006992:	6013      	str	r3, [r2, #0]
 8006994:	e00f      	b.n	80069b6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	015a      	lsls	r2, r3, #5
 800699a:	69fb      	ldr	r3, [r7, #28]
 800699c:	4413      	add	r3, r2
 800699e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	69ba      	ldr	r2, [r7, #24]
 80069a6:	0151      	lsls	r1, r2, #5
 80069a8:	69fa      	ldr	r2, [r7, #28]
 80069aa:	440a      	add	r2, r1
 80069ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069b4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	015a      	lsls	r2, r3, #5
 80069ba:	69fb      	ldr	r3, [r7, #28]
 80069bc:	4413      	add	r3, r2
 80069be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	69ba      	ldr	r2, [r7, #24]
 80069c6:	0151      	lsls	r1, r2, #5
 80069c8:	69fa      	ldr	r2, [r7, #28]
 80069ca:	440a      	add	r2, r1
 80069cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069d0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80069d4:	6013      	str	r3, [r2, #0]
 80069d6:	e12f      	b.n	8006c38 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	015a      	lsls	r2, r3, #5
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	4413      	add	r3, r2
 80069e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	69ba      	ldr	r2, [r7, #24]
 80069e8:	0151      	lsls	r1, r2, #5
 80069ea:	69fa      	ldr	r2, [r7, #28]
 80069ec:	440a      	add	r2, r1
 80069ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069f2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80069f6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	78db      	ldrb	r3, [r3, #3]
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d015      	beq.n	8006a2c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	695b      	ldr	r3, [r3, #20]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f000 8117 	beq.w	8006c38 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	f003 030f 	and.w	r3, r3, #15
 8006a1a:	2101      	movs	r1, #1
 8006a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a20:	69f9      	ldr	r1, [r7, #28]
 8006a22:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006a26:	4313      	orrs	r3, r2
 8006a28:	634b      	str	r3, [r1, #52]	; 0x34
 8006a2a:	e105      	b.n	8006c38 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d110      	bne.n	8006a5e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006a3c:	69bb      	ldr	r3, [r7, #24]
 8006a3e:	015a      	lsls	r2, r3, #5
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	69ba      	ldr	r2, [r7, #24]
 8006a4c:	0151      	lsls	r1, r2, #5
 8006a4e:	69fa      	ldr	r2, [r7, #28]
 8006a50:	440a      	add	r2, r1
 8006a52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a56:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a5a:	6013      	str	r3, [r2, #0]
 8006a5c:	e00f      	b.n	8006a7e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006a5e:	69bb      	ldr	r3, [r7, #24]
 8006a60:	015a      	lsls	r2, r3, #5
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	4413      	add	r3, r2
 8006a66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	69ba      	ldr	r2, [r7, #24]
 8006a6e:	0151      	lsls	r1, r2, #5
 8006a70:	69fa      	ldr	r2, [r7, #28]
 8006a72:	440a      	add	r2, r1
 8006a74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a7c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	68d9      	ldr	r1, [r3, #12]
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	781a      	ldrb	r2, [r3, #0]
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	695b      	ldr	r3, [r3, #20]
 8006a8a:	b298      	uxth	r0, r3
 8006a8c:	79fb      	ldrb	r3, [r7, #7]
 8006a8e:	9300      	str	r3, [sp, #0]
 8006a90:	4603      	mov	r3, r0
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f000 fa2b 	bl	8006eee <USB_WritePacket>
 8006a98:	e0ce      	b.n	8006c38 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006a9a:	69bb      	ldr	r3, [r7, #24]
 8006a9c:	015a      	lsls	r2, r3, #5
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	69ba      	ldr	r2, [r7, #24]
 8006aaa:	0151      	lsls	r1, r2, #5
 8006aac:	69fa      	ldr	r2, [r7, #28]
 8006aae:	440a      	add	r2, r1
 8006ab0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ab4:	0cdb      	lsrs	r3, r3, #19
 8006ab6:	04db      	lsls	r3, r3, #19
 8006ab8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	015a      	lsls	r2, r3, #5
 8006abe:	69fb      	ldr	r3, [r7, #28]
 8006ac0:	4413      	add	r3, r2
 8006ac2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ac6:	691b      	ldr	r3, [r3, #16]
 8006ac8:	69ba      	ldr	r2, [r7, #24]
 8006aca:	0151      	lsls	r1, r2, #5
 8006acc:	69fa      	ldr	r2, [r7, #28]
 8006ace:	440a      	add	r2, r1
 8006ad0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ad4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006ad8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006adc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	695b      	ldr	r3, [r3, #20]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d126      	bne.n	8006b34 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	015a      	lsls	r2, r3, #5
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	4413      	add	r3, r2
 8006aee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006af2:	691a      	ldr	r2, [r3, #16]
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006afc:	69b9      	ldr	r1, [r7, #24]
 8006afe:	0148      	lsls	r0, r1, #5
 8006b00:	69f9      	ldr	r1, [r7, #28]
 8006b02:	4401      	add	r1, r0
 8006b04:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006b0c:	69bb      	ldr	r3, [r7, #24]
 8006b0e:	015a      	lsls	r2, r3, #5
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	4413      	add	r3, r2
 8006b14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	69ba      	ldr	r2, [r7, #24]
 8006b1c:	0151      	lsls	r1, r2, #5
 8006b1e:	69fa      	ldr	r2, [r7, #28]
 8006b20:	440a      	add	r2, r1
 8006b22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b26:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006b2a:	6113      	str	r3, [r2, #16]
 8006b2c:	e036      	b.n	8006b9c <USB_EPStartXfer+0x3dc>
 8006b2e:	bf00      	nop
 8006b30:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	695a      	ldr	r2, [r3, #20]
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	4413      	add	r3, r2
 8006b3e:	1e5a      	subs	r2, r3, #1
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b48:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	015a      	lsls	r2, r3, #5
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	4413      	add	r3, r2
 8006b52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b56:	691a      	ldr	r2, [r3, #16]
 8006b58:	8afb      	ldrh	r3, [r7, #22]
 8006b5a:	04d9      	lsls	r1, r3, #19
 8006b5c:	4b39      	ldr	r3, [pc, #228]	; (8006c44 <USB_EPStartXfer+0x484>)
 8006b5e:	400b      	ands	r3, r1
 8006b60:	69b9      	ldr	r1, [r7, #24]
 8006b62:	0148      	lsls	r0, r1, #5
 8006b64:	69f9      	ldr	r1, [r7, #28]
 8006b66:	4401      	add	r1, r0
 8006b68:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	015a      	lsls	r2, r3, #5
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	4413      	add	r3, r2
 8006b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b7c:	691a      	ldr	r2, [r3, #16]
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	8af9      	ldrh	r1, [r7, #22]
 8006b84:	fb01 f303 	mul.w	r3, r1, r3
 8006b88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b8c:	69b9      	ldr	r1, [r7, #24]
 8006b8e:	0148      	lsls	r0, r1, #5
 8006b90:	69f9      	ldr	r1, [r7, #28]
 8006b92:	4401      	add	r1, r0
 8006b94:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006b9c:	79fb      	ldrb	r3, [r7, #7]
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d10d      	bne.n	8006bbe <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d009      	beq.n	8006bbe <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	68d9      	ldr	r1, [r3, #12]
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	015a      	lsls	r2, r3, #5
 8006bb2:	69fb      	ldr	r3, [r7, #28]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bba:	460a      	mov	r2, r1
 8006bbc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	78db      	ldrb	r3, [r3, #3]
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d128      	bne.n	8006c18 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d110      	bne.n	8006bf8 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006bd6:	69bb      	ldr	r3, [r7, #24]
 8006bd8:	015a      	lsls	r2, r3, #5
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	4413      	add	r3, r2
 8006bde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	69ba      	ldr	r2, [r7, #24]
 8006be6:	0151      	lsls	r1, r2, #5
 8006be8:	69fa      	ldr	r2, [r7, #28]
 8006bea:	440a      	add	r2, r1
 8006bec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bf0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006bf4:	6013      	str	r3, [r2, #0]
 8006bf6:	e00f      	b.n	8006c18 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	015a      	lsls	r2, r3, #5
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	4413      	add	r3, r2
 8006c00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	69ba      	ldr	r2, [r7, #24]
 8006c08:	0151      	lsls	r1, r2, #5
 8006c0a:	69fa      	ldr	r2, [r7, #28]
 8006c0c:	440a      	add	r2, r1
 8006c0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c16:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006c18:	69bb      	ldr	r3, [r7, #24]
 8006c1a:	015a      	lsls	r2, r3, #5
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	4413      	add	r3, r2
 8006c20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	69ba      	ldr	r2, [r7, #24]
 8006c28:	0151      	lsls	r1, r2, #5
 8006c2a:	69fa      	ldr	r2, [r7, #28]
 8006c2c:	440a      	add	r2, r1
 8006c2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c32:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006c36:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3720      	adds	r7, #32
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	1ff80000 	.word	0x1ff80000

08006c48 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b087      	sub	sp, #28
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	60f8      	str	r0, [r7, #12]
 8006c50:	60b9      	str	r1, [r7, #8]
 8006c52:	4613      	mov	r3, r2
 8006c54:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	785b      	ldrb	r3, [r3, #1]
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	f040 80cd 	bne.w	8006e04 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	695b      	ldr	r3, [r3, #20]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d132      	bne.n	8006cd8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	015a      	lsls	r2, r3, #5
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	4413      	add	r3, r2
 8006c7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c7e:	691b      	ldr	r3, [r3, #16]
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	0151      	lsls	r1, r2, #5
 8006c84:	697a      	ldr	r2, [r7, #20]
 8006c86:	440a      	add	r2, r1
 8006c88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c8c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c90:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c94:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	015a      	lsls	r2, r3, #5
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ca2:	691b      	ldr	r3, [r3, #16]
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	0151      	lsls	r1, r2, #5
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	440a      	add	r2, r1
 8006cac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cb0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006cb4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	015a      	lsls	r2, r3, #5
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	4413      	add	r3, r2
 8006cbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	693a      	ldr	r2, [r7, #16]
 8006cc6:	0151      	lsls	r1, r2, #5
 8006cc8:	697a      	ldr	r2, [r7, #20]
 8006cca:	440a      	add	r2, r1
 8006ccc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cd0:	0cdb      	lsrs	r3, r3, #19
 8006cd2:	04db      	lsls	r3, r3, #19
 8006cd4:	6113      	str	r3, [r2, #16]
 8006cd6:	e04e      	b.n	8006d76 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	015a      	lsls	r2, r3, #5
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	4413      	add	r3, r2
 8006ce0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ce4:	691b      	ldr	r3, [r3, #16]
 8006ce6:	693a      	ldr	r2, [r7, #16]
 8006ce8:	0151      	lsls	r1, r2, #5
 8006cea:	697a      	ldr	r2, [r7, #20]
 8006cec:	440a      	add	r2, r1
 8006cee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cf2:	0cdb      	lsrs	r3, r3, #19
 8006cf4:	04db      	lsls	r3, r3, #19
 8006cf6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	015a      	lsls	r2, r3, #5
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	4413      	add	r3, r2
 8006d00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d04:	691b      	ldr	r3, [r3, #16]
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	0151      	lsls	r1, r2, #5
 8006d0a:	697a      	ldr	r2, [r7, #20]
 8006d0c:	440a      	add	r2, r1
 8006d0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d12:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006d16:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006d1a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	695a      	ldr	r2, [r3, #20]
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d903      	bls.n	8006d30 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	689a      	ldr	r2, [r3, #8]
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	015a      	lsls	r2, r3, #5
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	4413      	add	r3, r2
 8006d38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	693a      	ldr	r2, [r7, #16]
 8006d40:	0151      	lsls	r1, r2, #5
 8006d42:	697a      	ldr	r2, [r7, #20]
 8006d44:	440a      	add	r2, r1
 8006d46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d4a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006d4e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	015a      	lsls	r2, r3, #5
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	4413      	add	r3, r2
 8006d58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d5c:	691a      	ldr	r2, [r3, #16]
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	695b      	ldr	r3, [r3, #20]
 8006d62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d66:	6939      	ldr	r1, [r7, #16]
 8006d68:	0148      	lsls	r0, r1, #5
 8006d6a:	6979      	ldr	r1, [r7, #20]
 8006d6c:	4401      	add	r1, r0
 8006d6e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006d72:	4313      	orrs	r3, r2
 8006d74:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006d76:	79fb      	ldrb	r3, [r7, #7]
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d11e      	bne.n	8006dba <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	691b      	ldr	r3, [r3, #16]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d009      	beq.n	8006d98 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	015a      	lsls	r2, r3, #5
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	4413      	add	r3, r2
 8006d8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d90:	461a      	mov	r2, r3
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	691b      	ldr	r3, [r3, #16]
 8006d96:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	015a      	lsls	r2, r3, #5
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	4413      	add	r3, r2
 8006da0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	693a      	ldr	r2, [r7, #16]
 8006da8:	0151      	lsls	r1, r2, #5
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	440a      	add	r2, r1
 8006dae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006db2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006db6:	6013      	str	r3, [r2, #0]
 8006db8:	e092      	b.n	8006ee0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	015a      	lsls	r2, r3, #5
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	4413      	add	r3, r2
 8006dc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	0151      	lsls	r1, r2, #5
 8006dcc:	697a      	ldr	r2, [r7, #20]
 8006dce:	440a      	add	r2, r1
 8006dd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dd4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006dd8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	695b      	ldr	r3, [r3, #20]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d07e      	beq.n	8006ee0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006de8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	f003 030f 	and.w	r3, r3, #15
 8006df2:	2101      	movs	r1, #1
 8006df4:	fa01 f303 	lsl.w	r3, r1, r3
 8006df8:	6979      	ldr	r1, [r7, #20]
 8006dfa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	634b      	str	r3, [r1, #52]	; 0x34
 8006e02:	e06d      	b.n	8006ee0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	015a      	lsls	r2, r3, #5
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	4413      	add	r3, r2
 8006e0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e10:	691b      	ldr	r3, [r3, #16]
 8006e12:	693a      	ldr	r2, [r7, #16]
 8006e14:	0151      	lsls	r1, r2, #5
 8006e16:	697a      	ldr	r2, [r7, #20]
 8006e18:	440a      	add	r2, r1
 8006e1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e1e:	0cdb      	lsrs	r3, r3, #19
 8006e20:	04db      	lsls	r3, r3, #19
 8006e22:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	015a      	lsls	r2, r3, #5
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	4413      	add	r3, r2
 8006e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e30:	691b      	ldr	r3, [r3, #16]
 8006e32:	693a      	ldr	r2, [r7, #16]
 8006e34:	0151      	lsls	r1, r2, #5
 8006e36:	697a      	ldr	r2, [r7, #20]
 8006e38:	440a      	add	r2, r1
 8006e3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e3e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006e42:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006e46:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	695b      	ldr	r3, [r3, #20]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d003      	beq.n	8006e58 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	689a      	ldr	r2, [r3, #8]
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	015a      	lsls	r2, r3, #5
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	4413      	add	r3, r2
 8006e60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	693a      	ldr	r2, [r7, #16]
 8006e68:	0151      	lsls	r1, r2, #5
 8006e6a:	697a      	ldr	r2, [r7, #20]
 8006e6c:	440a      	add	r2, r1
 8006e6e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e72:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e76:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	015a      	lsls	r2, r3, #5
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	4413      	add	r3, r2
 8006e80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e84:	691a      	ldr	r2, [r3, #16]
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e8e:	6939      	ldr	r1, [r7, #16]
 8006e90:	0148      	lsls	r0, r1, #5
 8006e92:	6979      	ldr	r1, [r7, #20]
 8006e94:	4401      	add	r1, r0
 8006e96:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006e9e:	79fb      	ldrb	r3, [r7, #7]
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d10d      	bne.n	8006ec0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d009      	beq.n	8006ec0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	68d9      	ldr	r1, [r3, #12]
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	015a      	lsls	r2, r3, #5
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	4413      	add	r3, r2
 8006eb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ebc:	460a      	mov	r2, r1
 8006ebe:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	015a      	lsls	r2, r3, #5
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	4413      	add	r3, r2
 8006ec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	0151      	lsls	r1, r2, #5
 8006ed2:	697a      	ldr	r2, [r7, #20]
 8006ed4:	440a      	add	r2, r1
 8006ed6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006eda:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ede:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006ee0:	2300      	movs	r3, #0
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	371c      	adds	r7, #28
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr

08006eee <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006eee:	b480      	push	{r7}
 8006ef0:	b089      	sub	sp, #36	; 0x24
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	60f8      	str	r0, [r7, #12]
 8006ef6:	60b9      	str	r1, [r7, #8]
 8006ef8:	4611      	mov	r1, r2
 8006efa:	461a      	mov	r2, r3
 8006efc:	460b      	mov	r3, r1
 8006efe:	71fb      	strb	r3, [r7, #7]
 8006f00:	4613      	mov	r3, r2
 8006f02:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8006f0c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d11a      	bne.n	8006f4a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006f14:	88bb      	ldrh	r3, [r7, #4]
 8006f16:	3303      	adds	r3, #3
 8006f18:	089b      	lsrs	r3, r3, #2
 8006f1a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	61bb      	str	r3, [r7, #24]
 8006f20:	e00f      	b.n	8006f42 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006f22:	79fb      	ldrb	r3, [r7, #7]
 8006f24:	031a      	lsls	r2, r3, #12
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	4413      	add	r3, r2
 8006f2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f2e:	461a      	mov	r2, r3
 8006f30:	69fb      	ldr	r3, [r7, #28]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	3304      	adds	r3, #4
 8006f3a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006f3c:	69bb      	ldr	r3, [r7, #24]
 8006f3e:	3301      	adds	r3, #1
 8006f40:	61bb      	str	r3, [r7, #24]
 8006f42:	69ba      	ldr	r2, [r7, #24]
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d3eb      	bcc.n	8006f22 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006f4a:	2300      	movs	r3, #0
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	3724      	adds	r7, #36	; 0x24
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr

08006f58 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b089      	sub	sp, #36	; 0x24
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	60f8      	str	r0, [r7, #12]
 8006f60:	60b9      	str	r1, [r7, #8]
 8006f62:	4613      	mov	r3, r2
 8006f64:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8006f6e:	88fb      	ldrh	r3, [r7, #6]
 8006f70:	3303      	adds	r3, #3
 8006f72:	089b      	lsrs	r3, r3, #2
 8006f74:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8006f76:	2300      	movs	r3, #0
 8006f78:	61bb      	str	r3, [r7, #24]
 8006f7a:	e00b      	b.n	8006f94 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	69fb      	ldr	r3, [r7, #28]
 8006f86:	601a      	str	r2, [r3, #0]
    pDest++;
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	3304      	adds	r3, #4
 8006f8c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8006f8e:	69bb      	ldr	r3, [r7, #24]
 8006f90:	3301      	adds	r3, #1
 8006f92:	61bb      	str	r3, [r7, #24]
 8006f94:	69ba      	ldr	r2, [r7, #24]
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d3ef      	bcc.n	8006f7c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8006f9c:	69fb      	ldr	r3, [r7, #28]
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3724      	adds	r7, #36	; 0x24
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006faa:	b480      	push	{r7}
 8006fac:	b085      	sub	sp, #20
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
 8006fb2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	785b      	ldrb	r3, [r3, #1]
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	d12c      	bne.n	8007020 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	015a      	lsls	r2, r3, #5
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	4413      	add	r3, r2
 8006fce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	db12      	blt.n	8006ffe <USB_EPSetStall+0x54>
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00f      	beq.n	8006ffe <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	015a      	lsls	r2, r3, #5
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	4413      	add	r3, r2
 8006fe6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	68ba      	ldr	r2, [r7, #8]
 8006fee:	0151      	lsls	r1, r2, #5
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	440a      	add	r2, r1
 8006ff4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ff8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006ffc:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	015a      	lsls	r2, r3, #5
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	4413      	add	r3, r2
 8007006:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	68ba      	ldr	r2, [r7, #8]
 800700e:	0151      	lsls	r1, r2, #5
 8007010:	68fa      	ldr	r2, [r7, #12]
 8007012:	440a      	add	r2, r1
 8007014:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007018:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800701c:	6013      	str	r3, [r2, #0]
 800701e:	e02b      	b.n	8007078 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	015a      	lsls	r2, r3, #5
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4413      	add	r3, r2
 8007028:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	2b00      	cmp	r3, #0
 8007030:	db12      	blt.n	8007058 <USB_EPSetStall+0xae>
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d00f      	beq.n	8007058 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	015a      	lsls	r2, r3, #5
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	4413      	add	r3, r2
 8007040:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	68ba      	ldr	r2, [r7, #8]
 8007048:	0151      	lsls	r1, r2, #5
 800704a:	68fa      	ldr	r2, [r7, #12]
 800704c:	440a      	add	r2, r1
 800704e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007052:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007056:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	015a      	lsls	r2, r3, #5
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	4413      	add	r3, r2
 8007060:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	68ba      	ldr	r2, [r7, #8]
 8007068:	0151      	lsls	r1, r2, #5
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	440a      	add	r2, r1
 800706e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007072:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007076:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3714      	adds	r7, #20
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr

08007086 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007086:	b480      	push	{r7}
 8007088:	b085      	sub	sp, #20
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]
 800708e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	785b      	ldrb	r3, [r3, #1]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d128      	bne.n	80070f4 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	015a      	lsls	r2, r3, #5
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	4413      	add	r3, r2
 80070aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	68ba      	ldr	r2, [r7, #8]
 80070b2:	0151      	lsls	r1, r2, #5
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	440a      	add	r2, r1
 80070b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80070c0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	78db      	ldrb	r3, [r3, #3]
 80070c6:	2b03      	cmp	r3, #3
 80070c8:	d003      	beq.n	80070d2 <USB_EPClearStall+0x4c>
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	78db      	ldrb	r3, [r3, #3]
 80070ce:	2b02      	cmp	r3, #2
 80070d0:	d138      	bne.n	8007144 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	015a      	lsls	r2, r3, #5
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	4413      	add	r3, r2
 80070da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68ba      	ldr	r2, [r7, #8]
 80070e2:	0151      	lsls	r1, r2, #5
 80070e4:	68fa      	ldr	r2, [r7, #12]
 80070e6:	440a      	add	r2, r1
 80070e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070f0:	6013      	str	r3, [r2, #0]
 80070f2:	e027      	b.n	8007144 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	015a      	lsls	r2, r3, #5
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	4413      	add	r3, r2
 80070fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	0151      	lsls	r1, r2, #5
 8007106:	68fa      	ldr	r2, [r7, #12]
 8007108:	440a      	add	r2, r1
 800710a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800710e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007112:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	78db      	ldrb	r3, [r3, #3]
 8007118:	2b03      	cmp	r3, #3
 800711a:	d003      	beq.n	8007124 <USB_EPClearStall+0x9e>
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	78db      	ldrb	r3, [r3, #3]
 8007120:	2b02      	cmp	r3, #2
 8007122:	d10f      	bne.n	8007144 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	015a      	lsls	r2, r3, #5
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	4413      	add	r3, r2
 800712c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	68ba      	ldr	r2, [r7, #8]
 8007134:	0151      	lsls	r1, r2, #5
 8007136:	68fa      	ldr	r2, [r7, #12]
 8007138:	440a      	add	r2, r1
 800713a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800713e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007142:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	3714      	adds	r7, #20
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr

08007152 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007152:	b480      	push	{r7}
 8007154:	b085      	sub	sp, #20
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
 800715a:	460b      	mov	r3, r1
 800715c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68fa      	ldr	r2, [r7, #12]
 800716c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007170:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007174:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	78fb      	ldrb	r3, [r7, #3]
 8007180:	011b      	lsls	r3, r3, #4
 8007182:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007186:	68f9      	ldr	r1, [r7, #12]
 8007188:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800718c:	4313      	orrs	r3, r2
 800718e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3714      	adds	r7, #20
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800719e:	b480      	push	{r7}
 80071a0:	b085      	sub	sp, #20
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68fa      	ldr	r2, [r7, #12]
 80071b4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80071b8:	f023 0303 	bic.w	r3, r3, #3
 80071bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	68fa      	ldr	r2, [r7, #12]
 80071c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80071cc:	f023 0302 	bic.w	r3, r3, #2
 80071d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80071d2:	2300      	movs	r3, #0
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3714      	adds	r7, #20
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr

080071e0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b085      	sub	sp, #20
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	68fa      	ldr	r2, [r7, #12]
 80071f6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80071fa:	f023 0303 	bic.w	r3, r3, #3
 80071fe:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800720e:	f043 0302 	orr.w	r3, r3, #2
 8007212:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007214:	2300      	movs	r3, #0
}
 8007216:	4618      	mov	r0, r3
 8007218:	3714      	adds	r7, #20
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr

08007222 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007222:	b480      	push	{r7}
 8007224:	b085      	sub	sp, #20
 8007226:	af00      	add	r7, sp, #0
 8007228:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	695b      	ldr	r3, [r3, #20]
 800722e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	699b      	ldr	r3, [r3, #24]
 8007234:	68fa      	ldr	r2, [r7, #12]
 8007236:	4013      	ands	r3, r2
 8007238:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800723a:	68fb      	ldr	r3, [r7, #12]
}
 800723c:	4618      	mov	r0, r3
 800723e:	3714      	adds	r7, #20
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr

08007248 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007248:	b480      	push	{r7}
 800724a:	b085      	sub	sp, #20
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800725a:	699b      	ldr	r3, [r3, #24]
 800725c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007264:	69db      	ldr	r3, [r3, #28]
 8007266:	68ba      	ldr	r2, [r7, #8]
 8007268:	4013      	ands	r3, r2
 800726a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	0c1b      	lsrs	r3, r3, #16
}
 8007270:	4618      	mov	r0, r3
 8007272:	3714      	adds	r7, #20
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800727c:	b480      	push	{r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800728e:	699b      	ldr	r3, [r3, #24]
 8007290:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007298:	69db      	ldr	r3, [r3, #28]
 800729a:	68ba      	ldr	r2, [r7, #8]
 800729c:	4013      	ands	r3, r2
 800729e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	b29b      	uxth	r3, r3
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3714      	adds	r7, #20
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr

080072b0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b085      	sub	sp, #20
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	460b      	mov	r3, r1
 80072ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80072c0:	78fb      	ldrb	r3, [r7, #3]
 80072c2:	015a      	lsls	r2, r3, #5
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	4413      	add	r3, r2
 80072c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072d6:	695b      	ldr	r3, [r3, #20]
 80072d8:	68ba      	ldr	r2, [r7, #8]
 80072da:	4013      	ands	r3, r2
 80072dc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80072de:	68bb      	ldr	r3, [r7, #8]
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3714      	adds	r7, #20
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b087      	sub	sp, #28
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	460b      	mov	r3, r1
 80072f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007302:	691b      	ldr	r3, [r3, #16]
 8007304:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800730c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800730e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007310:	78fb      	ldrb	r3, [r7, #3]
 8007312:	f003 030f 	and.w	r3, r3, #15
 8007316:	68fa      	ldr	r2, [r7, #12]
 8007318:	fa22 f303 	lsr.w	r3, r2, r3
 800731c:	01db      	lsls	r3, r3, #7
 800731e:	b2db      	uxtb	r3, r3
 8007320:	693a      	ldr	r2, [r7, #16]
 8007322:	4313      	orrs	r3, r2
 8007324:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007326:	78fb      	ldrb	r3, [r7, #3]
 8007328:	015a      	lsls	r2, r3, #5
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	4413      	add	r3, r2
 800732e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	693a      	ldr	r2, [r7, #16]
 8007336:	4013      	ands	r3, r2
 8007338:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800733a:	68bb      	ldr	r3, [r7, #8]
}
 800733c:	4618      	mov	r0, r3
 800733e:	371c      	adds	r7, #28
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	695b      	ldr	r3, [r3, #20]
 8007354:	f003 0301 	and.w	r3, r3, #1
}
 8007358:	4618      	mov	r0, r3
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007364:	b480      	push	{r7}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68fa      	ldr	r2, [r7, #12]
 800737a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800737e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007382:	f023 0307 	bic.w	r3, r3, #7
 8007386:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007396:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800739a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3714      	adds	r7, #20
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr
	...

080073ac <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b087      	sub	sp, #28
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	60f8      	str	r0, [r7, #12]
 80073b4:	460b      	mov	r3, r1
 80073b6:	607a      	str	r2, [r7, #4]
 80073b8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	333c      	adds	r3, #60	; 0x3c
 80073c2:	3304      	adds	r3, #4
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	4a26      	ldr	r2, [pc, #152]	; (8007464 <USB_EP0_OutStart+0xb8>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d90a      	bls.n	80073e6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80073dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80073e0:	d101      	bne.n	80073e6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80073e2:	2300      	movs	r3, #0
 80073e4:	e037      	b.n	8007456 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073ec:	461a      	mov	r2, r3
 80073ee:	2300      	movs	r3, #0
 80073f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	697a      	ldr	r2, [r7, #20]
 80073fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007400:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007404:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800740c:	691b      	ldr	r3, [r3, #16]
 800740e:	697a      	ldr	r2, [r7, #20]
 8007410:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007414:	f043 0318 	orr.w	r3, r3, #24
 8007418:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	697a      	ldr	r2, [r7, #20]
 8007424:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007428:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800742c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800742e:	7afb      	ldrb	r3, [r7, #11]
 8007430:	2b01      	cmp	r3, #1
 8007432:	d10f      	bne.n	8007454 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800743a:	461a      	mov	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	697a      	ldr	r2, [r7, #20]
 800744a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800744e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007452:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007454:	2300      	movs	r3, #0
}
 8007456:	4618      	mov	r0, r3
 8007458:	371c      	adds	r7, #28
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop
 8007464:	4f54300a 	.word	0x4f54300a

08007468 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007468:	b480      	push	{r7}
 800746a:	b085      	sub	sp, #20
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007470:	2300      	movs	r3, #0
 8007472:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	3301      	adds	r3, #1
 8007478:	60fb      	str	r3, [r7, #12]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	4a13      	ldr	r2, [pc, #76]	; (80074cc <USB_CoreReset+0x64>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d901      	bls.n	8007486 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007482:	2303      	movs	r3, #3
 8007484:	e01b      	b.n	80074be <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	691b      	ldr	r3, [r3, #16]
 800748a:	2b00      	cmp	r3, #0
 800748c:	daf2      	bge.n	8007474 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800748e:	2300      	movs	r3, #0
 8007490:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	f043 0201 	orr.w	r2, r3, #1
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	3301      	adds	r3, #1
 80074a2:	60fb      	str	r3, [r7, #12]
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	4a09      	ldr	r2, [pc, #36]	; (80074cc <USB_CoreReset+0x64>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d901      	bls.n	80074b0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	e006      	b.n	80074be <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	691b      	ldr	r3, [r3, #16]
 80074b4:	f003 0301 	and.w	r3, r3, #1
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d0f0      	beq.n	800749e <USB_CoreReset+0x36>

  return HAL_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3714      	adds	r7, #20
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr
 80074ca:	bf00      	nop
 80074cc:	00030d40 	.word	0x00030d40

080074d0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	460b      	mov	r3, r1
 80074da:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80074dc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80074e0:	f002 f92c 	bl	800973c <malloc>
 80074e4:	4603      	mov	r3, r0
 80074e6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d105      	bne.n	80074fa <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80074f6:	2302      	movs	r3, #2
 80074f8:	e066      	b.n	80075c8 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	68fa      	ldr	r2, [r7, #12]
 80074fe:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	7c1b      	ldrb	r3, [r3, #16]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d119      	bne.n	800753e <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800750a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800750e:	2202      	movs	r2, #2
 8007510:	2181      	movs	r1, #129	; 0x81
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f001 ff99 	bl	800944a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800751e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007522:	2202      	movs	r2, #2
 8007524:	2101      	movs	r1, #1
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f001 ff8f 	bl	800944a <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2201      	movs	r2, #1
 8007530:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2210      	movs	r2, #16
 8007538:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800753c:	e016      	b.n	800756c <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800753e:	2340      	movs	r3, #64	; 0x40
 8007540:	2202      	movs	r2, #2
 8007542:	2181      	movs	r1, #129	; 0x81
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f001 ff80 	bl	800944a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007550:	2340      	movs	r3, #64	; 0x40
 8007552:	2202      	movs	r2, #2
 8007554:	2101      	movs	r1, #1
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f001 ff77 	bl	800944a <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2210      	movs	r2, #16
 8007568:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800756c:	2308      	movs	r3, #8
 800756e:	2203      	movs	r2, #3
 8007570:	2182      	movs	r1, #130	; 0x82
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f001 ff69 	bl	800944a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2200      	movs	r2, #0
 800758e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	7c1b      	ldrb	r3, [r3, #16]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d109      	bne.n	80075b6 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80075a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80075ac:	2101      	movs	r1, #1
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f002 f83a 	bl	8009628 <USBD_LL_PrepareReceive>
 80075b4:	e007      	b.n	80075c6 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80075bc:	2340      	movs	r3, #64	; 0x40
 80075be:	2101      	movs	r1, #1
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f002 f831 	bl	8009628 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80075c6:	2300      	movs	r3, #0
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3710      	adds	r7, #16
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}

080075d0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b084      	sub	sp, #16
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
 80075d8:	460b      	mov	r3, r1
 80075da:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 80075dc:	2300      	movs	r3, #0
 80075de:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80075e0:	2181      	movs	r1, #129	; 0x81
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f001 ff57 	bl	8009496 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80075ee:	2101      	movs	r1, #1
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f001 ff50 	bl	8009496 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80075fe:	2182      	movs	r1, #130	; 0x82
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f001 ff48 	bl	8009496 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2200      	movs	r2, #0
 800760a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800761c:	2b00      	cmp	r3, #0
 800761e:	d00e      	beq.n	800763e <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007630:	4618      	mov	r0, r3
 8007632:	f002 f88b 	bl	800974c <free>
    pdev->pClassData = NULL;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800763e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007640:	4618      	mov	r0, r3
 8007642:	3710      	adds	r7, #16
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}

08007648 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b086      	sub	sp, #24
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
 8007650:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007658:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800765a:	2300      	movs	r3, #0
 800765c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800765e:	2300      	movs	r3, #0
 8007660:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8007662:	2300      	movs	r3, #0
 8007664:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	781b      	ldrb	r3, [r3, #0]
 800766a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800766e:	2b00      	cmp	r3, #0
 8007670:	d03a      	beq.n	80076e8 <USBD_CDC_Setup+0xa0>
 8007672:	2b20      	cmp	r3, #32
 8007674:	f040 8097 	bne.w	80077a6 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	88db      	ldrh	r3, [r3, #6]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d029      	beq.n	80076d4 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	781b      	ldrb	r3, [r3, #0]
 8007684:	b25b      	sxtb	r3, r3
 8007686:	2b00      	cmp	r3, #0
 8007688:	da11      	bge.n	80076ae <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	683a      	ldr	r2, [r7, #0]
 8007694:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8007696:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007698:	683a      	ldr	r2, [r7, #0]
 800769a:	88d2      	ldrh	r2, [r2, #6]
 800769c:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800769e:	6939      	ldr	r1, [r7, #16]
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	88db      	ldrh	r3, [r3, #6]
 80076a4:	461a      	mov	r2, r3
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f001 fa9d 	bl	8008be6 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 80076ac:	e082      	b.n	80077b4 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	785a      	ldrb	r2, [r3, #1]
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	88db      	ldrh	r3, [r3, #6]
 80076bc:	b2da      	uxtb	r2, r3
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80076c4:	6939      	ldr	r1, [r7, #16]
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	88db      	ldrh	r3, [r3, #6]
 80076ca:	461a      	mov	r2, r3
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f001 fab6 	bl	8008c3e <USBD_CtlPrepareRx>
    break;
 80076d2:	e06f      	b.n	80077b4 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	683a      	ldr	r2, [r7, #0]
 80076de:	7850      	ldrb	r0, [r2, #1]
 80076e0:	2200      	movs	r2, #0
 80076e2:	6839      	ldr	r1, [r7, #0]
 80076e4:	4798      	blx	r3
    break;
 80076e6:	e065      	b.n	80077b4 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	785b      	ldrb	r3, [r3, #1]
 80076ec:	2b0b      	cmp	r3, #11
 80076ee:	d84f      	bhi.n	8007790 <USBD_CDC_Setup+0x148>
 80076f0:	a201      	add	r2, pc, #4	; (adr r2, 80076f8 <USBD_CDC_Setup+0xb0>)
 80076f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f6:	bf00      	nop
 80076f8:	08007729 	.word	0x08007729
 80076fc:	0800779f 	.word	0x0800779f
 8007700:	08007791 	.word	0x08007791
 8007704:	08007791 	.word	0x08007791
 8007708:	08007791 	.word	0x08007791
 800770c:	08007791 	.word	0x08007791
 8007710:	08007791 	.word	0x08007791
 8007714:	08007791 	.word	0x08007791
 8007718:	08007791 	.word	0x08007791
 800771c:	08007791 	.word	0x08007791
 8007720:	08007751 	.word	0x08007751
 8007724:	08007779 	.word	0x08007779
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800772e:	2b03      	cmp	r3, #3
 8007730:	d107      	bne.n	8007742 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007732:	f107 030c 	add.w	r3, r7, #12
 8007736:	2202      	movs	r2, #2
 8007738:	4619      	mov	r1, r3
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f001 fa53 	bl	8008be6 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8007740:	e030      	b.n	80077a4 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8007742:	6839      	ldr	r1, [r7, #0]
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f001 f9dd 	bl	8008b04 <USBD_CtlError>
        ret = USBD_FAIL;
 800774a:	2303      	movs	r3, #3
 800774c:	75fb      	strb	r3, [r7, #23]
      break;
 800774e:	e029      	b.n	80077a4 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007756:	2b03      	cmp	r3, #3
 8007758:	d107      	bne.n	800776a <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800775a:	f107 030f 	add.w	r3, r7, #15
 800775e:	2201      	movs	r2, #1
 8007760:	4619      	mov	r1, r3
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f001 fa3f 	bl	8008be6 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8007768:	e01c      	b.n	80077a4 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800776a:	6839      	ldr	r1, [r7, #0]
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f001 f9c9 	bl	8008b04 <USBD_CtlError>
        ret = USBD_FAIL;
 8007772:	2303      	movs	r3, #3
 8007774:	75fb      	strb	r3, [r7, #23]
      break;
 8007776:	e015      	b.n	80077a4 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800777e:	2b03      	cmp	r3, #3
 8007780:	d00f      	beq.n	80077a2 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 8007782:	6839      	ldr	r1, [r7, #0]
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f001 f9bd 	bl	8008b04 <USBD_CtlError>
        ret = USBD_FAIL;
 800778a:	2303      	movs	r3, #3
 800778c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800778e:	e008      	b.n	80077a2 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8007790:	6839      	ldr	r1, [r7, #0]
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f001 f9b6 	bl	8008b04 <USBD_CtlError>
      ret = USBD_FAIL;
 8007798:	2303      	movs	r3, #3
 800779a:	75fb      	strb	r3, [r7, #23]
      break;
 800779c:	e002      	b.n	80077a4 <USBD_CDC_Setup+0x15c>
      break;
 800779e:	bf00      	nop
 80077a0:	e008      	b.n	80077b4 <USBD_CDC_Setup+0x16c>
      break;
 80077a2:	bf00      	nop
    }
    break;
 80077a4:	e006      	b.n	80077b4 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 80077a6:	6839      	ldr	r1, [r7, #0]
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f001 f9ab 	bl	8008b04 <USBD_CtlError>
    ret = USBD_FAIL;
 80077ae:	2303      	movs	r3, #3
 80077b0:	75fb      	strb	r3, [r7, #23]
    break;
 80077b2:	bf00      	nop
  }

  return (uint8_t)ret;
 80077b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3718      	adds	r7, #24
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	bf00      	nop

080077c0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	460b      	mov	r3, r1
 80077ca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80077d2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d101      	bne.n	80077e2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80077de:	2303      	movs	r3, #3
 80077e0:	e049      	b.n	8007876 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80077e8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80077ea:	78fa      	ldrb	r2, [r7, #3]
 80077ec:	6879      	ldr	r1, [r7, #4]
 80077ee:	4613      	mov	r3, r2
 80077f0:	009b      	lsls	r3, r3, #2
 80077f2:	4413      	add	r3, r2
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	440b      	add	r3, r1
 80077f8:	3318      	adds	r3, #24
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d029      	beq.n	8007854 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007800:	78fa      	ldrb	r2, [r7, #3]
 8007802:	6879      	ldr	r1, [r7, #4]
 8007804:	4613      	mov	r3, r2
 8007806:	009b      	lsls	r3, r3, #2
 8007808:	4413      	add	r3, r2
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	440b      	add	r3, r1
 800780e:	3318      	adds	r3, #24
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	78f9      	ldrb	r1, [r7, #3]
 8007814:	68f8      	ldr	r0, [r7, #12]
 8007816:	460b      	mov	r3, r1
 8007818:	00db      	lsls	r3, r3, #3
 800781a:	1a5b      	subs	r3, r3, r1
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	4403      	add	r3, r0
 8007820:	3344      	adds	r3, #68	; 0x44
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	fbb2 f1f3 	udiv	r1, r2, r3
 8007828:	fb03 f301 	mul.w	r3, r3, r1
 800782c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800782e:	2b00      	cmp	r3, #0
 8007830:	d110      	bne.n	8007854 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8007832:	78fa      	ldrb	r2, [r7, #3]
 8007834:	6879      	ldr	r1, [r7, #4]
 8007836:	4613      	mov	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	4413      	add	r3, r2
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	440b      	add	r3, r1
 8007840:	3318      	adds	r3, #24
 8007842:	2200      	movs	r2, #0
 8007844:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007846:	78f9      	ldrb	r1, [r7, #3]
 8007848:	2300      	movs	r3, #0
 800784a:	2200      	movs	r2, #0
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f001 feca 	bl	80095e6 <USBD_LL_Transmit>
 8007852:	e00f      	b.n	8007874 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	2200      	movs	r2, #0
 8007858:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007862:	691b      	ldr	r3, [r3, #16]
 8007864:	68ba      	ldr	r2, [r7, #8]
 8007866:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800786a:	68ba      	ldr	r2, [r7, #8]
 800786c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007870:	78fa      	ldrb	r2, [r7, #3]
 8007872:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8007874:	2300      	movs	r3, #0
}
 8007876:	4618      	mov	r0, r3
 8007878:	3710      	adds	r7, #16
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}

0800787e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800787e:	b580      	push	{r7, lr}
 8007880:	b084      	sub	sp, #16
 8007882:	af00      	add	r7, sp, #0
 8007884:	6078      	str	r0, [r7, #4]
 8007886:	460b      	mov	r3, r1
 8007888:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007890:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007898:	2b00      	cmp	r3, #0
 800789a:	d101      	bne.n	80078a0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800789c:	2303      	movs	r3, #3
 800789e:	e015      	b.n	80078cc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80078a0:	78fb      	ldrb	r3, [r7, #3]
 80078a2:	4619      	mov	r1, r3
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f001 fee0 	bl	800966a <USBD_LL_GetRxDataSize>
 80078aa:	4602      	mov	r2, r0
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	68fa      	ldr	r2, [r7, #12]
 80078bc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80078c6:	4611      	mov	r1, r2
 80078c8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80078ca:	2300      	movs	r3, #0
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3710      	adds	r7, #16
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}

080078d4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80078e2:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d015      	beq.n	800791a <USBD_CDC_EP0_RxReady+0x46>
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80078f4:	2bff      	cmp	r3, #255	; 0xff
 80078f6:	d010      	beq.n	800791a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80078fe:	689b      	ldr	r3, [r3, #8]
 8007900:	68fa      	ldr	r2, [r7, #12]
 8007902:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8007906:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007908:	68fa      	ldr	r2, [r7, #12]
 800790a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800790e:	b292      	uxth	r2, r2
 8007910:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	22ff      	movs	r2, #255	; 0xff
 8007916:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800791a:	2300      	movs	r3, #0
}
 800791c:	4618      	mov	r0, r3
 800791e:	3710      	adds	r7, #16
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}

08007924 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007924:	b480      	push	{r7}
 8007926:	b083      	sub	sp, #12
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2243      	movs	r2, #67	; 0x43
 8007930:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8007932:	4b03      	ldr	r3, [pc, #12]	; (8007940 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007934:	4618      	mov	r0, r3
 8007936:	370c      	adds	r7, #12
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr
 8007940:	20000094 	.word	0x20000094

08007944 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2243      	movs	r2, #67	; 0x43
 8007950:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8007952:	4b03      	ldr	r3, [pc, #12]	; (8007960 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007954:	4618      	mov	r0, r3
 8007956:	370c      	adds	r7, #12
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr
 8007960:	20000050 	.word	0x20000050

08007964 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2243      	movs	r2, #67	; 0x43
 8007970:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8007972:	4b03      	ldr	r3, [pc, #12]	; (8007980 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007974:	4618      	mov	r0, r3
 8007976:	370c      	adds	r7, #12
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr
 8007980:	200000d8 	.word	0x200000d8

08007984 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007984:	b480      	push	{r7}
 8007986:	b083      	sub	sp, #12
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	220a      	movs	r2, #10
 8007990:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007992:	4b03      	ldr	r3, [pc, #12]	; (80079a0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007994:	4618      	mov	r0, r3
 8007996:	370c      	adds	r7, #12
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr
 80079a0:	2000000c 	.word	0x2000000c

080079a4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
 80079ac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d101      	bne.n	80079b8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80079b4:	2303      	movs	r3, #3
 80079b6:	e004      	b.n	80079c2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	683a      	ldr	r2, [r7, #0]
 80079bc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80079c0:	2300      	movs	r3, #0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	370c      	adds	r7, #12
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr

080079ce <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80079ce:	b480      	push	{r7}
 80079d0:	b087      	sub	sp, #28
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	60f8      	str	r0, [r7, #12]
 80079d6:	60b9      	str	r1, [r7, #8]
 80079d8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80079e0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	68ba      	ldr	r2, [r7, #8]
 80079e6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80079f2:	2300      	movs	r3, #0
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	371c      	adds	r7, #28
 80079f8:	46bd      	mov	sp, r7
 80079fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fe:	4770      	bx	lr

08007a00 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b085      	sub	sp, #20
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
 8007a08:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a10:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	683a      	ldr	r2, [r7, #0]
 8007a16:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8007a1a:	2300      	movs	r3, #0
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3714      	adds	r7, #20
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a36:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d101      	bne.n	8007a4a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007a46:	2303      	movs	r3, #3
 8007a48:	e01a      	b.n	8007a80 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d114      	bne.n	8007a7e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	2201      	movs	r2, #1
 8007a58:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007a72:	2181      	movs	r1, #129	; 0x81
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f001 fdb6 	bl	80095e6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3710      	adds	r7, #16
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a96:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d101      	bne.n	8007aa6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8007aa2:	2303      	movs	r3, #3
 8007aa4:	e016      	b.n	8007ad4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	7c1b      	ldrb	r3, [r3, #16]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d109      	bne.n	8007ac2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007ab4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ab8:	2101      	movs	r1, #1
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f001 fdb4 	bl	8009628 <USBD_LL_PrepareReceive>
 8007ac0:	e007      	b.n	8007ad2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007ac8:	2340      	movs	r3, #64	; 0x40
 8007aca:	2101      	movs	r1, #1
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f001 fdab 	bl	8009628 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007ad2:	2300      	movs	r3, #0
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3710      	adds	r7, #16
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}

08007adc <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b086      	sub	sp, #24
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	60f8      	str	r0, [r7, #12]
 8007ae4:	60b9      	str	r1, [r7, #8]
 8007ae6:	4613      	mov	r3, r2
 8007ae8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d101      	bne.n	8007af4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007af0:	2303      	movs	r3, #3
 8007af2:	e025      	b.n	8007b40 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d003      	beq.n	8007b06 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2200      	movs	r2, #0
 8007b02:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d003      	beq.n	8007b18 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d003      	beq.n	8007b26 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	68ba      	ldr	r2, [r7, #8]
 8007b22:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2201      	movs	r2, #1
 8007b2a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	79fa      	ldrb	r2, [r7, #7]
 8007b32:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007b34:	68f8      	ldr	r0, [r7, #12]
 8007b36:	f001 fc21 	bl	800937c <USBD_LL_Init>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3718      	adds	r7, #24
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007b52:	2300      	movs	r3, #0
 8007b54:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d101      	bne.n	8007b60 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8007b5c:	2303      	movs	r3, #3
 8007b5e:	e010      	b.n	8007b82 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	683a      	ldr	r2, [r7, #0]
 8007b64:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b70:	f107 020e 	add.w	r2, r7, #14
 8007b74:	4610      	mov	r0, r2
 8007b76:	4798      	blx	r3
 8007b78:	4602      	mov	r2, r0
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 8007b80:	2300      	movs	r3, #0
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3710      	adds	r7, #16
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}

08007b8a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007b8a:	b580      	push	{r7, lr}
 8007b8c:	b082      	sub	sp, #8
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f001 fc3e 	bl	8009414 <USBD_LL_Start>
 8007b98:	4603      	mov	r3, r0
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3708      	adds	r7, #8
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}

08007ba2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007ba2:	b480      	push	{r7}
 8007ba4:	b083      	sub	sp, #12
 8007ba6:	af00      	add	r7, sp, #0
 8007ba8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007baa:	2300      	movs	r3, #0
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	370c      	adds	r7, #12
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr

08007bb8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b084      	sub	sp, #16
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	460b      	mov	r3, r1
 8007bc2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007bc4:	2303      	movs	r3, #3
 8007bc6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d009      	beq.n	8007be6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	78fa      	ldrb	r2, [r7, #3]
 8007bdc:	4611      	mov	r1, r2
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	4798      	blx	r3
 8007be2:	4603      	mov	r3, r0
 8007be4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	3710      	adds	r7, #16
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}

08007bf0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b082      	sub	sp, #8
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	460b      	mov	r3, r1
 8007bfa:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d007      	beq.n	8007c16 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	78fa      	ldrb	r2, [r7, #3]
 8007c10:	4611      	mov	r1, r2
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	4798      	blx	r3
  }

  return USBD_OK;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3708      	adds	r7, #8
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b084      	sub	sp, #16
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007c30:	6839      	ldr	r1, [r7, #0]
 8007c32:	4618      	mov	r0, r3
 8007c34:	f000 ff2c 	bl	8008a90 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007c46:	461a      	mov	r2, r3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007c54:	f003 031f 	and.w	r3, r3, #31
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d00e      	beq.n	8007c7a <USBD_LL_SetupStage+0x5a>
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d302      	bcc.n	8007c66 <USBD_LL_SetupStage+0x46>
 8007c60:	2b02      	cmp	r3, #2
 8007c62:	d014      	beq.n	8007c8e <USBD_LL_SetupStage+0x6e>
 8007c64:	e01d      	b.n	8007ca2 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007c6c:	4619      	mov	r1, r3
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f000 fa18 	bl	80080a4 <USBD_StdDevReq>
 8007c74:	4603      	mov	r3, r0
 8007c76:	73fb      	strb	r3, [r7, #15]
      break;
 8007c78:	e020      	b.n	8007cbc <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007c80:	4619      	mov	r1, r3
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f000 fa7c 	bl	8008180 <USBD_StdItfReq>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c8c:	e016      	b.n	8007cbc <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007c94:	4619      	mov	r1, r3
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f000 fab8 	bl	800820c <USBD_StdEPReq>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8007ca0:	e00c      	b.n	8007cbc <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007ca8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007cac:	b2db      	uxtb	r3, r3
 8007cae:	4619      	mov	r1, r3
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f001 fc0f 	bl	80094d4 <USBD_LL_StallEP>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	73fb      	strb	r3, [r7, #15]
      break;
 8007cba:	bf00      	nop
  }

  return ret;
 8007cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3710      	adds	r7, #16
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}

08007cc6 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007cc6:	b580      	push	{r7, lr}
 8007cc8:	b086      	sub	sp, #24
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	60f8      	str	r0, [r7, #12]
 8007cce:	460b      	mov	r3, r1
 8007cd0:	607a      	str	r2, [r7, #4]
 8007cd2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007cd4:	7afb      	ldrb	r3, [r7, #11]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d137      	bne.n	8007d4a <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007ce0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007ce8:	2b03      	cmp	r3, #3
 8007cea:	d14a      	bne.n	8007d82 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	689a      	ldr	r2, [r3, #8]
 8007cf0:	693b      	ldr	r3, [r7, #16]
 8007cf2:	68db      	ldr	r3, [r3, #12]
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d913      	bls.n	8007d20 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	689a      	ldr	r2, [r3, #8]
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	1ad2      	subs	r2, r2, r3
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	68da      	ldr	r2, [r3, #12]
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	bf28      	it	cs
 8007d12:	4613      	movcs	r3, r2
 8007d14:	461a      	mov	r2, r3
 8007d16:	6879      	ldr	r1, [r7, #4]
 8007d18:	68f8      	ldr	r0, [r7, #12]
 8007d1a:	f000 ffad 	bl	8008c78 <USBD_CtlContinueRx>
 8007d1e:	e030      	b.n	8007d82 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d26:	691b      	ldr	r3, [r3, #16]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d00a      	beq.n	8007d42 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007d32:	2b03      	cmp	r3, #3
 8007d34:	d105      	bne.n	8007d42 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d3c:	691b      	ldr	r3, [r3, #16]
 8007d3e:	68f8      	ldr	r0, [r7, #12]
 8007d40:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8007d42:	68f8      	ldr	r0, [r7, #12]
 8007d44:	f000 ffa9 	bl	8008c9a <USBD_CtlSendStatus>
 8007d48:	e01b      	b.n	8007d82 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d50:	699b      	ldr	r3, [r3, #24]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d013      	beq.n	8007d7e <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007d5c:	2b03      	cmp	r3, #3
 8007d5e:	d10e      	bne.n	8007d7e <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d66:	699b      	ldr	r3, [r3, #24]
 8007d68:	7afa      	ldrb	r2, [r7, #11]
 8007d6a:	4611      	mov	r1, r2
 8007d6c:	68f8      	ldr	r0, [r7, #12]
 8007d6e:	4798      	blx	r3
 8007d70:	4603      	mov	r3, r0
 8007d72:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8007d74:	7dfb      	ldrb	r3, [r7, #23]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d003      	beq.n	8007d82 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 8007d7a:	7dfb      	ldrb	r3, [r7, #23]
 8007d7c:	e002      	b.n	8007d84 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007d7e:	2303      	movs	r3, #3
 8007d80:	e000      	b.n	8007d84 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8007d82:	2300      	movs	r3, #0
}
 8007d84:	4618      	mov	r0, r3
 8007d86:	3718      	adds	r7, #24
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}

08007d8c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b086      	sub	sp, #24
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	460b      	mov	r3, r1
 8007d96:	607a      	str	r2, [r7, #4]
 8007d98:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007d9a:	7afb      	ldrb	r3, [r7, #11]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d16a      	bne.n	8007e76 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	3314      	adds	r3, #20
 8007da4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007dac:	2b02      	cmp	r3, #2
 8007dae:	d155      	bne.n	8007e5c <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	689a      	ldr	r2, [r3, #8]
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	68db      	ldr	r3, [r3, #12]
 8007db8:	429a      	cmp	r2, r3
 8007dba:	d914      	bls.n	8007de6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	689a      	ldr	r2, [r3, #8]
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	68db      	ldr	r3, [r3, #12]
 8007dc4:	1ad2      	subs	r2, r2, r3
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	461a      	mov	r2, r3
 8007dd0:	6879      	ldr	r1, [r7, #4]
 8007dd2:	68f8      	ldr	r0, [r7, #12]
 8007dd4:	f000 ff22 	bl	8008c1c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007dd8:	2300      	movs	r3, #0
 8007dda:	2200      	movs	r2, #0
 8007ddc:	2100      	movs	r1, #0
 8007dde:	68f8      	ldr	r0, [r7, #12]
 8007de0:	f001 fc22 	bl	8009628 <USBD_LL_PrepareReceive>
 8007de4:	e03a      	b.n	8007e5c <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	68da      	ldr	r2, [r3, #12]
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	689b      	ldr	r3, [r3, #8]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d11c      	bne.n	8007e2c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	685a      	ldr	r2, [r3, #4]
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d316      	bcc.n	8007e2c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	685a      	ldr	r2, [r3, #4]
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d20f      	bcs.n	8007e2c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	2100      	movs	r1, #0
 8007e10:	68f8      	ldr	r0, [r7, #12]
 8007e12:	f000 ff03 	bl	8008c1c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e1e:	2300      	movs	r3, #0
 8007e20:	2200      	movs	r2, #0
 8007e22:	2100      	movs	r1, #0
 8007e24:	68f8      	ldr	r0, [r7, #12]
 8007e26:	f001 fbff 	bl	8009628 <USBD_LL_PrepareReceive>
 8007e2a:	e017      	b.n	8007e5c <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e32:	68db      	ldr	r3, [r3, #12]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d00a      	beq.n	8007e4e <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007e3e:	2b03      	cmp	r3, #3
 8007e40:	d105      	bne.n	8007e4e <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e48:	68db      	ldr	r3, [r3, #12]
 8007e4a:	68f8      	ldr	r0, [r7, #12]
 8007e4c:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007e4e:	2180      	movs	r1, #128	; 0x80
 8007e50:	68f8      	ldr	r0, [r7, #12]
 8007e52:	f001 fb3f 	bl	80094d4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007e56:	68f8      	ldr	r0, [r7, #12]
 8007e58:	f000 ff32 	bl	8008cc0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d123      	bne.n	8007eae <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	f7ff fe9b 	bl	8007ba2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007e74:	e01b      	b.n	8007eae <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e7c:	695b      	ldr	r3, [r3, #20]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d013      	beq.n	8007eaa <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007e88:	2b03      	cmp	r3, #3
 8007e8a:	d10e      	bne.n	8007eaa <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e92:	695b      	ldr	r3, [r3, #20]
 8007e94:	7afa      	ldrb	r2, [r7, #11]
 8007e96:	4611      	mov	r1, r2
 8007e98:	68f8      	ldr	r0, [r7, #12]
 8007e9a:	4798      	blx	r3
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8007ea0:	7dfb      	ldrb	r3, [r7, #23]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d003      	beq.n	8007eae <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8007ea6:	7dfb      	ldrb	r3, [r7, #23]
 8007ea8:	e002      	b.n	8007eb0 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007eaa:	2303      	movs	r3, #3
 8007eac:	e000      	b.n	8007eb0 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3718      	adds	r7, #24
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b082      	sub	sp, #8
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d009      	beq.n	8007efc <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	687a      	ldr	r2, [r7, #4]
 8007ef2:	6852      	ldr	r2, [r2, #4]
 8007ef4:	b2d2      	uxtb	r2, r2
 8007ef6:	4611      	mov	r1, r2
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007efc:	2340      	movs	r3, #64	; 0x40
 8007efe:	2200      	movs	r2, #0
 8007f00:	2100      	movs	r1, #0
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f001 faa1 	bl	800944a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2240      	movs	r2, #64	; 0x40
 8007f14:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f18:	2340      	movs	r3, #64	; 0x40
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	2180      	movs	r1, #128	; 0x80
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f001 fa93 	bl	800944a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2201      	movs	r2, #1
 8007f28:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2240      	movs	r2, #64	; 0x40
 8007f2e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3708      	adds	r7, #8
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b083      	sub	sp, #12
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
 8007f42:	460b      	mov	r3, r1
 8007f44:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	78fa      	ldrb	r2, [r7, #3]
 8007f4a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007f4c:	2300      	movs	r3, #0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	370c      	adds	r7, #12
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr

08007f5a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007f5a:	b480      	push	{r7}
 8007f5c:	b083      	sub	sp, #12
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2204      	movs	r2, #4
 8007f72:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007f76:	2300      	movs	r3, #0
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	370c      	adds	r7, #12
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f92:	2b04      	cmp	r3, #4
 8007f94:	d105      	bne.n	8007fa2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007fa2:	2300      	movs	r3, #0
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	370c      	adds	r7, #12
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr

08007fb0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007fbe:	2b03      	cmp	r3, #3
 8007fc0:	d10b      	bne.n	8007fda <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fc8:	69db      	ldr	r3, [r3, #28]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d005      	beq.n	8007fda <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fd4:	69db      	ldr	r3, [r3, #28]
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007fda:	2300      	movs	r3, #0
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3708      	adds	r7, #8
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	460b      	mov	r3, r1
 8007fee:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8007ff0:	2300      	movs	r3, #0
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	370c      	adds	r7, #12
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr

08007ffe <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007ffe:	b480      	push	{r7}
 8008000:	b083      	sub	sp, #12
 8008002:	af00      	add	r7, sp, #0
 8008004:	6078      	str	r0, [r7, #4]
 8008006:	460b      	mov	r3, r1
 8008008:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800800a:	2300      	movs	r3, #0
}
 800800c:	4618      	mov	r0, r3
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008018:	b480      	push	{r7}
 800801a:	b083      	sub	sp, #12
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008020:	2300      	movs	r3, #0
}
 8008022:	4618      	mov	r0, r3
 8008024:	370c      	adds	r7, #12
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr

0800802e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800802e:	b580      	push	{r7, lr}
 8008030:	b082      	sub	sp, #8
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008044:	2b00      	cmp	r3, #0
 8008046:	d009      	beq.n	800805c <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	6852      	ldr	r2, [r2, #4]
 8008054:	b2d2      	uxtb	r2, r2
 8008056:	4611      	mov	r1, r2
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	4798      	blx	r3
  }

  return USBD_OK;
 800805c:	2300      	movs	r3, #0
}
 800805e:	4618      	mov	r0, r3
 8008060:	3708      	adds	r7, #8
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008066:	b480      	push	{r7}
 8008068:	b087      	sub	sp, #28
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	781b      	ldrb	r3, [r3, #0]
 8008076:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	3301      	adds	r3, #1
 800807c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	781b      	ldrb	r3, [r3, #0]
 8008082:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008084:	8a3b      	ldrh	r3, [r7, #16]
 8008086:	021b      	lsls	r3, r3, #8
 8008088:	b21a      	sxth	r2, r3
 800808a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800808e:	4313      	orrs	r3, r2
 8008090:	b21b      	sxth	r3, r3
 8008092:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008094:	89fb      	ldrh	r3, [r7, #14]
}
 8008096:	4618      	mov	r0, r3
 8008098:	371c      	adds	r7, #28
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr
	...

080080a4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b084      	sub	sp, #16
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
 80080ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80080ae:	2300      	movs	r3, #0
 80080b0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	781b      	ldrb	r3, [r3, #0]
 80080b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80080ba:	2b20      	cmp	r3, #32
 80080bc:	d004      	beq.n	80080c8 <USBD_StdDevReq+0x24>
 80080be:	2b40      	cmp	r3, #64	; 0x40
 80080c0:	d002      	beq.n	80080c8 <USBD_StdDevReq+0x24>
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d00a      	beq.n	80080dc <USBD_StdDevReq+0x38>
 80080c6:	e050      	b.n	800816a <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	6839      	ldr	r1, [r7, #0]
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	4798      	blx	r3
 80080d6:	4603      	mov	r3, r0
 80080d8:	73fb      	strb	r3, [r7, #15]
    break;
 80080da:	e04b      	b.n	8008174 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	785b      	ldrb	r3, [r3, #1]
 80080e0:	2b09      	cmp	r3, #9
 80080e2:	d83c      	bhi.n	800815e <USBD_StdDevReq+0xba>
 80080e4:	a201      	add	r2, pc, #4	; (adr r2, 80080ec <USBD_StdDevReq+0x48>)
 80080e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ea:	bf00      	nop
 80080ec:	08008141 	.word	0x08008141
 80080f0:	08008155 	.word	0x08008155
 80080f4:	0800815f 	.word	0x0800815f
 80080f8:	0800814b 	.word	0x0800814b
 80080fc:	0800815f 	.word	0x0800815f
 8008100:	0800811f 	.word	0x0800811f
 8008104:	08008115 	.word	0x08008115
 8008108:	0800815f 	.word	0x0800815f
 800810c:	08008137 	.word	0x08008137
 8008110:	08008129 	.word	0x08008129
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8008114:	6839      	ldr	r1, [r7, #0]
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f000 f9ce 	bl	80084b8 <USBD_GetDescriptor>
      break;
 800811c:	e024      	b.n	8008168 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800811e:	6839      	ldr	r1, [r7, #0]
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f000 fb33 	bl	800878c <USBD_SetAddress>
      break;
 8008126:	e01f      	b.n	8008168 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8008128:	6839      	ldr	r1, [r7, #0]
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 fb70 	bl	8008810 <USBD_SetConfig>
 8008130:	4603      	mov	r3, r0
 8008132:	73fb      	strb	r3, [r7, #15]
      break;
 8008134:	e018      	b.n	8008168 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8008136:	6839      	ldr	r1, [r7, #0]
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f000 fc0d 	bl	8008958 <USBD_GetConfig>
      break;
 800813e:	e013      	b.n	8008168 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8008140:	6839      	ldr	r1, [r7, #0]
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 fc3c 	bl	80089c0 <USBD_GetStatus>
      break;
 8008148:	e00e      	b.n	8008168 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800814a:	6839      	ldr	r1, [r7, #0]
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f000 fc6a 	bl	8008a26 <USBD_SetFeature>
      break;
 8008152:	e009      	b.n	8008168 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8008154:	6839      	ldr	r1, [r7, #0]
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 fc79 	bl	8008a4e <USBD_ClrFeature>
      break;
 800815c:	e004      	b.n	8008168 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800815e:	6839      	ldr	r1, [r7, #0]
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f000 fccf 	bl	8008b04 <USBD_CtlError>
      break;
 8008166:	bf00      	nop
    }
    break;
 8008168:	e004      	b.n	8008174 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800816a:	6839      	ldr	r1, [r7, #0]
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f000 fcc9 	bl	8008b04 <USBD_CtlError>
    break;
 8008172:	bf00      	nop
  }

  return ret;
 8008174:	7bfb      	ldrb	r3, [r7, #15]
}
 8008176:	4618      	mov	r0, r3
 8008178:	3710      	adds	r7, #16
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}
 800817e:	bf00      	nop

08008180 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b084      	sub	sp, #16
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
 8008188:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800818a:	2300      	movs	r3, #0
 800818c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	781b      	ldrb	r3, [r3, #0]
 8008192:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008196:	2b20      	cmp	r3, #32
 8008198:	d003      	beq.n	80081a2 <USBD_StdItfReq+0x22>
 800819a:	2b40      	cmp	r3, #64	; 0x40
 800819c:	d001      	beq.n	80081a2 <USBD_StdItfReq+0x22>
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d12a      	bne.n	80081f8 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80081a8:	3b01      	subs	r3, #1
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d81d      	bhi.n	80081ea <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	889b      	ldrh	r3, [r3, #4]
 80081b2:	b2db      	uxtb	r3, r3
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d813      	bhi.n	80081e0 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	6839      	ldr	r1, [r7, #0]
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	4798      	blx	r3
 80081c6:	4603      	mov	r3, r0
 80081c8:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	88db      	ldrh	r3, [r3, #6]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d110      	bne.n	80081f4 <USBD_StdItfReq+0x74>
 80081d2:	7bfb      	ldrb	r3, [r7, #15]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d10d      	bne.n	80081f4 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f000 fd5e 	bl	8008c9a <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 80081de:	e009      	b.n	80081f4 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 80081e0:	6839      	ldr	r1, [r7, #0]
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 fc8e 	bl	8008b04 <USBD_CtlError>
      break;
 80081e8:	e004      	b.n	80081f4 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 80081ea:	6839      	ldr	r1, [r7, #0]
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f000 fc89 	bl	8008b04 <USBD_CtlError>
      break;
 80081f2:	e000      	b.n	80081f6 <USBD_StdItfReq+0x76>
      break;
 80081f4:	bf00      	nop
    }
    break;
 80081f6:	e004      	b.n	8008202 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 80081f8:	6839      	ldr	r1, [r7, #0]
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 fc82 	bl	8008b04 <USBD_CtlError>
    break;
 8008200:	bf00      	nop
  }

  return ret;
 8008202:	7bfb      	ldrb	r3, [r7, #15]
}
 8008204:	4618      	mov	r0, r3
 8008206:	3710      	adds	r7, #16
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b084      	sub	sp, #16
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008216:	2300      	movs	r3, #0
 8008218:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	889b      	ldrh	r3, [r3, #4]
 800821e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008228:	2b20      	cmp	r3, #32
 800822a:	d004      	beq.n	8008236 <USBD_StdEPReq+0x2a>
 800822c:	2b40      	cmp	r3, #64	; 0x40
 800822e:	d002      	beq.n	8008236 <USBD_StdEPReq+0x2a>
 8008230:	2b00      	cmp	r3, #0
 8008232:	d00a      	beq.n	800824a <USBD_StdEPReq+0x3e>
 8008234:	e135      	b.n	80084a2 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800823c:	689b      	ldr	r3, [r3, #8]
 800823e:	6839      	ldr	r1, [r7, #0]
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	4798      	blx	r3
 8008244:	4603      	mov	r3, r0
 8008246:	73fb      	strb	r3, [r7, #15]
    break;
 8008248:	e130      	b.n	80084ac <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	785b      	ldrb	r3, [r3, #1]
 800824e:	2b01      	cmp	r3, #1
 8008250:	d03e      	beq.n	80082d0 <USBD_StdEPReq+0xc4>
 8008252:	2b03      	cmp	r3, #3
 8008254:	d002      	beq.n	800825c <USBD_StdEPReq+0x50>
 8008256:	2b00      	cmp	r3, #0
 8008258:	d077      	beq.n	800834a <USBD_StdEPReq+0x13e>
 800825a:	e11c      	b.n	8008496 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008262:	2b02      	cmp	r3, #2
 8008264:	d002      	beq.n	800826c <USBD_StdEPReq+0x60>
 8008266:	2b03      	cmp	r3, #3
 8008268:	d015      	beq.n	8008296 <USBD_StdEPReq+0x8a>
 800826a:	e02b      	b.n	80082c4 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800826c:	7bbb      	ldrb	r3, [r7, #14]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d00c      	beq.n	800828c <USBD_StdEPReq+0x80>
 8008272:	7bbb      	ldrb	r3, [r7, #14]
 8008274:	2b80      	cmp	r3, #128	; 0x80
 8008276:	d009      	beq.n	800828c <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8008278:	7bbb      	ldrb	r3, [r7, #14]
 800827a:	4619      	mov	r1, r3
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f001 f929 	bl	80094d4 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008282:	2180      	movs	r1, #128	; 0x80
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f001 f925 	bl	80094d4 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800828a:	e020      	b.n	80082ce <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800828c:	6839      	ldr	r1, [r7, #0]
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 fc38 	bl	8008b04 <USBD_CtlError>
        break;
 8008294:	e01b      	b.n	80082ce <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	885b      	ldrh	r3, [r3, #2]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d10e      	bne.n	80082bc <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800829e:	7bbb      	ldrb	r3, [r7, #14]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d00b      	beq.n	80082bc <USBD_StdEPReq+0xb0>
 80082a4:	7bbb      	ldrb	r3, [r7, #14]
 80082a6:	2b80      	cmp	r3, #128	; 0x80
 80082a8:	d008      	beq.n	80082bc <USBD_StdEPReq+0xb0>
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	88db      	ldrh	r3, [r3, #6]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d104      	bne.n	80082bc <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 80082b2:	7bbb      	ldrb	r3, [r7, #14]
 80082b4:	4619      	mov	r1, r3
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f001 f90c 	bl	80094d4 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f000 fcec 	bl	8008c9a <USBD_CtlSendStatus>

        break;
 80082c2:	e004      	b.n	80082ce <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 80082c4:	6839      	ldr	r1, [r7, #0]
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 fc1c 	bl	8008b04 <USBD_CtlError>
        break;
 80082cc:	bf00      	nop
      }
      break;
 80082ce:	e0e7      	b.n	80084a0 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	d002      	beq.n	80082e0 <USBD_StdEPReq+0xd4>
 80082da:	2b03      	cmp	r3, #3
 80082dc:	d015      	beq.n	800830a <USBD_StdEPReq+0xfe>
 80082de:	e02d      	b.n	800833c <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80082e0:	7bbb      	ldrb	r3, [r7, #14]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d00c      	beq.n	8008300 <USBD_StdEPReq+0xf4>
 80082e6:	7bbb      	ldrb	r3, [r7, #14]
 80082e8:	2b80      	cmp	r3, #128	; 0x80
 80082ea:	d009      	beq.n	8008300 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80082ec:	7bbb      	ldrb	r3, [r7, #14]
 80082ee:	4619      	mov	r1, r3
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f001 f8ef 	bl	80094d4 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80082f6:	2180      	movs	r1, #128	; 0x80
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	f001 f8eb 	bl	80094d4 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80082fe:	e023      	b.n	8008348 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8008300:	6839      	ldr	r1, [r7, #0]
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f000 fbfe 	bl	8008b04 <USBD_CtlError>
        break;
 8008308:	e01e      	b.n	8008348 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	885b      	ldrh	r3, [r3, #2]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d119      	bne.n	8008346 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8008312:	7bbb      	ldrb	r3, [r7, #14]
 8008314:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008318:	2b00      	cmp	r3, #0
 800831a:	d004      	beq.n	8008326 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800831c:	7bbb      	ldrb	r3, [r7, #14]
 800831e:	4619      	mov	r1, r3
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f001 f8f6 	bl	8009512 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 fcb7 	bl	8008c9a <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	6839      	ldr	r1, [r7, #0]
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	4798      	blx	r3
        }
        break;
 800833a:	e004      	b.n	8008346 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800833c:	6839      	ldr	r1, [r7, #0]
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 fbe0 	bl	8008b04 <USBD_CtlError>
        break;
 8008344:	e000      	b.n	8008348 <USBD_StdEPReq+0x13c>
        break;
 8008346:	bf00      	nop
      }
      break;
 8008348:	e0aa      	b.n	80084a0 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008350:	2b02      	cmp	r3, #2
 8008352:	d002      	beq.n	800835a <USBD_StdEPReq+0x14e>
 8008354:	2b03      	cmp	r3, #3
 8008356:	d032      	beq.n	80083be <USBD_StdEPReq+0x1b2>
 8008358:	e097      	b.n	800848a <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800835a:	7bbb      	ldrb	r3, [r7, #14]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d007      	beq.n	8008370 <USBD_StdEPReq+0x164>
 8008360:	7bbb      	ldrb	r3, [r7, #14]
 8008362:	2b80      	cmp	r3, #128	; 0x80
 8008364:	d004      	beq.n	8008370 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8008366:	6839      	ldr	r1, [r7, #0]
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 fbcb 	bl	8008b04 <USBD_CtlError>
          break;
 800836e:	e091      	b.n	8008494 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008370:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008374:	2b00      	cmp	r3, #0
 8008376:	da0b      	bge.n	8008390 <USBD_StdEPReq+0x184>
 8008378:	7bbb      	ldrb	r3, [r7, #14]
 800837a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800837e:	4613      	mov	r3, r2
 8008380:	009b      	lsls	r3, r3, #2
 8008382:	4413      	add	r3, r2
 8008384:	009b      	lsls	r3, r3, #2
 8008386:	3310      	adds	r3, #16
 8008388:	687a      	ldr	r2, [r7, #4]
 800838a:	4413      	add	r3, r2
 800838c:	3304      	adds	r3, #4
 800838e:	e00b      	b.n	80083a8 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008390:	7bbb      	ldrb	r3, [r7, #14]
 8008392:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008396:	4613      	mov	r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	4413      	add	r3, r2
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80083a2:	687a      	ldr	r2, [r7, #4]
 80083a4:	4413      	add	r3, r2
 80083a6:	3304      	adds	r3, #4
 80083a8:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	2200      	movs	r2, #0
 80083ae:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	2202      	movs	r2, #2
 80083b4:	4619      	mov	r1, r3
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 fc15 	bl	8008be6 <USBD_CtlSendData>
        break;
 80083bc:	e06a      	b.n	8008494 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 80083be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	da11      	bge.n	80083ea <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80083c6:	7bbb      	ldrb	r3, [r7, #14]
 80083c8:	f003 020f 	and.w	r2, r3, #15
 80083cc:	6879      	ldr	r1, [r7, #4]
 80083ce:	4613      	mov	r3, r2
 80083d0:	009b      	lsls	r3, r3, #2
 80083d2:	4413      	add	r3, r2
 80083d4:	009b      	lsls	r3, r3, #2
 80083d6:	440b      	add	r3, r1
 80083d8:	3324      	adds	r3, #36	; 0x24
 80083da:	881b      	ldrh	r3, [r3, #0]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d117      	bne.n	8008410 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 80083e0:	6839      	ldr	r1, [r7, #0]
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f000 fb8e 	bl	8008b04 <USBD_CtlError>
            break;
 80083e8:	e054      	b.n	8008494 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80083ea:	7bbb      	ldrb	r3, [r7, #14]
 80083ec:	f003 020f 	and.w	r2, r3, #15
 80083f0:	6879      	ldr	r1, [r7, #4]
 80083f2:	4613      	mov	r3, r2
 80083f4:	009b      	lsls	r3, r3, #2
 80083f6:	4413      	add	r3, r2
 80083f8:	009b      	lsls	r3, r3, #2
 80083fa:	440b      	add	r3, r1
 80083fc:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008400:	881b      	ldrh	r3, [r3, #0]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d104      	bne.n	8008410 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008406:	6839      	ldr	r1, [r7, #0]
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 fb7b 	bl	8008b04 <USBD_CtlError>
            break;
 800840e:	e041      	b.n	8008494 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008410:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008414:	2b00      	cmp	r3, #0
 8008416:	da0b      	bge.n	8008430 <USBD_StdEPReq+0x224>
 8008418:	7bbb      	ldrb	r3, [r7, #14]
 800841a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800841e:	4613      	mov	r3, r2
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	4413      	add	r3, r2
 8008424:	009b      	lsls	r3, r3, #2
 8008426:	3310      	adds	r3, #16
 8008428:	687a      	ldr	r2, [r7, #4]
 800842a:	4413      	add	r3, r2
 800842c:	3304      	adds	r3, #4
 800842e:	e00b      	b.n	8008448 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008430:	7bbb      	ldrb	r3, [r7, #14]
 8008432:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008436:	4613      	mov	r3, r2
 8008438:	009b      	lsls	r3, r3, #2
 800843a:	4413      	add	r3, r2
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	4413      	add	r3, r2
 8008446:	3304      	adds	r3, #4
 8008448:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800844a:	7bbb      	ldrb	r3, [r7, #14]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d002      	beq.n	8008456 <USBD_StdEPReq+0x24a>
 8008450:	7bbb      	ldrb	r3, [r7, #14]
 8008452:	2b80      	cmp	r3, #128	; 0x80
 8008454:	d103      	bne.n	800845e <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	2200      	movs	r2, #0
 800845a:	601a      	str	r2, [r3, #0]
 800845c:	e00e      	b.n	800847c <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800845e:	7bbb      	ldrb	r3, [r7, #14]
 8008460:	4619      	mov	r1, r3
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f001 f874 	bl	8009550 <USBD_LL_IsStallEP>
 8008468:	4603      	mov	r3, r0
 800846a:	2b00      	cmp	r3, #0
 800846c:	d003      	beq.n	8008476 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	2201      	movs	r2, #1
 8008472:	601a      	str	r2, [r3, #0]
 8008474:	e002      	b.n	800847c <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	2200      	movs	r2, #0
 800847a:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	2202      	movs	r2, #2
 8008480:	4619      	mov	r1, r3
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 fbaf 	bl	8008be6 <USBD_CtlSendData>
          break;
 8008488:	e004      	b.n	8008494 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800848a:	6839      	ldr	r1, [r7, #0]
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 fb39 	bl	8008b04 <USBD_CtlError>
        break;
 8008492:	bf00      	nop
      }
      break;
 8008494:	e004      	b.n	80084a0 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8008496:	6839      	ldr	r1, [r7, #0]
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f000 fb33 	bl	8008b04 <USBD_CtlError>
      break;
 800849e:	bf00      	nop
    }
    break;
 80084a0:	e004      	b.n	80084ac <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 80084a2:	6839      	ldr	r1, [r7, #0]
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f000 fb2d 	bl	8008b04 <USBD_CtlError>
    break;
 80084aa:	bf00      	nop
  }

  return ret;
 80084ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3710      	adds	r7, #16
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}
	...

080084b8 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b084      	sub	sp, #16
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
 80084c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80084c2:	2300      	movs	r3, #0
 80084c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80084c6:	2300      	movs	r3, #0
 80084c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80084ca:	2300      	movs	r3, #0
 80084cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	885b      	ldrh	r3, [r3, #2]
 80084d2:	0a1b      	lsrs	r3, r3, #8
 80084d4:	b29b      	uxth	r3, r3
 80084d6:	3b01      	subs	r3, #1
 80084d8:	2b06      	cmp	r3, #6
 80084da:	f200 8128 	bhi.w	800872e <USBD_GetDescriptor+0x276>
 80084de:	a201      	add	r2, pc, #4	; (adr r2, 80084e4 <USBD_GetDescriptor+0x2c>)
 80084e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084e4:	08008501 	.word	0x08008501
 80084e8:	08008519 	.word	0x08008519
 80084ec:	08008559 	.word	0x08008559
 80084f0:	0800872f 	.word	0x0800872f
 80084f4:	0800872f 	.word	0x0800872f
 80084f8:	080086cf 	.word	0x080086cf
 80084fc:	080086fb 	.word	0x080086fb
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	7c12      	ldrb	r2, [r2, #16]
 800850c:	f107 0108 	add.w	r1, r7, #8
 8008510:	4610      	mov	r0, r2
 8008512:	4798      	blx	r3
 8008514:	60f8      	str	r0, [r7, #12]
    break;
 8008516:	e112      	b.n	800873e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	7c1b      	ldrb	r3, [r3, #16]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d10d      	bne.n	800853c <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008528:	f107 0208 	add.w	r2, r7, #8
 800852c:	4610      	mov	r0, r2
 800852e:	4798      	blx	r3
 8008530:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	3301      	adds	r3, #1
 8008536:	2202      	movs	r2, #2
 8008538:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800853a:	e100      	b.n	800873e <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008544:	f107 0208 	add.w	r2, r7, #8
 8008548:	4610      	mov	r0, r2
 800854a:	4798      	blx	r3
 800854c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	3301      	adds	r3, #1
 8008552:	2202      	movs	r2, #2
 8008554:	701a      	strb	r2, [r3, #0]
    break;
 8008556:	e0f2      	b.n	800873e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	885b      	ldrh	r3, [r3, #2]
 800855c:	b2db      	uxtb	r3, r3
 800855e:	2b05      	cmp	r3, #5
 8008560:	f200 80ac 	bhi.w	80086bc <USBD_GetDescriptor+0x204>
 8008564:	a201      	add	r2, pc, #4	; (adr r2, 800856c <USBD_GetDescriptor+0xb4>)
 8008566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800856a:	bf00      	nop
 800856c:	08008585 	.word	0x08008585
 8008570:	080085b9 	.word	0x080085b9
 8008574:	080085ed 	.word	0x080085ed
 8008578:	08008621 	.word	0x08008621
 800857c:	08008655 	.word	0x08008655
 8008580:	08008689 	.word	0x08008689
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d00b      	beq.n	80085a8 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	687a      	ldr	r2, [r7, #4]
 800859a:	7c12      	ldrb	r2, [r2, #16]
 800859c:	f107 0108 	add.w	r1, r7, #8
 80085a0:	4610      	mov	r0, r2
 80085a2:	4798      	blx	r3
 80085a4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80085a6:	e091      	b.n	80086cc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80085a8:	6839      	ldr	r1, [r7, #0]
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 faaa 	bl	8008b04 <USBD_CtlError>
        err++;
 80085b0:	7afb      	ldrb	r3, [r7, #11]
 80085b2:	3301      	adds	r3, #1
 80085b4:	72fb      	strb	r3, [r7, #11]
      break;
 80085b6:	e089      	b.n	80086cc <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085be:	689b      	ldr	r3, [r3, #8]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d00b      	beq.n	80085dc <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085ca:	689b      	ldr	r3, [r3, #8]
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	7c12      	ldrb	r2, [r2, #16]
 80085d0:	f107 0108 	add.w	r1, r7, #8
 80085d4:	4610      	mov	r0, r2
 80085d6:	4798      	blx	r3
 80085d8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80085da:	e077      	b.n	80086cc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80085dc:	6839      	ldr	r1, [r7, #0]
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 fa90 	bl	8008b04 <USBD_CtlError>
        err++;
 80085e4:	7afb      	ldrb	r3, [r7, #11]
 80085e6:	3301      	adds	r3, #1
 80085e8:	72fb      	strb	r3, [r7, #11]
      break;
 80085ea:	e06f      	b.n	80086cc <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085f2:	68db      	ldr	r3, [r3, #12]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d00b      	beq.n	8008610 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	687a      	ldr	r2, [r7, #4]
 8008602:	7c12      	ldrb	r2, [r2, #16]
 8008604:	f107 0108 	add.w	r1, r7, #8
 8008608:	4610      	mov	r0, r2
 800860a:	4798      	blx	r3
 800860c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800860e:	e05d      	b.n	80086cc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008610:	6839      	ldr	r1, [r7, #0]
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 fa76 	bl	8008b04 <USBD_CtlError>
        err++;
 8008618:	7afb      	ldrb	r3, [r7, #11]
 800861a:	3301      	adds	r3, #1
 800861c:	72fb      	strb	r3, [r7, #11]
      break;
 800861e:	e055      	b.n	80086cc <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008626:	691b      	ldr	r3, [r3, #16]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d00b      	beq.n	8008644 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008632:	691b      	ldr	r3, [r3, #16]
 8008634:	687a      	ldr	r2, [r7, #4]
 8008636:	7c12      	ldrb	r2, [r2, #16]
 8008638:	f107 0108 	add.w	r1, r7, #8
 800863c:	4610      	mov	r0, r2
 800863e:	4798      	blx	r3
 8008640:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008642:	e043      	b.n	80086cc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008644:	6839      	ldr	r1, [r7, #0]
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 fa5c 	bl	8008b04 <USBD_CtlError>
        err++;
 800864c:	7afb      	ldrb	r3, [r7, #11]
 800864e:	3301      	adds	r3, #1
 8008650:	72fb      	strb	r3, [r7, #11]
      break;
 8008652:	e03b      	b.n	80086cc <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800865a:	695b      	ldr	r3, [r3, #20]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d00b      	beq.n	8008678 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008666:	695b      	ldr	r3, [r3, #20]
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	7c12      	ldrb	r2, [r2, #16]
 800866c:	f107 0108 	add.w	r1, r7, #8
 8008670:	4610      	mov	r0, r2
 8008672:	4798      	blx	r3
 8008674:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008676:	e029      	b.n	80086cc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008678:	6839      	ldr	r1, [r7, #0]
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 fa42 	bl	8008b04 <USBD_CtlError>
        err++;
 8008680:	7afb      	ldrb	r3, [r7, #11]
 8008682:	3301      	adds	r3, #1
 8008684:	72fb      	strb	r3, [r7, #11]
      break;
 8008686:	e021      	b.n	80086cc <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800868e:	699b      	ldr	r3, [r3, #24]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d00b      	beq.n	80086ac <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800869a:	699b      	ldr	r3, [r3, #24]
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	7c12      	ldrb	r2, [r2, #16]
 80086a0:	f107 0108 	add.w	r1, r7, #8
 80086a4:	4610      	mov	r0, r2
 80086a6:	4798      	blx	r3
 80086a8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80086aa:	e00f      	b.n	80086cc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80086ac:	6839      	ldr	r1, [r7, #0]
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f000 fa28 	bl	8008b04 <USBD_CtlError>
        err++;
 80086b4:	7afb      	ldrb	r3, [r7, #11]
 80086b6:	3301      	adds	r3, #1
 80086b8:	72fb      	strb	r3, [r7, #11]
      break;
 80086ba:	e007      	b.n	80086cc <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 80086bc:	6839      	ldr	r1, [r7, #0]
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 fa20 	bl	8008b04 <USBD_CtlError>
      err++;
 80086c4:	7afb      	ldrb	r3, [r7, #11]
 80086c6:	3301      	adds	r3, #1
 80086c8:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 80086ca:	bf00      	nop
    }
    break;
 80086cc:	e037      	b.n	800873e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	7c1b      	ldrb	r3, [r3, #16]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d109      	bne.n	80086ea <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086de:	f107 0208 	add.w	r2, r7, #8
 80086e2:	4610      	mov	r0, r2
 80086e4:	4798      	blx	r3
 80086e6:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80086e8:	e029      	b.n	800873e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 80086ea:	6839      	ldr	r1, [r7, #0]
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 fa09 	bl	8008b04 <USBD_CtlError>
      err++;
 80086f2:	7afb      	ldrb	r3, [r7, #11]
 80086f4:	3301      	adds	r3, #1
 80086f6:	72fb      	strb	r3, [r7, #11]
    break;
 80086f8:	e021      	b.n	800873e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	7c1b      	ldrb	r3, [r3, #16]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d10d      	bne.n	800871e <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800870a:	f107 0208 	add.w	r2, r7, #8
 800870e:	4610      	mov	r0, r2
 8008710:	4798      	blx	r3
 8008712:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	3301      	adds	r3, #1
 8008718:	2207      	movs	r2, #7
 800871a:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800871c:	e00f      	b.n	800873e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800871e:	6839      	ldr	r1, [r7, #0]
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f000 f9ef 	bl	8008b04 <USBD_CtlError>
      err++;
 8008726:	7afb      	ldrb	r3, [r7, #11]
 8008728:	3301      	adds	r3, #1
 800872a:	72fb      	strb	r3, [r7, #11]
    break;
 800872c:	e007      	b.n	800873e <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800872e:	6839      	ldr	r1, [r7, #0]
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f000 f9e7 	bl	8008b04 <USBD_CtlError>
    err++;
 8008736:	7afb      	ldrb	r3, [r7, #11]
 8008738:	3301      	adds	r3, #1
 800873a:	72fb      	strb	r3, [r7, #11]
    break;
 800873c:	bf00      	nop
  }

  if (err != 0U)
 800873e:	7afb      	ldrb	r3, [r7, #11]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d11e      	bne.n	8008782 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	88db      	ldrh	r3, [r3, #6]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d016      	beq.n	800877a <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800874c:	893b      	ldrh	r3, [r7, #8]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d00e      	beq.n	8008770 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	88da      	ldrh	r2, [r3, #6]
 8008756:	893b      	ldrh	r3, [r7, #8]
 8008758:	4293      	cmp	r3, r2
 800875a:	bf28      	it	cs
 800875c:	4613      	movcs	r3, r2
 800875e:	b29b      	uxth	r3, r3
 8008760:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8008762:	893b      	ldrh	r3, [r7, #8]
 8008764:	461a      	mov	r2, r3
 8008766:	68f9      	ldr	r1, [r7, #12]
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f000 fa3c 	bl	8008be6 <USBD_CtlSendData>
 800876e:	e009      	b.n	8008784 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8008770:	6839      	ldr	r1, [r7, #0]
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 f9c6 	bl	8008b04 <USBD_CtlError>
 8008778:	e004      	b.n	8008784 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f000 fa8d 	bl	8008c9a <USBD_CtlSendStatus>
 8008780:	e000      	b.n	8008784 <USBD_GetDescriptor+0x2cc>
    return;
 8008782:	bf00      	nop
    }
  }
}
 8008784:	3710      	adds	r7, #16
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop

0800878c <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	889b      	ldrh	r3, [r3, #4]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d130      	bne.n	8008800 <USBD_SetAddress+0x74>
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	88db      	ldrh	r3, [r3, #6]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d12c      	bne.n	8008800 <USBD_SetAddress+0x74>
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	885b      	ldrh	r3, [r3, #2]
 80087aa:	2b7f      	cmp	r3, #127	; 0x7f
 80087ac:	d828      	bhi.n	8008800 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	885b      	ldrh	r3, [r3, #2]
 80087b2:	b2db      	uxtb	r3, r3
 80087b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087b8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087c0:	2b03      	cmp	r3, #3
 80087c2:	d104      	bne.n	80087ce <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80087c4:	6839      	ldr	r1, [r7, #0]
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	f000 f99c 	bl	8008b04 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087cc:	e01c      	b.n	8008808 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	7bfa      	ldrb	r2, [r7, #15]
 80087d2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80087d6:	7bfb      	ldrb	r3, [r7, #15]
 80087d8:	4619      	mov	r1, r3
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 fee4 	bl	80095a8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 fa5a 	bl	8008c9a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80087e6:	7bfb      	ldrb	r3, [r7, #15]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d004      	beq.n	80087f6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2202      	movs	r2, #2
 80087f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087f4:	e008      	b.n	8008808 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2201      	movs	r2, #1
 80087fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087fe:	e003      	b.n	8008808 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008800:	6839      	ldr	r1, [r7, #0]
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f000 f97e 	bl	8008b04 <USBD_CtlError>
  }
}
 8008808:	bf00      	nop
 800880a:	3710      	adds	r7, #16
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}

08008810 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800881a:	2300      	movs	r3, #0
 800881c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	885b      	ldrh	r3, [r3, #2]
 8008822:	b2da      	uxtb	r2, r3
 8008824:	4b4b      	ldr	r3, [pc, #300]	; (8008954 <USBD_SetConfig+0x144>)
 8008826:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008828:	4b4a      	ldr	r3, [pc, #296]	; (8008954 <USBD_SetConfig+0x144>)
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	2b01      	cmp	r3, #1
 800882e:	d905      	bls.n	800883c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008830:	6839      	ldr	r1, [r7, #0]
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f000 f966 	bl	8008b04 <USBD_CtlError>
    return USBD_FAIL;
 8008838:	2303      	movs	r3, #3
 800883a:	e087      	b.n	800894c <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008842:	2b02      	cmp	r3, #2
 8008844:	d002      	beq.n	800884c <USBD_SetConfig+0x3c>
 8008846:	2b03      	cmp	r3, #3
 8008848:	d025      	beq.n	8008896 <USBD_SetConfig+0x86>
 800884a:	e071      	b.n	8008930 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800884c:	4b41      	ldr	r3, [pc, #260]	; (8008954 <USBD_SetConfig+0x144>)
 800884e:	781b      	ldrb	r3, [r3, #0]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d01c      	beq.n	800888e <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8008854:	4b3f      	ldr	r3, [pc, #252]	; (8008954 <USBD_SetConfig+0x144>)
 8008856:	781b      	ldrb	r3, [r3, #0]
 8008858:	461a      	mov	r2, r3
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800885e:	4b3d      	ldr	r3, [pc, #244]	; (8008954 <USBD_SetConfig+0x144>)
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	4619      	mov	r1, r3
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f7ff f9a7 	bl	8007bb8 <USBD_SetClassConfig>
 800886a:	4603      	mov	r3, r0
 800886c:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800886e:	7bfb      	ldrb	r3, [r7, #15]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d004      	beq.n	800887e <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8008874:	6839      	ldr	r1, [r7, #0]
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f000 f944 	bl	8008b04 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800887c:	e065      	b.n	800894a <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 fa0b 	bl	8008c9a <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2203      	movs	r2, #3
 8008888:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800888c:	e05d      	b.n	800894a <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	f000 fa03 	bl	8008c9a <USBD_CtlSendStatus>
    break;
 8008894:	e059      	b.n	800894a <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8008896:	4b2f      	ldr	r3, [pc, #188]	; (8008954 <USBD_SetConfig+0x144>)
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d112      	bne.n	80088c4 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2202      	movs	r2, #2
 80088a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 80088a6:	4b2b      	ldr	r3, [pc, #172]	; (8008954 <USBD_SetConfig+0x144>)
 80088a8:	781b      	ldrb	r3, [r3, #0]
 80088aa:	461a      	mov	r2, r3
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80088b0:	4b28      	ldr	r3, [pc, #160]	; (8008954 <USBD_SetConfig+0x144>)
 80088b2:	781b      	ldrb	r3, [r3, #0]
 80088b4:	4619      	mov	r1, r3
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f7ff f99a 	bl	8007bf0 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 f9ec 	bl	8008c9a <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80088c2:	e042      	b.n	800894a <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 80088c4:	4b23      	ldr	r3, [pc, #140]	; (8008954 <USBD_SetConfig+0x144>)
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	461a      	mov	r2, r3
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d02a      	beq.n	8008928 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	4619      	mov	r1, r3
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f7ff f988 	bl	8007bf0 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 80088e0:	4b1c      	ldr	r3, [pc, #112]	; (8008954 <USBD_SetConfig+0x144>)
 80088e2:	781b      	ldrb	r3, [r3, #0]
 80088e4:	461a      	mov	r2, r3
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 80088ea:	4b1a      	ldr	r3, [pc, #104]	; (8008954 <USBD_SetConfig+0x144>)
 80088ec:	781b      	ldrb	r3, [r3, #0]
 80088ee:	4619      	mov	r1, r3
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f7ff f961 	bl	8007bb8 <USBD_SetClassConfig>
 80088f6:	4603      	mov	r3, r0
 80088f8:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 80088fa:	7bfb      	ldrb	r3, [r7, #15]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00f      	beq.n	8008920 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8008900:	6839      	ldr	r1, [r7, #0]
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 f8fe 	bl	8008b04 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	b2db      	uxtb	r3, r3
 800890e:	4619      	mov	r1, r3
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f7ff f96d 	bl	8007bf0 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2202      	movs	r2, #2
 800891a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800891e:	e014      	b.n	800894a <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f000 f9ba 	bl	8008c9a <USBD_CtlSendStatus>
    break;
 8008926:	e010      	b.n	800894a <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 f9b6 	bl	8008c9a <USBD_CtlSendStatus>
    break;
 800892e:	e00c      	b.n	800894a <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8008930:	6839      	ldr	r1, [r7, #0]
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 f8e6 	bl	8008b04 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008938:	4b06      	ldr	r3, [pc, #24]	; (8008954 <USBD_SetConfig+0x144>)
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	4619      	mov	r1, r3
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f7ff f956 	bl	8007bf0 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8008944:	2303      	movs	r3, #3
 8008946:	73fb      	strb	r3, [r7, #15]
    break;
 8008948:	bf00      	nop
  }

  return ret;
 800894a:	7bfb      	ldrb	r3, [r7, #15]
}
 800894c:	4618      	mov	r0, r3
 800894e:	3710      	adds	r7, #16
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}
 8008954:	20000370 	.word	0x20000370

08008958 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b082      	sub	sp, #8
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
 8008960:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	88db      	ldrh	r3, [r3, #6]
 8008966:	2b01      	cmp	r3, #1
 8008968:	d004      	beq.n	8008974 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800896a:	6839      	ldr	r1, [r7, #0]
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 f8c9 	bl	8008b04 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8008972:	e021      	b.n	80089b8 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800897a:	2b01      	cmp	r3, #1
 800897c:	db17      	blt.n	80089ae <USBD_GetConfig+0x56>
 800897e:	2b02      	cmp	r3, #2
 8008980:	dd02      	ble.n	8008988 <USBD_GetConfig+0x30>
 8008982:	2b03      	cmp	r3, #3
 8008984:	d00b      	beq.n	800899e <USBD_GetConfig+0x46>
 8008986:	e012      	b.n	80089ae <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2200      	movs	r2, #0
 800898c:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	3308      	adds	r3, #8
 8008992:	2201      	movs	r2, #1
 8008994:	4619      	mov	r1, r3
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f000 f925 	bl	8008be6 <USBD_CtlSendData>
      break;
 800899c:	e00c      	b.n	80089b8 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	3304      	adds	r3, #4
 80089a2:	2201      	movs	r2, #1
 80089a4:	4619      	mov	r1, r3
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f000 f91d 	bl	8008be6 <USBD_CtlSendData>
      break;
 80089ac:	e004      	b.n	80089b8 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 80089ae:	6839      	ldr	r1, [r7, #0]
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f000 f8a7 	bl	8008b04 <USBD_CtlError>
      break;
 80089b6:	bf00      	nop
}
 80089b8:	bf00      	nop
 80089ba:	3708      	adds	r7, #8
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}

080089c0 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b082      	sub	sp, #8
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089d0:	3b01      	subs	r3, #1
 80089d2:	2b02      	cmp	r3, #2
 80089d4:	d81e      	bhi.n	8008a14 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	88db      	ldrh	r3, [r3, #6]
 80089da:	2b02      	cmp	r3, #2
 80089dc:	d004      	beq.n	80089e8 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 80089de:	6839      	ldr	r1, [r7, #0]
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f000 f88f 	bl	8008b04 <USBD_CtlError>
      break;
 80089e6:	e01a      	b.n	8008a1e <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2201      	movs	r2, #1
 80089ec:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d005      	beq.n	8008a04 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	f043 0202 	orr.w	r2, r3, #2
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	330c      	adds	r3, #12
 8008a08:	2202      	movs	r2, #2
 8008a0a:	4619      	mov	r1, r3
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f000 f8ea 	bl	8008be6 <USBD_CtlSendData>
    break;
 8008a12:	e004      	b.n	8008a1e <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8008a14:	6839      	ldr	r1, [r7, #0]
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 f874 	bl	8008b04 <USBD_CtlError>
    break;
 8008a1c:	bf00      	nop
  }
}
 8008a1e:	bf00      	nop
 8008a20:	3708      	adds	r7, #8
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}

08008a26 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a26:	b580      	push	{r7, lr}
 8008a28:	b082      	sub	sp, #8
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	6078      	str	r0, [r7, #4]
 8008a2e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	885b      	ldrh	r3, [r3, #2]
 8008a34:	2b01      	cmp	r3, #1
 8008a36:	d106      	bne.n	8008a46 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 f92a 	bl	8008c9a <USBD_CtlSendStatus>
  }
}
 8008a46:	bf00      	nop
 8008a48:	3708      	adds	r7, #8
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}

08008a4e <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a4e:	b580      	push	{r7, lr}
 8008a50:	b082      	sub	sp, #8
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	6078      	str	r0, [r7, #4]
 8008a56:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a5e:	3b01      	subs	r3, #1
 8008a60:	2b02      	cmp	r3, #2
 8008a62:	d80b      	bhi.n	8008a7c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	885b      	ldrh	r3, [r3, #2]
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d10c      	bne.n	8008a86 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f000 f910 	bl	8008c9a <USBD_CtlSendStatus>
      }
      break;
 8008a7a:	e004      	b.n	8008a86 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008a7c:	6839      	ldr	r1, [r7, #0]
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f000 f840 	bl	8008b04 <USBD_CtlError>
      break;
 8008a84:	e000      	b.n	8008a88 <USBD_ClrFeature+0x3a>
      break;
 8008a86:	bf00      	nop
  }
}
 8008a88:	bf00      	nop
 8008a8a:	3708      	adds	r7, #8
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}

08008a90 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b084      	sub	sp, #16
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	781a      	ldrb	r2, [r3, #0]
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	3301      	adds	r3, #1
 8008aaa:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	781a      	ldrb	r2, [r3, #0]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	3301      	adds	r3, #1
 8008ab8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008aba:	68f8      	ldr	r0, [r7, #12]
 8008abc:	f7ff fad3 	bl	8008066 <SWAPBYTE>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	3301      	adds	r3, #1
 8008acc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008ad4:	68f8      	ldr	r0, [r7, #12]
 8008ad6:	f7ff fac6 	bl	8008066 <SWAPBYTE>
 8008ada:	4603      	mov	r3, r0
 8008adc:	461a      	mov	r2, r3
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	3301      	adds	r3, #1
 8008aec:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008aee:	68f8      	ldr	r0, [r7, #12]
 8008af0:	f7ff fab9 	bl	8008066 <SWAPBYTE>
 8008af4:	4603      	mov	r3, r0
 8008af6:	461a      	mov	r2, r3
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	80da      	strh	r2, [r3, #6]
}
 8008afc:	bf00      	nop
 8008afe:	3710      	adds	r7, #16
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b082      	sub	sp, #8
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
 8008b0c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b0e:	2180      	movs	r1, #128	; 0x80
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 fcdf 	bl	80094d4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008b16:	2100      	movs	r1, #0
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f000 fcdb 	bl	80094d4 <USBD_LL_StallEP>
}
 8008b1e:	bf00      	nop
 8008b20:	3708      	adds	r7, #8
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}

08008b26 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008b26:	b580      	push	{r7, lr}
 8008b28:	b086      	sub	sp, #24
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	60f8      	str	r0, [r7, #12]
 8008b2e:	60b9      	str	r1, [r7, #8]
 8008b30:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008b32:	2300      	movs	r3, #0
 8008b34:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d036      	beq.n	8008baa <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008b40:	6938      	ldr	r0, [r7, #16]
 8008b42:	f000 f836 	bl	8008bb2 <USBD_GetLen>
 8008b46:	4603      	mov	r3, r0
 8008b48:	3301      	adds	r3, #1
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	005b      	lsls	r3, r3, #1
 8008b4e:	b29a      	uxth	r2, r3
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008b54:	7dfb      	ldrb	r3, [r7, #23]
 8008b56:	68ba      	ldr	r2, [r7, #8]
 8008b58:	4413      	add	r3, r2
 8008b5a:	687a      	ldr	r2, [r7, #4]
 8008b5c:	7812      	ldrb	r2, [r2, #0]
 8008b5e:	701a      	strb	r2, [r3, #0]
  idx++;
 8008b60:	7dfb      	ldrb	r3, [r7, #23]
 8008b62:	3301      	adds	r3, #1
 8008b64:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008b66:	7dfb      	ldrb	r3, [r7, #23]
 8008b68:	68ba      	ldr	r2, [r7, #8]
 8008b6a:	4413      	add	r3, r2
 8008b6c:	2203      	movs	r2, #3
 8008b6e:	701a      	strb	r2, [r3, #0]
  idx++;
 8008b70:	7dfb      	ldrb	r3, [r7, #23]
 8008b72:	3301      	adds	r3, #1
 8008b74:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008b76:	e013      	b.n	8008ba0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008b78:	7dfb      	ldrb	r3, [r7, #23]
 8008b7a:	68ba      	ldr	r2, [r7, #8]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	693a      	ldr	r2, [r7, #16]
 8008b80:	7812      	ldrb	r2, [r2, #0]
 8008b82:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	3301      	adds	r3, #1
 8008b88:	613b      	str	r3, [r7, #16]
    idx++;
 8008b8a:	7dfb      	ldrb	r3, [r7, #23]
 8008b8c:	3301      	adds	r3, #1
 8008b8e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008b90:	7dfb      	ldrb	r3, [r7, #23]
 8008b92:	68ba      	ldr	r2, [r7, #8]
 8008b94:	4413      	add	r3, r2
 8008b96:	2200      	movs	r2, #0
 8008b98:	701a      	strb	r2, [r3, #0]
    idx++;
 8008b9a:	7dfb      	ldrb	r3, [r7, #23]
 8008b9c:	3301      	adds	r3, #1
 8008b9e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	781b      	ldrb	r3, [r3, #0]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d1e7      	bne.n	8008b78 <USBD_GetString+0x52>
 8008ba8:	e000      	b.n	8008bac <USBD_GetString+0x86>
    return;
 8008baa:	bf00      	nop
  }
}
 8008bac:	3718      	adds	r7, #24
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}

08008bb2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008bb2:	b480      	push	{r7}
 8008bb4:	b085      	sub	sp, #20
 8008bb6:	af00      	add	r7, sp, #0
 8008bb8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008bc2:	e005      	b.n	8008bd0 <USBD_GetLen+0x1e>
  {
    len++;
 8008bc4:	7bfb      	ldrb	r3, [r7, #15]
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	3301      	adds	r3, #1
 8008bce:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	781b      	ldrb	r3, [r3, #0]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d1f5      	bne.n	8008bc4 <USBD_GetLen+0x12>
  }

  return len;
 8008bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3714      	adds	r7, #20
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr

08008be6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008be6:	b580      	push	{r7, lr}
 8008be8:	b084      	sub	sp, #16
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	60f8      	str	r0, [r7, #12]
 8008bee:	60b9      	str	r1, [r7, #8]
 8008bf0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	2202      	movs	r2, #2
 8008bf6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	687a      	ldr	r2, [r7, #4]
 8008bfe:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	68ba      	ldr	r2, [r7, #8]
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	68f8      	ldr	r0, [r7, #12]
 8008c0e:	f000 fcea 	bl	80095e6 <USBD_LL_Transmit>

  return USBD_OK;
 8008c12:	2300      	movs	r3, #0
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	3710      	adds	r7, #16
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}

08008c1c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b084      	sub	sp, #16
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	60f8      	str	r0, [r7, #12]
 8008c24:	60b9      	str	r1, [r7, #8]
 8008c26:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	68ba      	ldr	r2, [r7, #8]
 8008c2c:	2100      	movs	r1, #0
 8008c2e:	68f8      	ldr	r0, [r7, #12]
 8008c30:	f000 fcd9 	bl	80095e6 <USBD_LL_Transmit>

  return USBD_OK;
 8008c34:	2300      	movs	r3, #0
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3710      	adds	r7, #16
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}

08008c3e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008c3e:	b580      	push	{r7, lr}
 8008c40:	b084      	sub	sp, #16
 8008c42:	af00      	add	r7, sp, #0
 8008c44:	60f8      	str	r0, [r7, #12]
 8008c46:	60b9      	str	r1, [r7, #8]
 8008c48:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	2203      	movs	r2, #3
 8008c4e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	687a      	ldr	r2, [r7, #4]
 8008c5e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	68ba      	ldr	r2, [r7, #8]
 8008c66:	2100      	movs	r1, #0
 8008c68:	68f8      	ldr	r0, [r7, #12]
 8008c6a:	f000 fcdd 	bl	8009628 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008c6e:	2300      	movs	r3, #0
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3710      	adds	r7, #16
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b084      	sub	sp, #16
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	60f8      	str	r0, [r7, #12]
 8008c80:	60b9      	str	r1, [r7, #8]
 8008c82:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	68ba      	ldr	r2, [r7, #8]
 8008c88:	2100      	movs	r1, #0
 8008c8a:	68f8      	ldr	r0, [r7, #12]
 8008c8c:	f000 fccc 	bl	8009628 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008c90:	2300      	movs	r3, #0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3710      	adds	r7, #16
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}

08008c9a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008c9a:	b580      	push	{r7, lr}
 8008c9c:	b082      	sub	sp, #8
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2204      	movs	r2, #4
 8008ca6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008caa:	2300      	movs	r3, #0
 8008cac:	2200      	movs	r2, #0
 8008cae:	2100      	movs	r1, #0
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f000 fc98 	bl	80095e6 <USBD_LL_Transmit>

  return USBD_OK;
 8008cb6:	2300      	movs	r3, #0
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3708      	adds	r7, #8
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}

08008cc0 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b082      	sub	sp, #8
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2205      	movs	r2, #5
 8008ccc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	2100      	movs	r1, #0
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f000 fca6 	bl	8009628 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008cdc:	2300      	movs	r3, #0
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3708      	adds	r7, #8
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}
	...

08008ce8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008cec:	2200      	movs	r2, #0
 8008cee:	4912      	ldr	r1, [pc, #72]	; (8008d38 <MX_USB_DEVICE_Init+0x50>)
 8008cf0:	4812      	ldr	r0, [pc, #72]	; (8008d3c <MX_USB_DEVICE_Init+0x54>)
 8008cf2:	f7fe fef3 	bl	8007adc <USBD_Init>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d001      	beq.n	8008d00 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008cfc:	f7f8 fdec 	bl	80018d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008d00:	490f      	ldr	r1, [pc, #60]	; (8008d40 <MX_USB_DEVICE_Init+0x58>)
 8008d02:	480e      	ldr	r0, [pc, #56]	; (8008d3c <MX_USB_DEVICE_Init+0x54>)
 8008d04:	f7fe ff20 	bl	8007b48 <USBD_RegisterClass>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d001      	beq.n	8008d12 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008d0e:	f7f8 fde3 	bl	80018d8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008d12:	490c      	ldr	r1, [pc, #48]	; (8008d44 <MX_USB_DEVICE_Init+0x5c>)
 8008d14:	4809      	ldr	r0, [pc, #36]	; (8008d3c <MX_USB_DEVICE_Init+0x54>)
 8008d16:	f7fe fe45 	bl	80079a4 <USBD_CDC_RegisterInterface>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d001      	beq.n	8008d24 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008d20:	f7f8 fdda 	bl	80018d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008d24:	4805      	ldr	r0, [pc, #20]	; (8008d3c <MX_USB_DEVICE_Init+0x54>)
 8008d26:	f7fe ff30 	bl	8007b8a <USBD_Start>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d001      	beq.n	8008d34 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008d30:	f7f8 fdd2 	bl	80018d8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008d34:	bf00      	nop
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	20000130 	.word	0x20000130
 8008d3c:	20000598 	.word	0x20000598
 8008d40:	20000018 	.word	0x20000018
 8008d44:	2000011c 	.word	0x2000011c

08008d48 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	4905      	ldr	r1, [pc, #20]	; (8008d64 <CDC_Init_FS+0x1c>)
 8008d50:	4805      	ldr	r0, [pc, #20]	; (8008d68 <CDC_Init_FS+0x20>)
 8008d52:	f7fe fe3c 	bl	80079ce <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008d56:	4905      	ldr	r1, [pc, #20]	; (8008d6c <CDC_Init_FS+0x24>)
 8008d58:	4803      	ldr	r0, [pc, #12]	; (8008d68 <CDC_Init_FS+0x20>)
 8008d5a:	f7fe fe51 	bl	8007a00 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008d5e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	bd80      	pop	{r7, pc}
 8008d64:	20001068 	.word	0x20001068
 8008d68:	20000598 	.word	0x20000598
 8008d6c:	20000868 	.word	0x20000868

08008d70 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008d70:	b480      	push	{r7}
 8008d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008d74:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7e:	4770      	bx	lr

08008d80 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b083      	sub	sp, #12
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	4603      	mov	r3, r0
 8008d88:	6039      	str	r1, [r7, #0]
 8008d8a:	71fb      	strb	r3, [r7, #7]
 8008d8c:	4613      	mov	r3, r2
 8008d8e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008d90:	79fb      	ldrb	r3, [r7, #7]
 8008d92:	2b23      	cmp	r3, #35	; 0x23
 8008d94:	d84a      	bhi.n	8008e2c <CDC_Control_FS+0xac>
 8008d96:	a201      	add	r2, pc, #4	; (adr r2, 8008d9c <CDC_Control_FS+0x1c>)
 8008d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d9c:	08008e2d 	.word	0x08008e2d
 8008da0:	08008e2d 	.word	0x08008e2d
 8008da4:	08008e2d 	.word	0x08008e2d
 8008da8:	08008e2d 	.word	0x08008e2d
 8008dac:	08008e2d 	.word	0x08008e2d
 8008db0:	08008e2d 	.word	0x08008e2d
 8008db4:	08008e2d 	.word	0x08008e2d
 8008db8:	08008e2d 	.word	0x08008e2d
 8008dbc:	08008e2d 	.word	0x08008e2d
 8008dc0:	08008e2d 	.word	0x08008e2d
 8008dc4:	08008e2d 	.word	0x08008e2d
 8008dc8:	08008e2d 	.word	0x08008e2d
 8008dcc:	08008e2d 	.word	0x08008e2d
 8008dd0:	08008e2d 	.word	0x08008e2d
 8008dd4:	08008e2d 	.word	0x08008e2d
 8008dd8:	08008e2d 	.word	0x08008e2d
 8008ddc:	08008e2d 	.word	0x08008e2d
 8008de0:	08008e2d 	.word	0x08008e2d
 8008de4:	08008e2d 	.word	0x08008e2d
 8008de8:	08008e2d 	.word	0x08008e2d
 8008dec:	08008e2d 	.word	0x08008e2d
 8008df0:	08008e2d 	.word	0x08008e2d
 8008df4:	08008e2d 	.word	0x08008e2d
 8008df8:	08008e2d 	.word	0x08008e2d
 8008dfc:	08008e2d 	.word	0x08008e2d
 8008e00:	08008e2d 	.word	0x08008e2d
 8008e04:	08008e2d 	.word	0x08008e2d
 8008e08:	08008e2d 	.word	0x08008e2d
 8008e0c:	08008e2d 	.word	0x08008e2d
 8008e10:	08008e2d 	.word	0x08008e2d
 8008e14:	08008e2d 	.word	0x08008e2d
 8008e18:	08008e2d 	.word	0x08008e2d
 8008e1c:	08008e2d 	.word	0x08008e2d
 8008e20:	08008e2d 	.word	0x08008e2d
 8008e24:	08008e2d 	.word	0x08008e2d
 8008e28:	08008e2d 	.word	0x08008e2d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008e2c:	bf00      	nop
  }

  return (USBD_OK);
 8008e2e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	370c      	adds	r7, #12
 8008e34:	46bd      	mov	sp, r7
 8008e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3a:	4770      	bx	lr

08008e3c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b082      	sub	sp, #8
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008e46:	6879      	ldr	r1, [r7, #4]
 8008e48:	4805      	ldr	r0, [pc, #20]	; (8008e60 <CDC_Receive_FS+0x24>)
 8008e4a:	f7fe fdd9 	bl	8007a00 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008e4e:	4804      	ldr	r0, [pc, #16]	; (8008e60 <CDC_Receive_FS+0x24>)
 8008e50:	f7fe fe1a 	bl	8007a88 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008e54:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3708      	adds	r7, #8
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}
 8008e5e:	bf00      	nop
 8008e60:	20000598 	.word	0x20000598

08008e64 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b084      	sub	sp, #16
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008e70:	2300      	movs	r3, #0
 8008e72:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008e74:	4b0d      	ldr	r3, [pc, #52]	; (8008eac <CDC_Transmit_FS+0x48>)
 8008e76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008e7a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d001      	beq.n	8008e8a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008e86:	2301      	movs	r3, #1
 8008e88:	e00b      	b.n	8008ea2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008e8a:	887b      	ldrh	r3, [r7, #2]
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	6879      	ldr	r1, [r7, #4]
 8008e90:	4806      	ldr	r0, [pc, #24]	; (8008eac <CDC_Transmit_FS+0x48>)
 8008e92:	f7fe fd9c 	bl	80079ce <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008e96:	4805      	ldr	r0, [pc, #20]	; (8008eac <CDC_Transmit_FS+0x48>)
 8008e98:	f7fe fdc6 	bl	8007a28 <USBD_CDC_TransmitPacket>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	3710      	adds	r7, #16
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}
 8008eaa:	bf00      	nop
 8008eac:	20000598 	.word	0x20000598

08008eb0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008eb0:	b480      	push	{r7}
 8008eb2:	b087      	sub	sp, #28
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	60f8      	str	r0, [r7, #12]
 8008eb8:	60b9      	str	r1, [r7, #8]
 8008eba:	4613      	mov	r3, r2
 8008ebc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008ec2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	371c      	adds	r7, #28
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
	...

08008ed4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b083      	sub	sp, #12
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	4603      	mov	r3, r0
 8008edc:	6039      	str	r1, [r7, #0]
 8008ede:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	2212      	movs	r2, #18
 8008ee4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008ee6:	4b03      	ldr	r3, [pc, #12]	; (8008ef4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	370c      	adds	r7, #12
 8008eec:	46bd      	mov	sp, r7
 8008eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef2:	4770      	bx	lr
 8008ef4:	2000014c 	.word	0x2000014c

08008ef8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b083      	sub	sp, #12
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	4603      	mov	r3, r0
 8008f00:	6039      	str	r1, [r7, #0]
 8008f02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	2204      	movs	r2, #4
 8008f08:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008f0a:	4b03      	ldr	r3, [pc, #12]	; (8008f18 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	370c      	adds	r7, #12
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr
 8008f18:	20000160 	.word	0x20000160

08008f1c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b082      	sub	sp, #8
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	4603      	mov	r3, r0
 8008f24:	6039      	str	r1, [r7, #0]
 8008f26:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008f28:	79fb      	ldrb	r3, [r7, #7]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d105      	bne.n	8008f3a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008f2e:	683a      	ldr	r2, [r7, #0]
 8008f30:	4907      	ldr	r1, [pc, #28]	; (8008f50 <USBD_FS_ProductStrDescriptor+0x34>)
 8008f32:	4808      	ldr	r0, [pc, #32]	; (8008f54 <USBD_FS_ProductStrDescriptor+0x38>)
 8008f34:	f7ff fdf7 	bl	8008b26 <USBD_GetString>
 8008f38:	e004      	b.n	8008f44 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008f3a:	683a      	ldr	r2, [r7, #0]
 8008f3c:	4904      	ldr	r1, [pc, #16]	; (8008f50 <USBD_FS_ProductStrDescriptor+0x34>)
 8008f3e:	4805      	ldr	r0, [pc, #20]	; (8008f54 <USBD_FS_ProductStrDescriptor+0x38>)
 8008f40:	f7ff fdf1 	bl	8008b26 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f44:	4b02      	ldr	r3, [pc, #8]	; (8008f50 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3708      	adds	r7, #8
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}
 8008f4e:	bf00      	nop
 8008f50:	20001868 	.word	0x20001868
 8008f54:	0800b814 	.word	0x0800b814

08008f58 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b082      	sub	sp, #8
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	4603      	mov	r3, r0
 8008f60:	6039      	str	r1, [r7, #0]
 8008f62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008f64:	683a      	ldr	r2, [r7, #0]
 8008f66:	4904      	ldr	r1, [pc, #16]	; (8008f78 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008f68:	4804      	ldr	r0, [pc, #16]	; (8008f7c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008f6a:	f7ff fddc 	bl	8008b26 <USBD_GetString>
  return USBD_StrDesc;
 8008f6e:	4b02      	ldr	r3, [pc, #8]	; (8008f78 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3708      	adds	r7, #8
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}
 8008f78:	20001868 	.word	0x20001868
 8008f7c:	0800b82c 	.word	0x0800b82c

08008f80 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b082      	sub	sp, #8
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	4603      	mov	r3, r0
 8008f88:	6039      	str	r1, [r7, #0]
 8008f8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	221a      	movs	r2, #26
 8008f90:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008f92:	f000 f843 	bl	800901c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008f96:	4b02      	ldr	r3, [pc, #8]	; (8008fa0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3708      	adds	r7, #8
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}
 8008fa0:	20000164 	.word	0x20000164

08008fa4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b082      	sub	sp, #8
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	4603      	mov	r3, r0
 8008fac:	6039      	str	r1, [r7, #0]
 8008fae:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008fb0:	79fb      	ldrb	r3, [r7, #7]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d105      	bne.n	8008fc2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008fb6:	683a      	ldr	r2, [r7, #0]
 8008fb8:	4907      	ldr	r1, [pc, #28]	; (8008fd8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008fba:	4808      	ldr	r0, [pc, #32]	; (8008fdc <USBD_FS_ConfigStrDescriptor+0x38>)
 8008fbc:	f7ff fdb3 	bl	8008b26 <USBD_GetString>
 8008fc0:	e004      	b.n	8008fcc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008fc2:	683a      	ldr	r2, [r7, #0]
 8008fc4:	4904      	ldr	r1, [pc, #16]	; (8008fd8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008fc6:	4805      	ldr	r0, [pc, #20]	; (8008fdc <USBD_FS_ConfigStrDescriptor+0x38>)
 8008fc8:	f7ff fdad 	bl	8008b26 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008fcc:	4b02      	ldr	r3, [pc, #8]	; (8008fd8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008fce:	4618      	mov	r0, r3
 8008fd0:	3708      	adds	r7, #8
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}
 8008fd6:	bf00      	nop
 8008fd8:	20001868 	.word	0x20001868
 8008fdc:	0800b840 	.word	0x0800b840

08008fe0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b082      	sub	sp, #8
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	6039      	str	r1, [r7, #0]
 8008fea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008fec:	79fb      	ldrb	r3, [r7, #7]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d105      	bne.n	8008ffe <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008ff2:	683a      	ldr	r2, [r7, #0]
 8008ff4:	4907      	ldr	r1, [pc, #28]	; (8009014 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008ff6:	4808      	ldr	r0, [pc, #32]	; (8009018 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008ff8:	f7ff fd95 	bl	8008b26 <USBD_GetString>
 8008ffc:	e004      	b.n	8009008 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008ffe:	683a      	ldr	r2, [r7, #0]
 8009000:	4904      	ldr	r1, [pc, #16]	; (8009014 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009002:	4805      	ldr	r0, [pc, #20]	; (8009018 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009004:	f7ff fd8f 	bl	8008b26 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009008:	4b02      	ldr	r3, [pc, #8]	; (8009014 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800900a:	4618      	mov	r0, r3
 800900c:	3708      	adds	r7, #8
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}
 8009012:	bf00      	nop
 8009014:	20001868 	.word	0x20001868
 8009018:	0800b84c 	.word	0x0800b84c

0800901c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009022:	4b0f      	ldr	r3, [pc, #60]	; (8009060 <Get_SerialNum+0x44>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009028:	4b0e      	ldr	r3, [pc, #56]	; (8009064 <Get_SerialNum+0x48>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800902e:	4b0e      	ldr	r3, [pc, #56]	; (8009068 <Get_SerialNum+0x4c>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009034:	68fa      	ldr	r2, [r7, #12]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	4413      	add	r3, r2
 800903a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d009      	beq.n	8009056 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009042:	2208      	movs	r2, #8
 8009044:	4909      	ldr	r1, [pc, #36]	; (800906c <Get_SerialNum+0x50>)
 8009046:	68f8      	ldr	r0, [r7, #12]
 8009048:	f000 f814 	bl	8009074 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800904c:	2204      	movs	r2, #4
 800904e:	4908      	ldr	r1, [pc, #32]	; (8009070 <Get_SerialNum+0x54>)
 8009050:	68b8      	ldr	r0, [r7, #8]
 8009052:	f000 f80f 	bl	8009074 <IntToUnicode>
  }
}
 8009056:	bf00      	nop
 8009058:	3710      	adds	r7, #16
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}
 800905e:	bf00      	nop
 8009060:	1fff7a10 	.word	0x1fff7a10
 8009064:	1fff7a14 	.word	0x1fff7a14
 8009068:	1fff7a18 	.word	0x1fff7a18
 800906c:	20000166 	.word	0x20000166
 8009070:	20000176 	.word	0x20000176

08009074 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009074:	b480      	push	{r7}
 8009076:	b087      	sub	sp, #28
 8009078:	af00      	add	r7, sp, #0
 800907a:	60f8      	str	r0, [r7, #12]
 800907c:	60b9      	str	r1, [r7, #8]
 800907e:	4613      	mov	r3, r2
 8009080:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009082:	2300      	movs	r3, #0
 8009084:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009086:	2300      	movs	r3, #0
 8009088:	75fb      	strb	r3, [r7, #23]
 800908a:	e027      	b.n	80090dc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	0f1b      	lsrs	r3, r3, #28
 8009090:	2b09      	cmp	r3, #9
 8009092:	d80b      	bhi.n	80090ac <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	0f1b      	lsrs	r3, r3, #28
 8009098:	b2da      	uxtb	r2, r3
 800909a:	7dfb      	ldrb	r3, [r7, #23]
 800909c:	005b      	lsls	r3, r3, #1
 800909e:	4619      	mov	r1, r3
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	440b      	add	r3, r1
 80090a4:	3230      	adds	r2, #48	; 0x30
 80090a6:	b2d2      	uxtb	r2, r2
 80090a8:	701a      	strb	r2, [r3, #0]
 80090aa:	e00a      	b.n	80090c2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	0f1b      	lsrs	r3, r3, #28
 80090b0:	b2da      	uxtb	r2, r3
 80090b2:	7dfb      	ldrb	r3, [r7, #23]
 80090b4:	005b      	lsls	r3, r3, #1
 80090b6:	4619      	mov	r1, r3
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	440b      	add	r3, r1
 80090bc:	3237      	adds	r2, #55	; 0x37
 80090be:	b2d2      	uxtb	r2, r2
 80090c0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	011b      	lsls	r3, r3, #4
 80090c6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80090c8:	7dfb      	ldrb	r3, [r7, #23]
 80090ca:	005b      	lsls	r3, r3, #1
 80090cc:	3301      	adds	r3, #1
 80090ce:	68ba      	ldr	r2, [r7, #8]
 80090d0:	4413      	add	r3, r2
 80090d2:	2200      	movs	r2, #0
 80090d4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80090d6:	7dfb      	ldrb	r3, [r7, #23]
 80090d8:	3301      	adds	r3, #1
 80090da:	75fb      	strb	r3, [r7, #23]
 80090dc:	7dfa      	ldrb	r2, [r7, #23]
 80090de:	79fb      	ldrb	r3, [r7, #7]
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d3d3      	bcc.n	800908c <IntToUnicode+0x18>
  }
}
 80090e4:	bf00      	nop
 80090e6:	371c      	adds	r7, #28
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b08a      	sub	sp, #40	; 0x28
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80090f8:	f107 0314 	add.w	r3, r7, #20
 80090fc:	2200      	movs	r2, #0
 80090fe:	601a      	str	r2, [r3, #0]
 8009100:	605a      	str	r2, [r3, #4]
 8009102:	609a      	str	r2, [r3, #8]
 8009104:	60da      	str	r2, [r3, #12]
 8009106:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009110:	d13a      	bne.n	8009188 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009112:	2300      	movs	r3, #0
 8009114:	613b      	str	r3, [r7, #16]
 8009116:	4b1e      	ldr	r3, [pc, #120]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 8009118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800911a:	4a1d      	ldr	r2, [pc, #116]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 800911c:	f043 0301 	orr.w	r3, r3, #1
 8009120:	6313      	str	r3, [r2, #48]	; 0x30
 8009122:	4b1b      	ldr	r3, [pc, #108]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 8009124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009126:	f003 0301 	and.w	r3, r3, #1
 800912a:	613b      	str	r3, [r7, #16]
 800912c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800912e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009132:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009134:	2302      	movs	r3, #2
 8009136:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009138:	2300      	movs	r3, #0
 800913a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800913c:	2303      	movs	r3, #3
 800913e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009140:	230a      	movs	r3, #10
 8009142:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009144:	f107 0314 	add.w	r3, r7, #20
 8009148:	4619      	mov	r1, r3
 800914a:	4812      	ldr	r0, [pc, #72]	; (8009194 <HAL_PCD_MspInit+0xa4>)
 800914c:	f7f9 fb0c 	bl	8002768 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009150:	4b0f      	ldr	r3, [pc, #60]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 8009152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009154:	4a0e      	ldr	r2, [pc, #56]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 8009156:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800915a:	6353      	str	r3, [r2, #52]	; 0x34
 800915c:	2300      	movs	r3, #0
 800915e:	60fb      	str	r3, [r7, #12]
 8009160:	4b0b      	ldr	r3, [pc, #44]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 8009162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009164:	4a0a      	ldr	r2, [pc, #40]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 8009166:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800916a:	6453      	str	r3, [r2, #68]	; 0x44
 800916c:	4b08      	ldr	r3, [pc, #32]	; (8009190 <HAL_PCD_MspInit+0xa0>)
 800916e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009170:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009174:	60fb      	str	r3, [r7, #12]
 8009176:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009178:	2200      	movs	r2, #0
 800917a:	2100      	movs	r1, #0
 800917c:	2043      	movs	r0, #67	; 0x43
 800917e:	f7f8 ff4e 	bl	800201e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009182:	2043      	movs	r0, #67	; 0x43
 8009184:	f7f8 ff67 	bl	8002056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009188:	bf00      	nop
 800918a:	3728      	adds	r7, #40	; 0x28
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}
 8009190:	40023800 	.word	0x40023800
 8009194:	40020000 	.word	0x40020000

08009198 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b082      	sub	sp, #8
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80091ac:	4619      	mov	r1, r3
 80091ae:	4610      	mov	r0, r2
 80091b0:	f7fe fd36 	bl	8007c20 <USBD_LL_SetupStage>
}
 80091b4:	bf00      	nop
 80091b6:	3708      	adds	r7, #8
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}

080091bc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
 80091c4:	460b      	mov	r3, r1
 80091c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80091ce:	78fa      	ldrb	r2, [r7, #3]
 80091d0:	6879      	ldr	r1, [r7, #4]
 80091d2:	4613      	mov	r3, r2
 80091d4:	00db      	lsls	r3, r3, #3
 80091d6:	1a9b      	subs	r3, r3, r2
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	440b      	add	r3, r1
 80091dc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	78fb      	ldrb	r3, [r7, #3]
 80091e4:	4619      	mov	r1, r3
 80091e6:	f7fe fd6e 	bl	8007cc6 <USBD_LL_DataOutStage>
}
 80091ea:	bf00      	nop
 80091ec:	3708      	adds	r7, #8
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091f2:	b580      	push	{r7, lr}
 80091f4:	b082      	sub	sp, #8
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
 80091fa:	460b      	mov	r3, r1
 80091fc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009204:	78fa      	ldrb	r2, [r7, #3]
 8009206:	6879      	ldr	r1, [r7, #4]
 8009208:	4613      	mov	r3, r2
 800920a:	00db      	lsls	r3, r3, #3
 800920c:	1a9b      	subs	r3, r3, r2
 800920e:	009b      	lsls	r3, r3, #2
 8009210:	440b      	add	r3, r1
 8009212:	3348      	adds	r3, #72	; 0x48
 8009214:	681a      	ldr	r2, [r3, #0]
 8009216:	78fb      	ldrb	r3, [r7, #3]
 8009218:	4619      	mov	r1, r3
 800921a:	f7fe fdb7 	bl	8007d8c <USBD_LL_DataInStage>
}
 800921e:	bf00      	nop
 8009220:	3708      	adds	r7, #8
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009226:	b580      	push	{r7, lr}
 8009228:	b082      	sub	sp, #8
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009234:	4618      	mov	r0, r3
 8009236:	f7fe febb 	bl	8007fb0 <USBD_LL_SOF>
}
 800923a:	bf00      	nop
 800923c:	3708      	adds	r7, #8
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}

08009242 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009242:	b580      	push	{r7, lr}
 8009244:	b084      	sub	sp, #16
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800924a:	2301      	movs	r3, #1
 800924c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	68db      	ldr	r3, [r3, #12]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d102      	bne.n	800925c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009256:	2300      	movs	r3, #0
 8009258:	73fb      	strb	r3, [r7, #15]
 800925a:	e008      	b.n	800926e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	68db      	ldr	r3, [r3, #12]
 8009260:	2b02      	cmp	r3, #2
 8009262:	d102      	bne.n	800926a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009264:	2301      	movs	r3, #1
 8009266:	73fb      	strb	r3, [r7, #15]
 8009268:	e001      	b.n	800926e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800926a:	f7f8 fb35 	bl	80018d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009274:	7bfa      	ldrb	r2, [r7, #15]
 8009276:	4611      	mov	r1, r2
 8009278:	4618      	mov	r0, r3
 800927a:	f7fe fe5e 	bl	8007f3a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009284:	4618      	mov	r0, r3
 8009286:	f7fe fe17 	bl	8007eb8 <USBD_LL_Reset>
}
 800928a:	bf00      	nop
 800928c:	3710      	adds	r7, #16
 800928e:	46bd      	mov	sp, r7
 8009290:	bd80      	pop	{r7, pc}
	...

08009294 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b082      	sub	sp, #8
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80092a2:	4618      	mov	r0, r3
 80092a4:	f7fe fe59 	bl	8007f5a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	687a      	ldr	r2, [r7, #4]
 80092b4:	6812      	ldr	r2, [r2, #0]
 80092b6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80092ba:	f043 0301 	orr.w	r3, r3, #1
 80092be:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6a1b      	ldr	r3, [r3, #32]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d005      	beq.n	80092d4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80092c8:	4b04      	ldr	r3, [pc, #16]	; (80092dc <HAL_PCD_SuspendCallback+0x48>)
 80092ca:	691b      	ldr	r3, [r3, #16]
 80092cc:	4a03      	ldr	r2, [pc, #12]	; (80092dc <HAL_PCD_SuspendCallback+0x48>)
 80092ce:	f043 0306 	orr.w	r3, r3, #6
 80092d2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80092d4:	bf00      	nop
 80092d6:	3708      	adds	r7, #8
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}
 80092dc:	e000ed00 	.word	0xe000ed00

080092e0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b082      	sub	sp, #8
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80092ee:	4618      	mov	r0, r3
 80092f0:	f7fe fe48 	bl	8007f84 <USBD_LL_Resume>
}
 80092f4:	bf00      	nop
 80092f6:	3708      	adds	r7, #8
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}

080092fc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b082      	sub	sp, #8
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
 8009304:	460b      	mov	r3, r1
 8009306:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800930e:	78fa      	ldrb	r2, [r7, #3]
 8009310:	4611      	mov	r1, r2
 8009312:	4618      	mov	r0, r3
 8009314:	f7fe fe73 	bl	8007ffe <USBD_LL_IsoOUTIncomplete>
}
 8009318:	bf00      	nop
 800931a:	3708      	adds	r7, #8
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}

08009320 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b082      	sub	sp, #8
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
 8009328:	460b      	mov	r3, r1
 800932a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009332:	78fa      	ldrb	r2, [r7, #3]
 8009334:	4611      	mov	r1, r2
 8009336:	4618      	mov	r0, r3
 8009338:	f7fe fe54 	bl	8007fe4 <USBD_LL_IsoINIncomplete>
}
 800933c:	bf00      	nop
 800933e:	3708      	adds	r7, #8
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009352:	4618      	mov	r0, r3
 8009354:	f7fe fe60 	bl	8008018 <USBD_LL_DevConnected>
}
 8009358:	bf00      	nop
 800935a:	3708      	adds	r7, #8
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}

08009360 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b082      	sub	sp, #8
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800936e:	4618      	mov	r0, r3
 8009370:	f7fe fe5d 	bl	800802e <USBD_LL_DevDisconnected>
}
 8009374:	bf00      	nop
 8009376:	3708      	adds	r7, #8
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}

0800937c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b082      	sub	sp, #8
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d13c      	bne.n	8009406 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800938c:	4a20      	ldr	r2, [pc, #128]	; (8009410 <USBD_LL_Init+0x94>)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	4a1e      	ldr	r2, [pc, #120]	; (8009410 <USBD_LL_Init+0x94>)
 8009398:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800939c:	4b1c      	ldr	r3, [pc, #112]	; (8009410 <USBD_LL_Init+0x94>)
 800939e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80093a2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80093a4:	4b1a      	ldr	r3, [pc, #104]	; (8009410 <USBD_LL_Init+0x94>)
 80093a6:	2204      	movs	r2, #4
 80093a8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80093aa:	4b19      	ldr	r3, [pc, #100]	; (8009410 <USBD_LL_Init+0x94>)
 80093ac:	2202      	movs	r2, #2
 80093ae:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80093b0:	4b17      	ldr	r3, [pc, #92]	; (8009410 <USBD_LL_Init+0x94>)
 80093b2:	2200      	movs	r2, #0
 80093b4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80093b6:	4b16      	ldr	r3, [pc, #88]	; (8009410 <USBD_LL_Init+0x94>)
 80093b8:	2202      	movs	r2, #2
 80093ba:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80093bc:	4b14      	ldr	r3, [pc, #80]	; (8009410 <USBD_LL_Init+0x94>)
 80093be:	2200      	movs	r2, #0
 80093c0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80093c2:	4b13      	ldr	r3, [pc, #76]	; (8009410 <USBD_LL_Init+0x94>)
 80093c4:	2200      	movs	r2, #0
 80093c6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80093c8:	4b11      	ldr	r3, [pc, #68]	; (8009410 <USBD_LL_Init+0x94>)
 80093ca:	2200      	movs	r2, #0
 80093cc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80093ce:	4b10      	ldr	r3, [pc, #64]	; (8009410 <USBD_LL_Init+0x94>)
 80093d0:	2200      	movs	r2, #0
 80093d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80093d4:	4b0e      	ldr	r3, [pc, #56]	; (8009410 <USBD_LL_Init+0x94>)
 80093d6:	2200      	movs	r2, #0
 80093d8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80093da:	480d      	ldr	r0, [pc, #52]	; (8009410 <USBD_LL_Init+0x94>)
 80093dc:	f7f9 fb90 	bl	8002b00 <HAL_PCD_Init>
 80093e0:	4603      	mov	r3, r0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d001      	beq.n	80093ea <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80093e6:	f7f8 fa77 	bl	80018d8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80093ea:	2180      	movs	r1, #128	; 0x80
 80093ec:	4808      	ldr	r0, [pc, #32]	; (8009410 <USBD_LL_Init+0x94>)
 80093ee:	f7fa fcee 	bl	8003dce <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80093f2:	2240      	movs	r2, #64	; 0x40
 80093f4:	2100      	movs	r1, #0
 80093f6:	4806      	ldr	r0, [pc, #24]	; (8009410 <USBD_LL_Init+0x94>)
 80093f8:	f7fa fca2 	bl	8003d40 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80093fc:	2280      	movs	r2, #128	; 0x80
 80093fe:	2101      	movs	r1, #1
 8009400:	4803      	ldr	r0, [pc, #12]	; (8009410 <USBD_LL_Init+0x94>)
 8009402:	f7fa fc9d 	bl	8003d40 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009406:	2300      	movs	r3, #0
}
 8009408:	4618      	mov	r0, r3
 800940a:	3708      	adds	r7, #8
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}
 8009410:	20001a68 	.word	0x20001a68

08009414 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b084      	sub	sp, #16
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800941c:	2300      	movs	r3, #0
 800941e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009420:	2300      	movs	r3, #0
 8009422:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800942a:	4618      	mov	r0, r3
 800942c:	f7f9 fc85 	bl	8002d3a <HAL_PCD_Start>
 8009430:	4603      	mov	r3, r0
 8009432:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009434:	7bfb      	ldrb	r3, [r7, #15]
 8009436:	4618      	mov	r0, r3
 8009438:	f000 f92a 	bl	8009690 <USBD_Get_USB_Status>
 800943c:	4603      	mov	r3, r0
 800943e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009440:	7bbb      	ldrb	r3, [r7, #14]
}
 8009442:	4618      	mov	r0, r3
 8009444:	3710      	adds	r7, #16
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}

0800944a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800944a:	b580      	push	{r7, lr}
 800944c:	b084      	sub	sp, #16
 800944e:	af00      	add	r7, sp, #0
 8009450:	6078      	str	r0, [r7, #4]
 8009452:	4608      	mov	r0, r1
 8009454:	4611      	mov	r1, r2
 8009456:	461a      	mov	r2, r3
 8009458:	4603      	mov	r3, r0
 800945a:	70fb      	strb	r3, [r7, #3]
 800945c:	460b      	mov	r3, r1
 800945e:	70bb      	strb	r3, [r7, #2]
 8009460:	4613      	mov	r3, r2
 8009462:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009464:	2300      	movs	r3, #0
 8009466:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009468:	2300      	movs	r3, #0
 800946a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009472:	78bb      	ldrb	r3, [r7, #2]
 8009474:	883a      	ldrh	r2, [r7, #0]
 8009476:	78f9      	ldrb	r1, [r7, #3]
 8009478:	f7fa f869 	bl	800354e <HAL_PCD_EP_Open>
 800947c:	4603      	mov	r3, r0
 800947e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009480:	7bfb      	ldrb	r3, [r7, #15]
 8009482:	4618      	mov	r0, r3
 8009484:	f000 f904 	bl	8009690 <USBD_Get_USB_Status>
 8009488:	4603      	mov	r3, r0
 800948a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800948c:	7bbb      	ldrb	r3, [r7, #14]
}
 800948e:	4618      	mov	r0, r3
 8009490:	3710      	adds	r7, #16
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}

08009496 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009496:	b580      	push	{r7, lr}
 8009498:	b084      	sub	sp, #16
 800949a:	af00      	add	r7, sp, #0
 800949c:	6078      	str	r0, [r7, #4]
 800949e:	460b      	mov	r3, r1
 80094a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094a2:	2300      	movs	r3, #0
 80094a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094a6:	2300      	movs	r3, #0
 80094a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80094b0:	78fa      	ldrb	r2, [r7, #3]
 80094b2:	4611      	mov	r1, r2
 80094b4:	4618      	mov	r0, r3
 80094b6:	f7fa f8b2 	bl	800361e <HAL_PCD_EP_Close>
 80094ba:	4603      	mov	r3, r0
 80094bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094be:	7bfb      	ldrb	r3, [r7, #15]
 80094c0:	4618      	mov	r0, r3
 80094c2:	f000 f8e5 	bl	8009690 <USBD_Get_USB_Status>
 80094c6:	4603      	mov	r3, r0
 80094c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3710      	adds	r7, #16
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}

080094d4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b084      	sub	sp, #16
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
 80094dc:	460b      	mov	r3, r1
 80094de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094e0:	2300      	movs	r3, #0
 80094e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094e4:	2300      	movs	r3, #0
 80094e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80094ee:	78fa      	ldrb	r2, [r7, #3]
 80094f0:	4611      	mov	r1, r2
 80094f2:	4618      	mov	r0, r3
 80094f4:	f7fa f98a 	bl	800380c <HAL_PCD_EP_SetStall>
 80094f8:	4603      	mov	r3, r0
 80094fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094fc:	7bfb      	ldrb	r3, [r7, #15]
 80094fe:	4618      	mov	r0, r3
 8009500:	f000 f8c6 	bl	8009690 <USBD_Get_USB_Status>
 8009504:	4603      	mov	r3, r0
 8009506:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009508:	7bbb      	ldrb	r3, [r7, #14]
}
 800950a:	4618      	mov	r0, r3
 800950c:	3710      	adds	r7, #16
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009512:	b580      	push	{r7, lr}
 8009514:	b084      	sub	sp, #16
 8009516:	af00      	add	r7, sp, #0
 8009518:	6078      	str	r0, [r7, #4]
 800951a:	460b      	mov	r3, r1
 800951c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800951e:	2300      	movs	r3, #0
 8009520:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009522:	2300      	movs	r3, #0
 8009524:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800952c:	78fa      	ldrb	r2, [r7, #3]
 800952e:	4611      	mov	r1, r2
 8009530:	4618      	mov	r0, r3
 8009532:	f7fa f9cf 	bl	80038d4 <HAL_PCD_EP_ClrStall>
 8009536:	4603      	mov	r3, r0
 8009538:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800953a:	7bfb      	ldrb	r3, [r7, #15]
 800953c:	4618      	mov	r0, r3
 800953e:	f000 f8a7 	bl	8009690 <USBD_Get_USB_Status>
 8009542:	4603      	mov	r3, r0
 8009544:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009546:	7bbb      	ldrb	r3, [r7, #14]
}
 8009548:	4618      	mov	r0, r3
 800954a:	3710      	adds	r7, #16
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}

08009550 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009550:	b480      	push	{r7}
 8009552:	b085      	sub	sp, #20
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	460b      	mov	r3, r1
 800955a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009562:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009564:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009568:	2b00      	cmp	r3, #0
 800956a:	da0b      	bge.n	8009584 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800956c:	78fb      	ldrb	r3, [r7, #3]
 800956e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009572:	68f9      	ldr	r1, [r7, #12]
 8009574:	4613      	mov	r3, r2
 8009576:	00db      	lsls	r3, r3, #3
 8009578:	1a9b      	subs	r3, r3, r2
 800957a:	009b      	lsls	r3, r3, #2
 800957c:	440b      	add	r3, r1
 800957e:	333e      	adds	r3, #62	; 0x3e
 8009580:	781b      	ldrb	r3, [r3, #0]
 8009582:	e00b      	b.n	800959c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009584:	78fb      	ldrb	r3, [r7, #3]
 8009586:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800958a:	68f9      	ldr	r1, [r7, #12]
 800958c:	4613      	mov	r3, r2
 800958e:	00db      	lsls	r3, r3, #3
 8009590:	1a9b      	subs	r3, r3, r2
 8009592:	009b      	lsls	r3, r3, #2
 8009594:	440b      	add	r3, r1
 8009596:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800959a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800959c:	4618      	mov	r0, r3
 800959e:	3714      	adds	r7, #20
 80095a0:	46bd      	mov	sp, r7
 80095a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a6:	4770      	bx	lr

080095a8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
 80095b0:	460b      	mov	r3, r1
 80095b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095b4:	2300      	movs	r3, #0
 80095b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095b8:	2300      	movs	r3, #0
 80095ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80095c2:	78fa      	ldrb	r2, [r7, #3]
 80095c4:	4611      	mov	r1, r2
 80095c6:	4618      	mov	r0, r3
 80095c8:	f7f9 ff9c 	bl	8003504 <HAL_PCD_SetAddress>
 80095cc:	4603      	mov	r3, r0
 80095ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095d0:	7bfb      	ldrb	r3, [r7, #15]
 80095d2:	4618      	mov	r0, r3
 80095d4:	f000 f85c 	bl	8009690 <USBD_Get_USB_Status>
 80095d8:	4603      	mov	r3, r0
 80095da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3710      	adds	r7, #16
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}

080095e6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80095e6:	b580      	push	{r7, lr}
 80095e8:	b086      	sub	sp, #24
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	60f8      	str	r0, [r7, #12]
 80095ee:	607a      	str	r2, [r7, #4]
 80095f0:	603b      	str	r3, [r7, #0]
 80095f2:	460b      	mov	r3, r1
 80095f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095f6:	2300      	movs	r3, #0
 80095f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095fa:	2300      	movs	r3, #0
 80095fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009604:	7af9      	ldrb	r1, [r7, #11]
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	f7fa f8b5 	bl	8003778 <HAL_PCD_EP_Transmit>
 800960e:	4603      	mov	r3, r0
 8009610:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009612:	7dfb      	ldrb	r3, [r7, #23]
 8009614:	4618      	mov	r0, r3
 8009616:	f000 f83b 	bl	8009690 <USBD_Get_USB_Status>
 800961a:	4603      	mov	r3, r0
 800961c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800961e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009620:	4618      	mov	r0, r3
 8009622:	3718      	adds	r7, #24
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}

08009628 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	607a      	str	r2, [r7, #4]
 8009632:	603b      	str	r3, [r7, #0]
 8009634:	460b      	mov	r3, r1
 8009636:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009638:	2300      	movs	r3, #0
 800963a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800963c:	2300      	movs	r3, #0
 800963e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009646:	7af9      	ldrb	r1, [r7, #11]
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	687a      	ldr	r2, [r7, #4]
 800964c:	f7fa f831 	bl	80036b2 <HAL_PCD_EP_Receive>
 8009650:	4603      	mov	r3, r0
 8009652:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009654:	7dfb      	ldrb	r3, [r7, #23]
 8009656:	4618      	mov	r0, r3
 8009658:	f000 f81a 	bl	8009690 <USBD_Get_USB_Status>
 800965c:	4603      	mov	r3, r0
 800965e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009660:	7dbb      	ldrb	r3, [r7, #22]
}
 8009662:	4618      	mov	r0, r3
 8009664:	3718      	adds	r7, #24
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}

0800966a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800966a:	b580      	push	{r7, lr}
 800966c:	b082      	sub	sp, #8
 800966e:	af00      	add	r7, sp, #0
 8009670:	6078      	str	r0, [r7, #4]
 8009672:	460b      	mov	r3, r1
 8009674:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800967c:	78fa      	ldrb	r2, [r7, #3]
 800967e:	4611      	mov	r1, r2
 8009680:	4618      	mov	r0, r3
 8009682:	f7fa f861 	bl	8003748 <HAL_PCD_EP_GetRxCount>
 8009686:	4603      	mov	r3, r0
}
 8009688:	4618      	mov	r0, r3
 800968a:	3708      	adds	r7, #8
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009690:	b480      	push	{r7}
 8009692:	b085      	sub	sp, #20
 8009694:	af00      	add	r7, sp, #0
 8009696:	4603      	mov	r3, r0
 8009698:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800969a:	2300      	movs	r3, #0
 800969c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800969e:	79fb      	ldrb	r3, [r7, #7]
 80096a0:	2b03      	cmp	r3, #3
 80096a2:	d817      	bhi.n	80096d4 <USBD_Get_USB_Status+0x44>
 80096a4:	a201      	add	r2, pc, #4	; (adr r2, 80096ac <USBD_Get_USB_Status+0x1c>)
 80096a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096aa:	bf00      	nop
 80096ac:	080096bd 	.word	0x080096bd
 80096b0:	080096c3 	.word	0x080096c3
 80096b4:	080096c9 	.word	0x080096c9
 80096b8:	080096cf 	.word	0x080096cf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80096bc:	2300      	movs	r3, #0
 80096be:	73fb      	strb	r3, [r7, #15]
    break;
 80096c0:	e00b      	b.n	80096da <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80096c2:	2303      	movs	r3, #3
 80096c4:	73fb      	strb	r3, [r7, #15]
    break;
 80096c6:	e008      	b.n	80096da <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80096c8:	2301      	movs	r3, #1
 80096ca:	73fb      	strb	r3, [r7, #15]
    break;
 80096cc:	e005      	b.n	80096da <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80096ce:	2303      	movs	r3, #3
 80096d0:	73fb      	strb	r3, [r7, #15]
    break;
 80096d2:	e002      	b.n	80096da <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80096d4:	2303      	movs	r3, #3
 80096d6:	73fb      	strb	r3, [r7, #15]
    break;
 80096d8:	bf00      	nop
  }
  return usb_status;
 80096da:	7bfb      	ldrb	r3, [r7, #15]
}
 80096dc:	4618      	mov	r0, r3
 80096de:	3714      	adds	r7, #20
 80096e0:	46bd      	mov	sp, r7
 80096e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e6:	4770      	bx	lr

080096e8 <__errno>:
 80096e8:	4b01      	ldr	r3, [pc, #4]	; (80096f0 <__errno+0x8>)
 80096ea:	6818      	ldr	r0, [r3, #0]
 80096ec:	4770      	bx	lr
 80096ee:	bf00      	nop
 80096f0:	20000180 	.word	0x20000180

080096f4 <__libc_init_array>:
 80096f4:	b570      	push	{r4, r5, r6, lr}
 80096f6:	4e0d      	ldr	r6, [pc, #52]	; (800972c <__libc_init_array+0x38>)
 80096f8:	4c0d      	ldr	r4, [pc, #52]	; (8009730 <__libc_init_array+0x3c>)
 80096fa:	1ba4      	subs	r4, r4, r6
 80096fc:	10a4      	asrs	r4, r4, #2
 80096fe:	2500      	movs	r5, #0
 8009700:	42a5      	cmp	r5, r4
 8009702:	d109      	bne.n	8009718 <__libc_init_array+0x24>
 8009704:	4e0b      	ldr	r6, [pc, #44]	; (8009734 <__libc_init_array+0x40>)
 8009706:	4c0c      	ldr	r4, [pc, #48]	; (8009738 <__libc_init_array+0x44>)
 8009708:	f002 f866 	bl	800b7d8 <_init>
 800970c:	1ba4      	subs	r4, r4, r6
 800970e:	10a4      	asrs	r4, r4, #2
 8009710:	2500      	movs	r5, #0
 8009712:	42a5      	cmp	r5, r4
 8009714:	d105      	bne.n	8009722 <__libc_init_array+0x2e>
 8009716:	bd70      	pop	{r4, r5, r6, pc}
 8009718:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800971c:	4798      	blx	r3
 800971e:	3501      	adds	r5, #1
 8009720:	e7ee      	b.n	8009700 <__libc_init_array+0xc>
 8009722:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009726:	4798      	blx	r3
 8009728:	3501      	adds	r5, #1
 800972a:	e7f2      	b.n	8009712 <__libc_init_array+0x1e>
 800972c:	0800bad8 	.word	0x0800bad8
 8009730:	0800bad8 	.word	0x0800bad8
 8009734:	0800bad8 	.word	0x0800bad8
 8009738:	0800badc 	.word	0x0800badc

0800973c <malloc>:
 800973c:	4b02      	ldr	r3, [pc, #8]	; (8009748 <malloc+0xc>)
 800973e:	4601      	mov	r1, r0
 8009740:	6818      	ldr	r0, [r3, #0]
 8009742:	f000 b861 	b.w	8009808 <_malloc_r>
 8009746:	bf00      	nop
 8009748:	20000180 	.word	0x20000180

0800974c <free>:
 800974c:	4b02      	ldr	r3, [pc, #8]	; (8009758 <free+0xc>)
 800974e:	4601      	mov	r1, r0
 8009750:	6818      	ldr	r0, [r3, #0]
 8009752:	f000 b80b 	b.w	800976c <_free_r>
 8009756:	bf00      	nop
 8009758:	20000180 	.word	0x20000180

0800975c <memset>:
 800975c:	4402      	add	r2, r0
 800975e:	4603      	mov	r3, r0
 8009760:	4293      	cmp	r3, r2
 8009762:	d100      	bne.n	8009766 <memset+0xa>
 8009764:	4770      	bx	lr
 8009766:	f803 1b01 	strb.w	r1, [r3], #1
 800976a:	e7f9      	b.n	8009760 <memset+0x4>

0800976c <_free_r>:
 800976c:	b538      	push	{r3, r4, r5, lr}
 800976e:	4605      	mov	r5, r0
 8009770:	2900      	cmp	r1, #0
 8009772:	d045      	beq.n	8009800 <_free_r+0x94>
 8009774:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009778:	1f0c      	subs	r4, r1, #4
 800977a:	2b00      	cmp	r3, #0
 800977c:	bfb8      	it	lt
 800977e:	18e4      	addlt	r4, r4, r3
 8009780:	f001 fb87 	bl	800ae92 <__malloc_lock>
 8009784:	4a1f      	ldr	r2, [pc, #124]	; (8009804 <_free_r+0x98>)
 8009786:	6813      	ldr	r3, [r2, #0]
 8009788:	4610      	mov	r0, r2
 800978a:	b933      	cbnz	r3, 800979a <_free_r+0x2e>
 800978c:	6063      	str	r3, [r4, #4]
 800978e:	6014      	str	r4, [r2, #0]
 8009790:	4628      	mov	r0, r5
 8009792:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009796:	f001 bb7d 	b.w	800ae94 <__malloc_unlock>
 800979a:	42a3      	cmp	r3, r4
 800979c:	d90c      	bls.n	80097b8 <_free_r+0x4c>
 800979e:	6821      	ldr	r1, [r4, #0]
 80097a0:	1862      	adds	r2, r4, r1
 80097a2:	4293      	cmp	r3, r2
 80097a4:	bf04      	itt	eq
 80097a6:	681a      	ldreq	r2, [r3, #0]
 80097a8:	685b      	ldreq	r3, [r3, #4]
 80097aa:	6063      	str	r3, [r4, #4]
 80097ac:	bf04      	itt	eq
 80097ae:	1852      	addeq	r2, r2, r1
 80097b0:	6022      	streq	r2, [r4, #0]
 80097b2:	6004      	str	r4, [r0, #0]
 80097b4:	e7ec      	b.n	8009790 <_free_r+0x24>
 80097b6:	4613      	mov	r3, r2
 80097b8:	685a      	ldr	r2, [r3, #4]
 80097ba:	b10a      	cbz	r2, 80097c0 <_free_r+0x54>
 80097bc:	42a2      	cmp	r2, r4
 80097be:	d9fa      	bls.n	80097b6 <_free_r+0x4a>
 80097c0:	6819      	ldr	r1, [r3, #0]
 80097c2:	1858      	adds	r0, r3, r1
 80097c4:	42a0      	cmp	r0, r4
 80097c6:	d10b      	bne.n	80097e0 <_free_r+0x74>
 80097c8:	6820      	ldr	r0, [r4, #0]
 80097ca:	4401      	add	r1, r0
 80097cc:	1858      	adds	r0, r3, r1
 80097ce:	4282      	cmp	r2, r0
 80097d0:	6019      	str	r1, [r3, #0]
 80097d2:	d1dd      	bne.n	8009790 <_free_r+0x24>
 80097d4:	6810      	ldr	r0, [r2, #0]
 80097d6:	6852      	ldr	r2, [r2, #4]
 80097d8:	605a      	str	r2, [r3, #4]
 80097da:	4401      	add	r1, r0
 80097dc:	6019      	str	r1, [r3, #0]
 80097de:	e7d7      	b.n	8009790 <_free_r+0x24>
 80097e0:	d902      	bls.n	80097e8 <_free_r+0x7c>
 80097e2:	230c      	movs	r3, #12
 80097e4:	602b      	str	r3, [r5, #0]
 80097e6:	e7d3      	b.n	8009790 <_free_r+0x24>
 80097e8:	6820      	ldr	r0, [r4, #0]
 80097ea:	1821      	adds	r1, r4, r0
 80097ec:	428a      	cmp	r2, r1
 80097ee:	bf04      	itt	eq
 80097f0:	6811      	ldreq	r1, [r2, #0]
 80097f2:	6852      	ldreq	r2, [r2, #4]
 80097f4:	6062      	str	r2, [r4, #4]
 80097f6:	bf04      	itt	eq
 80097f8:	1809      	addeq	r1, r1, r0
 80097fa:	6021      	streq	r1, [r4, #0]
 80097fc:	605c      	str	r4, [r3, #4]
 80097fe:	e7c7      	b.n	8009790 <_free_r+0x24>
 8009800:	bd38      	pop	{r3, r4, r5, pc}
 8009802:	bf00      	nop
 8009804:	20000374 	.word	0x20000374

08009808 <_malloc_r>:
 8009808:	b570      	push	{r4, r5, r6, lr}
 800980a:	1ccd      	adds	r5, r1, #3
 800980c:	f025 0503 	bic.w	r5, r5, #3
 8009810:	3508      	adds	r5, #8
 8009812:	2d0c      	cmp	r5, #12
 8009814:	bf38      	it	cc
 8009816:	250c      	movcc	r5, #12
 8009818:	2d00      	cmp	r5, #0
 800981a:	4606      	mov	r6, r0
 800981c:	db01      	blt.n	8009822 <_malloc_r+0x1a>
 800981e:	42a9      	cmp	r1, r5
 8009820:	d903      	bls.n	800982a <_malloc_r+0x22>
 8009822:	230c      	movs	r3, #12
 8009824:	6033      	str	r3, [r6, #0]
 8009826:	2000      	movs	r0, #0
 8009828:	bd70      	pop	{r4, r5, r6, pc}
 800982a:	f001 fb32 	bl	800ae92 <__malloc_lock>
 800982e:	4a21      	ldr	r2, [pc, #132]	; (80098b4 <_malloc_r+0xac>)
 8009830:	6814      	ldr	r4, [r2, #0]
 8009832:	4621      	mov	r1, r4
 8009834:	b991      	cbnz	r1, 800985c <_malloc_r+0x54>
 8009836:	4c20      	ldr	r4, [pc, #128]	; (80098b8 <_malloc_r+0xb0>)
 8009838:	6823      	ldr	r3, [r4, #0]
 800983a:	b91b      	cbnz	r3, 8009844 <_malloc_r+0x3c>
 800983c:	4630      	mov	r0, r6
 800983e:	f000 fc99 	bl	800a174 <_sbrk_r>
 8009842:	6020      	str	r0, [r4, #0]
 8009844:	4629      	mov	r1, r5
 8009846:	4630      	mov	r0, r6
 8009848:	f000 fc94 	bl	800a174 <_sbrk_r>
 800984c:	1c43      	adds	r3, r0, #1
 800984e:	d124      	bne.n	800989a <_malloc_r+0x92>
 8009850:	230c      	movs	r3, #12
 8009852:	6033      	str	r3, [r6, #0]
 8009854:	4630      	mov	r0, r6
 8009856:	f001 fb1d 	bl	800ae94 <__malloc_unlock>
 800985a:	e7e4      	b.n	8009826 <_malloc_r+0x1e>
 800985c:	680b      	ldr	r3, [r1, #0]
 800985e:	1b5b      	subs	r3, r3, r5
 8009860:	d418      	bmi.n	8009894 <_malloc_r+0x8c>
 8009862:	2b0b      	cmp	r3, #11
 8009864:	d90f      	bls.n	8009886 <_malloc_r+0x7e>
 8009866:	600b      	str	r3, [r1, #0]
 8009868:	50cd      	str	r5, [r1, r3]
 800986a:	18cc      	adds	r4, r1, r3
 800986c:	4630      	mov	r0, r6
 800986e:	f001 fb11 	bl	800ae94 <__malloc_unlock>
 8009872:	f104 000b 	add.w	r0, r4, #11
 8009876:	1d23      	adds	r3, r4, #4
 8009878:	f020 0007 	bic.w	r0, r0, #7
 800987c:	1ac3      	subs	r3, r0, r3
 800987e:	d0d3      	beq.n	8009828 <_malloc_r+0x20>
 8009880:	425a      	negs	r2, r3
 8009882:	50e2      	str	r2, [r4, r3]
 8009884:	e7d0      	b.n	8009828 <_malloc_r+0x20>
 8009886:	428c      	cmp	r4, r1
 8009888:	684b      	ldr	r3, [r1, #4]
 800988a:	bf16      	itet	ne
 800988c:	6063      	strne	r3, [r4, #4]
 800988e:	6013      	streq	r3, [r2, #0]
 8009890:	460c      	movne	r4, r1
 8009892:	e7eb      	b.n	800986c <_malloc_r+0x64>
 8009894:	460c      	mov	r4, r1
 8009896:	6849      	ldr	r1, [r1, #4]
 8009898:	e7cc      	b.n	8009834 <_malloc_r+0x2c>
 800989a:	1cc4      	adds	r4, r0, #3
 800989c:	f024 0403 	bic.w	r4, r4, #3
 80098a0:	42a0      	cmp	r0, r4
 80098a2:	d005      	beq.n	80098b0 <_malloc_r+0xa8>
 80098a4:	1a21      	subs	r1, r4, r0
 80098a6:	4630      	mov	r0, r6
 80098a8:	f000 fc64 	bl	800a174 <_sbrk_r>
 80098ac:	3001      	adds	r0, #1
 80098ae:	d0cf      	beq.n	8009850 <_malloc_r+0x48>
 80098b0:	6025      	str	r5, [r4, #0]
 80098b2:	e7db      	b.n	800986c <_malloc_r+0x64>
 80098b4:	20000374 	.word	0x20000374
 80098b8:	20000378 	.word	0x20000378

080098bc <__cvt>:
 80098bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098c0:	ec55 4b10 	vmov	r4, r5, d0
 80098c4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80098c6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80098ca:	2d00      	cmp	r5, #0
 80098cc:	460e      	mov	r6, r1
 80098ce:	4691      	mov	r9, r2
 80098d0:	4619      	mov	r1, r3
 80098d2:	bfb8      	it	lt
 80098d4:	4622      	movlt	r2, r4
 80098d6:	462b      	mov	r3, r5
 80098d8:	f027 0720 	bic.w	r7, r7, #32
 80098dc:	bfbb      	ittet	lt
 80098de:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80098e2:	461d      	movlt	r5, r3
 80098e4:	2300      	movge	r3, #0
 80098e6:	232d      	movlt	r3, #45	; 0x2d
 80098e8:	bfb8      	it	lt
 80098ea:	4614      	movlt	r4, r2
 80098ec:	2f46      	cmp	r7, #70	; 0x46
 80098ee:	700b      	strb	r3, [r1, #0]
 80098f0:	d004      	beq.n	80098fc <__cvt+0x40>
 80098f2:	2f45      	cmp	r7, #69	; 0x45
 80098f4:	d100      	bne.n	80098f8 <__cvt+0x3c>
 80098f6:	3601      	adds	r6, #1
 80098f8:	2102      	movs	r1, #2
 80098fa:	e000      	b.n	80098fe <__cvt+0x42>
 80098fc:	2103      	movs	r1, #3
 80098fe:	ab03      	add	r3, sp, #12
 8009900:	9301      	str	r3, [sp, #4]
 8009902:	ab02      	add	r3, sp, #8
 8009904:	9300      	str	r3, [sp, #0]
 8009906:	4632      	mov	r2, r6
 8009908:	4653      	mov	r3, sl
 800990a:	ec45 4b10 	vmov	d0, r4, r5
 800990e:	f000 fcef 	bl	800a2f0 <_dtoa_r>
 8009912:	2f47      	cmp	r7, #71	; 0x47
 8009914:	4680      	mov	r8, r0
 8009916:	d102      	bne.n	800991e <__cvt+0x62>
 8009918:	f019 0f01 	tst.w	r9, #1
 800991c:	d026      	beq.n	800996c <__cvt+0xb0>
 800991e:	2f46      	cmp	r7, #70	; 0x46
 8009920:	eb08 0906 	add.w	r9, r8, r6
 8009924:	d111      	bne.n	800994a <__cvt+0x8e>
 8009926:	f898 3000 	ldrb.w	r3, [r8]
 800992a:	2b30      	cmp	r3, #48	; 0x30
 800992c:	d10a      	bne.n	8009944 <__cvt+0x88>
 800992e:	2200      	movs	r2, #0
 8009930:	2300      	movs	r3, #0
 8009932:	4620      	mov	r0, r4
 8009934:	4629      	mov	r1, r5
 8009936:	f7f7 f8c7 	bl	8000ac8 <__aeabi_dcmpeq>
 800993a:	b918      	cbnz	r0, 8009944 <__cvt+0x88>
 800993c:	f1c6 0601 	rsb	r6, r6, #1
 8009940:	f8ca 6000 	str.w	r6, [sl]
 8009944:	f8da 3000 	ldr.w	r3, [sl]
 8009948:	4499      	add	r9, r3
 800994a:	2200      	movs	r2, #0
 800994c:	2300      	movs	r3, #0
 800994e:	4620      	mov	r0, r4
 8009950:	4629      	mov	r1, r5
 8009952:	f7f7 f8b9 	bl	8000ac8 <__aeabi_dcmpeq>
 8009956:	b938      	cbnz	r0, 8009968 <__cvt+0xac>
 8009958:	2230      	movs	r2, #48	; 0x30
 800995a:	9b03      	ldr	r3, [sp, #12]
 800995c:	454b      	cmp	r3, r9
 800995e:	d205      	bcs.n	800996c <__cvt+0xb0>
 8009960:	1c59      	adds	r1, r3, #1
 8009962:	9103      	str	r1, [sp, #12]
 8009964:	701a      	strb	r2, [r3, #0]
 8009966:	e7f8      	b.n	800995a <__cvt+0x9e>
 8009968:	f8cd 900c 	str.w	r9, [sp, #12]
 800996c:	9b03      	ldr	r3, [sp, #12]
 800996e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009970:	eba3 0308 	sub.w	r3, r3, r8
 8009974:	4640      	mov	r0, r8
 8009976:	6013      	str	r3, [r2, #0]
 8009978:	b004      	add	sp, #16
 800997a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800997e <__exponent>:
 800997e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009980:	2900      	cmp	r1, #0
 8009982:	4604      	mov	r4, r0
 8009984:	bfba      	itte	lt
 8009986:	4249      	neglt	r1, r1
 8009988:	232d      	movlt	r3, #45	; 0x2d
 800998a:	232b      	movge	r3, #43	; 0x2b
 800998c:	2909      	cmp	r1, #9
 800998e:	f804 2b02 	strb.w	r2, [r4], #2
 8009992:	7043      	strb	r3, [r0, #1]
 8009994:	dd20      	ble.n	80099d8 <__exponent+0x5a>
 8009996:	f10d 0307 	add.w	r3, sp, #7
 800999a:	461f      	mov	r7, r3
 800999c:	260a      	movs	r6, #10
 800999e:	fb91 f5f6 	sdiv	r5, r1, r6
 80099a2:	fb06 1115 	mls	r1, r6, r5, r1
 80099a6:	3130      	adds	r1, #48	; 0x30
 80099a8:	2d09      	cmp	r5, #9
 80099aa:	f803 1c01 	strb.w	r1, [r3, #-1]
 80099ae:	f103 32ff 	add.w	r2, r3, #4294967295
 80099b2:	4629      	mov	r1, r5
 80099b4:	dc09      	bgt.n	80099ca <__exponent+0x4c>
 80099b6:	3130      	adds	r1, #48	; 0x30
 80099b8:	3b02      	subs	r3, #2
 80099ba:	f802 1c01 	strb.w	r1, [r2, #-1]
 80099be:	42bb      	cmp	r3, r7
 80099c0:	4622      	mov	r2, r4
 80099c2:	d304      	bcc.n	80099ce <__exponent+0x50>
 80099c4:	1a10      	subs	r0, r2, r0
 80099c6:	b003      	add	sp, #12
 80099c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099ca:	4613      	mov	r3, r2
 80099cc:	e7e7      	b.n	800999e <__exponent+0x20>
 80099ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099d2:	f804 2b01 	strb.w	r2, [r4], #1
 80099d6:	e7f2      	b.n	80099be <__exponent+0x40>
 80099d8:	2330      	movs	r3, #48	; 0x30
 80099da:	4419      	add	r1, r3
 80099dc:	7083      	strb	r3, [r0, #2]
 80099de:	1d02      	adds	r2, r0, #4
 80099e0:	70c1      	strb	r1, [r0, #3]
 80099e2:	e7ef      	b.n	80099c4 <__exponent+0x46>

080099e4 <_printf_float>:
 80099e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099e8:	b08d      	sub	sp, #52	; 0x34
 80099ea:	460c      	mov	r4, r1
 80099ec:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80099f0:	4616      	mov	r6, r2
 80099f2:	461f      	mov	r7, r3
 80099f4:	4605      	mov	r5, r0
 80099f6:	f001 fa33 	bl	800ae60 <_localeconv_r>
 80099fa:	6803      	ldr	r3, [r0, #0]
 80099fc:	9304      	str	r3, [sp, #16]
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7f6 fbe6 	bl	80001d0 <strlen>
 8009a04:	2300      	movs	r3, #0
 8009a06:	930a      	str	r3, [sp, #40]	; 0x28
 8009a08:	f8d8 3000 	ldr.w	r3, [r8]
 8009a0c:	9005      	str	r0, [sp, #20]
 8009a0e:	3307      	adds	r3, #7
 8009a10:	f023 0307 	bic.w	r3, r3, #7
 8009a14:	f103 0208 	add.w	r2, r3, #8
 8009a18:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009a1c:	f8d4 b000 	ldr.w	fp, [r4]
 8009a20:	f8c8 2000 	str.w	r2, [r8]
 8009a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a28:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009a2c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009a30:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009a34:	9307      	str	r3, [sp, #28]
 8009a36:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8009a3e:	4ba7      	ldr	r3, [pc, #668]	; (8009cdc <_printf_float+0x2f8>)
 8009a40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a44:	f7f7 f872 	bl	8000b2c <__aeabi_dcmpun>
 8009a48:	bb70      	cbnz	r0, 8009aa8 <_printf_float+0xc4>
 8009a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8009a4e:	4ba3      	ldr	r3, [pc, #652]	; (8009cdc <_printf_float+0x2f8>)
 8009a50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a54:	f7f7 f84c 	bl	8000af0 <__aeabi_dcmple>
 8009a58:	bb30      	cbnz	r0, 8009aa8 <_printf_float+0xc4>
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	4640      	mov	r0, r8
 8009a60:	4649      	mov	r1, r9
 8009a62:	f7f7 f83b 	bl	8000adc <__aeabi_dcmplt>
 8009a66:	b110      	cbz	r0, 8009a6e <_printf_float+0x8a>
 8009a68:	232d      	movs	r3, #45	; 0x2d
 8009a6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a6e:	4a9c      	ldr	r2, [pc, #624]	; (8009ce0 <_printf_float+0x2fc>)
 8009a70:	4b9c      	ldr	r3, [pc, #624]	; (8009ce4 <_printf_float+0x300>)
 8009a72:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009a76:	bf8c      	ite	hi
 8009a78:	4690      	movhi	r8, r2
 8009a7a:	4698      	movls	r8, r3
 8009a7c:	2303      	movs	r3, #3
 8009a7e:	f02b 0204 	bic.w	r2, fp, #4
 8009a82:	6123      	str	r3, [r4, #16]
 8009a84:	6022      	str	r2, [r4, #0]
 8009a86:	f04f 0900 	mov.w	r9, #0
 8009a8a:	9700      	str	r7, [sp, #0]
 8009a8c:	4633      	mov	r3, r6
 8009a8e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009a90:	4621      	mov	r1, r4
 8009a92:	4628      	mov	r0, r5
 8009a94:	f000 f9e6 	bl	8009e64 <_printf_common>
 8009a98:	3001      	adds	r0, #1
 8009a9a:	f040 808d 	bne.w	8009bb8 <_printf_float+0x1d4>
 8009a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8009aa2:	b00d      	add	sp, #52	; 0x34
 8009aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aa8:	4642      	mov	r2, r8
 8009aaa:	464b      	mov	r3, r9
 8009aac:	4640      	mov	r0, r8
 8009aae:	4649      	mov	r1, r9
 8009ab0:	f7f7 f83c 	bl	8000b2c <__aeabi_dcmpun>
 8009ab4:	b110      	cbz	r0, 8009abc <_printf_float+0xd8>
 8009ab6:	4a8c      	ldr	r2, [pc, #560]	; (8009ce8 <_printf_float+0x304>)
 8009ab8:	4b8c      	ldr	r3, [pc, #560]	; (8009cec <_printf_float+0x308>)
 8009aba:	e7da      	b.n	8009a72 <_printf_float+0x8e>
 8009abc:	6861      	ldr	r1, [r4, #4]
 8009abe:	1c4b      	adds	r3, r1, #1
 8009ac0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009ac4:	a80a      	add	r0, sp, #40	; 0x28
 8009ac6:	d13e      	bne.n	8009b46 <_printf_float+0x162>
 8009ac8:	2306      	movs	r3, #6
 8009aca:	6063      	str	r3, [r4, #4]
 8009acc:	2300      	movs	r3, #0
 8009ace:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009ad2:	ab09      	add	r3, sp, #36	; 0x24
 8009ad4:	9300      	str	r3, [sp, #0]
 8009ad6:	ec49 8b10 	vmov	d0, r8, r9
 8009ada:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009ade:	6022      	str	r2, [r4, #0]
 8009ae0:	f8cd a004 	str.w	sl, [sp, #4]
 8009ae4:	6861      	ldr	r1, [r4, #4]
 8009ae6:	4628      	mov	r0, r5
 8009ae8:	f7ff fee8 	bl	80098bc <__cvt>
 8009aec:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009af0:	2b47      	cmp	r3, #71	; 0x47
 8009af2:	4680      	mov	r8, r0
 8009af4:	d109      	bne.n	8009b0a <_printf_float+0x126>
 8009af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009af8:	1cd8      	adds	r0, r3, #3
 8009afa:	db02      	blt.n	8009b02 <_printf_float+0x11e>
 8009afc:	6862      	ldr	r2, [r4, #4]
 8009afe:	4293      	cmp	r3, r2
 8009b00:	dd47      	ble.n	8009b92 <_printf_float+0x1ae>
 8009b02:	f1aa 0a02 	sub.w	sl, sl, #2
 8009b06:	fa5f fa8a 	uxtb.w	sl, sl
 8009b0a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009b0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b10:	d824      	bhi.n	8009b5c <_printf_float+0x178>
 8009b12:	3901      	subs	r1, #1
 8009b14:	4652      	mov	r2, sl
 8009b16:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009b1a:	9109      	str	r1, [sp, #36]	; 0x24
 8009b1c:	f7ff ff2f 	bl	800997e <__exponent>
 8009b20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b22:	1813      	adds	r3, r2, r0
 8009b24:	2a01      	cmp	r2, #1
 8009b26:	4681      	mov	r9, r0
 8009b28:	6123      	str	r3, [r4, #16]
 8009b2a:	dc02      	bgt.n	8009b32 <_printf_float+0x14e>
 8009b2c:	6822      	ldr	r2, [r4, #0]
 8009b2e:	07d1      	lsls	r1, r2, #31
 8009b30:	d501      	bpl.n	8009b36 <_printf_float+0x152>
 8009b32:	3301      	adds	r3, #1
 8009b34:	6123      	str	r3, [r4, #16]
 8009b36:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d0a5      	beq.n	8009a8a <_printf_float+0xa6>
 8009b3e:	232d      	movs	r3, #45	; 0x2d
 8009b40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b44:	e7a1      	b.n	8009a8a <_printf_float+0xa6>
 8009b46:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8009b4a:	f000 8177 	beq.w	8009e3c <_printf_float+0x458>
 8009b4e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009b52:	d1bb      	bne.n	8009acc <_printf_float+0xe8>
 8009b54:	2900      	cmp	r1, #0
 8009b56:	d1b9      	bne.n	8009acc <_printf_float+0xe8>
 8009b58:	2301      	movs	r3, #1
 8009b5a:	e7b6      	b.n	8009aca <_printf_float+0xe6>
 8009b5c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8009b60:	d119      	bne.n	8009b96 <_printf_float+0x1b2>
 8009b62:	2900      	cmp	r1, #0
 8009b64:	6863      	ldr	r3, [r4, #4]
 8009b66:	dd0c      	ble.n	8009b82 <_printf_float+0x19e>
 8009b68:	6121      	str	r1, [r4, #16]
 8009b6a:	b913      	cbnz	r3, 8009b72 <_printf_float+0x18e>
 8009b6c:	6822      	ldr	r2, [r4, #0]
 8009b6e:	07d2      	lsls	r2, r2, #31
 8009b70:	d502      	bpl.n	8009b78 <_printf_float+0x194>
 8009b72:	3301      	adds	r3, #1
 8009b74:	440b      	add	r3, r1
 8009b76:	6123      	str	r3, [r4, #16]
 8009b78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b7a:	65a3      	str	r3, [r4, #88]	; 0x58
 8009b7c:	f04f 0900 	mov.w	r9, #0
 8009b80:	e7d9      	b.n	8009b36 <_printf_float+0x152>
 8009b82:	b913      	cbnz	r3, 8009b8a <_printf_float+0x1a6>
 8009b84:	6822      	ldr	r2, [r4, #0]
 8009b86:	07d0      	lsls	r0, r2, #31
 8009b88:	d501      	bpl.n	8009b8e <_printf_float+0x1aa>
 8009b8a:	3302      	adds	r3, #2
 8009b8c:	e7f3      	b.n	8009b76 <_printf_float+0x192>
 8009b8e:	2301      	movs	r3, #1
 8009b90:	e7f1      	b.n	8009b76 <_printf_float+0x192>
 8009b92:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8009b96:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	db05      	blt.n	8009baa <_printf_float+0x1c6>
 8009b9e:	6822      	ldr	r2, [r4, #0]
 8009ba0:	6123      	str	r3, [r4, #16]
 8009ba2:	07d1      	lsls	r1, r2, #31
 8009ba4:	d5e8      	bpl.n	8009b78 <_printf_float+0x194>
 8009ba6:	3301      	adds	r3, #1
 8009ba8:	e7e5      	b.n	8009b76 <_printf_float+0x192>
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	bfd4      	ite	le
 8009bae:	f1c3 0302 	rsble	r3, r3, #2
 8009bb2:	2301      	movgt	r3, #1
 8009bb4:	4413      	add	r3, r2
 8009bb6:	e7de      	b.n	8009b76 <_printf_float+0x192>
 8009bb8:	6823      	ldr	r3, [r4, #0]
 8009bba:	055a      	lsls	r2, r3, #21
 8009bbc:	d407      	bmi.n	8009bce <_printf_float+0x1ea>
 8009bbe:	6923      	ldr	r3, [r4, #16]
 8009bc0:	4642      	mov	r2, r8
 8009bc2:	4631      	mov	r1, r6
 8009bc4:	4628      	mov	r0, r5
 8009bc6:	47b8      	blx	r7
 8009bc8:	3001      	adds	r0, #1
 8009bca:	d12b      	bne.n	8009c24 <_printf_float+0x240>
 8009bcc:	e767      	b.n	8009a9e <_printf_float+0xba>
 8009bce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009bd2:	f240 80dc 	bls.w	8009d8e <_printf_float+0x3aa>
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	2300      	movs	r3, #0
 8009bda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009bde:	f7f6 ff73 	bl	8000ac8 <__aeabi_dcmpeq>
 8009be2:	2800      	cmp	r0, #0
 8009be4:	d033      	beq.n	8009c4e <_printf_float+0x26a>
 8009be6:	2301      	movs	r3, #1
 8009be8:	4a41      	ldr	r2, [pc, #260]	; (8009cf0 <_printf_float+0x30c>)
 8009bea:	4631      	mov	r1, r6
 8009bec:	4628      	mov	r0, r5
 8009bee:	47b8      	blx	r7
 8009bf0:	3001      	adds	r0, #1
 8009bf2:	f43f af54 	beq.w	8009a9e <_printf_float+0xba>
 8009bf6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	db02      	blt.n	8009c04 <_printf_float+0x220>
 8009bfe:	6823      	ldr	r3, [r4, #0]
 8009c00:	07d8      	lsls	r0, r3, #31
 8009c02:	d50f      	bpl.n	8009c24 <_printf_float+0x240>
 8009c04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c08:	4631      	mov	r1, r6
 8009c0a:	4628      	mov	r0, r5
 8009c0c:	47b8      	blx	r7
 8009c0e:	3001      	adds	r0, #1
 8009c10:	f43f af45 	beq.w	8009a9e <_printf_float+0xba>
 8009c14:	f04f 0800 	mov.w	r8, #0
 8009c18:	f104 091a 	add.w	r9, r4, #26
 8009c1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c1e:	3b01      	subs	r3, #1
 8009c20:	4543      	cmp	r3, r8
 8009c22:	dc09      	bgt.n	8009c38 <_printf_float+0x254>
 8009c24:	6823      	ldr	r3, [r4, #0]
 8009c26:	079b      	lsls	r3, r3, #30
 8009c28:	f100 8103 	bmi.w	8009e32 <_printf_float+0x44e>
 8009c2c:	68e0      	ldr	r0, [r4, #12]
 8009c2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c30:	4298      	cmp	r0, r3
 8009c32:	bfb8      	it	lt
 8009c34:	4618      	movlt	r0, r3
 8009c36:	e734      	b.n	8009aa2 <_printf_float+0xbe>
 8009c38:	2301      	movs	r3, #1
 8009c3a:	464a      	mov	r2, r9
 8009c3c:	4631      	mov	r1, r6
 8009c3e:	4628      	mov	r0, r5
 8009c40:	47b8      	blx	r7
 8009c42:	3001      	adds	r0, #1
 8009c44:	f43f af2b 	beq.w	8009a9e <_printf_float+0xba>
 8009c48:	f108 0801 	add.w	r8, r8, #1
 8009c4c:	e7e6      	b.n	8009c1c <_printf_float+0x238>
 8009c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	dc2b      	bgt.n	8009cac <_printf_float+0x2c8>
 8009c54:	2301      	movs	r3, #1
 8009c56:	4a26      	ldr	r2, [pc, #152]	; (8009cf0 <_printf_float+0x30c>)
 8009c58:	4631      	mov	r1, r6
 8009c5a:	4628      	mov	r0, r5
 8009c5c:	47b8      	blx	r7
 8009c5e:	3001      	adds	r0, #1
 8009c60:	f43f af1d 	beq.w	8009a9e <_printf_float+0xba>
 8009c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c66:	b923      	cbnz	r3, 8009c72 <_printf_float+0x28e>
 8009c68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c6a:	b913      	cbnz	r3, 8009c72 <_printf_float+0x28e>
 8009c6c:	6823      	ldr	r3, [r4, #0]
 8009c6e:	07d9      	lsls	r1, r3, #31
 8009c70:	d5d8      	bpl.n	8009c24 <_printf_float+0x240>
 8009c72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c76:	4631      	mov	r1, r6
 8009c78:	4628      	mov	r0, r5
 8009c7a:	47b8      	blx	r7
 8009c7c:	3001      	adds	r0, #1
 8009c7e:	f43f af0e 	beq.w	8009a9e <_printf_float+0xba>
 8009c82:	f04f 0900 	mov.w	r9, #0
 8009c86:	f104 0a1a 	add.w	sl, r4, #26
 8009c8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c8c:	425b      	negs	r3, r3
 8009c8e:	454b      	cmp	r3, r9
 8009c90:	dc01      	bgt.n	8009c96 <_printf_float+0x2b2>
 8009c92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c94:	e794      	b.n	8009bc0 <_printf_float+0x1dc>
 8009c96:	2301      	movs	r3, #1
 8009c98:	4652      	mov	r2, sl
 8009c9a:	4631      	mov	r1, r6
 8009c9c:	4628      	mov	r0, r5
 8009c9e:	47b8      	blx	r7
 8009ca0:	3001      	adds	r0, #1
 8009ca2:	f43f aefc 	beq.w	8009a9e <_printf_float+0xba>
 8009ca6:	f109 0901 	add.w	r9, r9, #1
 8009caa:	e7ee      	b.n	8009c8a <_printf_float+0x2a6>
 8009cac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009cae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009cb0:	429a      	cmp	r2, r3
 8009cb2:	bfa8      	it	ge
 8009cb4:	461a      	movge	r2, r3
 8009cb6:	2a00      	cmp	r2, #0
 8009cb8:	4691      	mov	r9, r2
 8009cba:	dd07      	ble.n	8009ccc <_printf_float+0x2e8>
 8009cbc:	4613      	mov	r3, r2
 8009cbe:	4631      	mov	r1, r6
 8009cc0:	4642      	mov	r2, r8
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	47b8      	blx	r7
 8009cc6:	3001      	adds	r0, #1
 8009cc8:	f43f aee9 	beq.w	8009a9e <_printf_float+0xba>
 8009ccc:	f104 031a 	add.w	r3, r4, #26
 8009cd0:	f04f 0b00 	mov.w	fp, #0
 8009cd4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cd8:	9306      	str	r3, [sp, #24]
 8009cda:	e015      	b.n	8009d08 <_printf_float+0x324>
 8009cdc:	7fefffff 	.word	0x7fefffff
 8009ce0:	0800b878 	.word	0x0800b878
 8009ce4:	0800b874 	.word	0x0800b874
 8009ce8:	0800b880 	.word	0x0800b880
 8009cec:	0800b87c 	.word	0x0800b87c
 8009cf0:	0800b884 	.word	0x0800b884
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	9a06      	ldr	r2, [sp, #24]
 8009cf8:	4631      	mov	r1, r6
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	47b8      	blx	r7
 8009cfe:	3001      	adds	r0, #1
 8009d00:	f43f aecd 	beq.w	8009a9e <_printf_float+0xba>
 8009d04:	f10b 0b01 	add.w	fp, fp, #1
 8009d08:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009d0c:	ebaa 0309 	sub.w	r3, sl, r9
 8009d10:	455b      	cmp	r3, fp
 8009d12:	dcef      	bgt.n	8009cf4 <_printf_float+0x310>
 8009d14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	44d0      	add	r8, sl
 8009d1c:	db15      	blt.n	8009d4a <_printf_float+0x366>
 8009d1e:	6823      	ldr	r3, [r4, #0]
 8009d20:	07da      	lsls	r2, r3, #31
 8009d22:	d412      	bmi.n	8009d4a <_printf_float+0x366>
 8009d24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d26:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d28:	eba3 020a 	sub.w	r2, r3, sl
 8009d2c:	eba3 0a01 	sub.w	sl, r3, r1
 8009d30:	4592      	cmp	sl, r2
 8009d32:	bfa8      	it	ge
 8009d34:	4692      	movge	sl, r2
 8009d36:	f1ba 0f00 	cmp.w	sl, #0
 8009d3a:	dc0e      	bgt.n	8009d5a <_printf_float+0x376>
 8009d3c:	f04f 0800 	mov.w	r8, #0
 8009d40:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009d44:	f104 091a 	add.w	r9, r4, #26
 8009d48:	e019      	b.n	8009d7e <_printf_float+0x39a>
 8009d4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d4e:	4631      	mov	r1, r6
 8009d50:	4628      	mov	r0, r5
 8009d52:	47b8      	blx	r7
 8009d54:	3001      	adds	r0, #1
 8009d56:	d1e5      	bne.n	8009d24 <_printf_float+0x340>
 8009d58:	e6a1      	b.n	8009a9e <_printf_float+0xba>
 8009d5a:	4653      	mov	r3, sl
 8009d5c:	4642      	mov	r2, r8
 8009d5e:	4631      	mov	r1, r6
 8009d60:	4628      	mov	r0, r5
 8009d62:	47b8      	blx	r7
 8009d64:	3001      	adds	r0, #1
 8009d66:	d1e9      	bne.n	8009d3c <_printf_float+0x358>
 8009d68:	e699      	b.n	8009a9e <_printf_float+0xba>
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	464a      	mov	r2, r9
 8009d6e:	4631      	mov	r1, r6
 8009d70:	4628      	mov	r0, r5
 8009d72:	47b8      	blx	r7
 8009d74:	3001      	adds	r0, #1
 8009d76:	f43f ae92 	beq.w	8009a9e <_printf_float+0xba>
 8009d7a:	f108 0801 	add.w	r8, r8, #1
 8009d7e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d82:	1a9b      	subs	r3, r3, r2
 8009d84:	eba3 030a 	sub.w	r3, r3, sl
 8009d88:	4543      	cmp	r3, r8
 8009d8a:	dcee      	bgt.n	8009d6a <_printf_float+0x386>
 8009d8c:	e74a      	b.n	8009c24 <_printf_float+0x240>
 8009d8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d90:	2a01      	cmp	r2, #1
 8009d92:	dc01      	bgt.n	8009d98 <_printf_float+0x3b4>
 8009d94:	07db      	lsls	r3, r3, #31
 8009d96:	d53a      	bpl.n	8009e0e <_printf_float+0x42a>
 8009d98:	2301      	movs	r3, #1
 8009d9a:	4642      	mov	r2, r8
 8009d9c:	4631      	mov	r1, r6
 8009d9e:	4628      	mov	r0, r5
 8009da0:	47b8      	blx	r7
 8009da2:	3001      	adds	r0, #1
 8009da4:	f43f ae7b 	beq.w	8009a9e <_printf_float+0xba>
 8009da8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dac:	4631      	mov	r1, r6
 8009dae:	4628      	mov	r0, r5
 8009db0:	47b8      	blx	r7
 8009db2:	3001      	adds	r0, #1
 8009db4:	f108 0801 	add.w	r8, r8, #1
 8009db8:	f43f ae71 	beq.w	8009a9e <_printf_float+0xba>
 8009dbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	f103 3aff 	add.w	sl, r3, #4294967295
 8009dc4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009dc8:	2300      	movs	r3, #0
 8009dca:	f7f6 fe7d 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dce:	b9c8      	cbnz	r0, 8009e04 <_printf_float+0x420>
 8009dd0:	4653      	mov	r3, sl
 8009dd2:	4642      	mov	r2, r8
 8009dd4:	4631      	mov	r1, r6
 8009dd6:	4628      	mov	r0, r5
 8009dd8:	47b8      	blx	r7
 8009dda:	3001      	adds	r0, #1
 8009ddc:	d10e      	bne.n	8009dfc <_printf_float+0x418>
 8009dde:	e65e      	b.n	8009a9e <_printf_float+0xba>
 8009de0:	2301      	movs	r3, #1
 8009de2:	4652      	mov	r2, sl
 8009de4:	4631      	mov	r1, r6
 8009de6:	4628      	mov	r0, r5
 8009de8:	47b8      	blx	r7
 8009dea:	3001      	adds	r0, #1
 8009dec:	f43f ae57 	beq.w	8009a9e <_printf_float+0xba>
 8009df0:	f108 0801 	add.w	r8, r8, #1
 8009df4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009df6:	3b01      	subs	r3, #1
 8009df8:	4543      	cmp	r3, r8
 8009dfa:	dcf1      	bgt.n	8009de0 <_printf_float+0x3fc>
 8009dfc:	464b      	mov	r3, r9
 8009dfe:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009e02:	e6de      	b.n	8009bc2 <_printf_float+0x1de>
 8009e04:	f04f 0800 	mov.w	r8, #0
 8009e08:	f104 0a1a 	add.w	sl, r4, #26
 8009e0c:	e7f2      	b.n	8009df4 <_printf_float+0x410>
 8009e0e:	2301      	movs	r3, #1
 8009e10:	e7df      	b.n	8009dd2 <_printf_float+0x3ee>
 8009e12:	2301      	movs	r3, #1
 8009e14:	464a      	mov	r2, r9
 8009e16:	4631      	mov	r1, r6
 8009e18:	4628      	mov	r0, r5
 8009e1a:	47b8      	blx	r7
 8009e1c:	3001      	adds	r0, #1
 8009e1e:	f43f ae3e 	beq.w	8009a9e <_printf_float+0xba>
 8009e22:	f108 0801 	add.w	r8, r8, #1
 8009e26:	68e3      	ldr	r3, [r4, #12]
 8009e28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009e2a:	1a9b      	subs	r3, r3, r2
 8009e2c:	4543      	cmp	r3, r8
 8009e2e:	dcf0      	bgt.n	8009e12 <_printf_float+0x42e>
 8009e30:	e6fc      	b.n	8009c2c <_printf_float+0x248>
 8009e32:	f04f 0800 	mov.w	r8, #0
 8009e36:	f104 0919 	add.w	r9, r4, #25
 8009e3a:	e7f4      	b.n	8009e26 <_printf_float+0x442>
 8009e3c:	2900      	cmp	r1, #0
 8009e3e:	f43f ae8b 	beq.w	8009b58 <_printf_float+0x174>
 8009e42:	2300      	movs	r3, #0
 8009e44:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009e48:	ab09      	add	r3, sp, #36	; 0x24
 8009e4a:	9300      	str	r3, [sp, #0]
 8009e4c:	ec49 8b10 	vmov	d0, r8, r9
 8009e50:	6022      	str	r2, [r4, #0]
 8009e52:	f8cd a004 	str.w	sl, [sp, #4]
 8009e56:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009e5a:	4628      	mov	r0, r5
 8009e5c:	f7ff fd2e 	bl	80098bc <__cvt>
 8009e60:	4680      	mov	r8, r0
 8009e62:	e648      	b.n	8009af6 <_printf_float+0x112>

08009e64 <_printf_common>:
 8009e64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e68:	4691      	mov	r9, r2
 8009e6a:	461f      	mov	r7, r3
 8009e6c:	688a      	ldr	r2, [r1, #8]
 8009e6e:	690b      	ldr	r3, [r1, #16]
 8009e70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e74:	4293      	cmp	r3, r2
 8009e76:	bfb8      	it	lt
 8009e78:	4613      	movlt	r3, r2
 8009e7a:	f8c9 3000 	str.w	r3, [r9]
 8009e7e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009e82:	4606      	mov	r6, r0
 8009e84:	460c      	mov	r4, r1
 8009e86:	b112      	cbz	r2, 8009e8e <_printf_common+0x2a>
 8009e88:	3301      	adds	r3, #1
 8009e8a:	f8c9 3000 	str.w	r3, [r9]
 8009e8e:	6823      	ldr	r3, [r4, #0]
 8009e90:	0699      	lsls	r1, r3, #26
 8009e92:	bf42      	ittt	mi
 8009e94:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009e98:	3302      	addmi	r3, #2
 8009e9a:	f8c9 3000 	strmi.w	r3, [r9]
 8009e9e:	6825      	ldr	r5, [r4, #0]
 8009ea0:	f015 0506 	ands.w	r5, r5, #6
 8009ea4:	d107      	bne.n	8009eb6 <_printf_common+0x52>
 8009ea6:	f104 0a19 	add.w	sl, r4, #25
 8009eaa:	68e3      	ldr	r3, [r4, #12]
 8009eac:	f8d9 2000 	ldr.w	r2, [r9]
 8009eb0:	1a9b      	subs	r3, r3, r2
 8009eb2:	42ab      	cmp	r3, r5
 8009eb4:	dc28      	bgt.n	8009f08 <_printf_common+0xa4>
 8009eb6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009eba:	6822      	ldr	r2, [r4, #0]
 8009ebc:	3300      	adds	r3, #0
 8009ebe:	bf18      	it	ne
 8009ec0:	2301      	movne	r3, #1
 8009ec2:	0692      	lsls	r2, r2, #26
 8009ec4:	d42d      	bmi.n	8009f22 <_printf_common+0xbe>
 8009ec6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009eca:	4639      	mov	r1, r7
 8009ecc:	4630      	mov	r0, r6
 8009ece:	47c0      	blx	r8
 8009ed0:	3001      	adds	r0, #1
 8009ed2:	d020      	beq.n	8009f16 <_printf_common+0xb2>
 8009ed4:	6823      	ldr	r3, [r4, #0]
 8009ed6:	68e5      	ldr	r5, [r4, #12]
 8009ed8:	f8d9 2000 	ldr.w	r2, [r9]
 8009edc:	f003 0306 	and.w	r3, r3, #6
 8009ee0:	2b04      	cmp	r3, #4
 8009ee2:	bf08      	it	eq
 8009ee4:	1aad      	subeq	r5, r5, r2
 8009ee6:	68a3      	ldr	r3, [r4, #8]
 8009ee8:	6922      	ldr	r2, [r4, #16]
 8009eea:	bf0c      	ite	eq
 8009eec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ef0:	2500      	movne	r5, #0
 8009ef2:	4293      	cmp	r3, r2
 8009ef4:	bfc4      	itt	gt
 8009ef6:	1a9b      	subgt	r3, r3, r2
 8009ef8:	18ed      	addgt	r5, r5, r3
 8009efa:	f04f 0900 	mov.w	r9, #0
 8009efe:	341a      	adds	r4, #26
 8009f00:	454d      	cmp	r5, r9
 8009f02:	d11a      	bne.n	8009f3a <_printf_common+0xd6>
 8009f04:	2000      	movs	r0, #0
 8009f06:	e008      	b.n	8009f1a <_printf_common+0xb6>
 8009f08:	2301      	movs	r3, #1
 8009f0a:	4652      	mov	r2, sl
 8009f0c:	4639      	mov	r1, r7
 8009f0e:	4630      	mov	r0, r6
 8009f10:	47c0      	blx	r8
 8009f12:	3001      	adds	r0, #1
 8009f14:	d103      	bne.n	8009f1e <_printf_common+0xba>
 8009f16:	f04f 30ff 	mov.w	r0, #4294967295
 8009f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f1e:	3501      	adds	r5, #1
 8009f20:	e7c3      	b.n	8009eaa <_printf_common+0x46>
 8009f22:	18e1      	adds	r1, r4, r3
 8009f24:	1c5a      	adds	r2, r3, #1
 8009f26:	2030      	movs	r0, #48	; 0x30
 8009f28:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009f2c:	4422      	add	r2, r4
 8009f2e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009f32:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009f36:	3302      	adds	r3, #2
 8009f38:	e7c5      	b.n	8009ec6 <_printf_common+0x62>
 8009f3a:	2301      	movs	r3, #1
 8009f3c:	4622      	mov	r2, r4
 8009f3e:	4639      	mov	r1, r7
 8009f40:	4630      	mov	r0, r6
 8009f42:	47c0      	blx	r8
 8009f44:	3001      	adds	r0, #1
 8009f46:	d0e6      	beq.n	8009f16 <_printf_common+0xb2>
 8009f48:	f109 0901 	add.w	r9, r9, #1
 8009f4c:	e7d8      	b.n	8009f00 <_printf_common+0x9c>
	...

08009f50 <_printf_i>:
 8009f50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009f54:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009f58:	460c      	mov	r4, r1
 8009f5a:	7e09      	ldrb	r1, [r1, #24]
 8009f5c:	b085      	sub	sp, #20
 8009f5e:	296e      	cmp	r1, #110	; 0x6e
 8009f60:	4617      	mov	r7, r2
 8009f62:	4606      	mov	r6, r0
 8009f64:	4698      	mov	r8, r3
 8009f66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f68:	f000 80b3 	beq.w	800a0d2 <_printf_i+0x182>
 8009f6c:	d822      	bhi.n	8009fb4 <_printf_i+0x64>
 8009f6e:	2963      	cmp	r1, #99	; 0x63
 8009f70:	d036      	beq.n	8009fe0 <_printf_i+0x90>
 8009f72:	d80a      	bhi.n	8009f8a <_printf_i+0x3a>
 8009f74:	2900      	cmp	r1, #0
 8009f76:	f000 80b9 	beq.w	800a0ec <_printf_i+0x19c>
 8009f7a:	2958      	cmp	r1, #88	; 0x58
 8009f7c:	f000 8083 	beq.w	800a086 <_printf_i+0x136>
 8009f80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f84:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009f88:	e032      	b.n	8009ff0 <_printf_i+0xa0>
 8009f8a:	2964      	cmp	r1, #100	; 0x64
 8009f8c:	d001      	beq.n	8009f92 <_printf_i+0x42>
 8009f8e:	2969      	cmp	r1, #105	; 0x69
 8009f90:	d1f6      	bne.n	8009f80 <_printf_i+0x30>
 8009f92:	6820      	ldr	r0, [r4, #0]
 8009f94:	6813      	ldr	r3, [r2, #0]
 8009f96:	0605      	lsls	r5, r0, #24
 8009f98:	f103 0104 	add.w	r1, r3, #4
 8009f9c:	d52a      	bpl.n	8009ff4 <_printf_i+0xa4>
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	6011      	str	r1, [r2, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	da03      	bge.n	8009fae <_printf_i+0x5e>
 8009fa6:	222d      	movs	r2, #45	; 0x2d
 8009fa8:	425b      	negs	r3, r3
 8009faa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009fae:	486f      	ldr	r0, [pc, #444]	; (800a16c <_printf_i+0x21c>)
 8009fb0:	220a      	movs	r2, #10
 8009fb2:	e039      	b.n	800a028 <_printf_i+0xd8>
 8009fb4:	2973      	cmp	r1, #115	; 0x73
 8009fb6:	f000 809d 	beq.w	800a0f4 <_printf_i+0x1a4>
 8009fba:	d808      	bhi.n	8009fce <_printf_i+0x7e>
 8009fbc:	296f      	cmp	r1, #111	; 0x6f
 8009fbe:	d020      	beq.n	800a002 <_printf_i+0xb2>
 8009fc0:	2970      	cmp	r1, #112	; 0x70
 8009fc2:	d1dd      	bne.n	8009f80 <_printf_i+0x30>
 8009fc4:	6823      	ldr	r3, [r4, #0]
 8009fc6:	f043 0320 	orr.w	r3, r3, #32
 8009fca:	6023      	str	r3, [r4, #0]
 8009fcc:	e003      	b.n	8009fd6 <_printf_i+0x86>
 8009fce:	2975      	cmp	r1, #117	; 0x75
 8009fd0:	d017      	beq.n	800a002 <_printf_i+0xb2>
 8009fd2:	2978      	cmp	r1, #120	; 0x78
 8009fd4:	d1d4      	bne.n	8009f80 <_printf_i+0x30>
 8009fd6:	2378      	movs	r3, #120	; 0x78
 8009fd8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009fdc:	4864      	ldr	r0, [pc, #400]	; (800a170 <_printf_i+0x220>)
 8009fde:	e055      	b.n	800a08c <_printf_i+0x13c>
 8009fe0:	6813      	ldr	r3, [r2, #0]
 8009fe2:	1d19      	adds	r1, r3, #4
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	6011      	str	r1, [r2, #0]
 8009fe8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009fec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	e08c      	b.n	800a10e <_printf_i+0x1be>
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	6011      	str	r1, [r2, #0]
 8009ff8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009ffc:	bf18      	it	ne
 8009ffe:	b21b      	sxthne	r3, r3
 800a000:	e7cf      	b.n	8009fa2 <_printf_i+0x52>
 800a002:	6813      	ldr	r3, [r2, #0]
 800a004:	6825      	ldr	r5, [r4, #0]
 800a006:	1d18      	adds	r0, r3, #4
 800a008:	6010      	str	r0, [r2, #0]
 800a00a:	0628      	lsls	r0, r5, #24
 800a00c:	d501      	bpl.n	800a012 <_printf_i+0xc2>
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	e002      	b.n	800a018 <_printf_i+0xc8>
 800a012:	0668      	lsls	r0, r5, #25
 800a014:	d5fb      	bpl.n	800a00e <_printf_i+0xbe>
 800a016:	881b      	ldrh	r3, [r3, #0]
 800a018:	4854      	ldr	r0, [pc, #336]	; (800a16c <_printf_i+0x21c>)
 800a01a:	296f      	cmp	r1, #111	; 0x6f
 800a01c:	bf14      	ite	ne
 800a01e:	220a      	movne	r2, #10
 800a020:	2208      	moveq	r2, #8
 800a022:	2100      	movs	r1, #0
 800a024:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a028:	6865      	ldr	r5, [r4, #4]
 800a02a:	60a5      	str	r5, [r4, #8]
 800a02c:	2d00      	cmp	r5, #0
 800a02e:	f2c0 8095 	blt.w	800a15c <_printf_i+0x20c>
 800a032:	6821      	ldr	r1, [r4, #0]
 800a034:	f021 0104 	bic.w	r1, r1, #4
 800a038:	6021      	str	r1, [r4, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d13d      	bne.n	800a0ba <_printf_i+0x16a>
 800a03e:	2d00      	cmp	r5, #0
 800a040:	f040 808e 	bne.w	800a160 <_printf_i+0x210>
 800a044:	4665      	mov	r5, ip
 800a046:	2a08      	cmp	r2, #8
 800a048:	d10b      	bne.n	800a062 <_printf_i+0x112>
 800a04a:	6823      	ldr	r3, [r4, #0]
 800a04c:	07db      	lsls	r3, r3, #31
 800a04e:	d508      	bpl.n	800a062 <_printf_i+0x112>
 800a050:	6923      	ldr	r3, [r4, #16]
 800a052:	6862      	ldr	r2, [r4, #4]
 800a054:	429a      	cmp	r2, r3
 800a056:	bfde      	ittt	le
 800a058:	2330      	movle	r3, #48	; 0x30
 800a05a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a05e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a062:	ebac 0305 	sub.w	r3, ip, r5
 800a066:	6123      	str	r3, [r4, #16]
 800a068:	f8cd 8000 	str.w	r8, [sp]
 800a06c:	463b      	mov	r3, r7
 800a06e:	aa03      	add	r2, sp, #12
 800a070:	4621      	mov	r1, r4
 800a072:	4630      	mov	r0, r6
 800a074:	f7ff fef6 	bl	8009e64 <_printf_common>
 800a078:	3001      	adds	r0, #1
 800a07a:	d14d      	bne.n	800a118 <_printf_i+0x1c8>
 800a07c:	f04f 30ff 	mov.w	r0, #4294967295
 800a080:	b005      	add	sp, #20
 800a082:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a086:	4839      	ldr	r0, [pc, #228]	; (800a16c <_printf_i+0x21c>)
 800a088:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a08c:	6813      	ldr	r3, [r2, #0]
 800a08e:	6821      	ldr	r1, [r4, #0]
 800a090:	1d1d      	adds	r5, r3, #4
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	6015      	str	r5, [r2, #0]
 800a096:	060a      	lsls	r2, r1, #24
 800a098:	d50b      	bpl.n	800a0b2 <_printf_i+0x162>
 800a09a:	07ca      	lsls	r2, r1, #31
 800a09c:	bf44      	itt	mi
 800a09e:	f041 0120 	orrmi.w	r1, r1, #32
 800a0a2:	6021      	strmi	r1, [r4, #0]
 800a0a4:	b91b      	cbnz	r3, 800a0ae <_printf_i+0x15e>
 800a0a6:	6822      	ldr	r2, [r4, #0]
 800a0a8:	f022 0220 	bic.w	r2, r2, #32
 800a0ac:	6022      	str	r2, [r4, #0]
 800a0ae:	2210      	movs	r2, #16
 800a0b0:	e7b7      	b.n	800a022 <_printf_i+0xd2>
 800a0b2:	064d      	lsls	r5, r1, #25
 800a0b4:	bf48      	it	mi
 800a0b6:	b29b      	uxthmi	r3, r3
 800a0b8:	e7ef      	b.n	800a09a <_printf_i+0x14a>
 800a0ba:	4665      	mov	r5, ip
 800a0bc:	fbb3 f1f2 	udiv	r1, r3, r2
 800a0c0:	fb02 3311 	mls	r3, r2, r1, r3
 800a0c4:	5cc3      	ldrb	r3, [r0, r3]
 800a0c6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a0ca:	460b      	mov	r3, r1
 800a0cc:	2900      	cmp	r1, #0
 800a0ce:	d1f5      	bne.n	800a0bc <_printf_i+0x16c>
 800a0d0:	e7b9      	b.n	800a046 <_printf_i+0xf6>
 800a0d2:	6813      	ldr	r3, [r2, #0]
 800a0d4:	6825      	ldr	r5, [r4, #0]
 800a0d6:	6961      	ldr	r1, [r4, #20]
 800a0d8:	1d18      	adds	r0, r3, #4
 800a0da:	6010      	str	r0, [r2, #0]
 800a0dc:	0628      	lsls	r0, r5, #24
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	d501      	bpl.n	800a0e6 <_printf_i+0x196>
 800a0e2:	6019      	str	r1, [r3, #0]
 800a0e4:	e002      	b.n	800a0ec <_printf_i+0x19c>
 800a0e6:	066a      	lsls	r2, r5, #25
 800a0e8:	d5fb      	bpl.n	800a0e2 <_printf_i+0x192>
 800a0ea:	8019      	strh	r1, [r3, #0]
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	6123      	str	r3, [r4, #16]
 800a0f0:	4665      	mov	r5, ip
 800a0f2:	e7b9      	b.n	800a068 <_printf_i+0x118>
 800a0f4:	6813      	ldr	r3, [r2, #0]
 800a0f6:	1d19      	adds	r1, r3, #4
 800a0f8:	6011      	str	r1, [r2, #0]
 800a0fa:	681d      	ldr	r5, [r3, #0]
 800a0fc:	6862      	ldr	r2, [r4, #4]
 800a0fe:	2100      	movs	r1, #0
 800a100:	4628      	mov	r0, r5
 800a102:	f7f6 f86d 	bl	80001e0 <memchr>
 800a106:	b108      	cbz	r0, 800a10c <_printf_i+0x1bc>
 800a108:	1b40      	subs	r0, r0, r5
 800a10a:	6060      	str	r0, [r4, #4]
 800a10c:	6863      	ldr	r3, [r4, #4]
 800a10e:	6123      	str	r3, [r4, #16]
 800a110:	2300      	movs	r3, #0
 800a112:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a116:	e7a7      	b.n	800a068 <_printf_i+0x118>
 800a118:	6923      	ldr	r3, [r4, #16]
 800a11a:	462a      	mov	r2, r5
 800a11c:	4639      	mov	r1, r7
 800a11e:	4630      	mov	r0, r6
 800a120:	47c0      	blx	r8
 800a122:	3001      	adds	r0, #1
 800a124:	d0aa      	beq.n	800a07c <_printf_i+0x12c>
 800a126:	6823      	ldr	r3, [r4, #0]
 800a128:	079b      	lsls	r3, r3, #30
 800a12a:	d413      	bmi.n	800a154 <_printf_i+0x204>
 800a12c:	68e0      	ldr	r0, [r4, #12]
 800a12e:	9b03      	ldr	r3, [sp, #12]
 800a130:	4298      	cmp	r0, r3
 800a132:	bfb8      	it	lt
 800a134:	4618      	movlt	r0, r3
 800a136:	e7a3      	b.n	800a080 <_printf_i+0x130>
 800a138:	2301      	movs	r3, #1
 800a13a:	464a      	mov	r2, r9
 800a13c:	4639      	mov	r1, r7
 800a13e:	4630      	mov	r0, r6
 800a140:	47c0      	blx	r8
 800a142:	3001      	adds	r0, #1
 800a144:	d09a      	beq.n	800a07c <_printf_i+0x12c>
 800a146:	3501      	adds	r5, #1
 800a148:	68e3      	ldr	r3, [r4, #12]
 800a14a:	9a03      	ldr	r2, [sp, #12]
 800a14c:	1a9b      	subs	r3, r3, r2
 800a14e:	42ab      	cmp	r3, r5
 800a150:	dcf2      	bgt.n	800a138 <_printf_i+0x1e8>
 800a152:	e7eb      	b.n	800a12c <_printf_i+0x1dc>
 800a154:	2500      	movs	r5, #0
 800a156:	f104 0919 	add.w	r9, r4, #25
 800a15a:	e7f5      	b.n	800a148 <_printf_i+0x1f8>
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d1ac      	bne.n	800a0ba <_printf_i+0x16a>
 800a160:	7803      	ldrb	r3, [r0, #0]
 800a162:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a166:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a16a:	e76c      	b.n	800a046 <_printf_i+0xf6>
 800a16c:	0800b886 	.word	0x0800b886
 800a170:	0800b897 	.word	0x0800b897

0800a174 <_sbrk_r>:
 800a174:	b538      	push	{r3, r4, r5, lr}
 800a176:	4c06      	ldr	r4, [pc, #24]	; (800a190 <_sbrk_r+0x1c>)
 800a178:	2300      	movs	r3, #0
 800a17a:	4605      	mov	r5, r0
 800a17c:	4608      	mov	r0, r1
 800a17e:	6023      	str	r3, [r4, #0]
 800a180:	f7f7 fd68 	bl	8001c54 <_sbrk>
 800a184:	1c43      	adds	r3, r0, #1
 800a186:	d102      	bne.n	800a18e <_sbrk_r+0x1a>
 800a188:	6823      	ldr	r3, [r4, #0]
 800a18a:	b103      	cbz	r3, 800a18e <_sbrk_r+0x1a>
 800a18c:	602b      	str	r3, [r5, #0]
 800a18e:	bd38      	pop	{r3, r4, r5, pc}
 800a190:	20001e70 	.word	0x20001e70

0800a194 <siprintf>:
 800a194:	b40e      	push	{r1, r2, r3}
 800a196:	b500      	push	{lr}
 800a198:	b09c      	sub	sp, #112	; 0x70
 800a19a:	ab1d      	add	r3, sp, #116	; 0x74
 800a19c:	9002      	str	r0, [sp, #8]
 800a19e:	9006      	str	r0, [sp, #24]
 800a1a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a1a4:	4809      	ldr	r0, [pc, #36]	; (800a1cc <siprintf+0x38>)
 800a1a6:	9107      	str	r1, [sp, #28]
 800a1a8:	9104      	str	r1, [sp, #16]
 800a1aa:	4909      	ldr	r1, [pc, #36]	; (800a1d0 <siprintf+0x3c>)
 800a1ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1b0:	9105      	str	r1, [sp, #20]
 800a1b2:	6800      	ldr	r0, [r0, #0]
 800a1b4:	9301      	str	r3, [sp, #4]
 800a1b6:	a902      	add	r1, sp, #8
 800a1b8:	f001 f9b0 	bl	800b51c <_svfiprintf_r>
 800a1bc:	9b02      	ldr	r3, [sp, #8]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	701a      	strb	r2, [r3, #0]
 800a1c2:	b01c      	add	sp, #112	; 0x70
 800a1c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a1c8:	b003      	add	sp, #12
 800a1ca:	4770      	bx	lr
 800a1cc:	20000180 	.word	0x20000180
 800a1d0:	ffff0208 	.word	0xffff0208

0800a1d4 <quorem>:
 800a1d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1d8:	6903      	ldr	r3, [r0, #16]
 800a1da:	690c      	ldr	r4, [r1, #16]
 800a1dc:	42a3      	cmp	r3, r4
 800a1de:	4680      	mov	r8, r0
 800a1e0:	f2c0 8082 	blt.w	800a2e8 <quorem+0x114>
 800a1e4:	3c01      	subs	r4, #1
 800a1e6:	f101 0714 	add.w	r7, r1, #20
 800a1ea:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a1ee:	f100 0614 	add.w	r6, r0, #20
 800a1f2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a1f6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a1fa:	eb06 030c 	add.w	r3, r6, ip
 800a1fe:	3501      	adds	r5, #1
 800a200:	eb07 090c 	add.w	r9, r7, ip
 800a204:	9301      	str	r3, [sp, #4]
 800a206:	fbb0 f5f5 	udiv	r5, r0, r5
 800a20a:	b395      	cbz	r5, 800a272 <quorem+0x9e>
 800a20c:	f04f 0a00 	mov.w	sl, #0
 800a210:	4638      	mov	r0, r7
 800a212:	46b6      	mov	lr, r6
 800a214:	46d3      	mov	fp, sl
 800a216:	f850 2b04 	ldr.w	r2, [r0], #4
 800a21a:	b293      	uxth	r3, r2
 800a21c:	fb05 a303 	mla	r3, r5, r3, sl
 800a220:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a224:	b29b      	uxth	r3, r3
 800a226:	ebab 0303 	sub.w	r3, fp, r3
 800a22a:	0c12      	lsrs	r2, r2, #16
 800a22c:	f8de b000 	ldr.w	fp, [lr]
 800a230:	fb05 a202 	mla	r2, r5, r2, sl
 800a234:	fa13 f38b 	uxtah	r3, r3, fp
 800a238:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a23c:	fa1f fb82 	uxth.w	fp, r2
 800a240:	f8de 2000 	ldr.w	r2, [lr]
 800a244:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a248:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a24c:	b29b      	uxth	r3, r3
 800a24e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a252:	4581      	cmp	r9, r0
 800a254:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a258:	f84e 3b04 	str.w	r3, [lr], #4
 800a25c:	d2db      	bcs.n	800a216 <quorem+0x42>
 800a25e:	f856 300c 	ldr.w	r3, [r6, ip]
 800a262:	b933      	cbnz	r3, 800a272 <quorem+0x9e>
 800a264:	9b01      	ldr	r3, [sp, #4]
 800a266:	3b04      	subs	r3, #4
 800a268:	429e      	cmp	r6, r3
 800a26a:	461a      	mov	r2, r3
 800a26c:	d330      	bcc.n	800a2d0 <quorem+0xfc>
 800a26e:	f8c8 4010 	str.w	r4, [r8, #16]
 800a272:	4640      	mov	r0, r8
 800a274:	f001 f824 	bl	800b2c0 <__mcmp>
 800a278:	2800      	cmp	r0, #0
 800a27a:	db25      	blt.n	800a2c8 <quorem+0xf4>
 800a27c:	3501      	adds	r5, #1
 800a27e:	4630      	mov	r0, r6
 800a280:	f04f 0c00 	mov.w	ip, #0
 800a284:	f857 2b04 	ldr.w	r2, [r7], #4
 800a288:	f8d0 e000 	ldr.w	lr, [r0]
 800a28c:	b293      	uxth	r3, r2
 800a28e:	ebac 0303 	sub.w	r3, ip, r3
 800a292:	0c12      	lsrs	r2, r2, #16
 800a294:	fa13 f38e 	uxtah	r3, r3, lr
 800a298:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a29c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a2a0:	b29b      	uxth	r3, r3
 800a2a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2a6:	45b9      	cmp	r9, r7
 800a2a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a2ac:	f840 3b04 	str.w	r3, [r0], #4
 800a2b0:	d2e8      	bcs.n	800a284 <quorem+0xb0>
 800a2b2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a2b6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a2ba:	b92a      	cbnz	r2, 800a2c8 <quorem+0xf4>
 800a2bc:	3b04      	subs	r3, #4
 800a2be:	429e      	cmp	r6, r3
 800a2c0:	461a      	mov	r2, r3
 800a2c2:	d30b      	bcc.n	800a2dc <quorem+0x108>
 800a2c4:	f8c8 4010 	str.w	r4, [r8, #16]
 800a2c8:	4628      	mov	r0, r5
 800a2ca:	b003      	add	sp, #12
 800a2cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2d0:	6812      	ldr	r2, [r2, #0]
 800a2d2:	3b04      	subs	r3, #4
 800a2d4:	2a00      	cmp	r2, #0
 800a2d6:	d1ca      	bne.n	800a26e <quorem+0x9a>
 800a2d8:	3c01      	subs	r4, #1
 800a2da:	e7c5      	b.n	800a268 <quorem+0x94>
 800a2dc:	6812      	ldr	r2, [r2, #0]
 800a2de:	3b04      	subs	r3, #4
 800a2e0:	2a00      	cmp	r2, #0
 800a2e2:	d1ef      	bne.n	800a2c4 <quorem+0xf0>
 800a2e4:	3c01      	subs	r4, #1
 800a2e6:	e7ea      	b.n	800a2be <quorem+0xea>
 800a2e8:	2000      	movs	r0, #0
 800a2ea:	e7ee      	b.n	800a2ca <quorem+0xf6>
 800a2ec:	0000      	movs	r0, r0
	...

0800a2f0 <_dtoa_r>:
 800a2f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2f4:	ec57 6b10 	vmov	r6, r7, d0
 800a2f8:	b097      	sub	sp, #92	; 0x5c
 800a2fa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a2fc:	9106      	str	r1, [sp, #24]
 800a2fe:	4604      	mov	r4, r0
 800a300:	920b      	str	r2, [sp, #44]	; 0x2c
 800a302:	9312      	str	r3, [sp, #72]	; 0x48
 800a304:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a308:	e9cd 6700 	strd	r6, r7, [sp]
 800a30c:	b93d      	cbnz	r5, 800a31e <_dtoa_r+0x2e>
 800a30e:	2010      	movs	r0, #16
 800a310:	f7ff fa14 	bl	800973c <malloc>
 800a314:	6260      	str	r0, [r4, #36]	; 0x24
 800a316:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a31a:	6005      	str	r5, [r0, #0]
 800a31c:	60c5      	str	r5, [r0, #12]
 800a31e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a320:	6819      	ldr	r1, [r3, #0]
 800a322:	b151      	cbz	r1, 800a33a <_dtoa_r+0x4a>
 800a324:	685a      	ldr	r2, [r3, #4]
 800a326:	604a      	str	r2, [r1, #4]
 800a328:	2301      	movs	r3, #1
 800a32a:	4093      	lsls	r3, r2
 800a32c:	608b      	str	r3, [r1, #8]
 800a32e:	4620      	mov	r0, r4
 800a330:	f000 fde5 	bl	800aefe <_Bfree>
 800a334:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a336:	2200      	movs	r2, #0
 800a338:	601a      	str	r2, [r3, #0]
 800a33a:	1e3b      	subs	r3, r7, #0
 800a33c:	bfbb      	ittet	lt
 800a33e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a342:	9301      	strlt	r3, [sp, #4]
 800a344:	2300      	movge	r3, #0
 800a346:	2201      	movlt	r2, #1
 800a348:	bfac      	ite	ge
 800a34a:	f8c8 3000 	strge.w	r3, [r8]
 800a34e:	f8c8 2000 	strlt.w	r2, [r8]
 800a352:	4baf      	ldr	r3, [pc, #700]	; (800a610 <_dtoa_r+0x320>)
 800a354:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a358:	ea33 0308 	bics.w	r3, r3, r8
 800a35c:	d114      	bne.n	800a388 <_dtoa_r+0x98>
 800a35e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a360:	f242 730f 	movw	r3, #9999	; 0x270f
 800a364:	6013      	str	r3, [r2, #0]
 800a366:	9b00      	ldr	r3, [sp, #0]
 800a368:	b923      	cbnz	r3, 800a374 <_dtoa_r+0x84>
 800a36a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a36e:	2800      	cmp	r0, #0
 800a370:	f000 8542 	beq.w	800adf8 <_dtoa_r+0xb08>
 800a374:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a376:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a624 <_dtoa_r+0x334>
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	f000 8544 	beq.w	800ae08 <_dtoa_r+0xb18>
 800a380:	f10b 0303 	add.w	r3, fp, #3
 800a384:	f000 bd3e 	b.w	800ae04 <_dtoa_r+0xb14>
 800a388:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a38c:	2200      	movs	r2, #0
 800a38e:	2300      	movs	r3, #0
 800a390:	4630      	mov	r0, r6
 800a392:	4639      	mov	r1, r7
 800a394:	f7f6 fb98 	bl	8000ac8 <__aeabi_dcmpeq>
 800a398:	4681      	mov	r9, r0
 800a39a:	b168      	cbz	r0, 800a3b8 <_dtoa_r+0xc8>
 800a39c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a39e:	2301      	movs	r3, #1
 800a3a0:	6013      	str	r3, [r2, #0]
 800a3a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	f000 8524 	beq.w	800adf2 <_dtoa_r+0xb02>
 800a3aa:	4b9a      	ldr	r3, [pc, #616]	; (800a614 <_dtoa_r+0x324>)
 800a3ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a3ae:	f103 3bff 	add.w	fp, r3, #4294967295
 800a3b2:	6013      	str	r3, [r2, #0]
 800a3b4:	f000 bd28 	b.w	800ae08 <_dtoa_r+0xb18>
 800a3b8:	aa14      	add	r2, sp, #80	; 0x50
 800a3ba:	a915      	add	r1, sp, #84	; 0x54
 800a3bc:	ec47 6b10 	vmov	d0, r6, r7
 800a3c0:	4620      	mov	r0, r4
 800a3c2:	f000 fff4 	bl	800b3ae <__d2b>
 800a3c6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a3ca:	9004      	str	r0, [sp, #16]
 800a3cc:	2d00      	cmp	r5, #0
 800a3ce:	d07c      	beq.n	800a4ca <_dtoa_r+0x1da>
 800a3d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a3d4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a3d8:	46b2      	mov	sl, r6
 800a3da:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a3de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a3e2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	4b8b      	ldr	r3, [pc, #556]	; (800a618 <_dtoa_r+0x328>)
 800a3ea:	4650      	mov	r0, sl
 800a3ec:	4659      	mov	r1, fp
 800a3ee:	f7f5 ff4b 	bl	8000288 <__aeabi_dsub>
 800a3f2:	a381      	add	r3, pc, #516	; (adr r3, 800a5f8 <_dtoa_r+0x308>)
 800a3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f8:	f7f6 f8fe 	bl	80005f8 <__aeabi_dmul>
 800a3fc:	a380      	add	r3, pc, #512	; (adr r3, 800a600 <_dtoa_r+0x310>)
 800a3fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a402:	f7f5 ff43 	bl	800028c <__adddf3>
 800a406:	4606      	mov	r6, r0
 800a408:	4628      	mov	r0, r5
 800a40a:	460f      	mov	r7, r1
 800a40c:	f7f6 f88a 	bl	8000524 <__aeabi_i2d>
 800a410:	a37d      	add	r3, pc, #500	; (adr r3, 800a608 <_dtoa_r+0x318>)
 800a412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a416:	f7f6 f8ef 	bl	80005f8 <__aeabi_dmul>
 800a41a:	4602      	mov	r2, r0
 800a41c:	460b      	mov	r3, r1
 800a41e:	4630      	mov	r0, r6
 800a420:	4639      	mov	r1, r7
 800a422:	f7f5 ff33 	bl	800028c <__adddf3>
 800a426:	4606      	mov	r6, r0
 800a428:	460f      	mov	r7, r1
 800a42a:	f7f6 fb95 	bl	8000b58 <__aeabi_d2iz>
 800a42e:	2200      	movs	r2, #0
 800a430:	4682      	mov	sl, r0
 800a432:	2300      	movs	r3, #0
 800a434:	4630      	mov	r0, r6
 800a436:	4639      	mov	r1, r7
 800a438:	f7f6 fb50 	bl	8000adc <__aeabi_dcmplt>
 800a43c:	b148      	cbz	r0, 800a452 <_dtoa_r+0x162>
 800a43e:	4650      	mov	r0, sl
 800a440:	f7f6 f870 	bl	8000524 <__aeabi_i2d>
 800a444:	4632      	mov	r2, r6
 800a446:	463b      	mov	r3, r7
 800a448:	f7f6 fb3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a44c:	b908      	cbnz	r0, 800a452 <_dtoa_r+0x162>
 800a44e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a452:	f1ba 0f16 	cmp.w	sl, #22
 800a456:	d859      	bhi.n	800a50c <_dtoa_r+0x21c>
 800a458:	4970      	ldr	r1, [pc, #448]	; (800a61c <_dtoa_r+0x32c>)
 800a45a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a45e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a462:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a466:	f7f6 fb57 	bl	8000b18 <__aeabi_dcmpgt>
 800a46a:	2800      	cmp	r0, #0
 800a46c:	d050      	beq.n	800a510 <_dtoa_r+0x220>
 800a46e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a472:	2300      	movs	r3, #0
 800a474:	930f      	str	r3, [sp, #60]	; 0x3c
 800a476:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a478:	1b5d      	subs	r5, r3, r5
 800a47a:	f1b5 0801 	subs.w	r8, r5, #1
 800a47e:	bf49      	itett	mi
 800a480:	f1c5 0301 	rsbmi	r3, r5, #1
 800a484:	2300      	movpl	r3, #0
 800a486:	9305      	strmi	r3, [sp, #20]
 800a488:	f04f 0800 	movmi.w	r8, #0
 800a48c:	bf58      	it	pl
 800a48e:	9305      	strpl	r3, [sp, #20]
 800a490:	f1ba 0f00 	cmp.w	sl, #0
 800a494:	db3e      	blt.n	800a514 <_dtoa_r+0x224>
 800a496:	2300      	movs	r3, #0
 800a498:	44d0      	add	r8, sl
 800a49a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a49e:	9307      	str	r3, [sp, #28]
 800a4a0:	9b06      	ldr	r3, [sp, #24]
 800a4a2:	2b09      	cmp	r3, #9
 800a4a4:	f200 8090 	bhi.w	800a5c8 <_dtoa_r+0x2d8>
 800a4a8:	2b05      	cmp	r3, #5
 800a4aa:	bfc4      	itt	gt
 800a4ac:	3b04      	subgt	r3, #4
 800a4ae:	9306      	strgt	r3, [sp, #24]
 800a4b0:	9b06      	ldr	r3, [sp, #24]
 800a4b2:	f1a3 0302 	sub.w	r3, r3, #2
 800a4b6:	bfcc      	ite	gt
 800a4b8:	2500      	movgt	r5, #0
 800a4ba:	2501      	movle	r5, #1
 800a4bc:	2b03      	cmp	r3, #3
 800a4be:	f200 808f 	bhi.w	800a5e0 <_dtoa_r+0x2f0>
 800a4c2:	e8df f003 	tbb	[pc, r3]
 800a4c6:	7f7d      	.short	0x7f7d
 800a4c8:	7131      	.short	0x7131
 800a4ca:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a4ce:	441d      	add	r5, r3
 800a4d0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a4d4:	2820      	cmp	r0, #32
 800a4d6:	dd13      	ble.n	800a500 <_dtoa_r+0x210>
 800a4d8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a4dc:	9b00      	ldr	r3, [sp, #0]
 800a4de:	fa08 f800 	lsl.w	r8, r8, r0
 800a4e2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a4e6:	fa23 f000 	lsr.w	r0, r3, r0
 800a4ea:	ea48 0000 	orr.w	r0, r8, r0
 800a4ee:	f7f6 f809 	bl	8000504 <__aeabi_ui2d>
 800a4f2:	2301      	movs	r3, #1
 800a4f4:	4682      	mov	sl, r0
 800a4f6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a4fa:	3d01      	subs	r5, #1
 800a4fc:	9313      	str	r3, [sp, #76]	; 0x4c
 800a4fe:	e772      	b.n	800a3e6 <_dtoa_r+0xf6>
 800a500:	9b00      	ldr	r3, [sp, #0]
 800a502:	f1c0 0020 	rsb	r0, r0, #32
 800a506:	fa03 f000 	lsl.w	r0, r3, r0
 800a50a:	e7f0      	b.n	800a4ee <_dtoa_r+0x1fe>
 800a50c:	2301      	movs	r3, #1
 800a50e:	e7b1      	b.n	800a474 <_dtoa_r+0x184>
 800a510:	900f      	str	r0, [sp, #60]	; 0x3c
 800a512:	e7b0      	b.n	800a476 <_dtoa_r+0x186>
 800a514:	9b05      	ldr	r3, [sp, #20]
 800a516:	eba3 030a 	sub.w	r3, r3, sl
 800a51a:	9305      	str	r3, [sp, #20]
 800a51c:	f1ca 0300 	rsb	r3, sl, #0
 800a520:	9307      	str	r3, [sp, #28]
 800a522:	2300      	movs	r3, #0
 800a524:	930e      	str	r3, [sp, #56]	; 0x38
 800a526:	e7bb      	b.n	800a4a0 <_dtoa_r+0x1b0>
 800a528:	2301      	movs	r3, #1
 800a52a:	930a      	str	r3, [sp, #40]	; 0x28
 800a52c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a52e:	2b00      	cmp	r3, #0
 800a530:	dd59      	ble.n	800a5e6 <_dtoa_r+0x2f6>
 800a532:	9302      	str	r3, [sp, #8]
 800a534:	4699      	mov	r9, r3
 800a536:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a538:	2200      	movs	r2, #0
 800a53a:	6072      	str	r2, [r6, #4]
 800a53c:	2204      	movs	r2, #4
 800a53e:	f102 0014 	add.w	r0, r2, #20
 800a542:	4298      	cmp	r0, r3
 800a544:	6871      	ldr	r1, [r6, #4]
 800a546:	d953      	bls.n	800a5f0 <_dtoa_r+0x300>
 800a548:	4620      	mov	r0, r4
 800a54a:	f000 fca4 	bl	800ae96 <_Balloc>
 800a54e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a550:	6030      	str	r0, [r6, #0]
 800a552:	f1b9 0f0e 	cmp.w	r9, #14
 800a556:	f8d3 b000 	ldr.w	fp, [r3]
 800a55a:	f200 80e6 	bhi.w	800a72a <_dtoa_r+0x43a>
 800a55e:	2d00      	cmp	r5, #0
 800a560:	f000 80e3 	beq.w	800a72a <_dtoa_r+0x43a>
 800a564:	ed9d 7b00 	vldr	d7, [sp]
 800a568:	f1ba 0f00 	cmp.w	sl, #0
 800a56c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a570:	dd74      	ble.n	800a65c <_dtoa_r+0x36c>
 800a572:	4a2a      	ldr	r2, [pc, #168]	; (800a61c <_dtoa_r+0x32c>)
 800a574:	f00a 030f 	and.w	r3, sl, #15
 800a578:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a57c:	ed93 7b00 	vldr	d7, [r3]
 800a580:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a584:	06f0      	lsls	r0, r6, #27
 800a586:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a58a:	d565      	bpl.n	800a658 <_dtoa_r+0x368>
 800a58c:	4b24      	ldr	r3, [pc, #144]	; (800a620 <_dtoa_r+0x330>)
 800a58e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a592:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a596:	f7f6 f959 	bl	800084c <__aeabi_ddiv>
 800a59a:	e9cd 0100 	strd	r0, r1, [sp]
 800a59e:	f006 060f 	and.w	r6, r6, #15
 800a5a2:	2503      	movs	r5, #3
 800a5a4:	4f1e      	ldr	r7, [pc, #120]	; (800a620 <_dtoa_r+0x330>)
 800a5a6:	e04c      	b.n	800a642 <_dtoa_r+0x352>
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	930a      	str	r3, [sp, #40]	; 0x28
 800a5ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5ae:	4453      	add	r3, sl
 800a5b0:	f103 0901 	add.w	r9, r3, #1
 800a5b4:	9302      	str	r3, [sp, #8]
 800a5b6:	464b      	mov	r3, r9
 800a5b8:	2b01      	cmp	r3, #1
 800a5ba:	bfb8      	it	lt
 800a5bc:	2301      	movlt	r3, #1
 800a5be:	e7ba      	b.n	800a536 <_dtoa_r+0x246>
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	e7b2      	b.n	800a52a <_dtoa_r+0x23a>
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	e7f0      	b.n	800a5aa <_dtoa_r+0x2ba>
 800a5c8:	2501      	movs	r5, #1
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	9306      	str	r3, [sp, #24]
 800a5ce:	950a      	str	r5, [sp, #40]	; 0x28
 800a5d0:	f04f 33ff 	mov.w	r3, #4294967295
 800a5d4:	9302      	str	r3, [sp, #8]
 800a5d6:	4699      	mov	r9, r3
 800a5d8:	2200      	movs	r2, #0
 800a5da:	2312      	movs	r3, #18
 800a5dc:	920b      	str	r2, [sp, #44]	; 0x2c
 800a5de:	e7aa      	b.n	800a536 <_dtoa_r+0x246>
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	930a      	str	r3, [sp, #40]	; 0x28
 800a5e4:	e7f4      	b.n	800a5d0 <_dtoa_r+0x2e0>
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	9302      	str	r3, [sp, #8]
 800a5ea:	4699      	mov	r9, r3
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	e7f5      	b.n	800a5dc <_dtoa_r+0x2ec>
 800a5f0:	3101      	adds	r1, #1
 800a5f2:	6071      	str	r1, [r6, #4]
 800a5f4:	0052      	lsls	r2, r2, #1
 800a5f6:	e7a2      	b.n	800a53e <_dtoa_r+0x24e>
 800a5f8:	636f4361 	.word	0x636f4361
 800a5fc:	3fd287a7 	.word	0x3fd287a7
 800a600:	8b60c8b3 	.word	0x8b60c8b3
 800a604:	3fc68a28 	.word	0x3fc68a28
 800a608:	509f79fb 	.word	0x509f79fb
 800a60c:	3fd34413 	.word	0x3fd34413
 800a610:	7ff00000 	.word	0x7ff00000
 800a614:	0800b885 	.word	0x0800b885
 800a618:	3ff80000 	.word	0x3ff80000
 800a61c:	0800b8e0 	.word	0x0800b8e0
 800a620:	0800b8b8 	.word	0x0800b8b8
 800a624:	0800b8b1 	.word	0x0800b8b1
 800a628:	07f1      	lsls	r1, r6, #31
 800a62a:	d508      	bpl.n	800a63e <_dtoa_r+0x34e>
 800a62c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a630:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a634:	f7f5 ffe0 	bl	80005f8 <__aeabi_dmul>
 800a638:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a63c:	3501      	adds	r5, #1
 800a63e:	1076      	asrs	r6, r6, #1
 800a640:	3708      	adds	r7, #8
 800a642:	2e00      	cmp	r6, #0
 800a644:	d1f0      	bne.n	800a628 <_dtoa_r+0x338>
 800a646:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a64a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a64e:	f7f6 f8fd 	bl	800084c <__aeabi_ddiv>
 800a652:	e9cd 0100 	strd	r0, r1, [sp]
 800a656:	e01a      	b.n	800a68e <_dtoa_r+0x39e>
 800a658:	2502      	movs	r5, #2
 800a65a:	e7a3      	b.n	800a5a4 <_dtoa_r+0x2b4>
 800a65c:	f000 80a0 	beq.w	800a7a0 <_dtoa_r+0x4b0>
 800a660:	f1ca 0600 	rsb	r6, sl, #0
 800a664:	4b9f      	ldr	r3, [pc, #636]	; (800a8e4 <_dtoa_r+0x5f4>)
 800a666:	4fa0      	ldr	r7, [pc, #640]	; (800a8e8 <_dtoa_r+0x5f8>)
 800a668:	f006 020f 	and.w	r2, r6, #15
 800a66c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a674:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a678:	f7f5 ffbe 	bl	80005f8 <__aeabi_dmul>
 800a67c:	e9cd 0100 	strd	r0, r1, [sp]
 800a680:	1136      	asrs	r6, r6, #4
 800a682:	2300      	movs	r3, #0
 800a684:	2502      	movs	r5, #2
 800a686:	2e00      	cmp	r6, #0
 800a688:	d17f      	bne.n	800a78a <_dtoa_r+0x49a>
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d1e1      	bne.n	800a652 <_dtoa_r+0x362>
 800a68e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a690:	2b00      	cmp	r3, #0
 800a692:	f000 8087 	beq.w	800a7a4 <_dtoa_r+0x4b4>
 800a696:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a69a:	2200      	movs	r2, #0
 800a69c:	4b93      	ldr	r3, [pc, #588]	; (800a8ec <_dtoa_r+0x5fc>)
 800a69e:	4630      	mov	r0, r6
 800a6a0:	4639      	mov	r1, r7
 800a6a2:	f7f6 fa1b 	bl	8000adc <__aeabi_dcmplt>
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	d07c      	beq.n	800a7a4 <_dtoa_r+0x4b4>
 800a6aa:	f1b9 0f00 	cmp.w	r9, #0
 800a6ae:	d079      	beq.n	800a7a4 <_dtoa_r+0x4b4>
 800a6b0:	9b02      	ldr	r3, [sp, #8]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	dd35      	ble.n	800a722 <_dtoa_r+0x432>
 800a6b6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a6ba:	9308      	str	r3, [sp, #32]
 800a6bc:	4639      	mov	r1, r7
 800a6be:	2200      	movs	r2, #0
 800a6c0:	4b8b      	ldr	r3, [pc, #556]	; (800a8f0 <_dtoa_r+0x600>)
 800a6c2:	4630      	mov	r0, r6
 800a6c4:	f7f5 ff98 	bl	80005f8 <__aeabi_dmul>
 800a6c8:	e9cd 0100 	strd	r0, r1, [sp]
 800a6cc:	9f02      	ldr	r7, [sp, #8]
 800a6ce:	3501      	adds	r5, #1
 800a6d0:	4628      	mov	r0, r5
 800a6d2:	f7f5 ff27 	bl	8000524 <__aeabi_i2d>
 800a6d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6da:	f7f5 ff8d 	bl	80005f8 <__aeabi_dmul>
 800a6de:	2200      	movs	r2, #0
 800a6e0:	4b84      	ldr	r3, [pc, #528]	; (800a8f4 <_dtoa_r+0x604>)
 800a6e2:	f7f5 fdd3 	bl	800028c <__adddf3>
 800a6e6:	4605      	mov	r5, r0
 800a6e8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a6ec:	2f00      	cmp	r7, #0
 800a6ee:	d15d      	bne.n	800a7ac <_dtoa_r+0x4bc>
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	4b81      	ldr	r3, [pc, #516]	; (800a8f8 <_dtoa_r+0x608>)
 800a6f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6f8:	f7f5 fdc6 	bl	8000288 <__aeabi_dsub>
 800a6fc:	462a      	mov	r2, r5
 800a6fe:	4633      	mov	r3, r6
 800a700:	e9cd 0100 	strd	r0, r1, [sp]
 800a704:	f7f6 fa08 	bl	8000b18 <__aeabi_dcmpgt>
 800a708:	2800      	cmp	r0, #0
 800a70a:	f040 8288 	bne.w	800ac1e <_dtoa_r+0x92e>
 800a70e:	462a      	mov	r2, r5
 800a710:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a714:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a718:	f7f6 f9e0 	bl	8000adc <__aeabi_dcmplt>
 800a71c:	2800      	cmp	r0, #0
 800a71e:	f040 827c 	bne.w	800ac1a <_dtoa_r+0x92a>
 800a722:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a726:	e9cd 2300 	strd	r2, r3, [sp]
 800a72a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	f2c0 8150 	blt.w	800a9d2 <_dtoa_r+0x6e2>
 800a732:	f1ba 0f0e 	cmp.w	sl, #14
 800a736:	f300 814c 	bgt.w	800a9d2 <_dtoa_r+0x6e2>
 800a73a:	4b6a      	ldr	r3, [pc, #424]	; (800a8e4 <_dtoa_r+0x5f4>)
 800a73c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a740:	ed93 7b00 	vldr	d7, [r3]
 800a744:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a746:	2b00      	cmp	r3, #0
 800a748:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a74c:	f280 80d8 	bge.w	800a900 <_dtoa_r+0x610>
 800a750:	f1b9 0f00 	cmp.w	r9, #0
 800a754:	f300 80d4 	bgt.w	800a900 <_dtoa_r+0x610>
 800a758:	f040 825e 	bne.w	800ac18 <_dtoa_r+0x928>
 800a75c:	2200      	movs	r2, #0
 800a75e:	4b66      	ldr	r3, [pc, #408]	; (800a8f8 <_dtoa_r+0x608>)
 800a760:	ec51 0b17 	vmov	r0, r1, d7
 800a764:	f7f5 ff48 	bl	80005f8 <__aeabi_dmul>
 800a768:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a76c:	f7f6 f9ca 	bl	8000b04 <__aeabi_dcmpge>
 800a770:	464f      	mov	r7, r9
 800a772:	464e      	mov	r6, r9
 800a774:	2800      	cmp	r0, #0
 800a776:	f040 8234 	bne.w	800abe2 <_dtoa_r+0x8f2>
 800a77a:	2331      	movs	r3, #49	; 0x31
 800a77c:	f10b 0501 	add.w	r5, fp, #1
 800a780:	f88b 3000 	strb.w	r3, [fp]
 800a784:	f10a 0a01 	add.w	sl, sl, #1
 800a788:	e22f      	b.n	800abea <_dtoa_r+0x8fa>
 800a78a:	07f2      	lsls	r2, r6, #31
 800a78c:	d505      	bpl.n	800a79a <_dtoa_r+0x4aa>
 800a78e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a792:	f7f5 ff31 	bl	80005f8 <__aeabi_dmul>
 800a796:	3501      	adds	r5, #1
 800a798:	2301      	movs	r3, #1
 800a79a:	1076      	asrs	r6, r6, #1
 800a79c:	3708      	adds	r7, #8
 800a79e:	e772      	b.n	800a686 <_dtoa_r+0x396>
 800a7a0:	2502      	movs	r5, #2
 800a7a2:	e774      	b.n	800a68e <_dtoa_r+0x39e>
 800a7a4:	f8cd a020 	str.w	sl, [sp, #32]
 800a7a8:	464f      	mov	r7, r9
 800a7aa:	e791      	b.n	800a6d0 <_dtoa_r+0x3e0>
 800a7ac:	4b4d      	ldr	r3, [pc, #308]	; (800a8e4 <_dtoa_r+0x5f4>)
 800a7ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a7b2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a7b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d047      	beq.n	800a84c <_dtoa_r+0x55c>
 800a7bc:	4602      	mov	r2, r0
 800a7be:	460b      	mov	r3, r1
 800a7c0:	2000      	movs	r0, #0
 800a7c2:	494e      	ldr	r1, [pc, #312]	; (800a8fc <_dtoa_r+0x60c>)
 800a7c4:	f7f6 f842 	bl	800084c <__aeabi_ddiv>
 800a7c8:	462a      	mov	r2, r5
 800a7ca:	4633      	mov	r3, r6
 800a7cc:	f7f5 fd5c 	bl	8000288 <__aeabi_dsub>
 800a7d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a7d4:	465d      	mov	r5, fp
 800a7d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a7da:	f7f6 f9bd 	bl	8000b58 <__aeabi_d2iz>
 800a7de:	4606      	mov	r6, r0
 800a7e0:	f7f5 fea0 	bl	8000524 <__aeabi_i2d>
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	460b      	mov	r3, r1
 800a7e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a7ec:	f7f5 fd4c 	bl	8000288 <__aeabi_dsub>
 800a7f0:	3630      	adds	r6, #48	; 0x30
 800a7f2:	f805 6b01 	strb.w	r6, [r5], #1
 800a7f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a7fa:	e9cd 0100 	strd	r0, r1, [sp]
 800a7fe:	f7f6 f96d 	bl	8000adc <__aeabi_dcmplt>
 800a802:	2800      	cmp	r0, #0
 800a804:	d163      	bne.n	800a8ce <_dtoa_r+0x5de>
 800a806:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a80a:	2000      	movs	r0, #0
 800a80c:	4937      	ldr	r1, [pc, #220]	; (800a8ec <_dtoa_r+0x5fc>)
 800a80e:	f7f5 fd3b 	bl	8000288 <__aeabi_dsub>
 800a812:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a816:	f7f6 f961 	bl	8000adc <__aeabi_dcmplt>
 800a81a:	2800      	cmp	r0, #0
 800a81c:	f040 80b7 	bne.w	800a98e <_dtoa_r+0x69e>
 800a820:	eba5 030b 	sub.w	r3, r5, fp
 800a824:	429f      	cmp	r7, r3
 800a826:	f77f af7c 	ble.w	800a722 <_dtoa_r+0x432>
 800a82a:	2200      	movs	r2, #0
 800a82c:	4b30      	ldr	r3, [pc, #192]	; (800a8f0 <_dtoa_r+0x600>)
 800a82e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a832:	f7f5 fee1 	bl	80005f8 <__aeabi_dmul>
 800a836:	2200      	movs	r2, #0
 800a838:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a83c:	4b2c      	ldr	r3, [pc, #176]	; (800a8f0 <_dtoa_r+0x600>)
 800a83e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a842:	f7f5 fed9 	bl	80005f8 <__aeabi_dmul>
 800a846:	e9cd 0100 	strd	r0, r1, [sp]
 800a84a:	e7c4      	b.n	800a7d6 <_dtoa_r+0x4e6>
 800a84c:	462a      	mov	r2, r5
 800a84e:	4633      	mov	r3, r6
 800a850:	f7f5 fed2 	bl	80005f8 <__aeabi_dmul>
 800a854:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a858:	eb0b 0507 	add.w	r5, fp, r7
 800a85c:	465e      	mov	r6, fp
 800a85e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a862:	f7f6 f979 	bl	8000b58 <__aeabi_d2iz>
 800a866:	4607      	mov	r7, r0
 800a868:	f7f5 fe5c 	bl	8000524 <__aeabi_i2d>
 800a86c:	3730      	adds	r7, #48	; 0x30
 800a86e:	4602      	mov	r2, r0
 800a870:	460b      	mov	r3, r1
 800a872:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a876:	f7f5 fd07 	bl	8000288 <__aeabi_dsub>
 800a87a:	f806 7b01 	strb.w	r7, [r6], #1
 800a87e:	42ae      	cmp	r6, r5
 800a880:	e9cd 0100 	strd	r0, r1, [sp]
 800a884:	f04f 0200 	mov.w	r2, #0
 800a888:	d126      	bne.n	800a8d8 <_dtoa_r+0x5e8>
 800a88a:	4b1c      	ldr	r3, [pc, #112]	; (800a8fc <_dtoa_r+0x60c>)
 800a88c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a890:	f7f5 fcfc 	bl	800028c <__adddf3>
 800a894:	4602      	mov	r2, r0
 800a896:	460b      	mov	r3, r1
 800a898:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a89c:	f7f6 f93c 	bl	8000b18 <__aeabi_dcmpgt>
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	d174      	bne.n	800a98e <_dtoa_r+0x69e>
 800a8a4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a8a8:	2000      	movs	r0, #0
 800a8aa:	4914      	ldr	r1, [pc, #80]	; (800a8fc <_dtoa_r+0x60c>)
 800a8ac:	f7f5 fcec 	bl	8000288 <__aeabi_dsub>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	460b      	mov	r3, r1
 800a8b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8b8:	f7f6 f910 	bl	8000adc <__aeabi_dcmplt>
 800a8bc:	2800      	cmp	r0, #0
 800a8be:	f43f af30 	beq.w	800a722 <_dtoa_r+0x432>
 800a8c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a8c6:	2b30      	cmp	r3, #48	; 0x30
 800a8c8:	f105 32ff 	add.w	r2, r5, #4294967295
 800a8cc:	d002      	beq.n	800a8d4 <_dtoa_r+0x5e4>
 800a8ce:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a8d2:	e04a      	b.n	800a96a <_dtoa_r+0x67a>
 800a8d4:	4615      	mov	r5, r2
 800a8d6:	e7f4      	b.n	800a8c2 <_dtoa_r+0x5d2>
 800a8d8:	4b05      	ldr	r3, [pc, #20]	; (800a8f0 <_dtoa_r+0x600>)
 800a8da:	f7f5 fe8d 	bl	80005f8 <__aeabi_dmul>
 800a8de:	e9cd 0100 	strd	r0, r1, [sp]
 800a8e2:	e7bc      	b.n	800a85e <_dtoa_r+0x56e>
 800a8e4:	0800b8e0 	.word	0x0800b8e0
 800a8e8:	0800b8b8 	.word	0x0800b8b8
 800a8ec:	3ff00000 	.word	0x3ff00000
 800a8f0:	40240000 	.word	0x40240000
 800a8f4:	401c0000 	.word	0x401c0000
 800a8f8:	40140000 	.word	0x40140000
 800a8fc:	3fe00000 	.word	0x3fe00000
 800a900:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a904:	465d      	mov	r5, fp
 800a906:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a90a:	4630      	mov	r0, r6
 800a90c:	4639      	mov	r1, r7
 800a90e:	f7f5 ff9d 	bl	800084c <__aeabi_ddiv>
 800a912:	f7f6 f921 	bl	8000b58 <__aeabi_d2iz>
 800a916:	4680      	mov	r8, r0
 800a918:	f7f5 fe04 	bl	8000524 <__aeabi_i2d>
 800a91c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a920:	f7f5 fe6a 	bl	80005f8 <__aeabi_dmul>
 800a924:	4602      	mov	r2, r0
 800a926:	460b      	mov	r3, r1
 800a928:	4630      	mov	r0, r6
 800a92a:	4639      	mov	r1, r7
 800a92c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a930:	f7f5 fcaa 	bl	8000288 <__aeabi_dsub>
 800a934:	f805 6b01 	strb.w	r6, [r5], #1
 800a938:	eba5 060b 	sub.w	r6, r5, fp
 800a93c:	45b1      	cmp	r9, r6
 800a93e:	4602      	mov	r2, r0
 800a940:	460b      	mov	r3, r1
 800a942:	d139      	bne.n	800a9b8 <_dtoa_r+0x6c8>
 800a944:	f7f5 fca2 	bl	800028c <__adddf3>
 800a948:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a94c:	4606      	mov	r6, r0
 800a94e:	460f      	mov	r7, r1
 800a950:	f7f6 f8e2 	bl	8000b18 <__aeabi_dcmpgt>
 800a954:	b9c8      	cbnz	r0, 800a98a <_dtoa_r+0x69a>
 800a956:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a95a:	4630      	mov	r0, r6
 800a95c:	4639      	mov	r1, r7
 800a95e:	f7f6 f8b3 	bl	8000ac8 <__aeabi_dcmpeq>
 800a962:	b110      	cbz	r0, 800a96a <_dtoa_r+0x67a>
 800a964:	f018 0f01 	tst.w	r8, #1
 800a968:	d10f      	bne.n	800a98a <_dtoa_r+0x69a>
 800a96a:	9904      	ldr	r1, [sp, #16]
 800a96c:	4620      	mov	r0, r4
 800a96e:	f000 fac6 	bl	800aefe <_Bfree>
 800a972:	2300      	movs	r3, #0
 800a974:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a976:	702b      	strb	r3, [r5, #0]
 800a978:	f10a 0301 	add.w	r3, sl, #1
 800a97c:	6013      	str	r3, [r2, #0]
 800a97e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a980:	2b00      	cmp	r3, #0
 800a982:	f000 8241 	beq.w	800ae08 <_dtoa_r+0xb18>
 800a986:	601d      	str	r5, [r3, #0]
 800a988:	e23e      	b.n	800ae08 <_dtoa_r+0xb18>
 800a98a:	f8cd a020 	str.w	sl, [sp, #32]
 800a98e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a992:	2a39      	cmp	r2, #57	; 0x39
 800a994:	f105 33ff 	add.w	r3, r5, #4294967295
 800a998:	d108      	bne.n	800a9ac <_dtoa_r+0x6bc>
 800a99a:	459b      	cmp	fp, r3
 800a99c:	d10a      	bne.n	800a9b4 <_dtoa_r+0x6c4>
 800a99e:	9b08      	ldr	r3, [sp, #32]
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	9308      	str	r3, [sp, #32]
 800a9a4:	2330      	movs	r3, #48	; 0x30
 800a9a6:	f88b 3000 	strb.w	r3, [fp]
 800a9aa:	465b      	mov	r3, fp
 800a9ac:	781a      	ldrb	r2, [r3, #0]
 800a9ae:	3201      	adds	r2, #1
 800a9b0:	701a      	strb	r2, [r3, #0]
 800a9b2:	e78c      	b.n	800a8ce <_dtoa_r+0x5de>
 800a9b4:	461d      	mov	r5, r3
 800a9b6:	e7ea      	b.n	800a98e <_dtoa_r+0x69e>
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	4b9b      	ldr	r3, [pc, #620]	; (800ac28 <_dtoa_r+0x938>)
 800a9bc:	f7f5 fe1c 	bl	80005f8 <__aeabi_dmul>
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	4606      	mov	r6, r0
 800a9c6:	460f      	mov	r7, r1
 800a9c8:	f7f6 f87e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9cc:	2800      	cmp	r0, #0
 800a9ce:	d09a      	beq.n	800a906 <_dtoa_r+0x616>
 800a9d0:	e7cb      	b.n	800a96a <_dtoa_r+0x67a>
 800a9d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a9d4:	2a00      	cmp	r2, #0
 800a9d6:	f000 808b 	beq.w	800aaf0 <_dtoa_r+0x800>
 800a9da:	9a06      	ldr	r2, [sp, #24]
 800a9dc:	2a01      	cmp	r2, #1
 800a9de:	dc6e      	bgt.n	800aabe <_dtoa_r+0x7ce>
 800a9e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a9e2:	2a00      	cmp	r2, #0
 800a9e4:	d067      	beq.n	800aab6 <_dtoa_r+0x7c6>
 800a9e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a9ea:	9f07      	ldr	r7, [sp, #28]
 800a9ec:	9d05      	ldr	r5, [sp, #20]
 800a9ee:	9a05      	ldr	r2, [sp, #20]
 800a9f0:	2101      	movs	r1, #1
 800a9f2:	441a      	add	r2, r3
 800a9f4:	4620      	mov	r0, r4
 800a9f6:	9205      	str	r2, [sp, #20]
 800a9f8:	4498      	add	r8, r3
 800a9fa:	f000 fb20 	bl	800b03e <__i2b>
 800a9fe:	4606      	mov	r6, r0
 800aa00:	2d00      	cmp	r5, #0
 800aa02:	dd0c      	ble.n	800aa1e <_dtoa_r+0x72e>
 800aa04:	f1b8 0f00 	cmp.w	r8, #0
 800aa08:	dd09      	ble.n	800aa1e <_dtoa_r+0x72e>
 800aa0a:	4545      	cmp	r5, r8
 800aa0c:	9a05      	ldr	r2, [sp, #20]
 800aa0e:	462b      	mov	r3, r5
 800aa10:	bfa8      	it	ge
 800aa12:	4643      	movge	r3, r8
 800aa14:	1ad2      	subs	r2, r2, r3
 800aa16:	9205      	str	r2, [sp, #20]
 800aa18:	1aed      	subs	r5, r5, r3
 800aa1a:	eba8 0803 	sub.w	r8, r8, r3
 800aa1e:	9b07      	ldr	r3, [sp, #28]
 800aa20:	b1eb      	cbz	r3, 800aa5e <_dtoa_r+0x76e>
 800aa22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d067      	beq.n	800aaf8 <_dtoa_r+0x808>
 800aa28:	b18f      	cbz	r7, 800aa4e <_dtoa_r+0x75e>
 800aa2a:	4631      	mov	r1, r6
 800aa2c:	463a      	mov	r2, r7
 800aa2e:	4620      	mov	r0, r4
 800aa30:	f000 fba4 	bl	800b17c <__pow5mult>
 800aa34:	9a04      	ldr	r2, [sp, #16]
 800aa36:	4601      	mov	r1, r0
 800aa38:	4606      	mov	r6, r0
 800aa3a:	4620      	mov	r0, r4
 800aa3c:	f000 fb08 	bl	800b050 <__multiply>
 800aa40:	9904      	ldr	r1, [sp, #16]
 800aa42:	9008      	str	r0, [sp, #32]
 800aa44:	4620      	mov	r0, r4
 800aa46:	f000 fa5a 	bl	800aefe <_Bfree>
 800aa4a:	9b08      	ldr	r3, [sp, #32]
 800aa4c:	9304      	str	r3, [sp, #16]
 800aa4e:	9b07      	ldr	r3, [sp, #28]
 800aa50:	1bda      	subs	r2, r3, r7
 800aa52:	d004      	beq.n	800aa5e <_dtoa_r+0x76e>
 800aa54:	9904      	ldr	r1, [sp, #16]
 800aa56:	4620      	mov	r0, r4
 800aa58:	f000 fb90 	bl	800b17c <__pow5mult>
 800aa5c:	9004      	str	r0, [sp, #16]
 800aa5e:	2101      	movs	r1, #1
 800aa60:	4620      	mov	r0, r4
 800aa62:	f000 faec 	bl	800b03e <__i2b>
 800aa66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa68:	4607      	mov	r7, r0
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	f000 81d0 	beq.w	800ae10 <_dtoa_r+0xb20>
 800aa70:	461a      	mov	r2, r3
 800aa72:	4601      	mov	r1, r0
 800aa74:	4620      	mov	r0, r4
 800aa76:	f000 fb81 	bl	800b17c <__pow5mult>
 800aa7a:	9b06      	ldr	r3, [sp, #24]
 800aa7c:	2b01      	cmp	r3, #1
 800aa7e:	4607      	mov	r7, r0
 800aa80:	dc40      	bgt.n	800ab04 <_dtoa_r+0x814>
 800aa82:	9b00      	ldr	r3, [sp, #0]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d139      	bne.n	800aafc <_dtoa_r+0x80c>
 800aa88:	9b01      	ldr	r3, [sp, #4]
 800aa8a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d136      	bne.n	800ab00 <_dtoa_r+0x810>
 800aa92:	9b01      	ldr	r3, [sp, #4]
 800aa94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa98:	0d1b      	lsrs	r3, r3, #20
 800aa9a:	051b      	lsls	r3, r3, #20
 800aa9c:	b12b      	cbz	r3, 800aaaa <_dtoa_r+0x7ba>
 800aa9e:	9b05      	ldr	r3, [sp, #20]
 800aaa0:	3301      	adds	r3, #1
 800aaa2:	9305      	str	r3, [sp, #20]
 800aaa4:	f108 0801 	add.w	r8, r8, #1
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	9307      	str	r3, [sp, #28]
 800aaac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d12a      	bne.n	800ab08 <_dtoa_r+0x818>
 800aab2:	2001      	movs	r0, #1
 800aab4:	e030      	b.n	800ab18 <_dtoa_r+0x828>
 800aab6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aab8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aabc:	e795      	b.n	800a9ea <_dtoa_r+0x6fa>
 800aabe:	9b07      	ldr	r3, [sp, #28]
 800aac0:	f109 37ff 	add.w	r7, r9, #4294967295
 800aac4:	42bb      	cmp	r3, r7
 800aac6:	bfbf      	itttt	lt
 800aac8:	9b07      	ldrlt	r3, [sp, #28]
 800aaca:	9707      	strlt	r7, [sp, #28]
 800aacc:	1afa      	sublt	r2, r7, r3
 800aace:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800aad0:	bfbb      	ittet	lt
 800aad2:	189b      	addlt	r3, r3, r2
 800aad4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800aad6:	1bdf      	subge	r7, r3, r7
 800aad8:	2700      	movlt	r7, #0
 800aada:	f1b9 0f00 	cmp.w	r9, #0
 800aade:	bfb5      	itete	lt
 800aae0:	9b05      	ldrlt	r3, [sp, #20]
 800aae2:	9d05      	ldrge	r5, [sp, #20]
 800aae4:	eba3 0509 	sublt.w	r5, r3, r9
 800aae8:	464b      	movge	r3, r9
 800aaea:	bfb8      	it	lt
 800aaec:	2300      	movlt	r3, #0
 800aaee:	e77e      	b.n	800a9ee <_dtoa_r+0x6fe>
 800aaf0:	9f07      	ldr	r7, [sp, #28]
 800aaf2:	9d05      	ldr	r5, [sp, #20]
 800aaf4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800aaf6:	e783      	b.n	800aa00 <_dtoa_r+0x710>
 800aaf8:	9a07      	ldr	r2, [sp, #28]
 800aafa:	e7ab      	b.n	800aa54 <_dtoa_r+0x764>
 800aafc:	2300      	movs	r3, #0
 800aafe:	e7d4      	b.n	800aaaa <_dtoa_r+0x7ba>
 800ab00:	9b00      	ldr	r3, [sp, #0]
 800ab02:	e7d2      	b.n	800aaaa <_dtoa_r+0x7ba>
 800ab04:	2300      	movs	r3, #0
 800ab06:	9307      	str	r3, [sp, #28]
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800ab0e:	6918      	ldr	r0, [r3, #16]
 800ab10:	f000 fa47 	bl	800afa2 <__hi0bits>
 800ab14:	f1c0 0020 	rsb	r0, r0, #32
 800ab18:	4440      	add	r0, r8
 800ab1a:	f010 001f 	ands.w	r0, r0, #31
 800ab1e:	d047      	beq.n	800abb0 <_dtoa_r+0x8c0>
 800ab20:	f1c0 0320 	rsb	r3, r0, #32
 800ab24:	2b04      	cmp	r3, #4
 800ab26:	dd3b      	ble.n	800aba0 <_dtoa_r+0x8b0>
 800ab28:	9b05      	ldr	r3, [sp, #20]
 800ab2a:	f1c0 001c 	rsb	r0, r0, #28
 800ab2e:	4403      	add	r3, r0
 800ab30:	9305      	str	r3, [sp, #20]
 800ab32:	4405      	add	r5, r0
 800ab34:	4480      	add	r8, r0
 800ab36:	9b05      	ldr	r3, [sp, #20]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	dd05      	ble.n	800ab48 <_dtoa_r+0x858>
 800ab3c:	461a      	mov	r2, r3
 800ab3e:	9904      	ldr	r1, [sp, #16]
 800ab40:	4620      	mov	r0, r4
 800ab42:	f000 fb69 	bl	800b218 <__lshift>
 800ab46:	9004      	str	r0, [sp, #16]
 800ab48:	f1b8 0f00 	cmp.w	r8, #0
 800ab4c:	dd05      	ble.n	800ab5a <_dtoa_r+0x86a>
 800ab4e:	4639      	mov	r1, r7
 800ab50:	4642      	mov	r2, r8
 800ab52:	4620      	mov	r0, r4
 800ab54:	f000 fb60 	bl	800b218 <__lshift>
 800ab58:	4607      	mov	r7, r0
 800ab5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab5c:	b353      	cbz	r3, 800abb4 <_dtoa_r+0x8c4>
 800ab5e:	4639      	mov	r1, r7
 800ab60:	9804      	ldr	r0, [sp, #16]
 800ab62:	f000 fbad 	bl	800b2c0 <__mcmp>
 800ab66:	2800      	cmp	r0, #0
 800ab68:	da24      	bge.n	800abb4 <_dtoa_r+0x8c4>
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	220a      	movs	r2, #10
 800ab6e:	9904      	ldr	r1, [sp, #16]
 800ab70:	4620      	mov	r0, r4
 800ab72:	f000 f9db 	bl	800af2c <__multadd>
 800ab76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab78:	9004      	str	r0, [sp, #16]
 800ab7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	f000 814d 	beq.w	800ae1e <_dtoa_r+0xb2e>
 800ab84:	2300      	movs	r3, #0
 800ab86:	4631      	mov	r1, r6
 800ab88:	220a      	movs	r2, #10
 800ab8a:	4620      	mov	r0, r4
 800ab8c:	f000 f9ce 	bl	800af2c <__multadd>
 800ab90:	9b02      	ldr	r3, [sp, #8]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	4606      	mov	r6, r0
 800ab96:	dc4f      	bgt.n	800ac38 <_dtoa_r+0x948>
 800ab98:	9b06      	ldr	r3, [sp, #24]
 800ab9a:	2b02      	cmp	r3, #2
 800ab9c:	dd4c      	ble.n	800ac38 <_dtoa_r+0x948>
 800ab9e:	e011      	b.n	800abc4 <_dtoa_r+0x8d4>
 800aba0:	d0c9      	beq.n	800ab36 <_dtoa_r+0x846>
 800aba2:	9a05      	ldr	r2, [sp, #20]
 800aba4:	331c      	adds	r3, #28
 800aba6:	441a      	add	r2, r3
 800aba8:	9205      	str	r2, [sp, #20]
 800abaa:	441d      	add	r5, r3
 800abac:	4498      	add	r8, r3
 800abae:	e7c2      	b.n	800ab36 <_dtoa_r+0x846>
 800abb0:	4603      	mov	r3, r0
 800abb2:	e7f6      	b.n	800aba2 <_dtoa_r+0x8b2>
 800abb4:	f1b9 0f00 	cmp.w	r9, #0
 800abb8:	dc38      	bgt.n	800ac2c <_dtoa_r+0x93c>
 800abba:	9b06      	ldr	r3, [sp, #24]
 800abbc:	2b02      	cmp	r3, #2
 800abbe:	dd35      	ble.n	800ac2c <_dtoa_r+0x93c>
 800abc0:	f8cd 9008 	str.w	r9, [sp, #8]
 800abc4:	9b02      	ldr	r3, [sp, #8]
 800abc6:	b963      	cbnz	r3, 800abe2 <_dtoa_r+0x8f2>
 800abc8:	4639      	mov	r1, r7
 800abca:	2205      	movs	r2, #5
 800abcc:	4620      	mov	r0, r4
 800abce:	f000 f9ad 	bl	800af2c <__multadd>
 800abd2:	4601      	mov	r1, r0
 800abd4:	4607      	mov	r7, r0
 800abd6:	9804      	ldr	r0, [sp, #16]
 800abd8:	f000 fb72 	bl	800b2c0 <__mcmp>
 800abdc:	2800      	cmp	r0, #0
 800abde:	f73f adcc 	bgt.w	800a77a <_dtoa_r+0x48a>
 800abe2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abe4:	465d      	mov	r5, fp
 800abe6:	ea6f 0a03 	mvn.w	sl, r3
 800abea:	f04f 0900 	mov.w	r9, #0
 800abee:	4639      	mov	r1, r7
 800abf0:	4620      	mov	r0, r4
 800abf2:	f000 f984 	bl	800aefe <_Bfree>
 800abf6:	2e00      	cmp	r6, #0
 800abf8:	f43f aeb7 	beq.w	800a96a <_dtoa_r+0x67a>
 800abfc:	f1b9 0f00 	cmp.w	r9, #0
 800ac00:	d005      	beq.n	800ac0e <_dtoa_r+0x91e>
 800ac02:	45b1      	cmp	r9, r6
 800ac04:	d003      	beq.n	800ac0e <_dtoa_r+0x91e>
 800ac06:	4649      	mov	r1, r9
 800ac08:	4620      	mov	r0, r4
 800ac0a:	f000 f978 	bl	800aefe <_Bfree>
 800ac0e:	4631      	mov	r1, r6
 800ac10:	4620      	mov	r0, r4
 800ac12:	f000 f974 	bl	800aefe <_Bfree>
 800ac16:	e6a8      	b.n	800a96a <_dtoa_r+0x67a>
 800ac18:	2700      	movs	r7, #0
 800ac1a:	463e      	mov	r6, r7
 800ac1c:	e7e1      	b.n	800abe2 <_dtoa_r+0x8f2>
 800ac1e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ac22:	463e      	mov	r6, r7
 800ac24:	e5a9      	b.n	800a77a <_dtoa_r+0x48a>
 800ac26:	bf00      	nop
 800ac28:	40240000 	.word	0x40240000
 800ac2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac2e:	f8cd 9008 	str.w	r9, [sp, #8]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	f000 80fa 	beq.w	800ae2c <_dtoa_r+0xb3c>
 800ac38:	2d00      	cmp	r5, #0
 800ac3a:	dd05      	ble.n	800ac48 <_dtoa_r+0x958>
 800ac3c:	4631      	mov	r1, r6
 800ac3e:	462a      	mov	r2, r5
 800ac40:	4620      	mov	r0, r4
 800ac42:	f000 fae9 	bl	800b218 <__lshift>
 800ac46:	4606      	mov	r6, r0
 800ac48:	9b07      	ldr	r3, [sp, #28]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d04c      	beq.n	800ace8 <_dtoa_r+0x9f8>
 800ac4e:	6871      	ldr	r1, [r6, #4]
 800ac50:	4620      	mov	r0, r4
 800ac52:	f000 f920 	bl	800ae96 <_Balloc>
 800ac56:	6932      	ldr	r2, [r6, #16]
 800ac58:	3202      	adds	r2, #2
 800ac5a:	4605      	mov	r5, r0
 800ac5c:	0092      	lsls	r2, r2, #2
 800ac5e:	f106 010c 	add.w	r1, r6, #12
 800ac62:	300c      	adds	r0, #12
 800ac64:	f000 f90a 	bl	800ae7c <memcpy>
 800ac68:	2201      	movs	r2, #1
 800ac6a:	4629      	mov	r1, r5
 800ac6c:	4620      	mov	r0, r4
 800ac6e:	f000 fad3 	bl	800b218 <__lshift>
 800ac72:	9b00      	ldr	r3, [sp, #0]
 800ac74:	f8cd b014 	str.w	fp, [sp, #20]
 800ac78:	f003 0301 	and.w	r3, r3, #1
 800ac7c:	46b1      	mov	r9, r6
 800ac7e:	9307      	str	r3, [sp, #28]
 800ac80:	4606      	mov	r6, r0
 800ac82:	4639      	mov	r1, r7
 800ac84:	9804      	ldr	r0, [sp, #16]
 800ac86:	f7ff faa5 	bl	800a1d4 <quorem>
 800ac8a:	4649      	mov	r1, r9
 800ac8c:	4605      	mov	r5, r0
 800ac8e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ac92:	9804      	ldr	r0, [sp, #16]
 800ac94:	f000 fb14 	bl	800b2c0 <__mcmp>
 800ac98:	4632      	mov	r2, r6
 800ac9a:	9000      	str	r0, [sp, #0]
 800ac9c:	4639      	mov	r1, r7
 800ac9e:	4620      	mov	r0, r4
 800aca0:	f000 fb28 	bl	800b2f4 <__mdiff>
 800aca4:	68c3      	ldr	r3, [r0, #12]
 800aca6:	4602      	mov	r2, r0
 800aca8:	bb03      	cbnz	r3, 800acec <_dtoa_r+0x9fc>
 800acaa:	4601      	mov	r1, r0
 800acac:	9008      	str	r0, [sp, #32]
 800acae:	9804      	ldr	r0, [sp, #16]
 800acb0:	f000 fb06 	bl	800b2c0 <__mcmp>
 800acb4:	9a08      	ldr	r2, [sp, #32]
 800acb6:	4603      	mov	r3, r0
 800acb8:	4611      	mov	r1, r2
 800acba:	4620      	mov	r0, r4
 800acbc:	9308      	str	r3, [sp, #32]
 800acbe:	f000 f91e 	bl	800aefe <_Bfree>
 800acc2:	9b08      	ldr	r3, [sp, #32]
 800acc4:	b9a3      	cbnz	r3, 800acf0 <_dtoa_r+0xa00>
 800acc6:	9a06      	ldr	r2, [sp, #24]
 800acc8:	b992      	cbnz	r2, 800acf0 <_dtoa_r+0xa00>
 800acca:	9a07      	ldr	r2, [sp, #28]
 800accc:	b982      	cbnz	r2, 800acf0 <_dtoa_r+0xa00>
 800acce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800acd2:	d029      	beq.n	800ad28 <_dtoa_r+0xa38>
 800acd4:	9b00      	ldr	r3, [sp, #0]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	dd01      	ble.n	800acde <_dtoa_r+0x9ee>
 800acda:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800acde:	9b05      	ldr	r3, [sp, #20]
 800ace0:	1c5d      	adds	r5, r3, #1
 800ace2:	f883 8000 	strb.w	r8, [r3]
 800ace6:	e782      	b.n	800abee <_dtoa_r+0x8fe>
 800ace8:	4630      	mov	r0, r6
 800acea:	e7c2      	b.n	800ac72 <_dtoa_r+0x982>
 800acec:	2301      	movs	r3, #1
 800acee:	e7e3      	b.n	800acb8 <_dtoa_r+0x9c8>
 800acf0:	9a00      	ldr	r2, [sp, #0]
 800acf2:	2a00      	cmp	r2, #0
 800acf4:	db04      	blt.n	800ad00 <_dtoa_r+0xa10>
 800acf6:	d125      	bne.n	800ad44 <_dtoa_r+0xa54>
 800acf8:	9a06      	ldr	r2, [sp, #24]
 800acfa:	bb1a      	cbnz	r2, 800ad44 <_dtoa_r+0xa54>
 800acfc:	9a07      	ldr	r2, [sp, #28]
 800acfe:	bb0a      	cbnz	r2, 800ad44 <_dtoa_r+0xa54>
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	ddec      	ble.n	800acde <_dtoa_r+0x9ee>
 800ad04:	2201      	movs	r2, #1
 800ad06:	9904      	ldr	r1, [sp, #16]
 800ad08:	4620      	mov	r0, r4
 800ad0a:	f000 fa85 	bl	800b218 <__lshift>
 800ad0e:	4639      	mov	r1, r7
 800ad10:	9004      	str	r0, [sp, #16]
 800ad12:	f000 fad5 	bl	800b2c0 <__mcmp>
 800ad16:	2800      	cmp	r0, #0
 800ad18:	dc03      	bgt.n	800ad22 <_dtoa_r+0xa32>
 800ad1a:	d1e0      	bne.n	800acde <_dtoa_r+0x9ee>
 800ad1c:	f018 0f01 	tst.w	r8, #1
 800ad20:	d0dd      	beq.n	800acde <_dtoa_r+0x9ee>
 800ad22:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ad26:	d1d8      	bne.n	800acda <_dtoa_r+0x9ea>
 800ad28:	9b05      	ldr	r3, [sp, #20]
 800ad2a:	9a05      	ldr	r2, [sp, #20]
 800ad2c:	1c5d      	adds	r5, r3, #1
 800ad2e:	2339      	movs	r3, #57	; 0x39
 800ad30:	7013      	strb	r3, [r2, #0]
 800ad32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ad36:	2b39      	cmp	r3, #57	; 0x39
 800ad38:	f105 32ff 	add.w	r2, r5, #4294967295
 800ad3c:	d04f      	beq.n	800adde <_dtoa_r+0xaee>
 800ad3e:	3301      	adds	r3, #1
 800ad40:	7013      	strb	r3, [r2, #0]
 800ad42:	e754      	b.n	800abee <_dtoa_r+0x8fe>
 800ad44:	9a05      	ldr	r2, [sp, #20]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	f102 0501 	add.w	r5, r2, #1
 800ad4c:	dd06      	ble.n	800ad5c <_dtoa_r+0xa6c>
 800ad4e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ad52:	d0e9      	beq.n	800ad28 <_dtoa_r+0xa38>
 800ad54:	f108 0801 	add.w	r8, r8, #1
 800ad58:	9b05      	ldr	r3, [sp, #20]
 800ad5a:	e7c2      	b.n	800ace2 <_dtoa_r+0x9f2>
 800ad5c:	9a02      	ldr	r2, [sp, #8]
 800ad5e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800ad62:	eba5 030b 	sub.w	r3, r5, fp
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d021      	beq.n	800adae <_dtoa_r+0xabe>
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	220a      	movs	r2, #10
 800ad6e:	9904      	ldr	r1, [sp, #16]
 800ad70:	4620      	mov	r0, r4
 800ad72:	f000 f8db 	bl	800af2c <__multadd>
 800ad76:	45b1      	cmp	r9, r6
 800ad78:	9004      	str	r0, [sp, #16]
 800ad7a:	f04f 0300 	mov.w	r3, #0
 800ad7e:	f04f 020a 	mov.w	r2, #10
 800ad82:	4649      	mov	r1, r9
 800ad84:	4620      	mov	r0, r4
 800ad86:	d105      	bne.n	800ad94 <_dtoa_r+0xaa4>
 800ad88:	f000 f8d0 	bl	800af2c <__multadd>
 800ad8c:	4681      	mov	r9, r0
 800ad8e:	4606      	mov	r6, r0
 800ad90:	9505      	str	r5, [sp, #20]
 800ad92:	e776      	b.n	800ac82 <_dtoa_r+0x992>
 800ad94:	f000 f8ca 	bl	800af2c <__multadd>
 800ad98:	4631      	mov	r1, r6
 800ad9a:	4681      	mov	r9, r0
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	220a      	movs	r2, #10
 800ada0:	4620      	mov	r0, r4
 800ada2:	f000 f8c3 	bl	800af2c <__multadd>
 800ada6:	4606      	mov	r6, r0
 800ada8:	e7f2      	b.n	800ad90 <_dtoa_r+0xaa0>
 800adaa:	f04f 0900 	mov.w	r9, #0
 800adae:	2201      	movs	r2, #1
 800adb0:	9904      	ldr	r1, [sp, #16]
 800adb2:	4620      	mov	r0, r4
 800adb4:	f000 fa30 	bl	800b218 <__lshift>
 800adb8:	4639      	mov	r1, r7
 800adba:	9004      	str	r0, [sp, #16]
 800adbc:	f000 fa80 	bl	800b2c0 <__mcmp>
 800adc0:	2800      	cmp	r0, #0
 800adc2:	dcb6      	bgt.n	800ad32 <_dtoa_r+0xa42>
 800adc4:	d102      	bne.n	800adcc <_dtoa_r+0xadc>
 800adc6:	f018 0f01 	tst.w	r8, #1
 800adca:	d1b2      	bne.n	800ad32 <_dtoa_r+0xa42>
 800adcc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800add0:	2b30      	cmp	r3, #48	; 0x30
 800add2:	f105 32ff 	add.w	r2, r5, #4294967295
 800add6:	f47f af0a 	bne.w	800abee <_dtoa_r+0x8fe>
 800adda:	4615      	mov	r5, r2
 800addc:	e7f6      	b.n	800adcc <_dtoa_r+0xadc>
 800adde:	4593      	cmp	fp, r2
 800ade0:	d105      	bne.n	800adee <_dtoa_r+0xafe>
 800ade2:	2331      	movs	r3, #49	; 0x31
 800ade4:	f10a 0a01 	add.w	sl, sl, #1
 800ade8:	f88b 3000 	strb.w	r3, [fp]
 800adec:	e6ff      	b.n	800abee <_dtoa_r+0x8fe>
 800adee:	4615      	mov	r5, r2
 800adf0:	e79f      	b.n	800ad32 <_dtoa_r+0xa42>
 800adf2:	f8df b064 	ldr.w	fp, [pc, #100]	; 800ae58 <_dtoa_r+0xb68>
 800adf6:	e007      	b.n	800ae08 <_dtoa_r+0xb18>
 800adf8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800adfa:	f8df b060 	ldr.w	fp, [pc, #96]	; 800ae5c <_dtoa_r+0xb6c>
 800adfe:	b11b      	cbz	r3, 800ae08 <_dtoa_r+0xb18>
 800ae00:	f10b 0308 	add.w	r3, fp, #8
 800ae04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ae06:	6013      	str	r3, [r2, #0]
 800ae08:	4658      	mov	r0, fp
 800ae0a:	b017      	add	sp, #92	; 0x5c
 800ae0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae10:	9b06      	ldr	r3, [sp, #24]
 800ae12:	2b01      	cmp	r3, #1
 800ae14:	f77f ae35 	ble.w	800aa82 <_dtoa_r+0x792>
 800ae18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae1a:	9307      	str	r3, [sp, #28]
 800ae1c:	e649      	b.n	800aab2 <_dtoa_r+0x7c2>
 800ae1e:	9b02      	ldr	r3, [sp, #8]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	dc03      	bgt.n	800ae2c <_dtoa_r+0xb3c>
 800ae24:	9b06      	ldr	r3, [sp, #24]
 800ae26:	2b02      	cmp	r3, #2
 800ae28:	f73f aecc 	bgt.w	800abc4 <_dtoa_r+0x8d4>
 800ae2c:	465d      	mov	r5, fp
 800ae2e:	4639      	mov	r1, r7
 800ae30:	9804      	ldr	r0, [sp, #16]
 800ae32:	f7ff f9cf 	bl	800a1d4 <quorem>
 800ae36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ae3a:	f805 8b01 	strb.w	r8, [r5], #1
 800ae3e:	9a02      	ldr	r2, [sp, #8]
 800ae40:	eba5 030b 	sub.w	r3, r5, fp
 800ae44:	429a      	cmp	r2, r3
 800ae46:	ddb0      	ble.n	800adaa <_dtoa_r+0xaba>
 800ae48:	2300      	movs	r3, #0
 800ae4a:	220a      	movs	r2, #10
 800ae4c:	9904      	ldr	r1, [sp, #16]
 800ae4e:	4620      	mov	r0, r4
 800ae50:	f000 f86c 	bl	800af2c <__multadd>
 800ae54:	9004      	str	r0, [sp, #16]
 800ae56:	e7ea      	b.n	800ae2e <_dtoa_r+0xb3e>
 800ae58:	0800b884 	.word	0x0800b884
 800ae5c:	0800b8a8 	.word	0x0800b8a8

0800ae60 <_localeconv_r>:
 800ae60:	4b04      	ldr	r3, [pc, #16]	; (800ae74 <_localeconv_r+0x14>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	6a18      	ldr	r0, [r3, #32]
 800ae66:	4b04      	ldr	r3, [pc, #16]	; (800ae78 <_localeconv_r+0x18>)
 800ae68:	2800      	cmp	r0, #0
 800ae6a:	bf08      	it	eq
 800ae6c:	4618      	moveq	r0, r3
 800ae6e:	30f0      	adds	r0, #240	; 0xf0
 800ae70:	4770      	bx	lr
 800ae72:	bf00      	nop
 800ae74:	20000180 	.word	0x20000180
 800ae78:	200001e4 	.word	0x200001e4

0800ae7c <memcpy>:
 800ae7c:	b510      	push	{r4, lr}
 800ae7e:	1e43      	subs	r3, r0, #1
 800ae80:	440a      	add	r2, r1
 800ae82:	4291      	cmp	r1, r2
 800ae84:	d100      	bne.n	800ae88 <memcpy+0xc>
 800ae86:	bd10      	pop	{r4, pc}
 800ae88:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae90:	e7f7      	b.n	800ae82 <memcpy+0x6>

0800ae92 <__malloc_lock>:
 800ae92:	4770      	bx	lr

0800ae94 <__malloc_unlock>:
 800ae94:	4770      	bx	lr

0800ae96 <_Balloc>:
 800ae96:	b570      	push	{r4, r5, r6, lr}
 800ae98:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ae9a:	4604      	mov	r4, r0
 800ae9c:	460e      	mov	r6, r1
 800ae9e:	b93d      	cbnz	r5, 800aeb0 <_Balloc+0x1a>
 800aea0:	2010      	movs	r0, #16
 800aea2:	f7fe fc4b 	bl	800973c <malloc>
 800aea6:	6260      	str	r0, [r4, #36]	; 0x24
 800aea8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aeac:	6005      	str	r5, [r0, #0]
 800aeae:	60c5      	str	r5, [r0, #12]
 800aeb0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800aeb2:	68eb      	ldr	r3, [r5, #12]
 800aeb4:	b183      	cbz	r3, 800aed8 <_Balloc+0x42>
 800aeb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aeb8:	68db      	ldr	r3, [r3, #12]
 800aeba:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800aebe:	b9b8      	cbnz	r0, 800aef0 <_Balloc+0x5a>
 800aec0:	2101      	movs	r1, #1
 800aec2:	fa01 f506 	lsl.w	r5, r1, r6
 800aec6:	1d6a      	adds	r2, r5, #5
 800aec8:	0092      	lsls	r2, r2, #2
 800aeca:	4620      	mov	r0, r4
 800aecc:	f000 fabe 	bl	800b44c <_calloc_r>
 800aed0:	b160      	cbz	r0, 800aeec <_Balloc+0x56>
 800aed2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800aed6:	e00e      	b.n	800aef6 <_Balloc+0x60>
 800aed8:	2221      	movs	r2, #33	; 0x21
 800aeda:	2104      	movs	r1, #4
 800aedc:	4620      	mov	r0, r4
 800aede:	f000 fab5 	bl	800b44c <_calloc_r>
 800aee2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aee4:	60e8      	str	r0, [r5, #12]
 800aee6:	68db      	ldr	r3, [r3, #12]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d1e4      	bne.n	800aeb6 <_Balloc+0x20>
 800aeec:	2000      	movs	r0, #0
 800aeee:	bd70      	pop	{r4, r5, r6, pc}
 800aef0:	6802      	ldr	r2, [r0, #0]
 800aef2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800aef6:	2300      	movs	r3, #0
 800aef8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aefc:	e7f7      	b.n	800aeee <_Balloc+0x58>

0800aefe <_Bfree>:
 800aefe:	b570      	push	{r4, r5, r6, lr}
 800af00:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800af02:	4606      	mov	r6, r0
 800af04:	460d      	mov	r5, r1
 800af06:	b93c      	cbnz	r4, 800af18 <_Bfree+0x1a>
 800af08:	2010      	movs	r0, #16
 800af0a:	f7fe fc17 	bl	800973c <malloc>
 800af0e:	6270      	str	r0, [r6, #36]	; 0x24
 800af10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800af14:	6004      	str	r4, [r0, #0]
 800af16:	60c4      	str	r4, [r0, #12]
 800af18:	b13d      	cbz	r5, 800af2a <_Bfree+0x2c>
 800af1a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800af1c:	686a      	ldr	r2, [r5, #4]
 800af1e:	68db      	ldr	r3, [r3, #12]
 800af20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800af24:	6029      	str	r1, [r5, #0]
 800af26:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800af2a:	bd70      	pop	{r4, r5, r6, pc}

0800af2c <__multadd>:
 800af2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af30:	690d      	ldr	r5, [r1, #16]
 800af32:	461f      	mov	r7, r3
 800af34:	4606      	mov	r6, r0
 800af36:	460c      	mov	r4, r1
 800af38:	f101 0c14 	add.w	ip, r1, #20
 800af3c:	2300      	movs	r3, #0
 800af3e:	f8dc 0000 	ldr.w	r0, [ip]
 800af42:	b281      	uxth	r1, r0
 800af44:	fb02 7101 	mla	r1, r2, r1, r7
 800af48:	0c0f      	lsrs	r7, r1, #16
 800af4a:	0c00      	lsrs	r0, r0, #16
 800af4c:	fb02 7000 	mla	r0, r2, r0, r7
 800af50:	b289      	uxth	r1, r1
 800af52:	3301      	adds	r3, #1
 800af54:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800af58:	429d      	cmp	r5, r3
 800af5a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800af5e:	f84c 1b04 	str.w	r1, [ip], #4
 800af62:	dcec      	bgt.n	800af3e <__multadd+0x12>
 800af64:	b1d7      	cbz	r7, 800af9c <__multadd+0x70>
 800af66:	68a3      	ldr	r3, [r4, #8]
 800af68:	42ab      	cmp	r3, r5
 800af6a:	dc12      	bgt.n	800af92 <__multadd+0x66>
 800af6c:	6861      	ldr	r1, [r4, #4]
 800af6e:	4630      	mov	r0, r6
 800af70:	3101      	adds	r1, #1
 800af72:	f7ff ff90 	bl	800ae96 <_Balloc>
 800af76:	6922      	ldr	r2, [r4, #16]
 800af78:	3202      	adds	r2, #2
 800af7a:	f104 010c 	add.w	r1, r4, #12
 800af7e:	4680      	mov	r8, r0
 800af80:	0092      	lsls	r2, r2, #2
 800af82:	300c      	adds	r0, #12
 800af84:	f7ff ff7a 	bl	800ae7c <memcpy>
 800af88:	4621      	mov	r1, r4
 800af8a:	4630      	mov	r0, r6
 800af8c:	f7ff ffb7 	bl	800aefe <_Bfree>
 800af90:	4644      	mov	r4, r8
 800af92:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800af96:	3501      	adds	r5, #1
 800af98:	615f      	str	r7, [r3, #20]
 800af9a:	6125      	str	r5, [r4, #16]
 800af9c:	4620      	mov	r0, r4
 800af9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800afa2 <__hi0bits>:
 800afa2:	0c02      	lsrs	r2, r0, #16
 800afa4:	0412      	lsls	r2, r2, #16
 800afa6:	4603      	mov	r3, r0
 800afa8:	b9b2      	cbnz	r2, 800afd8 <__hi0bits+0x36>
 800afaa:	0403      	lsls	r3, r0, #16
 800afac:	2010      	movs	r0, #16
 800afae:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800afb2:	bf04      	itt	eq
 800afb4:	021b      	lsleq	r3, r3, #8
 800afb6:	3008      	addeq	r0, #8
 800afb8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800afbc:	bf04      	itt	eq
 800afbe:	011b      	lsleq	r3, r3, #4
 800afc0:	3004      	addeq	r0, #4
 800afc2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800afc6:	bf04      	itt	eq
 800afc8:	009b      	lsleq	r3, r3, #2
 800afca:	3002      	addeq	r0, #2
 800afcc:	2b00      	cmp	r3, #0
 800afce:	db06      	blt.n	800afde <__hi0bits+0x3c>
 800afd0:	005b      	lsls	r3, r3, #1
 800afd2:	d503      	bpl.n	800afdc <__hi0bits+0x3a>
 800afd4:	3001      	adds	r0, #1
 800afd6:	4770      	bx	lr
 800afd8:	2000      	movs	r0, #0
 800afda:	e7e8      	b.n	800afae <__hi0bits+0xc>
 800afdc:	2020      	movs	r0, #32
 800afde:	4770      	bx	lr

0800afe0 <__lo0bits>:
 800afe0:	6803      	ldr	r3, [r0, #0]
 800afe2:	f013 0207 	ands.w	r2, r3, #7
 800afe6:	4601      	mov	r1, r0
 800afe8:	d00b      	beq.n	800b002 <__lo0bits+0x22>
 800afea:	07da      	lsls	r2, r3, #31
 800afec:	d423      	bmi.n	800b036 <__lo0bits+0x56>
 800afee:	0798      	lsls	r0, r3, #30
 800aff0:	bf49      	itett	mi
 800aff2:	085b      	lsrmi	r3, r3, #1
 800aff4:	089b      	lsrpl	r3, r3, #2
 800aff6:	2001      	movmi	r0, #1
 800aff8:	600b      	strmi	r3, [r1, #0]
 800affa:	bf5c      	itt	pl
 800affc:	600b      	strpl	r3, [r1, #0]
 800affe:	2002      	movpl	r0, #2
 800b000:	4770      	bx	lr
 800b002:	b298      	uxth	r0, r3
 800b004:	b9a8      	cbnz	r0, 800b032 <__lo0bits+0x52>
 800b006:	0c1b      	lsrs	r3, r3, #16
 800b008:	2010      	movs	r0, #16
 800b00a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b00e:	bf04      	itt	eq
 800b010:	0a1b      	lsreq	r3, r3, #8
 800b012:	3008      	addeq	r0, #8
 800b014:	071a      	lsls	r2, r3, #28
 800b016:	bf04      	itt	eq
 800b018:	091b      	lsreq	r3, r3, #4
 800b01a:	3004      	addeq	r0, #4
 800b01c:	079a      	lsls	r2, r3, #30
 800b01e:	bf04      	itt	eq
 800b020:	089b      	lsreq	r3, r3, #2
 800b022:	3002      	addeq	r0, #2
 800b024:	07da      	lsls	r2, r3, #31
 800b026:	d402      	bmi.n	800b02e <__lo0bits+0x4e>
 800b028:	085b      	lsrs	r3, r3, #1
 800b02a:	d006      	beq.n	800b03a <__lo0bits+0x5a>
 800b02c:	3001      	adds	r0, #1
 800b02e:	600b      	str	r3, [r1, #0]
 800b030:	4770      	bx	lr
 800b032:	4610      	mov	r0, r2
 800b034:	e7e9      	b.n	800b00a <__lo0bits+0x2a>
 800b036:	2000      	movs	r0, #0
 800b038:	4770      	bx	lr
 800b03a:	2020      	movs	r0, #32
 800b03c:	4770      	bx	lr

0800b03e <__i2b>:
 800b03e:	b510      	push	{r4, lr}
 800b040:	460c      	mov	r4, r1
 800b042:	2101      	movs	r1, #1
 800b044:	f7ff ff27 	bl	800ae96 <_Balloc>
 800b048:	2201      	movs	r2, #1
 800b04a:	6144      	str	r4, [r0, #20]
 800b04c:	6102      	str	r2, [r0, #16]
 800b04e:	bd10      	pop	{r4, pc}

0800b050 <__multiply>:
 800b050:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b054:	4614      	mov	r4, r2
 800b056:	690a      	ldr	r2, [r1, #16]
 800b058:	6923      	ldr	r3, [r4, #16]
 800b05a:	429a      	cmp	r2, r3
 800b05c:	bfb8      	it	lt
 800b05e:	460b      	movlt	r3, r1
 800b060:	4688      	mov	r8, r1
 800b062:	bfbc      	itt	lt
 800b064:	46a0      	movlt	r8, r4
 800b066:	461c      	movlt	r4, r3
 800b068:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b06c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b070:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b074:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b078:	eb07 0609 	add.w	r6, r7, r9
 800b07c:	42b3      	cmp	r3, r6
 800b07e:	bfb8      	it	lt
 800b080:	3101      	addlt	r1, #1
 800b082:	f7ff ff08 	bl	800ae96 <_Balloc>
 800b086:	f100 0514 	add.w	r5, r0, #20
 800b08a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b08e:	462b      	mov	r3, r5
 800b090:	2200      	movs	r2, #0
 800b092:	4573      	cmp	r3, lr
 800b094:	d316      	bcc.n	800b0c4 <__multiply+0x74>
 800b096:	f104 0214 	add.w	r2, r4, #20
 800b09a:	f108 0114 	add.w	r1, r8, #20
 800b09e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b0a2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b0a6:	9300      	str	r3, [sp, #0]
 800b0a8:	9b00      	ldr	r3, [sp, #0]
 800b0aa:	9201      	str	r2, [sp, #4]
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d80c      	bhi.n	800b0ca <__multiply+0x7a>
 800b0b0:	2e00      	cmp	r6, #0
 800b0b2:	dd03      	ble.n	800b0bc <__multiply+0x6c>
 800b0b4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d05d      	beq.n	800b178 <__multiply+0x128>
 800b0bc:	6106      	str	r6, [r0, #16]
 800b0be:	b003      	add	sp, #12
 800b0c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0c4:	f843 2b04 	str.w	r2, [r3], #4
 800b0c8:	e7e3      	b.n	800b092 <__multiply+0x42>
 800b0ca:	f8b2 b000 	ldrh.w	fp, [r2]
 800b0ce:	f1bb 0f00 	cmp.w	fp, #0
 800b0d2:	d023      	beq.n	800b11c <__multiply+0xcc>
 800b0d4:	4689      	mov	r9, r1
 800b0d6:	46ac      	mov	ip, r5
 800b0d8:	f04f 0800 	mov.w	r8, #0
 800b0dc:	f859 4b04 	ldr.w	r4, [r9], #4
 800b0e0:	f8dc a000 	ldr.w	sl, [ip]
 800b0e4:	b2a3      	uxth	r3, r4
 800b0e6:	fa1f fa8a 	uxth.w	sl, sl
 800b0ea:	fb0b a303 	mla	r3, fp, r3, sl
 800b0ee:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b0f2:	f8dc 4000 	ldr.w	r4, [ip]
 800b0f6:	4443      	add	r3, r8
 800b0f8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b0fc:	fb0b 840a 	mla	r4, fp, sl, r8
 800b100:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b104:	46e2      	mov	sl, ip
 800b106:	b29b      	uxth	r3, r3
 800b108:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b10c:	454f      	cmp	r7, r9
 800b10e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b112:	f84a 3b04 	str.w	r3, [sl], #4
 800b116:	d82b      	bhi.n	800b170 <__multiply+0x120>
 800b118:	f8cc 8004 	str.w	r8, [ip, #4]
 800b11c:	9b01      	ldr	r3, [sp, #4]
 800b11e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b122:	3204      	adds	r2, #4
 800b124:	f1ba 0f00 	cmp.w	sl, #0
 800b128:	d020      	beq.n	800b16c <__multiply+0x11c>
 800b12a:	682b      	ldr	r3, [r5, #0]
 800b12c:	4689      	mov	r9, r1
 800b12e:	46a8      	mov	r8, r5
 800b130:	f04f 0b00 	mov.w	fp, #0
 800b134:	f8b9 c000 	ldrh.w	ip, [r9]
 800b138:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b13c:	fb0a 440c 	mla	r4, sl, ip, r4
 800b140:	445c      	add	r4, fp
 800b142:	46c4      	mov	ip, r8
 800b144:	b29b      	uxth	r3, r3
 800b146:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b14a:	f84c 3b04 	str.w	r3, [ip], #4
 800b14e:	f859 3b04 	ldr.w	r3, [r9], #4
 800b152:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b156:	0c1b      	lsrs	r3, r3, #16
 800b158:	fb0a b303 	mla	r3, sl, r3, fp
 800b15c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b160:	454f      	cmp	r7, r9
 800b162:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b166:	d805      	bhi.n	800b174 <__multiply+0x124>
 800b168:	f8c8 3004 	str.w	r3, [r8, #4]
 800b16c:	3504      	adds	r5, #4
 800b16e:	e79b      	b.n	800b0a8 <__multiply+0x58>
 800b170:	46d4      	mov	ip, sl
 800b172:	e7b3      	b.n	800b0dc <__multiply+0x8c>
 800b174:	46e0      	mov	r8, ip
 800b176:	e7dd      	b.n	800b134 <__multiply+0xe4>
 800b178:	3e01      	subs	r6, #1
 800b17a:	e799      	b.n	800b0b0 <__multiply+0x60>

0800b17c <__pow5mult>:
 800b17c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b180:	4615      	mov	r5, r2
 800b182:	f012 0203 	ands.w	r2, r2, #3
 800b186:	4606      	mov	r6, r0
 800b188:	460f      	mov	r7, r1
 800b18a:	d007      	beq.n	800b19c <__pow5mult+0x20>
 800b18c:	3a01      	subs	r2, #1
 800b18e:	4c21      	ldr	r4, [pc, #132]	; (800b214 <__pow5mult+0x98>)
 800b190:	2300      	movs	r3, #0
 800b192:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b196:	f7ff fec9 	bl	800af2c <__multadd>
 800b19a:	4607      	mov	r7, r0
 800b19c:	10ad      	asrs	r5, r5, #2
 800b19e:	d035      	beq.n	800b20c <__pow5mult+0x90>
 800b1a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b1a2:	b93c      	cbnz	r4, 800b1b4 <__pow5mult+0x38>
 800b1a4:	2010      	movs	r0, #16
 800b1a6:	f7fe fac9 	bl	800973c <malloc>
 800b1aa:	6270      	str	r0, [r6, #36]	; 0x24
 800b1ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b1b0:	6004      	str	r4, [r0, #0]
 800b1b2:	60c4      	str	r4, [r0, #12]
 800b1b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b1b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b1bc:	b94c      	cbnz	r4, 800b1d2 <__pow5mult+0x56>
 800b1be:	f240 2171 	movw	r1, #625	; 0x271
 800b1c2:	4630      	mov	r0, r6
 800b1c4:	f7ff ff3b 	bl	800b03e <__i2b>
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800b1ce:	4604      	mov	r4, r0
 800b1d0:	6003      	str	r3, [r0, #0]
 800b1d2:	f04f 0800 	mov.w	r8, #0
 800b1d6:	07eb      	lsls	r3, r5, #31
 800b1d8:	d50a      	bpl.n	800b1f0 <__pow5mult+0x74>
 800b1da:	4639      	mov	r1, r7
 800b1dc:	4622      	mov	r2, r4
 800b1de:	4630      	mov	r0, r6
 800b1e0:	f7ff ff36 	bl	800b050 <__multiply>
 800b1e4:	4639      	mov	r1, r7
 800b1e6:	4681      	mov	r9, r0
 800b1e8:	4630      	mov	r0, r6
 800b1ea:	f7ff fe88 	bl	800aefe <_Bfree>
 800b1ee:	464f      	mov	r7, r9
 800b1f0:	106d      	asrs	r5, r5, #1
 800b1f2:	d00b      	beq.n	800b20c <__pow5mult+0x90>
 800b1f4:	6820      	ldr	r0, [r4, #0]
 800b1f6:	b938      	cbnz	r0, 800b208 <__pow5mult+0x8c>
 800b1f8:	4622      	mov	r2, r4
 800b1fa:	4621      	mov	r1, r4
 800b1fc:	4630      	mov	r0, r6
 800b1fe:	f7ff ff27 	bl	800b050 <__multiply>
 800b202:	6020      	str	r0, [r4, #0]
 800b204:	f8c0 8000 	str.w	r8, [r0]
 800b208:	4604      	mov	r4, r0
 800b20a:	e7e4      	b.n	800b1d6 <__pow5mult+0x5a>
 800b20c:	4638      	mov	r0, r7
 800b20e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b212:	bf00      	nop
 800b214:	0800b9a8 	.word	0x0800b9a8

0800b218 <__lshift>:
 800b218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b21c:	460c      	mov	r4, r1
 800b21e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b222:	6923      	ldr	r3, [r4, #16]
 800b224:	6849      	ldr	r1, [r1, #4]
 800b226:	eb0a 0903 	add.w	r9, sl, r3
 800b22a:	68a3      	ldr	r3, [r4, #8]
 800b22c:	4607      	mov	r7, r0
 800b22e:	4616      	mov	r6, r2
 800b230:	f109 0501 	add.w	r5, r9, #1
 800b234:	42ab      	cmp	r3, r5
 800b236:	db32      	blt.n	800b29e <__lshift+0x86>
 800b238:	4638      	mov	r0, r7
 800b23a:	f7ff fe2c 	bl	800ae96 <_Balloc>
 800b23e:	2300      	movs	r3, #0
 800b240:	4680      	mov	r8, r0
 800b242:	f100 0114 	add.w	r1, r0, #20
 800b246:	461a      	mov	r2, r3
 800b248:	4553      	cmp	r3, sl
 800b24a:	db2b      	blt.n	800b2a4 <__lshift+0x8c>
 800b24c:	6920      	ldr	r0, [r4, #16]
 800b24e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b252:	f104 0314 	add.w	r3, r4, #20
 800b256:	f016 021f 	ands.w	r2, r6, #31
 800b25a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b25e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b262:	d025      	beq.n	800b2b0 <__lshift+0x98>
 800b264:	f1c2 0e20 	rsb	lr, r2, #32
 800b268:	2000      	movs	r0, #0
 800b26a:	681e      	ldr	r6, [r3, #0]
 800b26c:	468a      	mov	sl, r1
 800b26e:	4096      	lsls	r6, r2
 800b270:	4330      	orrs	r0, r6
 800b272:	f84a 0b04 	str.w	r0, [sl], #4
 800b276:	f853 0b04 	ldr.w	r0, [r3], #4
 800b27a:	459c      	cmp	ip, r3
 800b27c:	fa20 f00e 	lsr.w	r0, r0, lr
 800b280:	d814      	bhi.n	800b2ac <__lshift+0x94>
 800b282:	6048      	str	r0, [r1, #4]
 800b284:	b108      	cbz	r0, 800b28a <__lshift+0x72>
 800b286:	f109 0502 	add.w	r5, r9, #2
 800b28a:	3d01      	subs	r5, #1
 800b28c:	4638      	mov	r0, r7
 800b28e:	f8c8 5010 	str.w	r5, [r8, #16]
 800b292:	4621      	mov	r1, r4
 800b294:	f7ff fe33 	bl	800aefe <_Bfree>
 800b298:	4640      	mov	r0, r8
 800b29a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b29e:	3101      	adds	r1, #1
 800b2a0:	005b      	lsls	r3, r3, #1
 800b2a2:	e7c7      	b.n	800b234 <__lshift+0x1c>
 800b2a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b2a8:	3301      	adds	r3, #1
 800b2aa:	e7cd      	b.n	800b248 <__lshift+0x30>
 800b2ac:	4651      	mov	r1, sl
 800b2ae:	e7dc      	b.n	800b26a <__lshift+0x52>
 800b2b0:	3904      	subs	r1, #4
 800b2b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2b6:	f841 2f04 	str.w	r2, [r1, #4]!
 800b2ba:	459c      	cmp	ip, r3
 800b2bc:	d8f9      	bhi.n	800b2b2 <__lshift+0x9a>
 800b2be:	e7e4      	b.n	800b28a <__lshift+0x72>

0800b2c0 <__mcmp>:
 800b2c0:	6903      	ldr	r3, [r0, #16]
 800b2c2:	690a      	ldr	r2, [r1, #16]
 800b2c4:	1a9b      	subs	r3, r3, r2
 800b2c6:	b530      	push	{r4, r5, lr}
 800b2c8:	d10c      	bne.n	800b2e4 <__mcmp+0x24>
 800b2ca:	0092      	lsls	r2, r2, #2
 800b2cc:	3014      	adds	r0, #20
 800b2ce:	3114      	adds	r1, #20
 800b2d0:	1884      	adds	r4, r0, r2
 800b2d2:	4411      	add	r1, r2
 800b2d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b2d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b2dc:	4295      	cmp	r5, r2
 800b2de:	d003      	beq.n	800b2e8 <__mcmp+0x28>
 800b2e0:	d305      	bcc.n	800b2ee <__mcmp+0x2e>
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	bd30      	pop	{r4, r5, pc}
 800b2e8:	42a0      	cmp	r0, r4
 800b2ea:	d3f3      	bcc.n	800b2d4 <__mcmp+0x14>
 800b2ec:	e7fa      	b.n	800b2e4 <__mcmp+0x24>
 800b2ee:	f04f 33ff 	mov.w	r3, #4294967295
 800b2f2:	e7f7      	b.n	800b2e4 <__mcmp+0x24>

0800b2f4 <__mdiff>:
 800b2f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2f8:	460d      	mov	r5, r1
 800b2fa:	4607      	mov	r7, r0
 800b2fc:	4611      	mov	r1, r2
 800b2fe:	4628      	mov	r0, r5
 800b300:	4614      	mov	r4, r2
 800b302:	f7ff ffdd 	bl	800b2c0 <__mcmp>
 800b306:	1e06      	subs	r6, r0, #0
 800b308:	d108      	bne.n	800b31c <__mdiff+0x28>
 800b30a:	4631      	mov	r1, r6
 800b30c:	4638      	mov	r0, r7
 800b30e:	f7ff fdc2 	bl	800ae96 <_Balloc>
 800b312:	2301      	movs	r3, #1
 800b314:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b31c:	bfa4      	itt	ge
 800b31e:	4623      	movge	r3, r4
 800b320:	462c      	movge	r4, r5
 800b322:	4638      	mov	r0, r7
 800b324:	6861      	ldr	r1, [r4, #4]
 800b326:	bfa6      	itte	ge
 800b328:	461d      	movge	r5, r3
 800b32a:	2600      	movge	r6, #0
 800b32c:	2601      	movlt	r6, #1
 800b32e:	f7ff fdb2 	bl	800ae96 <_Balloc>
 800b332:	692b      	ldr	r3, [r5, #16]
 800b334:	60c6      	str	r6, [r0, #12]
 800b336:	6926      	ldr	r6, [r4, #16]
 800b338:	f105 0914 	add.w	r9, r5, #20
 800b33c:	f104 0214 	add.w	r2, r4, #20
 800b340:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b344:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b348:	f100 0514 	add.w	r5, r0, #20
 800b34c:	f04f 0e00 	mov.w	lr, #0
 800b350:	f852 ab04 	ldr.w	sl, [r2], #4
 800b354:	f859 4b04 	ldr.w	r4, [r9], #4
 800b358:	fa1e f18a 	uxtah	r1, lr, sl
 800b35c:	b2a3      	uxth	r3, r4
 800b35e:	1ac9      	subs	r1, r1, r3
 800b360:	0c23      	lsrs	r3, r4, #16
 800b362:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b366:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b36a:	b289      	uxth	r1, r1
 800b36c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b370:	45c8      	cmp	r8, r9
 800b372:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b376:	4694      	mov	ip, r2
 800b378:	f845 3b04 	str.w	r3, [r5], #4
 800b37c:	d8e8      	bhi.n	800b350 <__mdiff+0x5c>
 800b37e:	45bc      	cmp	ip, r7
 800b380:	d304      	bcc.n	800b38c <__mdiff+0x98>
 800b382:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b386:	b183      	cbz	r3, 800b3aa <__mdiff+0xb6>
 800b388:	6106      	str	r6, [r0, #16]
 800b38a:	e7c5      	b.n	800b318 <__mdiff+0x24>
 800b38c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b390:	fa1e f381 	uxtah	r3, lr, r1
 800b394:	141a      	asrs	r2, r3, #16
 800b396:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b39a:	b29b      	uxth	r3, r3
 800b39c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b3a0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b3a4:	f845 3b04 	str.w	r3, [r5], #4
 800b3a8:	e7e9      	b.n	800b37e <__mdiff+0x8a>
 800b3aa:	3e01      	subs	r6, #1
 800b3ac:	e7e9      	b.n	800b382 <__mdiff+0x8e>

0800b3ae <__d2b>:
 800b3ae:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b3b2:	460e      	mov	r6, r1
 800b3b4:	2101      	movs	r1, #1
 800b3b6:	ec59 8b10 	vmov	r8, r9, d0
 800b3ba:	4615      	mov	r5, r2
 800b3bc:	f7ff fd6b 	bl	800ae96 <_Balloc>
 800b3c0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b3c4:	4607      	mov	r7, r0
 800b3c6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b3ca:	bb34      	cbnz	r4, 800b41a <__d2b+0x6c>
 800b3cc:	9301      	str	r3, [sp, #4]
 800b3ce:	f1b8 0300 	subs.w	r3, r8, #0
 800b3d2:	d027      	beq.n	800b424 <__d2b+0x76>
 800b3d4:	a802      	add	r0, sp, #8
 800b3d6:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b3da:	f7ff fe01 	bl	800afe0 <__lo0bits>
 800b3de:	9900      	ldr	r1, [sp, #0]
 800b3e0:	b1f0      	cbz	r0, 800b420 <__d2b+0x72>
 800b3e2:	9a01      	ldr	r2, [sp, #4]
 800b3e4:	f1c0 0320 	rsb	r3, r0, #32
 800b3e8:	fa02 f303 	lsl.w	r3, r2, r3
 800b3ec:	430b      	orrs	r3, r1
 800b3ee:	40c2      	lsrs	r2, r0
 800b3f0:	617b      	str	r3, [r7, #20]
 800b3f2:	9201      	str	r2, [sp, #4]
 800b3f4:	9b01      	ldr	r3, [sp, #4]
 800b3f6:	61bb      	str	r3, [r7, #24]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	bf14      	ite	ne
 800b3fc:	2102      	movne	r1, #2
 800b3fe:	2101      	moveq	r1, #1
 800b400:	6139      	str	r1, [r7, #16]
 800b402:	b1c4      	cbz	r4, 800b436 <__d2b+0x88>
 800b404:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b408:	4404      	add	r4, r0
 800b40a:	6034      	str	r4, [r6, #0]
 800b40c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b410:	6028      	str	r0, [r5, #0]
 800b412:	4638      	mov	r0, r7
 800b414:	b003      	add	sp, #12
 800b416:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b41a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b41e:	e7d5      	b.n	800b3cc <__d2b+0x1e>
 800b420:	6179      	str	r1, [r7, #20]
 800b422:	e7e7      	b.n	800b3f4 <__d2b+0x46>
 800b424:	a801      	add	r0, sp, #4
 800b426:	f7ff fddb 	bl	800afe0 <__lo0bits>
 800b42a:	9b01      	ldr	r3, [sp, #4]
 800b42c:	617b      	str	r3, [r7, #20]
 800b42e:	2101      	movs	r1, #1
 800b430:	6139      	str	r1, [r7, #16]
 800b432:	3020      	adds	r0, #32
 800b434:	e7e5      	b.n	800b402 <__d2b+0x54>
 800b436:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b43a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b43e:	6030      	str	r0, [r6, #0]
 800b440:	6918      	ldr	r0, [r3, #16]
 800b442:	f7ff fdae 	bl	800afa2 <__hi0bits>
 800b446:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b44a:	e7e1      	b.n	800b410 <__d2b+0x62>

0800b44c <_calloc_r>:
 800b44c:	b538      	push	{r3, r4, r5, lr}
 800b44e:	fb02 f401 	mul.w	r4, r2, r1
 800b452:	4621      	mov	r1, r4
 800b454:	f7fe f9d8 	bl	8009808 <_malloc_r>
 800b458:	4605      	mov	r5, r0
 800b45a:	b118      	cbz	r0, 800b464 <_calloc_r+0x18>
 800b45c:	4622      	mov	r2, r4
 800b45e:	2100      	movs	r1, #0
 800b460:	f7fe f97c 	bl	800975c <memset>
 800b464:	4628      	mov	r0, r5
 800b466:	bd38      	pop	{r3, r4, r5, pc}

0800b468 <__ssputs_r>:
 800b468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b46c:	688e      	ldr	r6, [r1, #8]
 800b46e:	429e      	cmp	r6, r3
 800b470:	4682      	mov	sl, r0
 800b472:	460c      	mov	r4, r1
 800b474:	4690      	mov	r8, r2
 800b476:	4699      	mov	r9, r3
 800b478:	d837      	bhi.n	800b4ea <__ssputs_r+0x82>
 800b47a:	898a      	ldrh	r2, [r1, #12]
 800b47c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b480:	d031      	beq.n	800b4e6 <__ssputs_r+0x7e>
 800b482:	6825      	ldr	r5, [r4, #0]
 800b484:	6909      	ldr	r1, [r1, #16]
 800b486:	1a6f      	subs	r7, r5, r1
 800b488:	6965      	ldr	r5, [r4, #20]
 800b48a:	2302      	movs	r3, #2
 800b48c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b490:	fb95 f5f3 	sdiv	r5, r5, r3
 800b494:	f109 0301 	add.w	r3, r9, #1
 800b498:	443b      	add	r3, r7
 800b49a:	429d      	cmp	r5, r3
 800b49c:	bf38      	it	cc
 800b49e:	461d      	movcc	r5, r3
 800b4a0:	0553      	lsls	r3, r2, #21
 800b4a2:	d530      	bpl.n	800b506 <__ssputs_r+0x9e>
 800b4a4:	4629      	mov	r1, r5
 800b4a6:	f7fe f9af 	bl	8009808 <_malloc_r>
 800b4aa:	4606      	mov	r6, r0
 800b4ac:	b950      	cbnz	r0, 800b4c4 <__ssputs_r+0x5c>
 800b4ae:	230c      	movs	r3, #12
 800b4b0:	f8ca 3000 	str.w	r3, [sl]
 800b4b4:	89a3      	ldrh	r3, [r4, #12]
 800b4b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4ba:	81a3      	strh	r3, [r4, #12]
 800b4bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b4c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4c4:	463a      	mov	r2, r7
 800b4c6:	6921      	ldr	r1, [r4, #16]
 800b4c8:	f7ff fcd8 	bl	800ae7c <memcpy>
 800b4cc:	89a3      	ldrh	r3, [r4, #12]
 800b4ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b4d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4d6:	81a3      	strh	r3, [r4, #12]
 800b4d8:	6126      	str	r6, [r4, #16]
 800b4da:	6165      	str	r5, [r4, #20]
 800b4dc:	443e      	add	r6, r7
 800b4de:	1bed      	subs	r5, r5, r7
 800b4e0:	6026      	str	r6, [r4, #0]
 800b4e2:	60a5      	str	r5, [r4, #8]
 800b4e4:	464e      	mov	r6, r9
 800b4e6:	454e      	cmp	r6, r9
 800b4e8:	d900      	bls.n	800b4ec <__ssputs_r+0x84>
 800b4ea:	464e      	mov	r6, r9
 800b4ec:	4632      	mov	r2, r6
 800b4ee:	4641      	mov	r1, r8
 800b4f0:	6820      	ldr	r0, [r4, #0]
 800b4f2:	f000 f91d 	bl	800b730 <memmove>
 800b4f6:	68a3      	ldr	r3, [r4, #8]
 800b4f8:	1b9b      	subs	r3, r3, r6
 800b4fa:	60a3      	str	r3, [r4, #8]
 800b4fc:	6823      	ldr	r3, [r4, #0]
 800b4fe:	441e      	add	r6, r3
 800b500:	6026      	str	r6, [r4, #0]
 800b502:	2000      	movs	r0, #0
 800b504:	e7dc      	b.n	800b4c0 <__ssputs_r+0x58>
 800b506:	462a      	mov	r2, r5
 800b508:	f000 f92b 	bl	800b762 <_realloc_r>
 800b50c:	4606      	mov	r6, r0
 800b50e:	2800      	cmp	r0, #0
 800b510:	d1e2      	bne.n	800b4d8 <__ssputs_r+0x70>
 800b512:	6921      	ldr	r1, [r4, #16]
 800b514:	4650      	mov	r0, sl
 800b516:	f7fe f929 	bl	800976c <_free_r>
 800b51a:	e7c8      	b.n	800b4ae <__ssputs_r+0x46>

0800b51c <_svfiprintf_r>:
 800b51c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b520:	461d      	mov	r5, r3
 800b522:	898b      	ldrh	r3, [r1, #12]
 800b524:	061f      	lsls	r7, r3, #24
 800b526:	b09d      	sub	sp, #116	; 0x74
 800b528:	4680      	mov	r8, r0
 800b52a:	460c      	mov	r4, r1
 800b52c:	4616      	mov	r6, r2
 800b52e:	d50f      	bpl.n	800b550 <_svfiprintf_r+0x34>
 800b530:	690b      	ldr	r3, [r1, #16]
 800b532:	b96b      	cbnz	r3, 800b550 <_svfiprintf_r+0x34>
 800b534:	2140      	movs	r1, #64	; 0x40
 800b536:	f7fe f967 	bl	8009808 <_malloc_r>
 800b53a:	6020      	str	r0, [r4, #0]
 800b53c:	6120      	str	r0, [r4, #16]
 800b53e:	b928      	cbnz	r0, 800b54c <_svfiprintf_r+0x30>
 800b540:	230c      	movs	r3, #12
 800b542:	f8c8 3000 	str.w	r3, [r8]
 800b546:	f04f 30ff 	mov.w	r0, #4294967295
 800b54a:	e0c8      	b.n	800b6de <_svfiprintf_r+0x1c2>
 800b54c:	2340      	movs	r3, #64	; 0x40
 800b54e:	6163      	str	r3, [r4, #20]
 800b550:	2300      	movs	r3, #0
 800b552:	9309      	str	r3, [sp, #36]	; 0x24
 800b554:	2320      	movs	r3, #32
 800b556:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b55a:	2330      	movs	r3, #48	; 0x30
 800b55c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b560:	9503      	str	r5, [sp, #12]
 800b562:	f04f 0b01 	mov.w	fp, #1
 800b566:	4637      	mov	r7, r6
 800b568:	463d      	mov	r5, r7
 800b56a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b56e:	b10b      	cbz	r3, 800b574 <_svfiprintf_r+0x58>
 800b570:	2b25      	cmp	r3, #37	; 0x25
 800b572:	d13e      	bne.n	800b5f2 <_svfiprintf_r+0xd6>
 800b574:	ebb7 0a06 	subs.w	sl, r7, r6
 800b578:	d00b      	beq.n	800b592 <_svfiprintf_r+0x76>
 800b57a:	4653      	mov	r3, sl
 800b57c:	4632      	mov	r2, r6
 800b57e:	4621      	mov	r1, r4
 800b580:	4640      	mov	r0, r8
 800b582:	f7ff ff71 	bl	800b468 <__ssputs_r>
 800b586:	3001      	adds	r0, #1
 800b588:	f000 80a4 	beq.w	800b6d4 <_svfiprintf_r+0x1b8>
 800b58c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b58e:	4453      	add	r3, sl
 800b590:	9309      	str	r3, [sp, #36]	; 0x24
 800b592:	783b      	ldrb	r3, [r7, #0]
 800b594:	2b00      	cmp	r3, #0
 800b596:	f000 809d 	beq.w	800b6d4 <_svfiprintf_r+0x1b8>
 800b59a:	2300      	movs	r3, #0
 800b59c:	f04f 32ff 	mov.w	r2, #4294967295
 800b5a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5a4:	9304      	str	r3, [sp, #16]
 800b5a6:	9307      	str	r3, [sp, #28]
 800b5a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b5ac:	931a      	str	r3, [sp, #104]	; 0x68
 800b5ae:	462f      	mov	r7, r5
 800b5b0:	2205      	movs	r2, #5
 800b5b2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b5b6:	4850      	ldr	r0, [pc, #320]	; (800b6f8 <_svfiprintf_r+0x1dc>)
 800b5b8:	f7f4 fe12 	bl	80001e0 <memchr>
 800b5bc:	9b04      	ldr	r3, [sp, #16]
 800b5be:	b9d0      	cbnz	r0, 800b5f6 <_svfiprintf_r+0xda>
 800b5c0:	06d9      	lsls	r1, r3, #27
 800b5c2:	bf44      	itt	mi
 800b5c4:	2220      	movmi	r2, #32
 800b5c6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b5ca:	071a      	lsls	r2, r3, #28
 800b5cc:	bf44      	itt	mi
 800b5ce:	222b      	movmi	r2, #43	; 0x2b
 800b5d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b5d4:	782a      	ldrb	r2, [r5, #0]
 800b5d6:	2a2a      	cmp	r2, #42	; 0x2a
 800b5d8:	d015      	beq.n	800b606 <_svfiprintf_r+0xea>
 800b5da:	9a07      	ldr	r2, [sp, #28]
 800b5dc:	462f      	mov	r7, r5
 800b5de:	2000      	movs	r0, #0
 800b5e0:	250a      	movs	r5, #10
 800b5e2:	4639      	mov	r1, r7
 800b5e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5e8:	3b30      	subs	r3, #48	; 0x30
 800b5ea:	2b09      	cmp	r3, #9
 800b5ec:	d94d      	bls.n	800b68a <_svfiprintf_r+0x16e>
 800b5ee:	b1b8      	cbz	r0, 800b620 <_svfiprintf_r+0x104>
 800b5f0:	e00f      	b.n	800b612 <_svfiprintf_r+0xf6>
 800b5f2:	462f      	mov	r7, r5
 800b5f4:	e7b8      	b.n	800b568 <_svfiprintf_r+0x4c>
 800b5f6:	4a40      	ldr	r2, [pc, #256]	; (800b6f8 <_svfiprintf_r+0x1dc>)
 800b5f8:	1a80      	subs	r0, r0, r2
 800b5fa:	fa0b f000 	lsl.w	r0, fp, r0
 800b5fe:	4318      	orrs	r0, r3
 800b600:	9004      	str	r0, [sp, #16]
 800b602:	463d      	mov	r5, r7
 800b604:	e7d3      	b.n	800b5ae <_svfiprintf_r+0x92>
 800b606:	9a03      	ldr	r2, [sp, #12]
 800b608:	1d11      	adds	r1, r2, #4
 800b60a:	6812      	ldr	r2, [r2, #0]
 800b60c:	9103      	str	r1, [sp, #12]
 800b60e:	2a00      	cmp	r2, #0
 800b610:	db01      	blt.n	800b616 <_svfiprintf_r+0xfa>
 800b612:	9207      	str	r2, [sp, #28]
 800b614:	e004      	b.n	800b620 <_svfiprintf_r+0x104>
 800b616:	4252      	negs	r2, r2
 800b618:	f043 0302 	orr.w	r3, r3, #2
 800b61c:	9207      	str	r2, [sp, #28]
 800b61e:	9304      	str	r3, [sp, #16]
 800b620:	783b      	ldrb	r3, [r7, #0]
 800b622:	2b2e      	cmp	r3, #46	; 0x2e
 800b624:	d10c      	bne.n	800b640 <_svfiprintf_r+0x124>
 800b626:	787b      	ldrb	r3, [r7, #1]
 800b628:	2b2a      	cmp	r3, #42	; 0x2a
 800b62a:	d133      	bne.n	800b694 <_svfiprintf_r+0x178>
 800b62c:	9b03      	ldr	r3, [sp, #12]
 800b62e:	1d1a      	adds	r2, r3, #4
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	9203      	str	r2, [sp, #12]
 800b634:	2b00      	cmp	r3, #0
 800b636:	bfb8      	it	lt
 800b638:	f04f 33ff 	movlt.w	r3, #4294967295
 800b63c:	3702      	adds	r7, #2
 800b63e:	9305      	str	r3, [sp, #20]
 800b640:	4d2e      	ldr	r5, [pc, #184]	; (800b6fc <_svfiprintf_r+0x1e0>)
 800b642:	7839      	ldrb	r1, [r7, #0]
 800b644:	2203      	movs	r2, #3
 800b646:	4628      	mov	r0, r5
 800b648:	f7f4 fdca 	bl	80001e0 <memchr>
 800b64c:	b138      	cbz	r0, 800b65e <_svfiprintf_r+0x142>
 800b64e:	2340      	movs	r3, #64	; 0x40
 800b650:	1b40      	subs	r0, r0, r5
 800b652:	fa03 f000 	lsl.w	r0, r3, r0
 800b656:	9b04      	ldr	r3, [sp, #16]
 800b658:	4303      	orrs	r3, r0
 800b65a:	3701      	adds	r7, #1
 800b65c:	9304      	str	r3, [sp, #16]
 800b65e:	7839      	ldrb	r1, [r7, #0]
 800b660:	4827      	ldr	r0, [pc, #156]	; (800b700 <_svfiprintf_r+0x1e4>)
 800b662:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b666:	2206      	movs	r2, #6
 800b668:	1c7e      	adds	r6, r7, #1
 800b66a:	f7f4 fdb9 	bl	80001e0 <memchr>
 800b66e:	2800      	cmp	r0, #0
 800b670:	d038      	beq.n	800b6e4 <_svfiprintf_r+0x1c8>
 800b672:	4b24      	ldr	r3, [pc, #144]	; (800b704 <_svfiprintf_r+0x1e8>)
 800b674:	bb13      	cbnz	r3, 800b6bc <_svfiprintf_r+0x1a0>
 800b676:	9b03      	ldr	r3, [sp, #12]
 800b678:	3307      	adds	r3, #7
 800b67a:	f023 0307 	bic.w	r3, r3, #7
 800b67e:	3308      	adds	r3, #8
 800b680:	9303      	str	r3, [sp, #12]
 800b682:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b684:	444b      	add	r3, r9
 800b686:	9309      	str	r3, [sp, #36]	; 0x24
 800b688:	e76d      	b.n	800b566 <_svfiprintf_r+0x4a>
 800b68a:	fb05 3202 	mla	r2, r5, r2, r3
 800b68e:	2001      	movs	r0, #1
 800b690:	460f      	mov	r7, r1
 800b692:	e7a6      	b.n	800b5e2 <_svfiprintf_r+0xc6>
 800b694:	2300      	movs	r3, #0
 800b696:	3701      	adds	r7, #1
 800b698:	9305      	str	r3, [sp, #20]
 800b69a:	4619      	mov	r1, r3
 800b69c:	250a      	movs	r5, #10
 800b69e:	4638      	mov	r0, r7
 800b6a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6a4:	3a30      	subs	r2, #48	; 0x30
 800b6a6:	2a09      	cmp	r2, #9
 800b6a8:	d903      	bls.n	800b6b2 <_svfiprintf_r+0x196>
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d0c8      	beq.n	800b640 <_svfiprintf_r+0x124>
 800b6ae:	9105      	str	r1, [sp, #20]
 800b6b0:	e7c6      	b.n	800b640 <_svfiprintf_r+0x124>
 800b6b2:	fb05 2101 	mla	r1, r5, r1, r2
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	4607      	mov	r7, r0
 800b6ba:	e7f0      	b.n	800b69e <_svfiprintf_r+0x182>
 800b6bc:	ab03      	add	r3, sp, #12
 800b6be:	9300      	str	r3, [sp, #0]
 800b6c0:	4622      	mov	r2, r4
 800b6c2:	4b11      	ldr	r3, [pc, #68]	; (800b708 <_svfiprintf_r+0x1ec>)
 800b6c4:	a904      	add	r1, sp, #16
 800b6c6:	4640      	mov	r0, r8
 800b6c8:	f7fe f98c 	bl	80099e4 <_printf_float>
 800b6cc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b6d0:	4681      	mov	r9, r0
 800b6d2:	d1d6      	bne.n	800b682 <_svfiprintf_r+0x166>
 800b6d4:	89a3      	ldrh	r3, [r4, #12]
 800b6d6:	065b      	lsls	r3, r3, #25
 800b6d8:	f53f af35 	bmi.w	800b546 <_svfiprintf_r+0x2a>
 800b6dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b6de:	b01d      	add	sp, #116	; 0x74
 800b6e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6e4:	ab03      	add	r3, sp, #12
 800b6e6:	9300      	str	r3, [sp, #0]
 800b6e8:	4622      	mov	r2, r4
 800b6ea:	4b07      	ldr	r3, [pc, #28]	; (800b708 <_svfiprintf_r+0x1ec>)
 800b6ec:	a904      	add	r1, sp, #16
 800b6ee:	4640      	mov	r0, r8
 800b6f0:	f7fe fc2e 	bl	8009f50 <_printf_i>
 800b6f4:	e7ea      	b.n	800b6cc <_svfiprintf_r+0x1b0>
 800b6f6:	bf00      	nop
 800b6f8:	0800b9b4 	.word	0x0800b9b4
 800b6fc:	0800b9ba 	.word	0x0800b9ba
 800b700:	0800b9be 	.word	0x0800b9be
 800b704:	080099e5 	.word	0x080099e5
 800b708:	0800b469 	.word	0x0800b469

0800b70c <__ascii_mbtowc>:
 800b70c:	b082      	sub	sp, #8
 800b70e:	b901      	cbnz	r1, 800b712 <__ascii_mbtowc+0x6>
 800b710:	a901      	add	r1, sp, #4
 800b712:	b142      	cbz	r2, 800b726 <__ascii_mbtowc+0x1a>
 800b714:	b14b      	cbz	r3, 800b72a <__ascii_mbtowc+0x1e>
 800b716:	7813      	ldrb	r3, [r2, #0]
 800b718:	600b      	str	r3, [r1, #0]
 800b71a:	7812      	ldrb	r2, [r2, #0]
 800b71c:	1c10      	adds	r0, r2, #0
 800b71e:	bf18      	it	ne
 800b720:	2001      	movne	r0, #1
 800b722:	b002      	add	sp, #8
 800b724:	4770      	bx	lr
 800b726:	4610      	mov	r0, r2
 800b728:	e7fb      	b.n	800b722 <__ascii_mbtowc+0x16>
 800b72a:	f06f 0001 	mvn.w	r0, #1
 800b72e:	e7f8      	b.n	800b722 <__ascii_mbtowc+0x16>

0800b730 <memmove>:
 800b730:	4288      	cmp	r0, r1
 800b732:	b510      	push	{r4, lr}
 800b734:	eb01 0302 	add.w	r3, r1, r2
 800b738:	d807      	bhi.n	800b74a <memmove+0x1a>
 800b73a:	1e42      	subs	r2, r0, #1
 800b73c:	4299      	cmp	r1, r3
 800b73e:	d00a      	beq.n	800b756 <memmove+0x26>
 800b740:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b744:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b748:	e7f8      	b.n	800b73c <memmove+0xc>
 800b74a:	4283      	cmp	r3, r0
 800b74c:	d9f5      	bls.n	800b73a <memmove+0xa>
 800b74e:	1881      	adds	r1, r0, r2
 800b750:	1ad2      	subs	r2, r2, r3
 800b752:	42d3      	cmn	r3, r2
 800b754:	d100      	bne.n	800b758 <memmove+0x28>
 800b756:	bd10      	pop	{r4, pc}
 800b758:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b75c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b760:	e7f7      	b.n	800b752 <memmove+0x22>

0800b762 <_realloc_r>:
 800b762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b764:	4607      	mov	r7, r0
 800b766:	4614      	mov	r4, r2
 800b768:	460e      	mov	r6, r1
 800b76a:	b921      	cbnz	r1, 800b776 <_realloc_r+0x14>
 800b76c:	4611      	mov	r1, r2
 800b76e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b772:	f7fe b849 	b.w	8009808 <_malloc_r>
 800b776:	b922      	cbnz	r2, 800b782 <_realloc_r+0x20>
 800b778:	f7fd fff8 	bl	800976c <_free_r>
 800b77c:	4625      	mov	r5, r4
 800b77e:	4628      	mov	r0, r5
 800b780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b782:	f000 f821 	bl	800b7c8 <_malloc_usable_size_r>
 800b786:	42a0      	cmp	r0, r4
 800b788:	d20f      	bcs.n	800b7aa <_realloc_r+0x48>
 800b78a:	4621      	mov	r1, r4
 800b78c:	4638      	mov	r0, r7
 800b78e:	f7fe f83b 	bl	8009808 <_malloc_r>
 800b792:	4605      	mov	r5, r0
 800b794:	2800      	cmp	r0, #0
 800b796:	d0f2      	beq.n	800b77e <_realloc_r+0x1c>
 800b798:	4631      	mov	r1, r6
 800b79a:	4622      	mov	r2, r4
 800b79c:	f7ff fb6e 	bl	800ae7c <memcpy>
 800b7a0:	4631      	mov	r1, r6
 800b7a2:	4638      	mov	r0, r7
 800b7a4:	f7fd ffe2 	bl	800976c <_free_r>
 800b7a8:	e7e9      	b.n	800b77e <_realloc_r+0x1c>
 800b7aa:	4635      	mov	r5, r6
 800b7ac:	e7e7      	b.n	800b77e <_realloc_r+0x1c>

0800b7ae <__ascii_wctomb>:
 800b7ae:	b149      	cbz	r1, 800b7c4 <__ascii_wctomb+0x16>
 800b7b0:	2aff      	cmp	r2, #255	; 0xff
 800b7b2:	bf85      	ittet	hi
 800b7b4:	238a      	movhi	r3, #138	; 0x8a
 800b7b6:	6003      	strhi	r3, [r0, #0]
 800b7b8:	700a      	strbls	r2, [r1, #0]
 800b7ba:	f04f 30ff 	movhi.w	r0, #4294967295
 800b7be:	bf98      	it	ls
 800b7c0:	2001      	movls	r0, #1
 800b7c2:	4770      	bx	lr
 800b7c4:	4608      	mov	r0, r1
 800b7c6:	4770      	bx	lr

0800b7c8 <_malloc_usable_size_r>:
 800b7c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7cc:	1f18      	subs	r0, r3, #4
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	bfbc      	itt	lt
 800b7d2:	580b      	ldrlt	r3, [r1, r0]
 800b7d4:	18c0      	addlt	r0, r0, r3
 800b7d6:	4770      	bx	lr

0800b7d8 <_init>:
 800b7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7da:	bf00      	nop
 800b7dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7de:	bc08      	pop	{r3}
 800b7e0:	469e      	mov	lr, r3
 800b7e2:	4770      	bx	lr

0800b7e4 <_fini>:
 800b7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7e6:	bf00      	nop
 800b7e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7ea:	bc08      	pop	{r3}
 800b7ec:	469e      	mov	lr, r3
 800b7ee:	4770      	bx	lr
