# system info jtag_debug_sys on 2024.09.18.15:52:49
system_info:
name,value
DEVICE,EP4CE6E22C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1726667566
#
#
# Files generated for jtag_debug_sys on 2024.09.18.15:52:49
files:
filepath,kind,attributes,module,is_top
simulation/jtag_debug_sys.vhd,VHDL,,jtag_debug_sys,true
simulation/submodules/jtag_debug_sys_master_0.vhd,VHDL,,jtag_debug_sys_master_0,false
simulation/submodules/jtag_debug_sys_pio_arg.vhd,VHDL,,jtag_debug_sys_pio_arg,false
simulation/submodules/jtag_debug_sys_pio_cmd.vhd,VHDL,,jtag_debug_sys_pio_cmd,false
simulation/submodules/jtag_debug_sys_pio_data.vhd,VHDL,,jtag_debug_sys_pio_data,false
simulation/submodules/jtag_debug_sys_mm_interconnect_0.v,VERILOG,,jtag_debug_sys_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/jtag_debug_sys_master_0_timing_adt.sv,SYSTEM_VERILOG,,jtag_debug_sys_master_0_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/jtag_debug_sys_master_0_b2p_adapter.sv,SYSTEM_VERILOG,,jtag_debug_sys_master_0_b2p_adapter,false
simulation/submodules/jtag_debug_sys_master_0_p2b_adapter.sv,SYSTEM_VERILOG,,jtag_debug_sys_master_0_p2b_adapter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/jtag_debug_sys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,jtag_debug_sys_mm_interconnect_0_router,false
simulation/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,jtag_debug_sys_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/jtag_debug_sys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,jtag_debug_sys_mm_interconnect_0_cmd_demux,false
simulation/submodules/jtag_debug_sys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,jtag_debug_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,jtag_debug_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/jtag_debug_sys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,jtag_debug_sys_mm_interconnect_0_rsp_demux,false
simulation/submodules/jtag_debug_sys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,jtag_debug_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,jtag_debug_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,jtag_debug_sys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
jtag_debug_sys.master_0,jtag_debug_sys_master_0
jtag_debug_sys.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
jtag_debug_sys.master_0.timing_adt,jtag_debug_sys_master_0_timing_adt
jtag_debug_sys.master_0.fifo,altera_avalon_sc_fifo
jtag_debug_sys.master_0.b2p,altera_avalon_st_bytes_to_packets
jtag_debug_sys.master_0.p2b,altera_avalon_st_packets_to_bytes
jtag_debug_sys.master_0.transacto,altera_avalon_packets_to_master
jtag_debug_sys.master_0.b2p_adapter,jtag_debug_sys_master_0_b2p_adapter
jtag_debug_sys.master_0.p2b_adapter,jtag_debug_sys_master_0_p2b_adapter
jtag_debug_sys.master_0.rst_controller,altera_reset_controller
jtag_debug_sys.pio_arg,jtag_debug_sys_pio_arg
jtag_debug_sys.pio_cmd,jtag_debug_sys_pio_cmd
jtag_debug_sys.pio_data,jtag_debug_sys_pio_data
jtag_debug_sys.mm_interconnect_0,jtag_debug_sys_mm_interconnect_0
jtag_debug_sys.mm_interconnect_0.master_0_master_translator,altera_merlin_master_translator
jtag_debug_sys.mm_interconnect_0.pio_cmd_s1_translator,altera_merlin_slave_translator
jtag_debug_sys.mm_interconnect_0.pio_arg_s1_translator,altera_merlin_slave_translator
jtag_debug_sys.mm_interconnect_0.pio_data_s1_translator,altera_merlin_slave_translator
jtag_debug_sys.mm_interconnect_0.master_0_master_agent,altera_merlin_master_agent
jtag_debug_sys.mm_interconnect_0.pio_cmd_s1_agent,altera_merlin_slave_agent
jtag_debug_sys.mm_interconnect_0.pio_arg_s1_agent,altera_merlin_slave_agent
jtag_debug_sys.mm_interconnect_0.pio_data_s1_agent,altera_merlin_slave_agent
jtag_debug_sys.mm_interconnect_0.pio_cmd_s1_agent_rsp_fifo,altera_avalon_sc_fifo
jtag_debug_sys.mm_interconnect_0.pio_arg_s1_agent_rsp_fifo,altera_avalon_sc_fifo
jtag_debug_sys.mm_interconnect_0.pio_data_s1_agent_rsp_fifo,altera_avalon_sc_fifo
jtag_debug_sys.mm_interconnect_0.router,jtag_debug_sys_mm_interconnect_0_router
jtag_debug_sys.mm_interconnect_0.router_001,jtag_debug_sys_mm_interconnect_0_router_001
jtag_debug_sys.mm_interconnect_0.router_002,jtag_debug_sys_mm_interconnect_0_router_001
jtag_debug_sys.mm_interconnect_0.router_003,jtag_debug_sys_mm_interconnect_0_router_001
jtag_debug_sys.mm_interconnect_0.master_0_master_limiter,altera_merlin_traffic_limiter
jtag_debug_sys.mm_interconnect_0.cmd_demux,jtag_debug_sys_mm_interconnect_0_cmd_demux
jtag_debug_sys.mm_interconnect_0.cmd_mux,jtag_debug_sys_mm_interconnect_0_cmd_mux
jtag_debug_sys.mm_interconnect_0.cmd_mux_001,jtag_debug_sys_mm_interconnect_0_cmd_mux
jtag_debug_sys.mm_interconnect_0.cmd_mux_002,jtag_debug_sys_mm_interconnect_0_cmd_mux
jtag_debug_sys.mm_interconnect_0.rsp_demux,jtag_debug_sys_mm_interconnect_0_rsp_demux
jtag_debug_sys.mm_interconnect_0.rsp_demux_001,jtag_debug_sys_mm_interconnect_0_rsp_demux
jtag_debug_sys.mm_interconnect_0.rsp_demux_002,jtag_debug_sys_mm_interconnect_0_rsp_demux
jtag_debug_sys.mm_interconnect_0.rsp_mux,jtag_debug_sys_mm_interconnect_0_rsp_mux
jtag_debug_sys.mm_interconnect_0.avalon_st_adapter,jtag_debug_sys_mm_interconnect_0_avalon_st_adapter
jtag_debug_sys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
jtag_debug_sys.mm_interconnect_0.avalon_st_adapter_001,jtag_debug_sys_mm_interconnect_0_avalon_st_adapter
jtag_debug_sys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
jtag_debug_sys.mm_interconnect_0.avalon_st_adapter_002,jtag_debug_sys_mm_interconnect_0_avalon_st_adapter
jtag_debug_sys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
jtag_debug_sys.rst_controller,altera_reset_controller
jtag_debug_sys.rst_controller_001,altera_reset_controller
