
Test4500.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003f68  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08003f68  0c003f68  0000bf68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       0000008c  08003f78  0c003f78  0000bf78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  4 .data         0000000c  20000000  0c004010  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000040  2000000c  0c00401c  0001000c  2**2
                  ALLOC
  6 .debug_aranges 00000380  00000000  00000000  00010010  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00005709  00000000  00000000  00010390  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000fd7  00000000  00000000  00015a99  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00005483  00000000  00000000  00016a70  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000848  00000000  00000000  0001bef4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000971a5  00000000  00000000  0001c73c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000dfa  00000000  00000000  000b38e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000002a0  00000000  00000000  000b46e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 0000033a  00000000  00000000  000b4980  2**0
                  CONTENTS, READONLY
 15 .debug_macro  00019530  00000000  00000000  000b4cba  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 cb 02 00 08 db 02 00 08     ................
 8000010:	eb 02 00 08 fb 02 00 08 0b 03 00 08 00 00 00 00     ................
	...
 800002c:	1b 03 00 08 2b 03 00 08 00 00 00 00 3b 03 00 08     ....+.......;...
 800003c:	4b 03 00 08 5b 03 00 08 6b 03 00 08 7b 03 00 08     K...[...k...{...
 800004c:	8b 03 00 08 9b 03 00 08 ab 03 00 08 bb 03 00 08     ................
 800005c:	cb 03 00 08 db 03 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 eb 03 00 08 00 00 00 00 fb 03 00 08     ................
 800007c:	0b 04 00 08 1b 04 00 08 2b 04 00 08 3b 04 00 08     ........+...;...
 800008c:	4b 04 00 08 5b 04 00 08 6b 04 00 08 7b 04 00 08     K...[...k...{...
 800009c:	8b 04 00 08 9b 04 00 08 ab 04 00 08 bb 04 00 08     ................
 80000ac:	cb 04 00 08 db 04 00 08 eb 04 00 08 fb 04 00 08     ................
 80000bc:	0b 05 00 08 1b 05 00 08 2b 05 00 08 3b 05 00 08     ........+...;...
 80000cc:	4b 05 00 08 5b 05 00 08 6b 05 00 08 7b 05 00 08     K...[...k...{...
 80000dc:	8b 05 00 08 9b 05 00 08 ab 05 00 08 bb 05 00 08     ................
 80000ec:	cb 05 00 08 db 05 00 08 eb 05 00 08 fb 05 00 08     ................
 80000fc:	0b 06 00 08 1b 06 00 08 29 06 00 08 37 06 00 08     ........)...7...
 800010c:	45 06 00 08 53 06 00 08 61 06 00 08 6f 06 00 08     E...S...a...o...
 800011c:	7d 06 00 08 8b 06 00 08 99 06 00 08 a7 06 00 08     }...............
 800012c:	b5 06 00 08 c3 06 00 08 d1 06 00 08 df 06 00 08     ................
 800013c:	ed 06 00 08 fb 06 00 08 09 07 00 08 17 07 00 08     ................
 800014c:	25 07 00 08 33 07 00 08 41 07 00 08 4f 07 00 08     %...3...A...O...
 800015c:	5d 07 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ]...............
 800016c:	00 00 00 00 6b 07 00 08 79 07 00 08 87 07 00 08     ....k...y.......
 800017c:	95 07 00 08 a3 07 00 08 b1 07 00 08 bf 07 00 08     ................
 800018c:	cd 07 00 08 db 07 00 08 e9 07 00 08 f7 07 00 08     ................
 800019c:	05 08 00 08 13 08 00 08 21 08 00 08 2f 08 00 08     ........!.../...
 80001ac:	3d 08 00 08 4b 08 00 08 59 08 00 08 67 08 00 08     =...K...Y...g...
 80001bc:	75 08 00 08 83 08 00 08 91 08 00 08 9f 08 00 08     u...............
 80001cc:	ad 08 00 08 bb 08 00 08 c9 08 00 08 d7 08 00 08     ................
 80001dc:	00 00 00 00 e5 08 00 08 f3 08 00 08 01 09 00 08     ................
 80001ec:	0f 09 00 08 1d 09 00 08 00 00 00 00 2b 09 00 08     ............+...
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000af5 	.word	0x08000af5

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08003785 	.word	0x08003785

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c004010 	.word	0x0c004010
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	0000000c 	.word	0x0000000c
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c00401c 	.word	0x0c00401c
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	2000000c 	.word	0x2000000c
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	00000040 	.word	0x00000040
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08003ed5 	.word	0x08003ed5
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08001291 	.word	0x08001291
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80002c8:	e7fe      	b.n	80002c8 <NMI_Handler>

080002ca <NMI_Handler_Veneer>:
 80002ca:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 800093c <GPDMA1_0_IRQHandler_Veneer+0x12>
 80002ce:	b500      	push	{lr}
 80002d0:	b081      	sub	sp, #4
 80002d2:	4780      	blx	r0
 80002d4:	b001      	add	sp, #4
 80002d6:	bd00      	pop	{pc}

080002d8 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80002d8:	e7fe      	b.n	80002d8 <HardFault_Handler>

080002da <HardFault_Handler_Veneer>:
 80002da:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000940 <GPDMA1_0_IRQHandler_Veneer+0x16>
 80002de:	b500      	push	{lr}
 80002e0:	b081      	sub	sp, #4
 80002e2:	4780      	blx	r0
 80002e4:	b001      	add	sp, #4
 80002e6:	bd00      	pop	{pc}

080002e8 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80002e8:	e7fe      	b.n	80002e8 <MemManage_Handler>

080002ea <MemManage_Handler_Veneer>:
 80002ea:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000944 <GPDMA1_0_IRQHandler_Veneer+0x1a>
 80002ee:	b500      	push	{lr}
 80002f0:	b081      	sub	sp, #4
 80002f2:	4780      	blx	r0
 80002f4:	b001      	add	sp, #4
 80002f6:	bd00      	pop	{pc}

080002f8 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80002f8:	e7fe      	b.n	80002f8 <BusFault_Handler>

080002fa <BusFault_Handler_Veneer>:
 80002fa:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000948 <GPDMA1_0_IRQHandler_Veneer+0x1e>
 80002fe:	b500      	push	{lr}
 8000300:	b081      	sub	sp, #4
 8000302:	4780      	blx	r0
 8000304:	b001      	add	sp, #4
 8000306:	bd00      	pop	{pc}

08000308 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000308:	e7fe      	b.n	8000308 <UsageFault_Handler>

0800030a <UsageFault_Handler_Veneer>:
 800030a:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 800094c <GPDMA1_0_IRQHandler_Veneer+0x22>
 800030e:	b500      	push	{lr}
 8000310:	b081      	sub	sp, #4
 8000312:	4780      	blx	r0
 8000314:	b001      	add	sp, #4
 8000316:	bd00      	pop	{pc}

08000318 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000318:	e7fe      	b.n	8000318 <SVC_Handler>

0800031a <SVC_Handler_Veneer>:
 800031a:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000950 <GPDMA1_0_IRQHandler_Veneer+0x26>
 800031e:	b500      	push	{lr}
 8000320:	b081      	sub	sp, #4
 8000322:	4780      	blx	r0
 8000324:	b001      	add	sp, #4
 8000326:	bd00      	pop	{pc}

08000328 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000328:	e7fe      	b.n	8000328 <DebugMon_Handler>

0800032a <DebugMon_Handler_Veneer>:
 800032a:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000954 <GPDMA1_0_IRQHandler_Veneer+0x2a>
 800032e:	b500      	push	{lr}
 8000330:	b081      	sub	sp, #4
 8000332:	4780      	blx	r0
 8000334:	b001      	add	sp, #4
 8000336:	bd00      	pop	{pc}

08000338 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000338:	e7fe      	b.n	8000338 <PendSV_Handler>

0800033a <PendSV_Handler_Veneer>:
 800033a:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000958 <GPDMA1_0_IRQHandler_Veneer+0x2e>
 800033e:	b500      	push	{lr}
 8000340:	b081      	sub	sp, #4
 8000342:	4780      	blx	r0
 8000344:	b001      	add	sp, #4
 8000346:	bd00      	pop	{pc}

08000348 <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000348:	e7fe      	b.n	8000348 <SysTick_Handler>

0800034a <SysTick_Handler_Veneer>:
 800034a:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 800095c <GPDMA1_0_IRQHandler_Veneer+0x32>
 800034e:	b500      	push	{lr}
 8000350:	b081      	sub	sp, #4
 8000352:	4780      	blx	r0
 8000354:	b001      	add	sp, #4
 8000356:	bd00      	pop	{pc}

08000358 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000358:	e7fe      	b.n	8000358 <SCU_0_IRQHandler>

0800035a <SCU_0_IRQHandler_Veneer>:
 800035a:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000960 <GPDMA1_0_IRQHandler_Veneer+0x36>
 800035e:	b500      	push	{lr}
 8000360:	b081      	sub	sp, #4
 8000362:	4780      	blx	r0
 8000364:	b001      	add	sp, #4
 8000366:	bd00      	pop	{pc}

08000368 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000368:	e7fe      	b.n	8000368 <ERU0_0_IRQHandler>

0800036a <ERU0_0_IRQHandler_Veneer>:
 800036a:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000964 <GPDMA1_0_IRQHandler_Veneer+0x3a>
 800036e:	b500      	push	{lr}
 8000370:	b081      	sub	sp, #4
 8000372:	4780      	blx	r0
 8000374:	b001      	add	sp, #4
 8000376:	bd00      	pop	{pc}

08000378 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000378:	e7fe      	b.n	8000378 <ERU0_1_IRQHandler>

0800037a <ERU0_1_IRQHandler_Veneer>:
 800037a:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000968 <GPDMA1_0_IRQHandler_Veneer+0x3e>
 800037e:	b500      	push	{lr}
 8000380:	b081      	sub	sp, #4
 8000382:	4780      	blx	r0
 8000384:	b001      	add	sp, #4
 8000386:	bd00      	pop	{pc}

08000388 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000388:	e7fe      	b.n	8000388 <ERU0_2_IRQHandler>

0800038a <ERU0_2_IRQHandler_Veneer>:
 800038a:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 800096c <GPDMA1_0_IRQHandler_Veneer+0x42>
 800038e:	b500      	push	{lr}
 8000390:	b081      	sub	sp, #4
 8000392:	4780      	blx	r0
 8000394:	b001      	add	sp, #4
 8000396:	bd00      	pop	{pc}

08000398 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000398:	e7fe      	b.n	8000398 <ERU0_3_IRQHandler>

0800039a <ERU0_3_IRQHandler_Veneer>:
 800039a:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000970 <GPDMA1_0_IRQHandler_Veneer+0x46>
 800039e:	b500      	push	{lr}
 80003a0:	b081      	sub	sp, #4
 80003a2:	4780      	blx	r0
 80003a4:	b001      	add	sp, #4
 80003a6:	bd00      	pop	{pc}

080003a8 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80003a8:	e7fe      	b.n	80003a8 <ERU1_0_IRQHandler>

080003aa <ERU1_0_IRQHandler_Veneer>:
 80003aa:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000974 <GPDMA1_0_IRQHandler_Veneer+0x4a>
 80003ae:	b500      	push	{lr}
 80003b0:	b081      	sub	sp, #4
 80003b2:	4780      	blx	r0
 80003b4:	b001      	add	sp, #4
 80003b6:	bd00      	pop	{pc}

080003b8 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80003b8:	e7fe      	b.n	80003b8 <ERU1_1_IRQHandler>

080003ba <ERU1_1_IRQHandler_Veneer>:
 80003ba:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000978 <GPDMA1_0_IRQHandler_Veneer+0x4e>
 80003be:	b500      	push	{lr}
 80003c0:	b081      	sub	sp, #4
 80003c2:	4780      	blx	r0
 80003c4:	b001      	add	sp, #4
 80003c6:	bd00      	pop	{pc}

080003c8 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80003c8:	e7fe      	b.n	80003c8 <ERU1_2_IRQHandler>

080003ca <ERU1_2_IRQHandler_Veneer>:
 80003ca:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 800097c <GPDMA1_0_IRQHandler_Veneer+0x52>
 80003ce:	b500      	push	{lr}
 80003d0:	b081      	sub	sp, #4
 80003d2:	4780      	blx	r0
 80003d4:	b001      	add	sp, #4
 80003d6:	bd00      	pop	{pc}

080003d8 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80003d8:	e7fe      	b.n	80003d8 <ERU1_3_IRQHandler>

080003da <ERU1_3_IRQHandler_Veneer>:
 80003da:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000980 <GPDMA1_0_IRQHandler_Veneer+0x56>
 80003de:	b500      	push	{lr}
 80003e0:	b081      	sub	sp, #4
 80003e2:	4780      	blx	r0
 80003e4:	b001      	add	sp, #4
 80003e6:	bd00      	pop	{pc}

080003e8 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80003e8:	e7fe      	b.n	80003e8 <PMU0_0_IRQHandler>

080003ea <PMU0_0_IRQHandler_Veneer>:
 80003ea:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000984 <GPDMA1_0_IRQHandler_Veneer+0x5a>
 80003ee:	b500      	push	{lr}
 80003f0:	b081      	sub	sp, #4
 80003f2:	4780      	blx	r0
 80003f4:	b001      	add	sp, #4
 80003f6:	bd00      	pop	{pc}

080003f8 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80003f8:	e7fe      	b.n	80003f8 <VADC0_C0_0_IRQHandler>

080003fa <VADC0_C0_0_IRQHandler_Veneer>:
 80003fa:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000988 <GPDMA1_0_IRQHandler_Veneer+0x5e>
 80003fe:	b500      	push	{lr}
 8000400:	b081      	sub	sp, #4
 8000402:	4780      	blx	r0
 8000404:	b001      	add	sp, #4
 8000406:	bd00      	pop	{pc}

08000408 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000408:	e7fe      	b.n	8000408 <VADC0_C0_1_IRQHandler>

0800040a <VADC0_C0_1_IRQHandler_Veneer>:
 800040a:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 800098c <GPDMA1_0_IRQHandler_Veneer+0x62>
 800040e:	b500      	push	{lr}
 8000410:	b081      	sub	sp, #4
 8000412:	4780      	blx	r0
 8000414:	b001      	add	sp, #4
 8000416:	bd00      	pop	{pc}

08000418 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000418:	e7fe      	b.n	8000418 <VADC0_C0_2_IRQHandler>

0800041a <VADC0_C0_2_IRQHandler_Veneer>:
 800041a:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000990 <GPDMA1_0_IRQHandler_Veneer+0x66>
 800041e:	b500      	push	{lr}
 8000420:	b081      	sub	sp, #4
 8000422:	4780      	blx	r0
 8000424:	b001      	add	sp, #4
 8000426:	bd00      	pop	{pc}

08000428 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000428:	e7fe      	b.n	8000428 <VADC0_C0_3_IRQHandler>

0800042a <VADC0_C0_3_IRQHandler_Veneer>:
 800042a:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000994 <GPDMA1_0_IRQHandler_Veneer+0x6a>
 800042e:	b500      	push	{lr}
 8000430:	b081      	sub	sp, #4
 8000432:	4780      	blx	r0
 8000434:	b001      	add	sp, #4
 8000436:	bd00      	pop	{pc}

08000438 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000438:	e7fe      	b.n	8000438 <VADC0_G0_0_IRQHandler>

0800043a <VADC0_G0_0_IRQHandler_Veneer>:
 800043a:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000998 <GPDMA1_0_IRQHandler_Veneer+0x6e>
 800043e:	b500      	push	{lr}
 8000440:	b081      	sub	sp, #4
 8000442:	4780      	blx	r0
 8000444:	b001      	add	sp, #4
 8000446:	bd00      	pop	{pc}

08000448 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000448:	e7fe      	b.n	8000448 <VADC0_G0_1_IRQHandler>

0800044a <VADC0_G0_1_IRQHandler_Veneer>:
 800044a:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 800099c <GPDMA1_0_IRQHandler_Veneer+0x72>
 800044e:	b500      	push	{lr}
 8000450:	b081      	sub	sp, #4
 8000452:	4780      	blx	r0
 8000454:	b001      	add	sp, #4
 8000456:	bd00      	pop	{pc}

08000458 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000458:	e7fe      	b.n	8000458 <VADC0_G0_2_IRQHandler>

0800045a <VADC0_G0_2_IRQHandler_Veneer>:
 800045a:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 80009a0 <GPDMA1_0_IRQHandler_Veneer+0x76>
 800045e:	b500      	push	{lr}
 8000460:	b081      	sub	sp, #4
 8000462:	4780      	blx	r0
 8000464:	b001      	add	sp, #4
 8000466:	bd00      	pop	{pc}

08000468 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000468:	e7fe      	b.n	8000468 <VADC0_G0_3_IRQHandler>

0800046a <VADC0_G0_3_IRQHandler_Veneer>:
 800046a:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 80009a4 <GPDMA1_0_IRQHandler_Veneer+0x7a>
 800046e:	b500      	push	{lr}
 8000470:	b081      	sub	sp, #4
 8000472:	4780      	blx	r0
 8000474:	b001      	add	sp, #4
 8000476:	bd00      	pop	{pc}

08000478 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000478:	e7fe      	b.n	8000478 <VADC0_G1_0_IRQHandler>

0800047a <VADC0_G1_0_IRQHandler_Veneer>:
 800047a:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 80009a8 <GPDMA1_0_IRQHandler_Veneer+0x7e>
 800047e:	b500      	push	{lr}
 8000480:	b081      	sub	sp, #4
 8000482:	4780      	blx	r0
 8000484:	b001      	add	sp, #4
 8000486:	bd00      	pop	{pc}

08000488 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000488:	e7fe      	b.n	8000488 <VADC0_G1_1_IRQHandler>

0800048a <VADC0_G1_1_IRQHandler_Veneer>:
 800048a:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 80009ac <GPDMA1_0_IRQHandler_Veneer+0x82>
 800048e:	b500      	push	{lr}
 8000490:	b081      	sub	sp, #4
 8000492:	4780      	blx	r0
 8000494:	b001      	add	sp, #4
 8000496:	bd00      	pop	{pc}

08000498 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000498:	e7fe      	b.n	8000498 <VADC0_G1_2_IRQHandler>

0800049a <VADC0_G1_2_IRQHandler_Veneer>:
 800049a:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 80009b0 <GPDMA1_0_IRQHandler_Veneer+0x86>
 800049e:	b500      	push	{lr}
 80004a0:	b081      	sub	sp, #4
 80004a2:	4780      	blx	r0
 80004a4:	b001      	add	sp, #4
 80004a6:	bd00      	pop	{pc}

080004a8 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80004a8:	e7fe      	b.n	80004a8 <VADC0_G1_3_IRQHandler>

080004aa <VADC0_G1_3_IRQHandler_Veneer>:
 80004aa:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 80009b4 <GPDMA1_0_IRQHandler_Veneer+0x8a>
 80004ae:	b500      	push	{lr}
 80004b0:	b081      	sub	sp, #4
 80004b2:	4780      	blx	r0
 80004b4:	b001      	add	sp, #4
 80004b6:	bd00      	pop	{pc}

080004b8 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80004b8:	e7fe      	b.n	80004b8 <VADC0_G2_0_IRQHandler>

080004ba <VADC0_G2_0_IRQHandler_Veneer>:
 80004ba:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 80009b8 <GPDMA1_0_IRQHandler_Veneer+0x8e>
 80004be:	b500      	push	{lr}
 80004c0:	b081      	sub	sp, #4
 80004c2:	4780      	blx	r0
 80004c4:	b001      	add	sp, #4
 80004c6:	bd00      	pop	{pc}

080004c8 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80004c8:	e7fe      	b.n	80004c8 <VADC0_G2_1_IRQHandler>

080004ca <VADC0_G2_1_IRQHandler_Veneer>:
 80004ca:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 80009bc <GPDMA1_0_IRQHandler_Veneer+0x92>
 80004ce:	b500      	push	{lr}
 80004d0:	b081      	sub	sp, #4
 80004d2:	4780      	blx	r0
 80004d4:	b001      	add	sp, #4
 80004d6:	bd00      	pop	{pc}

080004d8 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80004d8:	e7fe      	b.n	80004d8 <VADC0_G2_2_IRQHandler>

080004da <VADC0_G2_2_IRQHandler_Veneer>:
 80004da:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 80009c0 <GPDMA1_0_IRQHandler_Veneer+0x96>
 80004de:	b500      	push	{lr}
 80004e0:	b081      	sub	sp, #4
 80004e2:	4780      	blx	r0
 80004e4:	b001      	add	sp, #4
 80004e6:	bd00      	pop	{pc}

080004e8 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80004e8:	e7fe      	b.n	80004e8 <VADC0_G2_3_IRQHandler>

080004ea <VADC0_G2_3_IRQHandler_Veneer>:
 80004ea:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 80009c4 <GPDMA1_0_IRQHandler_Veneer+0x9a>
 80004ee:	b500      	push	{lr}
 80004f0:	b081      	sub	sp, #4
 80004f2:	4780      	blx	r0
 80004f4:	b001      	add	sp, #4
 80004f6:	bd00      	pop	{pc}

080004f8 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80004f8:	e7fe      	b.n	80004f8 <VADC0_G3_0_IRQHandler>

080004fa <VADC0_G3_0_IRQHandler_Veneer>:
 80004fa:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 80009c8 <GPDMA1_0_IRQHandler_Veneer+0x9e>
 80004fe:	b500      	push	{lr}
 8000500:	b081      	sub	sp, #4
 8000502:	4780      	blx	r0
 8000504:	b001      	add	sp, #4
 8000506:	bd00      	pop	{pc}

08000508 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000508:	e7fe      	b.n	8000508 <VADC0_G3_1_IRQHandler>

0800050a <VADC0_G3_1_IRQHandler_Veneer>:
 800050a:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 80009cc <GPDMA1_0_IRQHandler_Veneer+0xa2>
 800050e:	b500      	push	{lr}
 8000510:	b081      	sub	sp, #4
 8000512:	4780      	blx	r0
 8000514:	b001      	add	sp, #4
 8000516:	bd00      	pop	{pc}

08000518 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000518:	e7fe      	b.n	8000518 <VADC0_G3_2_IRQHandler>

0800051a <VADC0_G3_2_IRQHandler_Veneer>:
 800051a:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 80009d0 <GPDMA1_0_IRQHandler_Veneer+0xa6>
 800051e:	b500      	push	{lr}
 8000520:	b081      	sub	sp, #4
 8000522:	4780      	blx	r0
 8000524:	b001      	add	sp, #4
 8000526:	bd00      	pop	{pc}

08000528 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000528:	e7fe      	b.n	8000528 <VADC0_G3_3_IRQHandler>

0800052a <VADC0_G3_3_IRQHandler_Veneer>:
 800052a:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 80009d4 <GPDMA1_0_IRQHandler_Veneer+0xaa>
 800052e:	b500      	push	{lr}
 8000530:	b081      	sub	sp, #4
 8000532:	4780      	blx	r0
 8000534:	b001      	add	sp, #4
 8000536:	bd00      	pop	{pc}

08000538 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000538:	e7fe      	b.n	8000538 <DSD0_0_IRQHandler>

0800053a <DSD0_0_IRQHandler_Veneer>:
 800053a:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 80009d8 <GPDMA1_0_IRQHandler_Veneer+0xae>
 800053e:	b500      	push	{lr}
 8000540:	b081      	sub	sp, #4
 8000542:	4780      	blx	r0
 8000544:	b001      	add	sp, #4
 8000546:	bd00      	pop	{pc}

08000548 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000548:	e7fe      	b.n	8000548 <DSD0_1_IRQHandler>

0800054a <DSD0_1_IRQHandler_Veneer>:
 800054a:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 80009dc <GPDMA1_0_IRQHandler_Veneer+0xb2>
 800054e:	b500      	push	{lr}
 8000550:	b081      	sub	sp, #4
 8000552:	4780      	blx	r0
 8000554:	b001      	add	sp, #4
 8000556:	bd00      	pop	{pc}

08000558 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000558:	e7fe      	b.n	8000558 <DSD0_2_IRQHandler>

0800055a <DSD0_2_IRQHandler_Veneer>:
 800055a:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 80009e0 <GPDMA1_0_IRQHandler_Veneer+0xb6>
 800055e:	b500      	push	{lr}
 8000560:	b081      	sub	sp, #4
 8000562:	4780      	blx	r0
 8000564:	b001      	add	sp, #4
 8000566:	bd00      	pop	{pc}

08000568 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000568:	e7fe      	b.n	8000568 <DSD0_3_IRQHandler>

0800056a <DSD0_3_IRQHandler_Veneer>:
 800056a:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 80009e4 <GPDMA1_0_IRQHandler_Veneer+0xba>
 800056e:	b500      	push	{lr}
 8000570:	b081      	sub	sp, #4
 8000572:	4780      	blx	r0
 8000574:	b001      	add	sp, #4
 8000576:	bd00      	pop	{pc}

08000578 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000578:	e7fe      	b.n	8000578 <DSD0_4_IRQHandler>

0800057a <DSD0_4_IRQHandler_Veneer>:
 800057a:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 80009e8 <GPDMA1_0_IRQHandler_Veneer+0xbe>
 800057e:	b500      	push	{lr}
 8000580:	b081      	sub	sp, #4
 8000582:	4780      	blx	r0
 8000584:	b001      	add	sp, #4
 8000586:	bd00      	pop	{pc}

08000588 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000588:	e7fe      	b.n	8000588 <DSD0_5_IRQHandler>

0800058a <DSD0_5_IRQHandler_Veneer>:
 800058a:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 80009ec <GPDMA1_0_IRQHandler_Veneer+0xc2>
 800058e:	b500      	push	{lr}
 8000590:	b081      	sub	sp, #4
 8000592:	4780      	blx	r0
 8000594:	b001      	add	sp, #4
 8000596:	bd00      	pop	{pc}

08000598 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000598:	e7fe      	b.n	8000598 <DSD0_6_IRQHandler>

0800059a <DSD0_6_IRQHandler_Veneer>:
 800059a:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 80009f0 <GPDMA1_0_IRQHandler_Veneer+0xc6>
 800059e:	b500      	push	{lr}
 80005a0:	b081      	sub	sp, #4
 80005a2:	4780      	blx	r0
 80005a4:	b001      	add	sp, #4
 80005a6:	bd00      	pop	{pc}

080005a8 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80005a8:	e7fe      	b.n	80005a8 <DSD0_7_IRQHandler>

080005aa <DSD0_7_IRQHandler_Veneer>:
 80005aa:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 80009f4 <GPDMA1_0_IRQHandler_Veneer+0xca>
 80005ae:	b500      	push	{lr}
 80005b0:	b081      	sub	sp, #4
 80005b2:	4780      	blx	r0
 80005b4:	b001      	add	sp, #4
 80005b6:	bd00      	pop	{pc}

080005b8 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80005b8:	e7fe      	b.n	80005b8 <DAC0_0_IRQHandler>

080005ba <DAC0_0_IRQHandler_Veneer>:
 80005ba:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 80009f8 <GPDMA1_0_IRQHandler_Veneer+0xce>
 80005be:	b500      	push	{lr}
 80005c0:	b081      	sub	sp, #4
 80005c2:	4780      	blx	r0
 80005c4:	b001      	add	sp, #4
 80005c6:	bd00      	pop	{pc}

080005c8 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80005c8:	e7fe      	b.n	80005c8 <DAC0_1_IRQHandler>

080005ca <DAC0_1_IRQHandler_Veneer>:
 80005ca:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 80009fc <GPDMA1_0_IRQHandler_Veneer+0xd2>
 80005ce:	b500      	push	{lr}
 80005d0:	b081      	sub	sp, #4
 80005d2:	4780      	blx	r0
 80005d4:	b001      	add	sp, #4
 80005d6:	bd00      	pop	{pc}

080005d8 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80005d8:	e7fe      	b.n	80005d8 <CCU40_0_IRQHandler>

080005da <CCU40_0_IRQHandler_Veneer>:
 80005da:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000a00 <GPDMA1_0_IRQHandler_Veneer+0xd6>
 80005de:	b500      	push	{lr}
 80005e0:	b081      	sub	sp, #4
 80005e2:	4780      	blx	r0
 80005e4:	b001      	add	sp, #4
 80005e6:	bd00      	pop	{pc}

080005e8 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80005e8:	e7fe      	b.n	80005e8 <CCU40_1_IRQHandler>

080005ea <CCU40_1_IRQHandler_Veneer>:
 80005ea:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000a04 <GPDMA1_0_IRQHandler_Veneer+0xda>
 80005ee:	b500      	push	{lr}
 80005f0:	b081      	sub	sp, #4
 80005f2:	4780      	blx	r0
 80005f4:	b001      	add	sp, #4
 80005f6:	bd00      	pop	{pc}

080005f8 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80005f8:	e7fe      	b.n	80005f8 <CCU40_2_IRQHandler>

080005fa <CCU40_2_IRQHandler_Veneer>:
 80005fa:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000a08 <GPDMA1_0_IRQHandler_Veneer+0xde>
 80005fe:	b500      	push	{lr}
 8000600:	b081      	sub	sp, #4
 8000602:	4780      	blx	r0
 8000604:	b001      	add	sp, #4
 8000606:	bd00      	pop	{pc}

08000608 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000608:	e7fe      	b.n	8000608 <CCU40_3_IRQHandler>

0800060a <CCU40_3_IRQHandler_Veneer>:
 800060a:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000a0c <GPDMA1_0_IRQHandler_Veneer+0xe2>
 800060e:	b500      	push	{lr}
 8000610:	b081      	sub	sp, #4
 8000612:	4780      	blx	r0
 8000614:	b001      	add	sp, #4
 8000616:	bd00      	pop	{pc}

08000618 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000618:	e7fe      	b.n	8000618 <CCU41_0_IRQHandler>

0800061a <CCU41_0_IRQHandler_Veneer>:
 800061a:	48fd      	ldr	r0, [pc, #1012]	; (8000a10 <GPDMA1_0_IRQHandler_Veneer+0xe6>)
 800061c:	b500      	push	{lr}
 800061e:	b081      	sub	sp, #4
 8000620:	4780      	blx	r0
 8000622:	b001      	add	sp, #4
 8000624:	bd00      	pop	{pc}

08000626 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000626:	e7fe      	b.n	8000626 <CCU41_1_IRQHandler>

08000628 <CCU41_1_IRQHandler_Veneer>:
 8000628:	48fa      	ldr	r0, [pc, #1000]	; (8000a14 <GPDMA1_0_IRQHandler_Veneer+0xea>)
 800062a:	b500      	push	{lr}
 800062c:	b081      	sub	sp, #4
 800062e:	4780      	blx	r0
 8000630:	b001      	add	sp, #4
 8000632:	bd00      	pop	{pc}

08000634 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000634:	e7fe      	b.n	8000634 <CCU41_2_IRQHandler>

08000636 <CCU41_2_IRQHandler_Veneer>:
 8000636:	48f8      	ldr	r0, [pc, #992]	; (8000a18 <GPDMA1_0_IRQHandler_Veneer+0xee>)
 8000638:	b500      	push	{lr}
 800063a:	b081      	sub	sp, #4
 800063c:	4780      	blx	r0
 800063e:	b001      	add	sp, #4
 8000640:	bd00      	pop	{pc}

08000642 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000642:	e7fe      	b.n	8000642 <CCU41_3_IRQHandler>

08000644 <CCU41_3_IRQHandler_Veneer>:
 8000644:	48f5      	ldr	r0, [pc, #980]	; (8000a1c <GPDMA1_0_IRQHandler_Veneer+0xf2>)
 8000646:	b500      	push	{lr}
 8000648:	b081      	sub	sp, #4
 800064a:	4780      	blx	r0
 800064c:	b001      	add	sp, #4
 800064e:	bd00      	pop	{pc}

08000650 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000650:	e7fe      	b.n	8000650 <CCU42_0_IRQHandler>

08000652 <CCU42_0_IRQHandler_Veneer>:
 8000652:	48f3      	ldr	r0, [pc, #972]	; (8000a20 <GPDMA1_0_IRQHandler_Veneer+0xf6>)
 8000654:	b500      	push	{lr}
 8000656:	b081      	sub	sp, #4
 8000658:	4780      	blx	r0
 800065a:	b001      	add	sp, #4
 800065c:	bd00      	pop	{pc}

0800065e <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800065e:	e7fe      	b.n	800065e <CCU42_1_IRQHandler>

08000660 <CCU42_1_IRQHandler_Veneer>:
 8000660:	48f0      	ldr	r0, [pc, #960]	; (8000a24 <GPDMA1_0_IRQHandler_Veneer+0xfa>)
 8000662:	b500      	push	{lr}
 8000664:	b081      	sub	sp, #4
 8000666:	4780      	blx	r0
 8000668:	b001      	add	sp, #4
 800066a:	bd00      	pop	{pc}

0800066c <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 800066c:	e7fe      	b.n	800066c <CCU42_2_IRQHandler>

0800066e <CCU42_2_IRQHandler_Veneer>:
 800066e:	48ee      	ldr	r0, [pc, #952]	; (8000a28 <GPDMA1_0_IRQHandler_Veneer+0xfe>)
 8000670:	b500      	push	{lr}
 8000672:	b081      	sub	sp, #4
 8000674:	4780      	blx	r0
 8000676:	b001      	add	sp, #4
 8000678:	bd00      	pop	{pc}

0800067a <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 800067a:	e7fe      	b.n	800067a <CCU42_3_IRQHandler>

0800067c <CCU42_3_IRQHandler_Veneer>:
 800067c:	48eb      	ldr	r0, [pc, #940]	; (8000a2c <GPDMA1_0_IRQHandler_Veneer+0x102>)
 800067e:	b500      	push	{lr}
 8000680:	b081      	sub	sp, #4
 8000682:	4780      	blx	r0
 8000684:	b001      	add	sp, #4
 8000686:	bd00      	pop	{pc}

08000688 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000688:	e7fe      	b.n	8000688 <CCU43_0_IRQHandler>

0800068a <CCU43_0_IRQHandler_Veneer>:
 800068a:	48e9      	ldr	r0, [pc, #932]	; (8000a30 <GPDMA1_0_IRQHandler_Veneer+0x106>)
 800068c:	b500      	push	{lr}
 800068e:	b081      	sub	sp, #4
 8000690:	4780      	blx	r0
 8000692:	b001      	add	sp, #4
 8000694:	bd00      	pop	{pc}

08000696 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000696:	e7fe      	b.n	8000696 <CCU43_1_IRQHandler>

08000698 <CCU43_1_IRQHandler_Veneer>:
 8000698:	48e6      	ldr	r0, [pc, #920]	; (8000a34 <GPDMA1_0_IRQHandler_Veneer+0x10a>)
 800069a:	b500      	push	{lr}
 800069c:	b081      	sub	sp, #4
 800069e:	4780      	blx	r0
 80006a0:	b001      	add	sp, #4
 80006a2:	bd00      	pop	{pc}

080006a4 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 80006a4:	e7fe      	b.n	80006a4 <CCU43_2_IRQHandler>

080006a6 <CCU43_2_IRQHandler_Veneer>:
 80006a6:	48e4      	ldr	r0, [pc, #912]	; (8000a38 <GPDMA1_0_IRQHandler_Veneer+0x10e>)
 80006a8:	b500      	push	{lr}
 80006aa:	b081      	sub	sp, #4
 80006ac:	4780      	blx	r0
 80006ae:	b001      	add	sp, #4
 80006b0:	bd00      	pop	{pc}

080006b2 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 80006b2:	e7fe      	b.n	80006b2 <CCU43_3_IRQHandler>

080006b4 <CCU43_3_IRQHandler_Veneer>:
 80006b4:	48e1      	ldr	r0, [pc, #900]	; (8000a3c <GPDMA1_0_IRQHandler_Veneer+0x112>)
 80006b6:	b500      	push	{lr}
 80006b8:	b081      	sub	sp, #4
 80006ba:	4780      	blx	r0
 80006bc:	b001      	add	sp, #4
 80006be:	bd00      	pop	{pc}

080006c0 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80006c0:	e7fe      	b.n	80006c0 <CCU80_0_IRQHandler>

080006c2 <CCU80_0_IRQHandler_Veneer>:
 80006c2:	48df      	ldr	r0, [pc, #892]	; (8000a40 <GPDMA1_0_IRQHandler_Veneer+0x116>)
 80006c4:	b500      	push	{lr}
 80006c6:	b081      	sub	sp, #4
 80006c8:	4780      	blx	r0
 80006ca:	b001      	add	sp, #4
 80006cc:	bd00      	pop	{pc}

080006ce <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80006ce:	e7fe      	b.n	80006ce <CCU80_1_IRQHandler>

080006d0 <CCU80_1_IRQHandler_Veneer>:
 80006d0:	48dc      	ldr	r0, [pc, #880]	; (8000a44 <GPDMA1_0_IRQHandler_Veneer+0x11a>)
 80006d2:	b500      	push	{lr}
 80006d4:	b081      	sub	sp, #4
 80006d6:	4780      	blx	r0
 80006d8:	b001      	add	sp, #4
 80006da:	bd00      	pop	{pc}

080006dc <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80006dc:	e7fe      	b.n	80006dc <CCU80_2_IRQHandler>

080006de <CCU80_2_IRQHandler_Veneer>:
 80006de:	48da      	ldr	r0, [pc, #872]	; (8000a48 <GPDMA1_0_IRQHandler_Veneer+0x11e>)
 80006e0:	b500      	push	{lr}
 80006e2:	b081      	sub	sp, #4
 80006e4:	4780      	blx	r0
 80006e6:	b001      	add	sp, #4
 80006e8:	bd00      	pop	{pc}

080006ea <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80006ea:	e7fe      	b.n	80006ea <CCU80_3_IRQHandler>

080006ec <CCU80_3_IRQHandler_Veneer>:
 80006ec:	48d7      	ldr	r0, [pc, #860]	; (8000a4c <GPDMA1_0_IRQHandler_Veneer+0x122>)
 80006ee:	b500      	push	{lr}
 80006f0:	b081      	sub	sp, #4
 80006f2:	4780      	blx	r0
 80006f4:	b001      	add	sp, #4
 80006f6:	bd00      	pop	{pc}

080006f8 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80006f8:	e7fe      	b.n	80006f8 <CCU81_0_IRQHandler>

080006fa <CCU81_0_IRQHandler_Veneer>:
 80006fa:	48d5      	ldr	r0, [pc, #852]	; (8000a50 <GPDMA1_0_IRQHandler_Veneer+0x126>)
 80006fc:	b500      	push	{lr}
 80006fe:	b081      	sub	sp, #4
 8000700:	4780      	blx	r0
 8000702:	b001      	add	sp, #4
 8000704:	bd00      	pop	{pc}

08000706 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000706:	e7fe      	b.n	8000706 <CCU81_1_IRQHandler>

08000708 <CCU81_1_IRQHandler_Veneer>:
 8000708:	48d2      	ldr	r0, [pc, #840]	; (8000a54 <GPDMA1_0_IRQHandler_Veneer+0x12a>)
 800070a:	b500      	push	{lr}
 800070c:	b081      	sub	sp, #4
 800070e:	4780      	blx	r0
 8000710:	b001      	add	sp, #4
 8000712:	bd00      	pop	{pc}

08000714 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000714:	e7fe      	b.n	8000714 <CCU81_2_IRQHandler>

08000716 <CCU81_2_IRQHandler_Veneer>:
 8000716:	48d0      	ldr	r0, [pc, #832]	; (8000a58 <GPDMA1_0_IRQHandler_Veneer+0x12e>)
 8000718:	b500      	push	{lr}
 800071a:	b081      	sub	sp, #4
 800071c:	4780      	blx	r0
 800071e:	b001      	add	sp, #4
 8000720:	bd00      	pop	{pc}

08000722 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000722:	e7fe      	b.n	8000722 <CCU81_3_IRQHandler>

08000724 <CCU81_3_IRQHandler_Veneer>:
 8000724:	48cd      	ldr	r0, [pc, #820]	; (8000a5c <GPDMA1_0_IRQHandler_Veneer+0x132>)
 8000726:	b500      	push	{lr}
 8000728:	b081      	sub	sp, #4
 800072a:	4780      	blx	r0
 800072c:	b001      	add	sp, #4
 800072e:	bd00      	pop	{pc}

08000730 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000730:	e7fe      	b.n	8000730 <POSIF0_0_IRQHandler>

08000732 <POSIF0_0_IRQHandler_Veneer>:
 8000732:	48cb      	ldr	r0, [pc, #812]	; (8000a60 <GPDMA1_0_IRQHandler_Veneer+0x136>)
 8000734:	b500      	push	{lr}
 8000736:	b081      	sub	sp, #4
 8000738:	4780      	blx	r0
 800073a:	b001      	add	sp, #4
 800073c:	bd00      	pop	{pc}

0800073e <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800073e:	e7fe      	b.n	800073e <POSIF0_1_IRQHandler>

08000740 <POSIF0_1_IRQHandler_Veneer>:
 8000740:	48c8      	ldr	r0, [pc, #800]	; (8000a64 <GPDMA1_0_IRQHandler_Veneer+0x13a>)
 8000742:	b500      	push	{lr}
 8000744:	b081      	sub	sp, #4
 8000746:	4780      	blx	r0
 8000748:	b001      	add	sp, #4
 800074a:	bd00      	pop	{pc}

0800074c <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 800074c:	e7fe      	b.n	800074c <POSIF1_0_IRQHandler>

0800074e <POSIF1_0_IRQHandler_Veneer>:
 800074e:	48c6      	ldr	r0, [pc, #792]	; (8000a68 <GPDMA1_0_IRQHandler_Veneer+0x13e>)
 8000750:	b500      	push	{lr}
 8000752:	b081      	sub	sp, #4
 8000754:	4780      	blx	r0
 8000756:	b001      	add	sp, #4
 8000758:	bd00      	pop	{pc}

0800075a <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 800075a:	e7fe      	b.n	800075a <POSIF1_1_IRQHandler>

0800075c <POSIF1_1_IRQHandler_Veneer>:
 800075c:	48c3      	ldr	r0, [pc, #780]	; (8000a6c <GPDMA1_0_IRQHandler_Veneer+0x142>)
 800075e:	b500      	push	{lr}
 8000760:	b081      	sub	sp, #4
 8000762:	4780      	blx	r0
 8000764:	b001      	add	sp, #4
 8000766:	bd00      	pop	{pc}

08000768 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000768:	e7fe      	b.n	8000768 <CAN0_0_IRQHandler>

0800076a <CAN0_0_IRQHandler_Veneer>:
 800076a:	48c1      	ldr	r0, [pc, #772]	; (8000a70 <GPDMA1_0_IRQHandler_Veneer+0x146>)
 800076c:	b500      	push	{lr}
 800076e:	b081      	sub	sp, #4
 8000770:	4780      	blx	r0
 8000772:	b001      	add	sp, #4
 8000774:	bd00      	pop	{pc}

08000776 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000776:	e7fe      	b.n	8000776 <CAN0_1_IRQHandler>

08000778 <CAN0_1_IRQHandler_Veneer>:
 8000778:	48be      	ldr	r0, [pc, #760]	; (8000a74 <GPDMA1_0_IRQHandler_Veneer+0x14a>)
 800077a:	b500      	push	{lr}
 800077c:	b081      	sub	sp, #4
 800077e:	4780      	blx	r0
 8000780:	b001      	add	sp, #4
 8000782:	bd00      	pop	{pc}

08000784 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000784:	e7fe      	b.n	8000784 <CAN0_2_IRQHandler>

08000786 <CAN0_2_IRQHandler_Veneer>:
 8000786:	48bc      	ldr	r0, [pc, #752]	; (8000a78 <GPDMA1_0_IRQHandler_Veneer+0x14e>)
 8000788:	b500      	push	{lr}
 800078a:	b081      	sub	sp, #4
 800078c:	4780      	blx	r0
 800078e:	b001      	add	sp, #4
 8000790:	bd00      	pop	{pc}

08000792 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000792:	e7fe      	b.n	8000792 <CAN0_3_IRQHandler>

08000794 <CAN0_3_IRQHandler_Veneer>:
 8000794:	48b9      	ldr	r0, [pc, #740]	; (8000a7c <GPDMA1_0_IRQHandler_Veneer+0x152>)
 8000796:	b500      	push	{lr}
 8000798:	b081      	sub	sp, #4
 800079a:	4780      	blx	r0
 800079c:	b001      	add	sp, #4
 800079e:	bd00      	pop	{pc}

080007a0 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 80007a0:	e7fe      	b.n	80007a0 <CAN0_4_IRQHandler>

080007a2 <CAN0_4_IRQHandler_Veneer>:
 80007a2:	48b7      	ldr	r0, [pc, #732]	; (8000a80 <GPDMA1_0_IRQHandler_Veneer+0x156>)
 80007a4:	b500      	push	{lr}
 80007a6:	b081      	sub	sp, #4
 80007a8:	4780      	blx	r0
 80007aa:	b001      	add	sp, #4
 80007ac:	bd00      	pop	{pc}

080007ae <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 80007ae:	e7fe      	b.n	80007ae <CAN0_5_IRQHandler>

080007b0 <CAN0_5_IRQHandler_Veneer>:
 80007b0:	48b4      	ldr	r0, [pc, #720]	; (8000a84 <GPDMA1_0_IRQHandler_Veneer+0x15a>)
 80007b2:	b500      	push	{lr}
 80007b4:	b081      	sub	sp, #4
 80007b6:	4780      	blx	r0
 80007b8:	b001      	add	sp, #4
 80007ba:	bd00      	pop	{pc}

080007bc <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80007bc:	e7fe      	b.n	80007bc <CAN0_6_IRQHandler>

080007be <CAN0_6_IRQHandler_Veneer>:
 80007be:	48b2      	ldr	r0, [pc, #712]	; (8000a88 <GPDMA1_0_IRQHandler_Veneer+0x15e>)
 80007c0:	b500      	push	{lr}
 80007c2:	b081      	sub	sp, #4
 80007c4:	4780      	blx	r0
 80007c6:	b001      	add	sp, #4
 80007c8:	bd00      	pop	{pc}

080007ca <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80007ca:	e7fe      	b.n	80007ca <CAN0_7_IRQHandler>

080007cc <CAN0_7_IRQHandler_Veneer>:
 80007cc:	48af      	ldr	r0, [pc, #700]	; (8000a8c <GPDMA1_0_IRQHandler_Veneer+0x162>)
 80007ce:	b500      	push	{lr}
 80007d0:	b081      	sub	sp, #4
 80007d2:	4780      	blx	r0
 80007d4:	b001      	add	sp, #4
 80007d6:	bd00      	pop	{pc}

080007d8 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80007d8:	e7fe      	b.n	80007d8 <USIC0_0_IRQHandler>

080007da <USIC0_0_IRQHandler_Veneer>:
 80007da:	48ad      	ldr	r0, [pc, #692]	; (8000a90 <GPDMA1_0_IRQHandler_Veneer+0x166>)
 80007dc:	b500      	push	{lr}
 80007de:	b081      	sub	sp, #4
 80007e0:	4780      	blx	r0
 80007e2:	b001      	add	sp, #4
 80007e4:	bd00      	pop	{pc}

080007e6 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80007e6:	e7fe      	b.n	80007e6 <USIC0_1_IRQHandler>

080007e8 <USIC0_1_IRQHandler_Veneer>:
 80007e8:	48aa      	ldr	r0, [pc, #680]	; (8000a94 <GPDMA1_0_IRQHandler_Veneer+0x16a>)
 80007ea:	b500      	push	{lr}
 80007ec:	b081      	sub	sp, #4
 80007ee:	4780      	blx	r0
 80007f0:	b001      	add	sp, #4
 80007f2:	bd00      	pop	{pc}

080007f4 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80007f4:	e7fe      	b.n	80007f4 <USIC0_2_IRQHandler>

080007f6 <USIC0_2_IRQHandler_Veneer>:
 80007f6:	48a8      	ldr	r0, [pc, #672]	; (8000a98 <GPDMA1_0_IRQHandler_Veneer+0x16e>)
 80007f8:	b500      	push	{lr}
 80007fa:	b081      	sub	sp, #4
 80007fc:	4780      	blx	r0
 80007fe:	b001      	add	sp, #4
 8000800:	bd00      	pop	{pc}

08000802 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000802:	e7fe      	b.n	8000802 <USIC0_3_IRQHandler>

08000804 <USIC0_3_IRQHandler_Veneer>:
 8000804:	48a5      	ldr	r0, [pc, #660]	; (8000a9c <GPDMA1_0_IRQHandler_Veneer+0x172>)
 8000806:	b500      	push	{lr}
 8000808:	b081      	sub	sp, #4
 800080a:	4780      	blx	r0
 800080c:	b001      	add	sp, #4
 800080e:	bd00      	pop	{pc}

08000810 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000810:	e7fe      	b.n	8000810 <USIC0_4_IRQHandler>

08000812 <USIC0_4_IRQHandler_Veneer>:
 8000812:	48a3      	ldr	r0, [pc, #652]	; (8000aa0 <GPDMA1_0_IRQHandler_Veneer+0x176>)
 8000814:	b500      	push	{lr}
 8000816:	b081      	sub	sp, #4
 8000818:	4780      	blx	r0
 800081a:	b001      	add	sp, #4
 800081c:	bd00      	pop	{pc}

0800081e <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 800081e:	e7fe      	b.n	800081e <USIC0_5_IRQHandler>

08000820 <USIC0_5_IRQHandler_Veneer>:
 8000820:	48a0      	ldr	r0, [pc, #640]	; (8000aa4 <GPDMA1_0_IRQHandler_Veneer+0x17a>)
 8000822:	b500      	push	{lr}
 8000824:	b081      	sub	sp, #4
 8000826:	4780      	blx	r0
 8000828:	b001      	add	sp, #4
 800082a:	bd00      	pop	{pc}

0800082c <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 800082c:	e7fe      	b.n	800082c <USIC1_0_IRQHandler>

0800082e <USIC1_0_IRQHandler_Veneer>:
 800082e:	489e      	ldr	r0, [pc, #632]	; (8000aa8 <GPDMA1_0_IRQHandler_Veneer+0x17e>)
 8000830:	b500      	push	{lr}
 8000832:	b081      	sub	sp, #4
 8000834:	4780      	blx	r0
 8000836:	b001      	add	sp, #4
 8000838:	bd00      	pop	{pc}

0800083a <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 800083a:	e7fe      	b.n	800083a <USIC1_1_IRQHandler>

0800083c <USIC1_1_IRQHandler_Veneer>:
 800083c:	489b      	ldr	r0, [pc, #620]	; (8000aac <GPDMA1_0_IRQHandler_Veneer+0x182>)
 800083e:	b500      	push	{lr}
 8000840:	b081      	sub	sp, #4
 8000842:	4780      	blx	r0
 8000844:	b001      	add	sp, #4
 8000846:	bd00      	pop	{pc}

08000848 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000848:	e7fe      	b.n	8000848 <USIC1_2_IRQHandler>

0800084a <USIC1_2_IRQHandler_Veneer>:
 800084a:	4899      	ldr	r0, [pc, #612]	; (8000ab0 <GPDMA1_0_IRQHandler_Veneer+0x186>)
 800084c:	b500      	push	{lr}
 800084e:	b081      	sub	sp, #4
 8000850:	4780      	blx	r0
 8000852:	b001      	add	sp, #4
 8000854:	bd00      	pop	{pc}

08000856 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000856:	e7fe      	b.n	8000856 <USIC1_3_IRQHandler>

08000858 <USIC1_3_IRQHandler_Veneer>:
 8000858:	4896      	ldr	r0, [pc, #600]	; (8000ab4 <GPDMA1_0_IRQHandler_Veneer+0x18a>)
 800085a:	b500      	push	{lr}
 800085c:	b081      	sub	sp, #4
 800085e:	4780      	blx	r0
 8000860:	b001      	add	sp, #4
 8000862:	bd00      	pop	{pc}

08000864 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000864:	e7fe      	b.n	8000864 <USIC1_4_IRQHandler>

08000866 <USIC1_4_IRQHandler_Veneer>:
 8000866:	4894      	ldr	r0, [pc, #592]	; (8000ab8 <GPDMA1_0_IRQHandler_Veneer+0x18e>)
 8000868:	b500      	push	{lr}
 800086a:	b081      	sub	sp, #4
 800086c:	4780      	blx	r0
 800086e:	b001      	add	sp, #4
 8000870:	bd00      	pop	{pc}

08000872 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000872:	e7fe      	b.n	8000872 <USIC1_5_IRQHandler>

08000874 <USIC1_5_IRQHandler_Veneer>:
 8000874:	4891      	ldr	r0, [pc, #580]	; (8000abc <GPDMA1_0_IRQHandler_Veneer+0x192>)
 8000876:	b500      	push	{lr}
 8000878:	b081      	sub	sp, #4
 800087a:	4780      	blx	r0
 800087c:	b001      	add	sp, #4
 800087e:	bd00      	pop	{pc}

08000880 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000880:	e7fe      	b.n	8000880 <USIC2_0_IRQHandler>

08000882 <USIC2_0_IRQHandler_Veneer>:
 8000882:	488f      	ldr	r0, [pc, #572]	; (8000ac0 <GPDMA1_0_IRQHandler_Veneer+0x196>)
 8000884:	b500      	push	{lr}
 8000886:	b081      	sub	sp, #4
 8000888:	4780      	blx	r0
 800088a:	b001      	add	sp, #4
 800088c:	bd00      	pop	{pc}

0800088e <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 800088e:	e7fe      	b.n	800088e <USIC2_1_IRQHandler>

08000890 <USIC2_1_IRQHandler_Veneer>:
 8000890:	488c      	ldr	r0, [pc, #560]	; (8000ac4 <GPDMA1_0_IRQHandler_Veneer+0x19a>)
 8000892:	b500      	push	{lr}
 8000894:	b081      	sub	sp, #4
 8000896:	4780      	blx	r0
 8000898:	b001      	add	sp, #4
 800089a:	bd00      	pop	{pc}

0800089c <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 800089c:	e7fe      	b.n	800089c <USIC2_2_IRQHandler>

0800089e <USIC2_2_IRQHandler_Veneer>:
 800089e:	488a      	ldr	r0, [pc, #552]	; (8000ac8 <GPDMA1_0_IRQHandler_Veneer+0x19e>)
 80008a0:	b500      	push	{lr}
 80008a2:	b081      	sub	sp, #4
 80008a4:	4780      	blx	r0
 80008a6:	b001      	add	sp, #4
 80008a8:	bd00      	pop	{pc}

080008aa <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 80008aa:	e7fe      	b.n	80008aa <USIC2_3_IRQHandler>

080008ac <USIC2_3_IRQHandler_Veneer>:
 80008ac:	4887      	ldr	r0, [pc, #540]	; (8000acc <GPDMA1_0_IRQHandler_Veneer+0x1a2>)
 80008ae:	b500      	push	{lr}
 80008b0:	b081      	sub	sp, #4
 80008b2:	4780      	blx	r0
 80008b4:	b001      	add	sp, #4
 80008b6:	bd00      	pop	{pc}

080008b8 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 80008b8:	e7fe      	b.n	80008b8 <USIC2_4_IRQHandler>

080008ba <USIC2_4_IRQHandler_Veneer>:
 80008ba:	4885      	ldr	r0, [pc, #532]	; (8000ad0 <GPDMA1_0_IRQHandler_Veneer+0x1a6>)
 80008bc:	b500      	push	{lr}
 80008be:	b081      	sub	sp, #4
 80008c0:	4780      	blx	r0
 80008c2:	b001      	add	sp, #4
 80008c4:	bd00      	pop	{pc}

080008c6 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 80008c6:	e7fe      	b.n	80008c6 <USIC2_5_IRQHandler>

080008c8 <USIC2_5_IRQHandler_Veneer>:
 80008c8:	4882      	ldr	r0, [pc, #520]	; (8000ad4 <GPDMA1_0_IRQHandler_Veneer+0x1aa>)
 80008ca:	b500      	push	{lr}
 80008cc:	b081      	sub	sp, #4
 80008ce:	4780      	blx	r0
 80008d0:	b001      	add	sp, #4
 80008d2:	bd00      	pop	{pc}

080008d4 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 80008d4:	e7fe      	b.n	80008d4 <LEDTS0_0_IRQHandler>

080008d6 <LEDTS0_0_IRQHandler_Veneer>:
 80008d6:	4880      	ldr	r0, [pc, #512]	; (8000ad8 <GPDMA1_0_IRQHandler_Veneer+0x1ae>)
 80008d8:	b500      	push	{lr}
 80008da:	b081      	sub	sp, #4
 80008dc:	4780      	blx	r0
 80008de:	b001      	add	sp, #4
 80008e0:	bd00      	pop	{pc}

080008e2 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80008e2:	e7fe      	b.n	80008e2 <FCE0_0_IRQHandler>

080008e4 <FCE0_0_IRQHandler_Veneer>:
 80008e4:	487d      	ldr	r0, [pc, #500]	; (8000adc <GPDMA1_0_IRQHandler_Veneer+0x1b2>)
 80008e6:	b500      	push	{lr}
 80008e8:	b081      	sub	sp, #4
 80008ea:	4780      	blx	r0
 80008ec:	b001      	add	sp, #4
 80008ee:	bd00      	pop	{pc}

080008f0 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80008f0:	e7fe      	b.n	80008f0 <GPDMA0_0_IRQHandler>

080008f2 <GPDMA0_0_IRQHandler_Veneer>:
 80008f2:	487b      	ldr	r0, [pc, #492]	; (8000ae0 <GPDMA1_0_IRQHandler_Veneer+0x1b6>)
 80008f4:	b500      	push	{lr}
 80008f6:	b081      	sub	sp, #4
 80008f8:	4780      	blx	r0
 80008fa:	b001      	add	sp, #4
 80008fc:	bd00      	pop	{pc}

080008fe <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 80008fe:	e7fe      	b.n	80008fe <SDMMC0_0_IRQHandler>

08000900 <SDMMC0_0_IRQHandler_Veneer>:
 8000900:	4878      	ldr	r0, [pc, #480]	; (8000ae4 <GPDMA1_0_IRQHandler_Veneer+0x1ba>)
 8000902:	b500      	push	{lr}
 8000904:	b081      	sub	sp, #4
 8000906:	4780      	blx	r0
 8000908:	b001      	add	sp, #4
 800090a:	bd00      	pop	{pc}

0800090c <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 800090c:	e7fe      	b.n	800090c <USB0_0_IRQHandler>

0800090e <USB0_0_IRQHandler_Veneer>:
 800090e:	4876      	ldr	r0, [pc, #472]	; (8000ae8 <GPDMA1_0_IRQHandler_Veneer+0x1be>)
 8000910:	b500      	push	{lr}
 8000912:	b081      	sub	sp, #4
 8000914:	4780      	blx	r0
 8000916:	b001      	add	sp, #4
 8000918:	bd00      	pop	{pc}

0800091a <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 800091a:	e7fe      	b.n	800091a <ETH0_0_IRQHandler>

0800091c <ETH0_0_IRQHandler_Veneer>:
 800091c:	4873      	ldr	r0, [pc, #460]	; (8000aec <GPDMA1_0_IRQHandler_Veneer+0x1c2>)
 800091e:	b500      	push	{lr}
 8000920:	b081      	sub	sp, #4
 8000922:	4780      	blx	r0
 8000924:	b001      	add	sp, #4
 8000926:	bd00      	pop	{pc}

08000928 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000928:	e7fe      	b.n	8000928 <GPDMA1_0_IRQHandler>

0800092a <GPDMA1_0_IRQHandler_Veneer>:
 800092a:	4871      	ldr	r0, [pc, #452]	; (8000af0 <GPDMA1_0_IRQHandler_Veneer+0x1c6>)
 800092c:	b500      	push	{lr}
 800092e:	b081      	sub	sp, #4
 8000930:	4780      	blx	r0
 8000932:	b001      	add	sp, #4
 8000934:	bd00      	pop	{pc}
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000936:	f04f 0001 	mov.w	r0, #1
    BX LR
 800093a:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 800093c:	080002c9 	.word	0x080002c9
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000940:	080002d9 	.word	0x080002d9
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000944:	080002e9 	.word	0x080002e9
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000948:	080002f9 	.word	0x080002f9
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 800094c:	08000309 	.word	0x08000309
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000950:	08000319 	.word	0x08000319
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000954:	08000329 	.word	0x08000329
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000958:	08000339 	.word	0x08000339
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 800095c:	08000349 	.word	0x08000349
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000960:	08000359 	.word	0x08000359
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000964:	08000369 	.word	0x08000369
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000968:	08000379 	.word	0x08000379
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 800096c:	08000389 	.word	0x08000389
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000970:	08000399 	.word	0x08000399
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000974:	080003a9 	.word	0x080003a9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000978:	080003b9 	.word	0x080003b9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 800097c:	080003c9 	.word	0x080003c9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000980:	080003d9 	.word	0x080003d9
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000984:	080003e9 	.word	0x080003e9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000988:	080003f9 	.word	0x080003f9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 800098c:	08000409 	.word	0x08000409
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000990:	08000419 	.word	0x08000419
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000994:	08000429 	.word	0x08000429
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000998:	08000439 	.word	0x08000439
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 800099c:	08000449 	.word	0x08000449
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 80009a0:	08000459 	.word	0x08000459
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 80009a4:	08000469 	.word	0x08000469
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 80009a8:	08000479 	.word	0x08000479
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 80009ac:	08000489 	.word	0x08000489
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 80009b0:	08000499 	.word	0x08000499
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80009b4:	080004a9 	.word	0x080004a9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80009b8:	080004b9 	.word	0x080004b9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80009bc:	080004c9 	.word	0x080004c9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80009c0:	080004d9 	.word	0x080004d9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80009c4:	080004e9 	.word	0x080004e9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80009c8:	080004f9 	.word	0x080004f9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80009cc:	08000509 	.word	0x08000509
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 80009d0:	08000519 	.word	0x08000519
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 80009d4:	08000529 	.word	0x08000529
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 80009d8:	08000539 	.word	0x08000539
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 80009dc:	08000549 	.word	0x08000549
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 80009e0:	08000559 	.word	0x08000559
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 80009e4:	08000569 	.word	0x08000569
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 80009e8:	08000579 	.word	0x08000579
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 80009ec:	08000589 	.word	0x08000589
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 80009f0:	08000599 	.word	0x08000599
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80009f4:	080005a9 	.word	0x080005a9
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80009f8:	080005b9 	.word	0x080005b9
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80009fc:	080005c9 	.word	0x080005c9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000a00:	080005d9 	.word	0x080005d9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000a04:	080005e9 	.word	0x080005e9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000a08:	080005f9 	.word	0x080005f9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000a0c:	08000609 	.word	0x08000609
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000a10:	08000619 	.word	0x08000619
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000a14:	08000627 	.word	0x08000627
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000a18:	08000635 	.word	0x08000635
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000a1c:	08000643 	.word	0x08000643
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000a20:	08000651 	.word	0x08000651
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000a24:	0800065f 	.word	0x0800065f
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000a28:	0800066d 	.word	0x0800066d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000a2c:	0800067b 	.word	0x0800067b
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000a30:	08000689 	.word	0x08000689
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000a34:	08000697 	.word	0x08000697
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000a38:	080006a5 	.word	0x080006a5
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000a3c:	080006b3 	.word	0x080006b3
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000a40:	080006c1 	.word	0x080006c1
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000a44:	080006cf 	.word	0x080006cf
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000a48:	080006dd 	.word	0x080006dd
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000a4c:	080006eb 	.word	0x080006eb
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000a50:	080006f9 	.word	0x080006f9
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000a54:	08000707 	.word	0x08000707
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000a58:	08000715 	.word	0x08000715
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000a5c:	08000723 	.word	0x08000723
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000a60:	08000731 	.word	0x08000731
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000a64:	0800073f 	.word	0x0800073f
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000a68:	0800074d 	.word	0x0800074d
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000a6c:	0800075b 	.word	0x0800075b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000a70:	08000769 	.word	0x08000769
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000a74:	08000777 	.word	0x08000777
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000a78:	08000785 	.word	0x08000785
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000a7c:	08000793 	.word	0x08000793
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000a80:	080007a1 	.word	0x080007a1
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000a84:	080007af 	.word	0x080007af
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000a88:	080007bd 	.word	0x080007bd
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000a8c:	080007cb 	.word	0x080007cb
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000a90:	080007d9 	.word	0x080007d9
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000a94:	080007e7 	.word	0x080007e7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000a98:	080007f5 	.word	0x080007f5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000a9c:	08000803 	.word	0x08000803
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000aa0:	08000811 	.word	0x08000811
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000aa4:	0800081f 	.word	0x0800081f
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000aa8:	0800082d 	.word	0x0800082d
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000aac:	0800083b 	.word	0x0800083b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000ab0:	08000849 	.word	0x08000849
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000ab4:	08000857 	.word	0x08000857
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000ab8:	08000865 	.word	0x08000865
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000abc:	08000873 	.word	0x08000873
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000ac0:	08000881 	.word	0x08000881
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000ac4:	0800088f 	.word	0x0800088f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000ac8:	0800089d 	.word	0x0800089d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000acc:	080008ab 	.word	0x080008ab
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000ad0:	080008b9 	.word	0x080008b9
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000ad4:	080008c7 	.word	0x080008c7
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000ad8:	080008d5 	.word	0x080008d5
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000adc:	080008e3 	.word	0x080008e3
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000ae0:	080008f1 	.word	0x080008f1
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000ae4:	080008ff 	.word	0x080008ff
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000ae8:	0800090d 	.word	0x0800090d
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000aec:	0800091b 	.word	0x0800091b
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000af0:	08000929 	.word	0x08000929

08000af4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000afa:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000afe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b02:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b06:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000b0a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000b0e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000b12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000b16:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000b1a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b1e:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b22:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000b26:	6952      	ldr	r2, [r2, #20]
 8000b28:	f022 0208 	bic.w	r2, r2, #8
 8000b2c:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000b2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b32:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b3a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000b3e:	6852      	ldr	r2, [r2, #4]
 8000b40:	f022 0201 	bic.w	r2, r2, #1
 8000b44:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000b46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b4a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b52:	f103 0314 	add.w	r3, r3, #20
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	f023 030f 	bic.w	r3, r3, #15
 8000b60:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f043 0303 	orr.w	r3, r3, #3
 8000b68:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000b6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b6e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b78:	f103 0314 	add.w	r3, r3, #20
 8000b7c:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000b7e:	f000 f8ab 	bl	8000cd8 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000b82:	f000 f805 	bl	8000b90 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000b86:	f107 0708 	add.w	r7, r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop

08000b90 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000b96:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000b9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ba4:	f040 8089 	bne.w	8000cba <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000ba8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	f000 8088 	beq.w	8000ccc <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000bbc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bc0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bc4:	689b      	ldr	r3, [r3, #8]
 8000bc6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000bca:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000bce:	f103 0301 	add.w	r3, r3, #1
 8000bd2:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000bd4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bd8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000be2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000be6:	f103 0301 	add.w	r3, r3, #1
 8000bea:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000bec:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bf0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000bfa:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000bfe:	f103 0301 	add.w	r3, r3, #1
 8000c02:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000c04:	f244 7310 	movw	r3, #18192	; 0x4710
 8000c08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d028      	beq.n	8000c68 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000c16:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000c1a:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000c1e:	68fa      	ldr	r2, [r7, #12]
 8000c20:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c24:	68ba      	ldr	r2, [r7, #8]
 8000c26:	fb02 f303 	mul.w	r3, r2, r3
 8000c2a:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c2c:	683a      	ldr	r2, [r7, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c34:	f240 0300 	movw	r3, #0
 8000c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c3c:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c3e:	f240 0300 	movw	r3, #0
 8000c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c50:	68db      	ldr	r3, [r3, #12]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	f103 0301 	add.w	r3, r3, #1
 8000c58:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c5c:	f240 0300 	movw	r3, #0
 8000c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	e031      	b.n	8000ccc <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000c68:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000c6c:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000c70:	68fa      	ldr	r2, [r7, #12]
 8000c72:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	fb02 f303 	mul.w	r3, r2, r3
 8000c7c:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c86:	f240 0300 	movw	r3, #0
 8000c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c8e:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c90:	f240 0300 	movw	r3, #0
 8000c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	f103 0301 	add.w	r3, r3, #1
 8000caa:	fbb2 f2f3 	udiv	r2, r2, r3
 8000cae:	f240 0300 	movw	r3, #0
 8000cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	e008      	b.n	8000ccc <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000cba:	f240 0300 	movw	r3, #0
 8000cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cc2:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000cc6:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000cca:	601a      	str	r2, [r3, #0]
}


}
 8000ccc:	f107 0714 	add.w	r7, r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000cde:	f003 f8f1 	bl	8003ec4 <AllowPLLInitByStartup>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	f000 8255 	beq.w	8001194 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000cea:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cf2:	685a      	ldr	r2, [r3, #4]
 8000cf4:	f04f 0302 	mov.w	r3, #2
 8000cf8:	f2c0 0301 	movt	r3, #1
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d00d      	beq.n	8000d1e <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000d02:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d0a:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d0e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d12:	6852      	ldr	r2, [r2, #4]
 8000d14:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000d18:	f022 0202 	bic.w	r2, r2, #2
 8000d1c:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000d1e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d22:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d072      	beq.n	8000e16 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000d30:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d38:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d3c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d40:	6852      	ldr	r2, [r2, #4]
 8000d42:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000d46:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000d48:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d50:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d54:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d58:	6852      	ldr	r2, [r2, #4]
 8000d5a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000d5e:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000d60:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d68:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d6c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d70:	68d2      	ldr	r2, [r2, #12]
 8000d72:	f022 0201 	bic.w	r2, r2, #1
 8000d76:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000d78:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d80:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d84:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d88:	6852      	ldr	r2, [r2, #4]
 8000d8a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000d8e:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000d90:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000d94:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d98:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000d9c:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000da0:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000da2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000da6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000daa:	f04f 0200 	mov.w	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000db0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000db4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000db8:	f04f 0205 	mov.w	r2, #5
 8000dbc:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000dbe:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dc2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000dcc:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000dd0:	d008      	beq.n	8000de4 <SystemClockSetup+0x10c>
 8000dd2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000dd6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dda:	689a      	ldr	r2, [r3, #8]
 8000ddc:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d8ec      	bhi.n	8000dbe <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000de4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000de8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dec:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000df0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000df4:	6812      	ldr	r2, [r2, #0]
 8000df6:	f022 0201 	bic.w	r2, r2, #1
 8000dfa:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000dfc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000e0a:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000e0e:	d002      	beq.n	8000e16 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	e1c0      	b.n	8001198 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000e16:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f003 0304 	and.w	r3, r3, #4
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	f040 81b5 	bne.w	8001194 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000e2a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d00b      	beq.n	8000e54 <SystemClockSetup+0x17c>
 8000e3c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e40:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e44:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000e48:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e4c:	68d2      	ldr	r2, [r2, #12]
 8000e4e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e52:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000e54:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e58:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000e5c:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	f649 7381 	movw	r3, #40833	; 0x9f81
 8000e64:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000e68:	fba3 1302 	umull	r1, r3, r3, r2
 8000e6c:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000e70:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e74:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e76:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e7e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e82:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e86:	6852      	ldr	r2, [r2, #4]
 8000e88:	f042 0201 	orr.w	r2, r2, #1
 8000e8c:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000e8e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e92:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e96:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e9a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e9e:	6852      	ldr	r2, [r2, #4]
 8000ea0:	f042 0210 	orr.w	r2, r2, #16
 8000ea4:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000ea6:	f244 7210 	movw	r2, #18192	; 0x4710
 8000eaa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8000eb4:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000eb8:	f2c0 1300 	movt	r3, #256	; 0x100
 8000ebc:	430b      	orrs	r3, r1
 8000ebe:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000ec0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ec4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ec8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ecc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ed0:	6852      	ldr	r2, [r2, #4]
 8000ed2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ed6:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000ed8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000edc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ee0:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ee4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ee8:	6852      	ldr	r2, [r2, #4]
 8000eea:	f022 0210 	bic.w	r2, r2, #16
 8000eee:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000ef0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ef4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ef8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000efc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f00:	6852      	ldr	r2, [r2, #4]
 8000f02:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000f06:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000f08:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f0c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f10:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000f14:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000f18:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000f1a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f22:	f04f 0200 	mov.w	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f28:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f2c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f30:	f04f 0205 	mov.w	r2, #5
 8000f34:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8000f36:	bf00      	nop
 8000f38:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0304 	and.w	r3, r3, #4
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d108      	bne.n	8000f5c <SystemClockSetup+0x284>
 8000f4a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f4e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f52:	689a      	ldr	r2, [r3, #8]
 8000f54:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d8ed      	bhi.n	8000f38 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000f5c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f60:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f64:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000f68:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000f6c:	6812      	ldr	r2, [r2, #0]
 8000f6e:	f022 0201 	bic.w	r2, r2, #1
 8000f72:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8000f74:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0304 	and.w	r3, r3, #4
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d04e      	beq.n	8001024 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000f86:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f8e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f92:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f96:	6852      	ldr	r2, [r2, #4]
 8000f98:	f022 0201 	bic.w	r2, r2, #1
 8000f9c:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8000f9e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fa2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fa6:	f04f 0200 	mov.w	r2, #0
 8000faa:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8000fac:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fb4:	f04f 0200 	mov.w	r2, #0
 8000fb8:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8000fba:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fc2:	f04f 0200 	mov.w	r2, #0
 8000fc6:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8000fc8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fcc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fd0:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000fd4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fd8:	68d2      	ldr	r2, [r2, #12]
 8000fda:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000fde:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000fe0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fe4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fe8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fec:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ff0:	6852      	ldr	r2, [r2, #4]
 8000ff2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000ff6:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000ff8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ffc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001000:	f240 5245 	movw	r2, #1349	; 0x545
 8001004:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001006:	f24e 0310 	movw	r3, #57360	; 0xe010
 800100a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800100e:	f04f 0200 	mov.w	r2, #0
 8001012:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001014:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001018:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800101c:	f04f 0205 	mov.w	r2, #5
 8001020:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001022:	e002      	b.n	800102a <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8001024:	f04f 0300 	mov.w	r3, #0
 8001028:	e0b6      	b.n	8001198 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800102a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800102e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	2b63      	cmp	r3, #99	; 0x63
 8001036:	d8f8      	bhi.n	800102a <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001038:	f24e 0310 	movw	r3, #57360	; 0xe010
 800103c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001040:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001044:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001048:	6812      	ldr	r2, [r2, #0]
 800104a:	f022 0201 	bic.w	r2, r2, #1
 800104e:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001050:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001054:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001058:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8001060:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001064:	f2c0 131e 	movt	r3, #286	; 0x11e
 8001068:	fba3 1302 	umull	r1, r3, r3, r2
 800106c:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8001070:	f103 33ff 	add.w	r3, r3, #4294967295
 8001074:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001076:	f244 7210 	movw	r2, #18192	; 0x4710
 800107a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001084:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001088:	f2c0 1300 	movt	r3, #256	; 0x100
 800108c:	430b      	orrs	r3, r1
 800108e:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001090:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001094:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001098:	f640 421b 	movw	r2, #3099	; 0xc1b
 800109c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800109e:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010a6:	f04f 0200 	mov.w	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ac:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010b4:	f04f 0205 	mov.w	r2, #5
 80010b8:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80010ba:	bf00      	nop
 80010bc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	2b63      	cmp	r3, #99	; 0x63
 80010c8:	d8f8      	bhi.n	80010bc <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80010ca:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010d2:	f24e 0210 	movw	r2, #57360	; 0xe010
 80010d6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80010da:	6812      	ldr	r2, [r2, #0]
 80010dc:	f022 0201 	bic.w	r2, r2, #1
 80010e0:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80010e2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80010e6:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80010ea:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80010f2:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80010f6:	f2c0 03be 	movt	r3, #190	; 0xbe
 80010fa:	fba3 1302 	umull	r1, r3, r3, r2
 80010fe:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001102:	f103 33ff 	add.w	r3, r3, #4294967295
 8001106:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001108:	f244 7210 	movw	r2, #18192	; 0x4710
 800110c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001116:	f644 7301 	movw	r3, #20225	; 0x4f01
 800111a:	f2c0 1300 	movt	r3, #256	; 0x100
 800111e:	430b      	orrs	r3, r1
 8001120:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001122:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001126:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800112a:	f241 3223 	movw	r2, #4899	; 0x1323
 800112e:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001130:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001134:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001138:	f04f 0200 	mov.w	r2, #0
 800113c:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800113e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001142:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001146:	f04f 0205 	mov.w	r2, #5
 800114a:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800114c:	bf00      	nop
 800114e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001152:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	2b63      	cmp	r3, #99	; 0x63
 800115a:	d8f8      	bhi.n	800114e <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800115c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001160:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001164:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001168:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800116c:	6812      	ldr	r2, [r2, #0]
 800116e:	f022 0201 	bic.w	r2, r2, #1
 8001172:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001174:	f244 7310 	movw	r3, #18192	; 0x4710
 8001178:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800117c:	f644 7201 	movw	r2, #20225	; 0x4f01
 8001180:	f2c0 1203 	movt	r2, #259	; 0x103
 8001184:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8001186:	f244 1360 	movw	r3, #16736	; 0x4160
 800118a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800118e:	f04f 0205 	mov.w	r2, #5
 8001192:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001194:	f04f 0301 	mov.w	r3, #1

}
 8001198:	4618      	mov	r0, r3
 800119a:	f107 0708 	add.w	r7, r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop

080011a4 <read_R>:
void delay_R();
void configure_R();
void configure_E();
void write_E();
void read_R()
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
  int i;
  IO004_ResetPin(CE);
 80011aa:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 80011ae:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011b2:	685a      	ldr	r2, [r3, #4]
 80011b4:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 80011b8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011bc:	785b      	ldrb	r3, [r3, #1]
 80011be:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80011c2:	fa01 f303 	lsl.w	r3, r1, r3
 80011c6:	6053      	str	r3, [r2, #4]
  delay(50000);
 80011c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80011cc:	f000 f848 	bl	8001260 <delay>
  uint8_t temp = 0;
 80011d0:	f04f 0300 	mov.w	r3, #0
 80011d4:	70fb      	strb	r3, [r7, #3]

  for (i = 7; i > -1; i --)
 80011d6:	f04f 0307 	mov.w	r3, #7
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	e020      	b.n	8001220 <read_R+0x7c>
  {
    if (IO004_ReadPin(DATA)) temp |= (1<<i); //(digitalRead(DATA_R) == HIGH) temp |= (1<<i);
 80011de:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80011e2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011ea:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80011ee:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011f2:	785b      	ldrb	r3, [r3, #1]
 80011f4:	fa22 f303 	lsr.w	r3, r2, r3
 80011f8:	f003 0301 	and.w	r3, r3, #1
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d009      	beq.n	8001214 <read_R+0x70>
 8001200:	f04f 0201 	mov.w	r2, #1
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	fa02 f303 	lsl.w	r3, r2, r3
 800120a:	b2da      	uxtb	r2, r3
 800120c:	78fb      	ldrb	r3, [r7, #3]
 800120e:	4313      	orrs	r3, r2
 8001210:	b2db      	uxtb	r3, r3
 8001212:	70fb      	strb	r3, [r7, #3]
    delay_R();
 8001214:	f000 fade 	bl	80017d4 <delay_R>
  int i;
  IO004_ResetPin(CE);
  delay(50000);
  uint8_t temp = 0;

  for (i = 7; i > -1; i --)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f103 33ff 	add.w	r3, r3, #4294967295
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	dadb      	bge.n	80011de <read_R+0x3a>
  {
    if (IO004_ReadPin(DATA)) temp |= (1<<i); //(digitalRead(DATA_R) == HIGH) temp |= (1<<i);
    delay_R();
  }
  data_R = temp;
 8001226:	f240 0304 	movw	r3, #4
 800122a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800122e:	78fa      	ldrb	r2, [r7, #3]
 8001230:	701a      	strb	r2, [r3, #0]
  IO004_SetPin(CE); //digitalWrite(CE_R, HIGH);
 8001232:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 8001236:	f6c0 0300 	movt	r3, #2048	; 0x800
 800123a:	685a      	ldr	r2, [r3, #4]
 800123c:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 8001240:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001244:	785b      	ldrb	r3, [r3, #1]
 8001246:	f04f 0101 	mov.w	r1, #1
 800124a:	fa01 f303 	lsl.w	r3, r1, r3
 800124e:	6053      	str	r3, [r2, #4]
  delay(50000);
 8001250:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001254:	f000 f804 	bl	8001260 <delay>
}
 8001258:	f107 0708 	add.w	r7, r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <delay>:
void delay(long unsigned int i)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	while(i--)
 8001268:	e000      	b.n	800126c <delay+0xc>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800126a:	bf00      	nop
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	bf0c      	ite	eq
 8001272:	2300      	moveq	r3, #0
 8001274:	2301      	movne	r3, #1
 8001276:	b2db      	uxtb	r3, r3
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	f102 32ff 	add.w	r2, r2, #4294967295
 800127e:	607a      	str	r2, [r7, #4]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1f2      	bne.n	800126a <delay+0xa>
	{
		__NOP();
	}
}
 8001284:	f107 070c 	add.w	r7, r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	bc80      	pop	{r7}
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop

08001290 <main>:
void printByteToInt(char a);
int main(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)
	configuration[0] = 0xC5;//RF_CH# e OP_MODE 0b11011110
 8001296:	f240 0320 	movw	r3, #32
 800129a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800129e:	f04f 02c5 	mov.w	r2, #197	; 0xc5
 80012a2:	701a      	strb	r2, [r3, #0]
	configuration[1] = 0x4F;//RX2_EN, CM, RFDR_SB13, X0_F, RF_PWR 0b01101111
 80012a4:	f240 0320 	movw	r3, #32
 80012a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012ac:	f04f 024f 	mov.w	r2, #79	; 0x4f
 80012b0:	705a      	strb	r2, [r3, #1]
	configuration[2] = 0xA3;//addr_w
 80012b2:	f240 0320 	movw	r3, #32
 80012b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012ba:	f04f 02a3 	mov.w	r2, #163	; 0xa3
 80012be:	709a      	strb	r2, [r3, #2]
	configuration[3] = 0xEE;//Comeco enderco CH1 00000001
 80012c0:	f240 0320 	movw	r3, #32
 80012c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012c8:	f04f 02ee 	mov.w	r2, #238	; 0xee
 80012cc:	70da      	strb	r2, [r3, #3]
	configuration[4] = 0xDD;//0b00000000
 80012ce:	f240 0320 	movw	r3, #32
 80012d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012d6:	f04f 02dd 	mov.w	r2, #221	; 0xdd
 80012da:	711a      	strb	r2, [r3, #4]
	configuration[5] = 0xCC;//0b11010100
 80012dc:	f240 0320 	movw	r3, #32
 80012e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012e4:	f04f 02cc 	mov.w	r2, #204	; 0xcc
 80012e8:	715a      	strb	r2, [r3, #5]
	configuration[6] = 0xBB;//0b11011111
 80012ea:	f240 0320 	movw	r3, #32
 80012ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012f2:	f04f 02bb 	mov.w	r2, #187	; 0xbb
 80012f6:	719a      	strb	r2, [r3, #6]
	configuration[7] = 0xAA;//Fim enderco CH1 0b11101010
 80012f8:	f240 0320 	movw	r3, #32
 80012fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001300:	f04f 02aa 	mov.w	r2, #170	; 0xaa
 8001304:	71da      	strb	r2, [r3, #7]
	configuration[8] = 0b00000000;//Comeco enderco CH2
 8001306:	f240 0320 	movw	r3, #32
 800130a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800130e:	f04f 0200 	mov.w	r2, #0
 8001312:	721a      	strb	r2, [r3, #8]
	configuration[9] = 0b00000000;
 8001314:	f240 0320 	movw	r3, #32
 8001318:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800131c:	f04f 0200 	mov.w	r2, #0
 8001320:	725a      	strb	r2, [r3, #9]
	configuration[10] = 0b00000000;
 8001322:	f240 0320 	movw	r3, #32
 8001326:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	729a      	strb	r2, [r3, #10]
	configuration[11] = 0b00000000;
 8001330:	f240 0320 	movw	r3, #32
 8001334:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	72da      	strb	r2, [r3, #11]
	configuration[12] = 0b00000000;//Fim enderco CH2
 800133e:	f240 0320 	movw	r3, #32
 8001342:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001346:	f04f 0200 	mov.w	r2, #0
 800134a:	731a      	strb	r2, [r3, #12]
	configuration[13] = 0x20;//num bits enviados (1 byte nesse ex)
 800134c:	f240 0320 	movw	r3, #32
 8001350:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001354:	f04f 0220 	mov.w	r2, #32
 8001358:	735a      	strb	r2, [r3, #13]
	configuration[14] = 0b00000000;
 800135a:	f240 0320 	movw	r3, #32
 800135e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001362:	f04f 0200 	mov.w	r2, #0
 8001366:	739a      	strb	r2, [r3, #14]

	DAVE_Init();			// Initialization of DAVE Apps
 8001368:	f002 f9fa 	bl	8003760 <DAVE_Init>

	configure_E();
 800136c:	f000 fa5c 	bl	8001828 <configure_E>
	IO004_SetPin(LED1);
 8001370:	f643 73ec 	movw	r3, #16364	; 0x3fec
 8001374:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001378:	685a      	ldr	r2, [r3, #4]
 800137a:	f643 73ec 	movw	r3, #16364	; 0x3fec
 800137e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001382:	785b      	ldrb	r3, [r3, #1]
 8001384:	f04f 0101 	mov.w	r1, #1
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	6053      	str	r3, [r2, #4]
	IO004_SetPin(LED2);
 800138e:	f643 73f4 	movw	r3, #16372	; 0x3ff4
 8001392:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001396:	685a      	ldr	r2, [r3, #4]
 8001398:	f643 73f4 	movw	r3, #16372	; 0x3ff4
 800139c:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013a0:	785b      	ldrb	r3, [r3, #1]
 80013a2:	f04f 0101 	mov.w	r1, #1
 80013a6:	fa01 f303 	lsl.w	r3, r1, r3
 80013aa:	6053      	str	r3, [r2, #4]
	psxLeControle();
 80013ac:	f000 fcc8 	bl	8001d40 <psxLeControle>
	BOOLType flipped = 0;
 80013b0:	f04f 0300 	mov.w	r3, #0
 80013b4:	73fb      	strb	r3, [r7, #15]
	BOOLType isPressed = 0;
 80013b6:	f04f 0300 	mov.w	r3, #0
 80013ba:	73bb      	strb	r3, [r7, #14]
	BOOLType lastIsPressed = 0;
 80013bc:	f04f 0300 	mov.w	r3, #0
 80013c0:	737b      	strb	r3, [r7, #13]
	//uint16_t pow_max = 255*PWM_LIM/100;
	while(1)
	{
		BOOLType blah2 = 1;
 80013c2:	f04f 0301 	mov.w	r3, #1
 80013c6:	733b      	strb	r3, [r7, #12]
		BOOLType buzina = 1;
 80013c8:	f04f 0301 	mov.w	r3, #1
 80013cc:	723b      	strb	r3, [r7, #8]
		BOOLType enable = 0;
 80013ce:	f04f 0300 	mov.w	r3, #0
 80013d2:	71fb      	strb	r3, [r7, #7]
		BOOLType albh2 = 1;
 80013d4:	f04f 0301 	mov.w	r3, #1
 80013d8:	72fb      	strb	r3, [r7, #11]
		BOOLType blah1 = 1;
 80013da:	f04f 0301 	mov.w	r3, #1
 80013de:	72bb      	strb	r3, [r7, #10]
		BOOLType albh1 = 1;
 80013e0:	f04f 0301 	mov.w	r3, #1
 80013e4:	727b      	strb	r3, [r7, #9]
		int16_t pow1, pow2;
		//127
		psxLeControle();
 80013e6:	f000 fcab 	bl	8001d40 <psxLeControle>
		if (psxDado[1]&1<<3) isPressed = 1;
 80013ea:	f240 0334 	movw	r3, #52	; 0x34
 80013ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f003 0308 	and.w	r3, r3, #8
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d003      	beq.n	8001404 <main+0x174>
 80013fc:	f04f 0301 	mov.w	r3, #1
 8001400:	73bb      	strb	r3, [r7, #14]
 8001402:	e002      	b.n	800140a <main+0x17a>
		else isPressed = 0;
 8001404:	f04f 0300 	mov.w	r3, #0
 8001408:	73bb      	strb	r3, [r7, #14]
		if (lastIsPressed == 0 && isPressed == 1) flipped = !flipped;
 800140a:	7b7b      	ldrb	r3, [r7, #13]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d109      	bne.n	8001424 <main+0x194>
 8001410:	7bbb      	ldrb	r3, [r7, #14]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d106      	bne.n	8001424 <main+0x194>
 8001416:	7bfb      	ldrb	r3, [r7, #15]
 8001418:	2b00      	cmp	r3, #0
 800141a:	bf14      	ite	ne
 800141c:	2300      	movne	r3, #0
 800141e:	2301      	moveq	r3, #1
 8001420:	b2db      	uxtb	r3, r3
 8001422:	73fb      	strb	r3, [r7, #15]
		data_E[0] = 173;
 8001424:	f240 0330 	movw	r3, #48	; 0x30
 8001428:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800142c:	f04f 02ad 	mov.w	r2, #173	; 0xad
 8001430:	701a      	strb	r2, [r3, #0]
		if (psxDado[5] == 0 && psxDado[3] == 0) continue;
 8001432:	f240 0334 	movw	r3, #52	; 0x34
 8001436:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800143a:	695b      	ldr	r3, [r3, #20]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d107      	bne.n	8001450 <main+0x1c0>
 8001440:	f240 0334 	movw	r3, #52	; 0x34
 8001444:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	2b00      	cmp	r3, #0
 800144c:	f000 814d 	beq.w	80016ea <main+0x45a>
		pow1 = (psxDado[5]-127);//<<1; //Analog esq //Subtrai 127 para saber o sentido
 8001450:	f240 0334 	movw	r3, #52	; 0x34
 8001454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001458:	695b      	ldr	r3, [r3, #20]
 800145a:	b29b      	uxth	r3, r3
 800145c:	f1a3 037f 	sub.w	r3, r3, #127	; 0x7f
 8001460:	b29b      	uxth	r3, r3
 8001462:	80bb      	strh	r3, [r7, #4]
		pow2 = (psxDado[3]-127);//<<1;
 8001464:	f240 0334 	movw	r3, #52	; 0x34
 8001468:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	b29b      	uxth	r3, r3
 8001470:	f1a3 037f 	sub.w	r3, r3, #127	; 0x7f
 8001474:	b29b      	uxth	r3, r3
 8001476:	807b      	strh	r3, [r7, #2]
		data_E[3] = 0;
 8001478:	f240 0330 	movw	r3, #48	; 0x30
 800147c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001480:	f04f 0200 	mov.w	r2, #0
 8001484:	70da      	strb	r2, [r3, #3]
		if (!flipped)
 8001486:	7bfb      	ldrb	r3, [r7, #15]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d120      	bne.n	80014ce <main+0x23e>
		{
			if (pow1 < -30) albh2 = 0; //ok
 800148c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001490:	f113 0f1e 	cmn.w	r3, #30
 8001494:	da03      	bge.n	800149e <main+0x20e>
 8001496:	f04f 0300 	mov.w	r3, #0
 800149a:	72fb      	strb	r3, [r7, #11]
 800149c:	e006      	b.n	80014ac <main+0x21c>
			else if (pow1 > 30) blah2 = 0; //ok
 800149e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014a2:	2b1e      	cmp	r3, #30
 80014a4:	dd02      	ble.n	80014ac <main+0x21c>
 80014a6:	f04f 0300 	mov.w	r3, #0
 80014aa:	733b      	strb	r3, [r7, #12]
			if (pow2 < -30) albh1 = 0;
 80014ac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80014b0:	f113 0f1e 	cmn.w	r3, #30
 80014b4:	da03      	bge.n	80014be <main+0x22e>
 80014b6:	f04f 0300 	mov.w	r3, #0
 80014ba:	727b      	strb	r3, [r7, #9]
 80014bc:	e027      	b.n	800150e <main+0x27e>
			else if (pow2 > 30) blah1 = 0;
 80014be:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80014c2:	2b1e      	cmp	r3, #30
 80014c4:	dd23      	ble.n	800150e <main+0x27e>
 80014c6:	f04f 0300 	mov.w	r3, #0
 80014ca:	72bb      	strb	r3, [r7, #10]
 80014cc:	e01f      	b.n	800150e <main+0x27e>
		}
		else
		{
			if (pow2 > 30) albh2 = 0; //ok
 80014ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80014d2:	2b1e      	cmp	r3, #30
 80014d4:	dd03      	ble.n	80014de <main+0x24e>
 80014d6:	f04f 0300 	mov.w	r3, #0
 80014da:	72fb      	strb	r3, [r7, #11]
 80014dc:	e007      	b.n	80014ee <main+0x25e>
			else if (pow2 < -30) blah2 = 0; //ok
 80014de:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80014e2:	f113 0f1e 	cmn.w	r3, #30
 80014e6:	da02      	bge.n	80014ee <main+0x25e>
 80014e8:	f04f 0300 	mov.w	r3, #0
 80014ec:	733b      	strb	r3, [r7, #12]
			if (pow1 > 30) albh1 = 0;
 80014ee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014f2:	2b1e      	cmp	r3, #30
 80014f4:	dd03      	ble.n	80014fe <main+0x26e>
 80014f6:	f04f 0300 	mov.w	r3, #0
 80014fa:	727b      	strb	r3, [r7, #9]
 80014fc:	e007      	b.n	800150e <main+0x27e>
			else if (pow1 < -30) blah1 = 0;
 80014fe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001502:	f113 0f1e 	cmn.w	r3, #30
 8001506:	da02      	bge.n	800150e <main+0x27e>
 8001508:	f04f 0300 	mov.w	r3, #0
 800150c:	72bb      	strb	r3, [r7, #10]
		int16_t temp;
		/*temp = pow1>0?pow1*2:(-pow1)*2;
		data_E[1] = (temp)>pow?220:temp;
		temp = pow2>0?pow2*2:(-pow2)*2;
		data_E[2] = (temp)>220?220:temp;*/
		if (!flipped)
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d15c      	bne.n	80015ce <main+0x33e>
		{
			temp = pow1>0?pow1*2:(-pow1)*2;
 8001514:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001518:	2b00      	cmp	r3, #0
 800151a:	dd05      	ble.n	8001528 <main+0x298>
 800151c:	88bb      	ldrh	r3, [r7, #4]
 800151e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001522:	b29b      	uxth	r3, r3
 8001524:	b29b      	uxth	r3, r3
 8001526:	e008      	b.n	800153a <main+0x2aa>
 8001528:	88bb      	ldrh	r3, [r7, #4]
 800152a:	461a      	mov	r2, r3
 800152c:	ea4f 32c2 	mov.w	r2, r2, lsl #15
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001536:	b29b      	uxth	r3, r3
 8001538:	b29b      	uxth	r3, r3
 800153a:	803b      	strh	r3, [r7, #0]
			data_E[1] = temp*PWM_LIM/100;
 800153c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001540:	4613      	mov	r3, r2
 8001542:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001546:	1a9b      	subs	r3, r3, r2
 8001548:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800154c:	461a      	mov	r2, r3
 800154e:	f248 531f 	movw	r3, #34079	; 0x851f
 8001552:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8001556:	fb83 1302 	smull	r1, r3, r3, r2
 800155a:	ea4f 1163 	mov.w	r1, r3, asr #5
 800155e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001562:	1acb      	subs	r3, r1, r3
 8001564:	b2da      	uxtb	r2, r3
 8001566:	f240 0330 	movw	r3, #48	; 0x30
 800156a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800156e:	705a      	strb	r2, [r3, #1]
			temp = pow2>0?pow2*2:(-pow2)*2;
 8001570:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001574:	2b00      	cmp	r3, #0
 8001576:	dd05      	ble.n	8001584 <main+0x2f4>
 8001578:	887b      	ldrh	r3, [r7, #2]
 800157a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800157e:	b29b      	uxth	r3, r3
 8001580:	b29b      	uxth	r3, r3
 8001582:	e008      	b.n	8001596 <main+0x306>
 8001584:	887b      	ldrh	r3, [r7, #2]
 8001586:	461a      	mov	r2, r3
 8001588:	ea4f 32c2 	mov.w	r2, r2, lsl #15
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001592:	b29b      	uxth	r3, r3
 8001594:	b29b      	uxth	r3, r3
 8001596:	803b      	strh	r3, [r7, #0]
			data_E[2] = temp*PWM_LIM/100;
 8001598:	f9b7 2000 	ldrsh.w	r2, [r7]
 800159c:	4613      	mov	r3, r2
 800159e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80015a2:	1a9b      	subs	r3, r3, r2
 80015a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80015a8:	461a      	mov	r2, r3
 80015aa:	f248 531f 	movw	r3, #34079	; 0x851f
 80015ae:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 80015b2:	fb83 1302 	smull	r1, r3, r3, r2
 80015b6:	ea4f 1163 	mov.w	r1, r3, asr #5
 80015ba:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80015be:	1acb      	subs	r3, r1, r3
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	f240 0330 	movw	r3, #48	; 0x30
 80015c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015ca:	709a      	strb	r2, [r3, #2]
 80015cc:	e05b      	b.n	8001686 <main+0x3f6>
		}
		else
		{
			temp = pow1>0?pow1*2:(-pow1)*2;
 80015ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	dd05      	ble.n	80015e2 <main+0x352>
 80015d6:	88bb      	ldrh	r3, [r7, #4]
 80015d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80015dc:	b29b      	uxth	r3, r3
 80015de:	b29b      	uxth	r3, r3
 80015e0:	e008      	b.n	80015f4 <main+0x364>
 80015e2:	88bb      	ldrh	r3, [r7, #4]
 80015e4:	461a      	mov	r2, r3
 80015e6:	ea4f 32c2 	mov.w	r2, r2, lsl #15
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	803b      	strh	r3, [r7, #0]
			data_E[2] = temp*PWM_LIM/100;
 80015f6:	f9b7 2000 	ldrsh.w	r2, [r7]
 80015fa:	4613      	mov	r3, r2
 80015fc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001600:	1a9b      	subs	r3, r3, r2
 8001602:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001606:	461a      	mov	r2, r3
 8001608:	f248 531f 	movw	r3, #34079	; 0x851f
 800160c:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8001610:	fb83 1302 	smull	r1, r3, r3, r2
 8001614:	ea4f 1163 	mov.w	r1, r3, asr #5
 8001618:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800161c:	1acb      	subs	r3, r1, r3
 800161e:	b2da      	uxtb	r2, r3
 8001620:	f240 0330 	movw	r3, #48	; 0x30
 8001624:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001628:	709a      	strb	r2, [r3, #2]
			temp = pow2>0?pow2*2:(-pow2)*2;
 800162a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800162e:	2b00      	cmp	r3, #0
 8001630:	dd05      	ble.n	800163e <main+0x3ae>
 8001632:	887b      	ldrh	r3, [r7, #2]
 8001634:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001638:	b29b      	uxth	r3, r3
 800163a:	b29b      	uxth	r3, r3
 800163c:	e008      	b.n	8001650 <main+0x3c0>
 800163e:	887b      	ldrh	r3, [r7, #2]
 8001640:	461a      	mov	r2, r3
 8001642:	ea4f 32c2 	mov.w	r2, r2, lsl #15
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800164c:	b29b      	uxth	r3, r3
 800164e:	b29b      	uxth	r3, r3
 8001650:	803b      	strh	r3, [r7, #0]
			data_E[1] = temp*PWM_LIM/100;
 8001652:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001656:	4613      	mov	r3, r2
 8001658:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800165c:	1a9b      	subs	r3, r3, r2
 800165e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001662:	461a      	mov	r2, r3
 8001664:	f248 531f 	movw	r3, #34079	; 0x851f
 8001668:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 800166c:	fb83 1302 	smull	r1, r3, r3, r2
 8001670:	ea4f 1163 	mov.w	r1, r3, asr #5
 8001674:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001678:	1acb      	subs	r3, r1, r3
 800167a:	b2da      	uxtb	r2, r3
 800167c:	f240 0330 	movw	r3, #48	; 0x30
 8001680:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001684:	705a      	strb	r2, [r3, #1]
		}
		//if (data_E[1] > 20 || data_E[2] > 20) enable = 1;
		data_E[3] = data_E[3] | (blah1 << BLAH1) | (blah2 << BLAH2) | (albh1 << ALBH1) | (albh2 << ALBH2) | (enable << ENABLE) | (buzina << BUZINA);
 8001686:	f240 0330 	movw	r3, #48	; 0x30
 800168a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800168e:	78db      	ldrb	r3, [r3, #3]
 8001690:	b2da      	uxtb	r2, r3
 8001692:	7abb      	ldrb	r3, [r7, #10]
 8001694:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001698:	b2db      	uxtb	r3, r3
 800169a:	4313      	orrs	r3, r2
 800169c:	b2da      	uxtb	r2, r3
 800169e:	7b3b      	ldrb	r3, [r7, #12]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	b2da      	uxtb	r2, r3
 80016a4:	7a7b      	ldrb	r3, [r7, #9]
 80016a6:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	4313      	orrs	r3, r2
 80016ae:	b2da      	uxtb	r2, r3
 80016b0:	7afb      	ldrb	r3, [r7, #11]
 80016b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	4313      	orrs	r3, r2
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b2da      	uxtb	r2, r3
 80016c8:	7a3b      	ldrb	r3, [r7, #8]
 80016ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	4313      	orrs	r3, r2
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	b2da      	uxtb	r2, r3
 80016d6:	f240 0330 	movw	r3, #48	; 0x30
 80016da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016de:	70da      	strb	r2, [r3, #3]
		write_E();
 80016e0:	f000 f9d2 	bl	8001a88 <write_E>
		lastIsPressed = isPressed;
 80016e4:	7bbb      	ldrb	r3, [r7, #14]
 80016e6:	737b      	strb	r3, [r7, #13]
//		printByteToInt(psxDado[4]);
//		UART001_WriteData(UART001_Handle0, ' ');
//		printByteToInt(psxDado[5]);
//		UART001_WriteData(UART001_Handle0, '\r');
//		UART001_WriteData(UART001_Handle0, '\n');
	}
 80016e8:	e66b      	b.n	80013c2 <main+0x132>
		psxLeControle();
		if (psxDado[1]&1<<3) isPressed = 1;
		else isPressed = 0;
		if (lastIsPressed == 0 && isPressed == 1) flipped = !flipped;
		data_E[0] = 173;
		if (psxDado[5] == 0 && psxDado[3] == 0) continue;
 80016ea:	bf00      	nop
//		printByteToInt(psxDado[4]);
//		UART001_WriteData(UART001_Handle0, ' ');
//		printByteToInt(psxDado[5]);
//		UART001_WriteData(UART001_Handle0, '\r');
//		UART001_WriteData(UART001_Handle0, '\n');
	}
 80016ec:	e669      	b.n	80013c2 <main+0x132>
 80016ee:	bf00      	nop

080016f0 <printByteToInt>:
	return 0;
}
void printByteToInt(char a)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	71fb      	strb	r3, [r7, #7]
	char c = a%10 + '0';
 80016fa:	79fa      	ldrb	r2, [r7, #7]
 80016fc:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8001700:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8001704:	fba3 1302 	umull	r1, r3, r3, r2
 8001708:	ea4f 01d3 	mov.w	r1, r3, lsr #3
 800170c:	460b      	mov	r3, r1
 800170e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001712:	185b      	adds	r3, r3, r1
 8001714:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	b2db      	uxtb	r3, r3
 800171c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001720:	73fb      	strb	r3, [r7, #15]
	a /=10;
 8001722:	79fa      	ldrb	r2, [r7, #7]
 8001724:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8001728:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 800172c:	fba3 1302 	umull	r1, r3, r3, r2
 8001730:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001734:	71fb      	strb	r3, [r7, #7]
	char d = a%10 + '0';
 8001736:	79fa      	ldrb	r2, [r7, #7]
 8001738:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 800173c:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8001740:	fba3 1302 	umull	r1, r3, r3, r2
 8001744:	ea4f 01d3 	mov.w	r1, r3, lsr #3
 8001748:	460b      	mov	r3, r1
 800174a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800174e:	185b      	adds	r3, r3, r1
 8001750:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	b2db      	uxtb	r3, r3
 8001758:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800175c:	73bb      	strb	r3, [r7, #14]
	a /=10;
 800175e:	79fa      	ldrb	r2, [r7, #7]
 8001760:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8001764:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8001768:	fba3 1302 	umull	r1, r3, r3, r2
 800176c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001770:	71fb      	strb	r3, [r7, #7]
	char e = a%10 + '0';
 8001772:	79fa      	ldrb	r2, [r7, #7]
 8001774:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8001778:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 800177c:	fba3 1302 	umull	r1, r3, r3, r2
 8001780:	ea4f 01d3 	mov.w	r1, r3, lsr #3
 8001784:	460b      	mov	r3, r1
 8001786:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800178a:	185b      	adds	r3, r3, r1
 800178c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	b2db      	uxtb	r3, r3
 8001794:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001798:	737b      	strb	r3, [r7, #13]
	UART001_WriteData(UART001_Handle0, e);
 800179a:	f643 7378 	movw	r3, #16248	; 0x3f78
 800179e:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	7b7a      	ldrb	r2, [r7, #13]
 80017a6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	UART001_WriteData(UART001_Handle0, d);
 80017aa:	f643 7378 	movw	r3, #16248	; 0x3f78
 80017ae:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	7bba      	ldrb	r2, [r7, #14]
 80017b6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	UART001_WriteData(UART001_Handle0, c);
 80017ba:	f643 7378 	movw	r3, #16248	; 0x3f78
 80017be:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	7bfa      	ldrb	r2, [r7, #15]
 80017c6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

}
 80017ca:	f107 0714 	add.w	r7, r7, #20
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr

080017d4 <delay_R>:

void delay_R()
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
	delay(300);
 80017d8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80017dc:	f7ff fd40 	bl	8001260 <delay>
	IO004_SetPin(CLK1);  //digitalWrite(CLK_R, HIGH);
 80017e0:	f643 73cc 	movw	r3, #16332	; 0x3fcc
 80017e4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017e8:	685a      	ldr	r2, [r3, #4]
 80017ea:	f643 73cc 	movw	r3, #16332	; 0x3fcc
 80017ee:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017f2:	785b      	ldrb	r3, [r3, #1]
 80017f4:	f04f 0101 	mov.w	r1, #1
 80017f8:	fa01 f303 	lsl.w	r3, r1, r3
 80017fc:	6053      	str	r3, [r2, #4]
	delay(300);
 80017fe:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001802:	f7ff fd2d 	bl	8001260 <delay>
	IO004_ResetPin(CLK1); //digitalWrite(CLK_R, LOW);
 8001806:	f643 73cc 	movw	r3, #16332	; 0x3fcc
 800180a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800180e:	685a      	ldr	r2, [r3, #4]
 8001810:	f643 73cc 	movw	r3, #16332	; 0x3fcc
 8001814:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001818:	785b      	ldrb	r3, [r3, #1]
 800181a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800181e:	fa01 f303 	lsl.w	r3, r1, r3
 8001822:	6053      	str	r3, [r2, #4]
}
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop

08001828 <configure_E>:

void configure_E()
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
  configuration[0] &= ~1;
 800182e:	f240 0320 	movw	r3, #32
 8001832:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	f023 0301 	bic.w	r3, r3, #1
 800183c:	b2da      	uxtb	r2, r3
 800183e:	f240 0320 	movw	r3, #32
 8001842:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001846:	701a      	strb	r2, [r3, #0]
  IO004_ResetPin(CE);
 8001848:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 800184c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001850:	685a      	ldr	r2, [r3, #4]
 8001852:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 8001856:	f6c0 0300 	movt	r3, #2048	; 0x800
 800185a:	785b      	ldrb	r3, [r3, #1]
 800185c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001860:	fa01 f303 	lsl.w	r3, r1, r3
 8001864:	6053      	str	r3, [r2, #4]
  IO004_SetPin(CS);
 8001866:	f643 73ac 	movw	r3, #16300	; 0x3fac
 800186a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800186e:	685a      	ldr	r2, [r3, #4]
 8001870:	f643 73ac 	movw	r3, #16300	; 0x3fac
 8001874:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001878:	785b      	ldrb	r3, [r3, #1]
 800187a:	f04f 0101 	mov.w	r1, #1
 800187e:	fa01 f303 	lsl.w	r3, r1, r3
 8001882:	6053      	str	r3, [r2, #4]
  int i, j;
  for (i = 14; i > -1; i--)
 8001884:	f04f 030e 	mov.w	r3, #14
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	e03f      	b.n	800190c <configure_E+0xe4>
  {
    for (j = 7; j > -1; j--)
 800188c:	f04f 0307 	mov.w	r3, #7
 8001890:	603b      	str	r3, [r7, #0]
 8001892:	e034      	b.n	80018fe <configure_E+0xd6>
    {
      if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);
 8001894:	f240 0320 	movw	r3, #32
 8001898:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	189b      	adds	r3, r3, r2
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	461a      	mov	r2, r3
 80018a4:	f04f 0101 	mov.w	r1, #1
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	fa01 f303 	lsl.w	r3, r1, r3
 80018ae:	4013      	ands	r3, r2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	dd0f      	ble.n	80018d4 <configure_E+0xac>
 80018b4:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80018b8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018bc:	685a      	ldr	r2, [r3, #4]
 80018be:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80018c2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018c6:	785b      	ldrb	r3, [r3, #1]
 80018c8:	f04f 0101 	mov.w	r1, #1
 80018cc:	fa01 f303 	lsl.w	r3, r1, r3
 80018d0:	6053      	str	r3, [r2, #4]
 80018d2:	e00e      	b.n	80018f2 <configure_E+0xca>
      else IO004_ResetPin(DATA);;
 80018d4:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80018d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018dc:	685a      	ldr	r2, [r3, #4]
 80018de:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80018e2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018e6:	785b      	ldrb	r3, [r3, #1]
 80018e8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80018ec:	fa01 f303 	lsl.w	r3, r1, r3
 80018f0:	6053      	str	r3, [r2, #4]
      delay_R();
 80018f2:	f7ff ff6f 	bl	80017d4 <delay_R>
  IO004_ResetPin(CE);
  IO004_SetPin(CS);
  int i, j;
  for (i = 14; i > -1; i--)
  {
    for (j = 7; j > -1; j--)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	f103 33ff 	add.w	r3, r3, #4294967295
 80018fc:	603b      	str	r3, [r7, #0]
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	dac7      	bge.n	8001894 <configure_E+0x6c>
{
  configuration[0] &= ~1;
  IO004_ResetPin(CE);
  IO004_SetPin(CS);
  int i, j;
  for (i = 14; i > -1; i--)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f103 33ff 	add.w	r3, r3, #4294967295
 800190a:	607b      	str	r3, [r7, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2b00      	cmp	r3, #0
 8001910:	dabc      	bge.n	800188c <configure_E+0x64>
      if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);
      else IO004_ResetPin(DATA);;
      delay_R();
    }
  }
  IO004_ResetPin(CS);
 8001912:	f643 73ac 	movw	r3, #16300	; 0x3fac
 8001916:	f6c0 0300 	movt	r3, #2048	; 0x800
 800191a:	685a      	ldr	r2, [r3, #4]
 800191c:	f643 73ac 	movw	r3, #16300	; 0x3fac
 8001920:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001924:	785b      	ldrb	r3, [r3, #1]
 8001926:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800192a:	fa01 f303 	lsl.w	r3, r1, r3
 800192e:	6053      	str	r3, [r2, #4]
  delay(50000);
 8001930:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001934:	f7ff fc94 	bl	8001260 <delay>
}
 8001938:	f107 0708 	add.w	r7, r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <configure_R>:
void configure_R()
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
	configuration[0] |= 1;
 8001946:	f240 0320 	movw	r3, #32
 800194a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	b2da      	uxtb	r2, r3
 8001956:	f240 0320 	movw	r3, #32
 800195a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800195e:	701a      	strb	r2, [r3, #0]
	IO004_ResetPin(CE);
 8001960:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 8001964:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001968:	685a      	ldr	r2, [r3, #4]
 800196a:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 800196e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001972:	785b      	ldrb	r3, [r3, #1]
 8001974:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001978:	fa01 f303 	lsl.w	r3, r1, r3
 800197c:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CS);
 800197e:	f643 73ac 	movw	r3, #16300	; 0x3fac
 8001982:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001986:	685a      	ldr	r2, [r3, #4]
 8001988:	f643 73ac 	movw	r3, #16300	; 0x3fac
 800198c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001990:	785b      	ldrb	r3, [r3, #1]
 8001992:	f04f 0101 	mov.w	r1, #1
 8001996:	fa01 f303 	lsl.w	r3, r1, r3
 800199a:	6053      	str	r3, [r2, #4]
	int i, j;
	for (i = 14; i > -1; i--)
 800199c:	f04f 030e 	mov.w	r3, #14
 80019a0:	607b      	str	r3, [r7, #4]
 80019a2:	e03f      	b.n	8001a24 <configure_R+0xe4>
	{
		for (j = 7; j > -1; j--)
 80019a4:	f04f 0307 	mov.w	r3, #7
 80019a8:	603b      	str	r3, [r7, #0]
 80019aa:	e034      	b.n	8001a16 <configure_R+0xd6>
			{
				if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA); //digitalWrite(DATA_R, HIGH);
 80019ac:	f240 0320 	movw	r3, #32
 80019b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	189b      	adds	r3, r3, r2
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	461a      	mov	r2, r3
 80019bc:	f04f 0101 	mov.w	r1, #1
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	fa01 f303 	lsl.w	r3, r1, r3
 80019c6:	4013      	ands	r3, r2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	dd0f      	ble.n	80019ec <configure_R+0xac>
 80019cc:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80019d0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019d4:	685a      	ldr	r2, [r3, #4]
 80019d6:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80019da:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019de:	785b      	ldrb	r3, [r3, #1]
 80019e0:	f04f 0101 	mov.w	r1, #1
 80019e4:	fa01 f303 	lsl.w	r3, r1, r3
 80019e8:	6053      	str	r3, [r2, #4]
 80019ea:	e00e      	b.n	8001a0a <configure_R+0xca>
				else IO004_ResetPin(DATA); //digitalWrite(DATA_R, LOW);
 80019ec:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80019f0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80019fa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019fe:	785b      	ldrb	r3, [r3, #1]
 8001a00:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001a04:	fa01 f303 	lsl.w	r3, r1, r3
 8001a08:	6053      	str	r3, [r2, #4]
				delay_R();
 8001a0a:	f7ff fee3 	bl	80017d4 <delay_R>
	IO004_ResetPin(CE);
	IO004_SetPin(CS);
	int i, j;
	for (i = 14; i > -1; i--)
	{
		for (j = 7; j > -1; j--)
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	f103 33ff 	add.w	r3, r3, #4294967295
 8001a14:	603b      	str	r3, [r7, #0]
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	dac7      	bge.n	80019ac <configure_R+0x6c>
{
	configuration[0] |= 1;
	IO004_ResetPin(CE);
	IO004_SetPin(CS);
	int i, j;
	for (i = 14; i > -1; i--)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f103 33ff 	add.w	r3, r3, #4294967295
 8001a22:	607b      	str	r3, [r7, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	dabc      	bge.n	80019a4 <configure_R+0x64>
				if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA); //digitalWrite(DATA_R, HIGH);
				else IO004_ResetPin(DATA); //digitalWrite(DATA_R, LOW);
				delay_R();
			}
	}
	IO004_ResetPin(CS); // digitalWrite(CS_R, LOW);
 8001a2a:	f643 73ac 	movw	r3, #16300	; 0x3fac
 8001a2e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a32:	685a      	ldr	r2, [r3, #4]
 8001a34:	f643 73ac 	movw	r3, #16300	; 0x3fac
 8001a38:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a3c:	785b      	ldrb	r3, [r3, #1]
 8001a3e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001a42:	fa01 f303 	lsl.w	r3, r1, r3
 8001a46:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CE); // digitalWrite(CE_R, HIGH); //Deixa pronto para ler
 8001a48:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 8001a4c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a50:	685a      	ldr	r2, [r3, #4]
 8001a52:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 8001a56:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a5a:	785b      	ldrb	r3, [r3, #1]
 8001a5c:	f04f 0101 	mov.w	r1, #1
 8001a60:	fa01 f303 	lsl.w	r3, r1, r3
 8001a64:	6053      	str	r3, [r2, #4]
	delay(50000);
 8001a66:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a6a:	f7ff fbf9 	bl	8001260 <delay>
	IO004_DisableOutputDriver(&DATA, IO004_CONT_POLLING);
 8001a6e:	f643 70d4 	movw	r0, #16340	; 0x3fd4
 8001a72:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001a76:	f04f 0103 	mov.w	r1, #3
 8001a7a:	f001 fccd 	bl	8003418 <IO004_DisableOutputDriver>
}
 8001a7e:	f107 0708 	add.w	r7, r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop

08001a88 <write_E>:
void write_E()
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
  int i, j;
  IO004_SetPin(CE);
 8001a8e:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 8001a92:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a96:	685a      	ldr	r2, [r3, #4]
 8001a98:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 8001a9c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001aa0:	785b      	ldrb	r3, [r3, #1]
 8001aa2:	f04f 0101 	mov.w	r1, #1
 8001aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aaa:	6053      	str	r3, [r2, #4]
  delay(1000);
 8001aac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ab0:	f7ff fbd6 	bl	8001260 <delay>
  for (i = 7; i > 2 ; i --)
 8001ab4:	f04f 0307 	mov.w	r3, #7
 8001ab8:	607b      	str	r3, [r7, #4]
 8001aba:	e03f      	b.n	8001b3c <write_E+0xb4>
  {
    for (j = 7; j > -1; j --)
 8001abc:	f04f 0307 	mov.w	r3, #7
 8001ac0:	603b      	str	r3, [r7, #0]
 8001ac2:	e034      	b.n	8001b2e <write_E+0xa6>
    {
      //Serial.print((configuration[i]&(1<<j))>0?1:0);
      if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);//digitalWrite(DATA_E, HIGH);
 8001ac4:	f240 0320 	movw	r3, #32
 8001ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001acc:	687a      	ldr	r2, [r7, #4]
 8001ace:	189b      	adds	r3, r3, r2
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	f04f 0101 	mov.w	r1, #1
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	fa01 f303 	lsl.w	r3, r1, r3
 8001ade:	4013      	ands	r3, r2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	dd0f      	ble.n	8001b04 <write_E+0x7c>
 8001ae4:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001ae8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001aec:	685a      	ldr	r2, [r3, #4]
 8001aee:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001af2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001af6:	785b      	ldrb	r3, [r3, #1]
 8001af8:	f04f 0101 	mov.w	r1, #1
 8001afc:	fa01 f303 	lsl.w	r3, r1, r3
 8001b00:	6053      	str	r3, [r2, #4]
 8001b02:	e00e      	b.n	8001b22 <write_E+0x9a>
      else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
 8001b04:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001b08:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b0c:	685a      	ldr	r2, [r3, #4]
 8001b0e:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001b12:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b16:	785b      	ldrb	r3, [r3, #1]
 8001b18:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b20:	6053      	str	r3, [r2, #4]
      delay_R();
 8001b22:	f7ff fe57 	bl	80017d4 <delay_R>
  int i, j;
  IO004_SetPin(CE);
  delay(1000);
  for (i = 7; i > 2 ; i --)
  {
    for (j = 7; j > -1; j --)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	f103 33ff 	add.w	r3, r3, #4294967295
 8001b2c:	603b      	str	r3, [r7, #0]
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	dac7      	bge.n	8001ac4 <write_E+0x3c>
void write_E()
{
  int i, j;
  IO004_SetPin(CE);
  delay(1000);
  for (i = 7; i > 2 ; i --)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f103 33ff 	add.w	r3, r3, #4294967295
 8001b3a:	607b      	str	r3, [r7, #4]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	dcbc      	bgt.n	8001abc <write_E+0x34>
      else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
      delay_R();
    }
    //Serial.println();
  }//Endereco destino enviado
  for (j = 7; j > -1; j --)
 8001b42:	f04f 0307 	mov.w	r3, #7
 8001b46:	603b      	str	r3, [r7, #0]
 8001b48:	e032      	b.n	8001bb0 <write_E+0x128>
  {
    //Serial.print((data & (1<<j))>0?1:0);
    if ((data_E[0] & (1<<j))>0) IO004_SetPin(DATA);//digitalWrite(DATA_E, HIGH);
 8001b4a:	f240 0330 	movw	r3, #48	; 0x30
 8001b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	461a      	mov	r2, r3
 8001b56:	f04f 0101 	mov.w	r1, #1
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b60:	4013      	ands	r3, r2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	dd0f      	ble.n	8001b86 <write_E+0xfe>
 8001b66:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001b6a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b6e:	685a      	ldr	r2, [r3, #4]
 8001b70:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001b74:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b78:	785b      	ldrb	r3, [r3, #1]
 8001b7a:	f04f 0101 	mov.w	r1, #1
 8001b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b82:	6053      	str	r3, [r2, #4]
 8001b84:	e00e      	b.n	8001ba4 <write_E+0x11c>
    else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
 8001b86:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001b8a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001b94:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b98:	785b      	ldrb	r3, [r3, #1]
 8001b9a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba2:	6053      	str	r3, [r2, #4]
    delay_R();
 8001ba4:	f7ff fe16 	bl	80017d4 <delay_R>
      else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
      delay_R();
    }
    //Serial.println();
  }//Endereco destino enviado
  for (j = 7; j > -1; j --)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	f103 33ff 	add.w	r3, r3, #4294967295
 8001bae:	603b      	str	r3, [r7, #0]
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	dac9      	bge.n	8001b4a <write_E+0xc2>
    //Serial.print((data & (1<<j))>0?1:0);
    if ((data_E[0] & (1<<j))>0) IO004_SetPin(DATA);//digitalWrite(DATA_E, HIGH);
    else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
    delay_R();
  }
  for (j = 7; j > -1; j --)
 8001bb6:	f04f 0307 	mov.w	r3, #7
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	e032      	b.n	8001c24 <write_E+0x19c>
    {
      //Serial.print((data & (1<<j))>0?1:0);
      if ((data_E[1] & (1<<j))>0) IO004_SetPin(DATA);//digitalWrite(DATA_E, HIGH);
 8001bbe:	f240 0330 	movw	r3, #48	; 0x30
 8001bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bc6:	785b      	ldrb	r3, [r3, #1]
 8001bc8:	461a      	mov	r2, r3
 8001bca:	f04f 0101 	mov.w	r1, #1
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	dd0f      	ble.n	8001bfa <write_E+0x172>
 8001bda:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001bde:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001be2:	685a      	ldr	r2, [r3, #4]
 8001be4:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001be8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001bec:	785b      	ldrb	r3, [r3, #1]
 8001bee:	f04f 0101 	mov.w	r1, #1
 8001bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf6:	6053      	str	r3, [r2, #4]
 8001bf8:	e00e      	b.n	8001c18 <write_E+0x190>
      else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
 8001bfa:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001bfe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c02:	685a      	ldr	r2, [r3, #4]
 8001c04:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001c08:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c0c:	785b      	ldrb	r3, [r3, #1]
 8001c0e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001c12:	fa01 f303 	lsl.w	r3, r1, r3
 8001c16:	6053      	str	r3, [r2, #4]
      delay_R();
 8001c18:	f7ff fddc 	bl	80017d4 <delay_R>
    //Serial.print((data & (1<<j))>0?1:0);
    if ((data_E[0] & (1<<j))>0) IO004_SetPin(DATA);//digitalWrite(DATA_E, HIGH);
    else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
    delay_R();
  }
  for (j = 7; j > -1; j --)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	f103 33ff 	add.w	r3, r3, #4294967295
 8001c22:	603b      	str	r3, [r7, #0]
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	dac9      	bge.n	8001bbe <write_E+0x136>
      //Serial.print((data & (1<<j))>0?1:0);
      if ((data_E[1] & (1<<j))>0) IO004_SetPin(DATA);//digitalWrite(DATA_E, HIGH);
      else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
      delay_R();
    }
  for (j = 7; j > -1; j --)
 8001c2a:	f04f 0307 	mov.w	r3, #7
 8001c2e:	603b      	str	r3, [r7, #0]
 8001c30:	e032      	b.n	8001c98 <write_E+0x210>
    {
      //Serial.print((data & (1<<j))>0?1:0);
      if ((data_E[2] & (1<<j))>0) IO004_SetPin(DATA);//digitalWrite(DATA_E, HIGH);
 8001c32:	f240 0330 	movw	r3, #48	; 0x30
 8001c36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c3a:	789b      	ldrb	r3, [r3, #2]
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	f04f 0101 	mov.w	r1, #1
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	fa01 f303 	lsl.w	r3, r1, r3
 8001c48:	4013      	ands	r3, r2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	dd0f      	ble.n	8001c6e <write_E+0x1e6>
 8001c4e:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001c52:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001c5c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c60:	785b      	ldrb	r3, [r3, #1]
 8001c62:	f04f 0101 	mov.w	r1, #1
 8001c66:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6a:	6053      	str	r3, [r2, #4]
 8001c6c:	e00e      	b.n	8001c8c <write_E+0x204>
      else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
 8001c6e:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001c72:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c76:	685a      	ldr	r2, [r3, #4]
 8001c78:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001c7c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c80:	785b      	ldrb	r3, [r3, #1]
 8001c82:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001c86:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8a:	6053      	str	r3, [r2, #4]
      delay_R();
 8001c8c:	f7ff fda2 	bl	80017d4 <delay_R>
      //Serial.print((data & (1<<j))>0?1:0);
      if ((data_E[1] & (1<<j))>0) IO004_SetPin(DATA);//digitalWrite(DATA_E, HIGH);
      else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
      delay_R();
    }
  for (j = 7; j > -1; j --)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	f103 33ff 	add.w	r3, r3, #4294967295
 8001c96:	603b      	str	r3, [r7, #0]
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	dac9      	bge.n	8001c32 <write_E+0x1aa>
      //Serial.print((data & (1<<j))>0?1:0);
      if ((data_E[2] & (1<<j))>0) IO004_SetPin(DATA);//digitalWrite(DATA_E, HIGH);
      else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
      delay_R();
    }//termina de enviar dados
  for (j = 7; j > -1; j --)
 8001c9e:	f04f 0307 	mov.w	r3, #7
 8001ca2:	603b      	str	r3, [r7, #0]
 8001ca4:	e032      	b.n	8001d0c <write_E+0x284>
    {
      //Serial.print((data & (1<<j))>0?1:0);
      if ((data_E[3] & (1<<j))>0) IO004_SetPin(DATA);//digitalWrite(DATA_E, HIGH);
 8001ca6:	f240 0330 	movw	r3, #48	; 0x30
 8001caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cae:	78db      	ldrb	r3, [r3, #3]
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	f04f 0101 	mov.w	r1, #1
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	dd0f      	ble.n	8001ce2 <write_E+0x25a>
 8001cc2:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001cc6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001cca:	685a      	ldr	r2, [r3, #4]
 8001ccc:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001cd0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001cd4:	785b      	ldrb	r3, [r3, #1]
 8001cd6:	f04f 0101 	mov.w	r1, #1
 8001cda:	fa01 f303 	lsl.w	r3, r1, r3
 8001cde:	6053      	str	r3, [r2, #4]
 8001ce0:	e00e      	b.n	8001d00 <write_E+0x278>
      else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
 8001ce2:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001ce6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001cea:	685a      	ldr	r2, [r3, #4]
 8001cec:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8001cf0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001cf4:	785b      	ldrb	r3, [r3, #1]
 8001cf6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfe:	6053      	str	r3, [r2, #4]
      delay_R();
 8001d00:	f7ff fd68 	bl	80017d4 <delay_R>
      //Serial.print((data & (1<<j))>0?1:0);
      if ((data_E[2] & (1<<j))>0) IO004_SetPin(DATA);//digitalWrite(DATA_E, HIGH);
      else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
      delay_R();
    }//termina de enviar dados
  for (j = 7; j > -1; j --)
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	f103 33ff 	add.w	r3, r3, #4294967295
 8001d0a:	603b      	str	r3, [r7, #0]
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	dac9      	bge.n	8001ca6 <write_E+0x21e>
      else IO004_ResetPin(DATA);//digitalWrite(DATA_E, LOW);
      delay_R();
    }
  //Serial.println();
  //digitalWrite(CE_E, LOW);
  IO004_ResetPin(CE);
 8001d12:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 8001d16:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 8001d20:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d24:	785b      	ldrb	r3, [r3, #1]
 8001d26:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2e:	6053      	str	r3, [r2, #4]
  delay(5000);//delayMicroseconds(250);
 8001d30:	f241 3088 	movw	r0, #5000	; 0x1388
 8001d34:	f7ff fa94 	bl	8001260 <delay>
}
 8001d38:	f107 0708 	add.w	r7, r7, #8
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <psxLeControle>:
void psxLeControle()
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
	int psxByte = 0;
 8001d46:	f04f 0300 	mov.w	r3, #0
 8001d4a:	603b      	str	r3, [r7, #0]
	int psxCont;

	IO004_SetPin(CMD);
 8001d4c:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 8001d50:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 8001d5a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d5e:	785b      	ldrb	r3, [r3, #1]
 8001d60:	f04f 0101 	mov.w	r1, #1
 8001d64:	fa01 f303 	lsl.w	r3, r1, r3
 8001d68:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CONT_CLK);
 8001d6a:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8001d6e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d72:	685a      	ldr	r2, [r3, #4]
 8001d74:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8001d78:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d7c:	785b      	ldrb	r3, [r3, #1]
 8001d7e:	f04f 0101 	mov.w	r1, #1
 8001d82:	fa01 f303 	lsl.w	r3, r1, r3
 8001d86:	6053      	str	r3, [r2, #4]
	IO004_ResetPin(ATT);
 8001d88:	f643 73bc 	movw	r3, #16316	; 0x3fbc
 8001d8c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d90:	685a      	ldr	r2, [r3, #4]
 8001d92:	f643 73bc 	movw	r3, #16316	; 0x3fbc
 8001d96:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d9a:	785b      	ldrb	r3, [r3, #1]
 8001d9c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001da0:	fa01 f303 	lsl.w	r3, r1, r3
 8001da4:	6053      	str	r3, [r2, #4]
	//digitalWrite(cmd,HIGH);
	//digitalWrite(clk,HIGH);
	//digitalWrite(att,LOW);
	delay(tempoInicio);
 8001da6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001daa:	f7ff fa59 	bl	8001260 <delay>
	//delayMicroseconds(tempoInicio);

	psxByte = 1;
 8001dae:	f04f 0301 	mov.w	r3, #1
 8001db2:	603b      	str	r3, [r7, #0]
	psxGravaByte(psxByte);
 8001db4:	6838      	ldr	r0, [r7, #0]
 8001db6:	f000 f835 	bl	8001e24 <psxGravaByte>

	psxByte = 66;
 8001dba:	f04f 0342 	mov.w	r3, #66	; 0x42
 8001dbe:	603b      	str	r3, [r7, #0]
	psxGravaByte(psxByte);
 8001dc0:	6838      	ldr	r0, [r7, #0]
 8001dc2:	f000 f82f 	bl	8001e24 <psxGravaByte>

	psxByte = 0;
 8001dc6:	f04f 0300 	mov.w	r3, #0
 8001dca:	603b      	str	r3, [r7, #0]
	psxGravaByte(psxByte);
 8001dcc:	6838      	ldr	r0, [r7, #0]
 8001dce:	f000 f829 	bl	8001e24 <psxGravaByte>

	for (psxCont = 0; psxCont<6; psxCont++)
 8001dd2:	f04f 0300 	mov.w	r3, #0
 8001dd6:	607b      	str	r3, [r7, #4]
 8001dd8:	e00d      	b.n	8001df6 <psxLeControle+0xb6>
		psxDado[psxCont] = psxLeByte();
 8001dda:	f000 f897 	bl	8001f0c <psxLeByte>
 8001dde:	4601      	mov	r1, r0
 8001de0:	f240 0334 	movw	r3, #52	; 0x34
 8001de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	psxGravaByte(psxByte);

	psxByte = 0;
	psxGravaByte(psxByte);

	for (psxCont = 0; psxCont<6; psxCont++)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f103 0301 	add.w	r3, r3, #1
 8001df4:	607b      	str	r3, [r7, #4]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2b05      	cmp	r3, #5
 8001dfa:	ddee      	ble.n	8001dda <psxLeControle+0x9a>
		psxDado[psxCont] = psxLeByte();

	IO004_SetPin(ATT);
 8001dfc:	f643 73bc 	movw	r3, #16316	; 0x3fbc
 8001e00:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e04:	685a      	ldr	r2, [r3, #4]
 8001e06:	f643 73bc 	movw	r3, #16316	; 0x3fbc
 8001e0a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e0e:	785b      	ldrb	r3, [r3, #1]
 8001e10:	f04f 0101 	mov.w	r1, #1
 8001e14:	fa01 f303 	lsl.w	r3, r1, r3
 8001e18:	6053      	str	r3, [r2, #4]
	//digitalWrite(att,HIGH);
}
 8001e1a:	f107 0708 	add.w	r7, r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop

08001e24 <psxGravaByte>:

void psxGravaByte(int byteDado)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
	int c;
	for (c=0;c<=7;c++)
 8001e2c:	f04f 0300 	mov.w	r3, #0
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	e050      	b.n	8001ed6 <psxGravaByte+0xb2>
	{
		if(byteDado & (0x01<<c))
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	fa42 f303 	asr.w	r3, r2, r3
 8001e3c:	f003 0301 	and.w	r3, r3, #1
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d00f      	beq.n	8001e64 <psxGravaByte+0x40>
			IO004_SetPin(CMD);
 8001e44:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 8001e48:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e4c:	685a      	ldr	r2, [r3, #4]
 8001e4e:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 8001e52:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e56:	785b      	ldrb	r3, [r3, #1]
 8001e58:	f04f 0101 	mov.w	r1, #1
 8001e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e60:	6053      	str	r3, [r2, #4]
 8001e62:	e00e      	b.n	8001e82 <psxGravaByte+0x5e>
		  //digitalWrite(cmd,HIGH);
		else
			IO004_ResetPin(CMD);
 8001e64:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 8001e68:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e6c:	685a      	ldr	r2, [r3, #4]
 8001e6e:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 8001e72:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e76:	785b      	ldrb	r3, [r3, #1]
 8001e78:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e80:	6053      	str	r3, [r2, #4]
		  //digitalWrite(cmd,LOW);
		IO004_ResetPin(CONT_CLK);
 8001e82:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8001e86:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8001e90:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e94:	785b      	ldrb	r3, [r3, #1]
 8001e96:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9e:	6053      	str	r3, [r2, #4]
		//digitalWrite(clk,LOW);
		delay(tempoClk);
 8001ea0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001ea4:	f7ff f9dc 	bl	8001260 <delay>
		//delayMicroseconds(tempoClk);
		IO004_SetPin(CONT_CLK);
 8001ea8:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8001eac:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001eb0:	685a      	ldr	r2, [r3, #4]
 8001eb2:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8001eb6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001eba:	785b      	ldrb	r3, [r3, #1]
 8001ebc:	f04f 0101 	mov.w	r1, #1
 8001ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec4:	6053      	str	r3, [r2, #4]
		//digitalWrite(clk,HIGH);
		delay(tempoClk);
 8001ec6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001eca:	f7ff f9c9 	bl	8001260 <delay>
}

void psxGravaByte(int byteDado)
{
	int c;
	for (c=0;c<=7;c++)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	f103 0301 	add.w	r3, r3, #1
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2b07      	cmp	r3, #7
 8001eda:	ddab      	ble.n	8001e34 <psxGravaByte+0x10>
		IO004_SetPin(CONT_CLK);
		//digitalWrite(clk,HIGH);
		delay(tempoClk);
		//delayMicroseconds(tempoClk);
	}
	IO004_SetPin(CMD);
 8001edc:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 8001ee0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001ee4:	685a      	ldr	r2, [r3, #4]
 8001ee6:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 8001eea:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001eee:	785b      	ldrb	r3, [r3, #1]
 8001ef0:	f04f 0101 	mov.w	r1, #1
 8001ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ef8:	6053      	str	r3, [r2, #4]
  //digitalWrite(cmd,HIGH);
	delay(tempoEntreByte);
 8001efa:	f04f 0064 	mov.w	r0, #100	; 0x64
 8001efe:	f7ff f9af 	bl	8001260 <delay>
  //delayMicroseconds(tempoEntreByte);
}
 8001f02:	f107 0710 	add.w	r7, r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop

08001f0c <psxLeByte>:

int psxLeByte()
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
	int aux = 0;
 8001f12:	f04f 0300 	mov.w	r3, #0
 8001f16:	607b      	str	r3, [r7, #4]
	int c;

	for (c=0;c<=7;c++)
 8001f18:	f04f 0300 	mov.w	r3, #0
 8001f1c:	603b      	str	r3, [r7, #0]
 8001f1e:	e042      	b.n	8001fa6 <psxLeByte+0x9a>
	{
		IO004_ResetPin(CONT_CLK);
 8001f20:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8001f24:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8001f2e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001f32:	785b      	ldrb	r3, [r3, #1]
 8001f34:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001f38:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3c:	6053      	str	r3, [r2, #4]
    //digitalWrite(clk,LOW);
		delay(tempoClk);
 8001f3e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001f42:	f7ff f98d 	bl	8001260 <delay>
    //delayMicroseconds(tempoClk);
    //Serial.println(analogRead(dado));
		if (IO004_ReadPin(CONT_DADO))
 8001f46:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 8001f4a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f52:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 8001f56:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001f5a:	785b      	ldrb	r3, [r3, #1]
 8001f5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d107      	bne.n	8001f78 <psxLeByte+0x6c>
	  	//if(analogRead(dado) > 400)
	  		  ;//aux = aux&(!c);
      //bitClear(aux,c);
	  	else
	  		  aux = aux | (1 << c);
 8001f68:	f04f 0201 	mov.w	r2, #1
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	607b      	str	r3, [r7, #4]
	  //bitSet(aux,c);
	  	IO004_SetPin(CONT_CLK);
 8001f78:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8001f7c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001f80:	685a      	ldr	r2, [r3, #4]
 8001f82:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8001f86:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001f8a:	785b      	ldrb	r3, [r3, #1]
 8001f8c:	f04f 0101 	mov.w	r1, #1
 8001f90:	fa01 f303 	lsl.w	r3, r1, r3
 8001f94:	6053      	str	r3, [r2, #4]
    //digitalWrite(clk,HIGH);
	  	delay(tempoClk);
 8001f96:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001f9a:	f7ff f961 	bl	8001260 <delay>
int psxLeByte()
{
	int aux = 0;
	int c;

	for (c=0;c<=7;c++)
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	f103 0301 	add.w	r3, r3, #1
 8001fa4:	603b      	str	r3, [r7, #0]
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	2b07      	cmp	r3, #7
 8001faa:	ddb9      	ble.n	8001f20 <psxLeByte+0x14>
	  	IO004_SetPin(CONT_CLK);
    //digitalWrite(clk,HIGH);
	  	delay(tempoClk);
    //delayMicroseconds(tempoClk);
	}
	delay(tempoEntreByte);
 8001fac:	f04f 0064 	mov.w	r0, #100	; 0x64
 8001fb0:	f7ff f956 	bl	8001260 <delay>
  //delayMicroseconds(tempoEntreByte);
	return (aux);
 8001fb4:	687b      	ldr	r3, [r7, #4]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f107 0708 	add.w	r7, r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8001fcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f107 0714 	add.w	r7, r7, #20
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8001fe8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	f107 0714 	add.w	r7, r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bc80      	pop	{r7}
 8001ff6:	4770      	bx	lr

08001ff8 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8002004:	f04f 0300 	mov.w	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	f107 0714 	add.w	r7, r7, #20
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr

08002014 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
 return -1;
 8002020:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002024:	4618      	mov	r0, r3
 8002026:	f107 0714 	add.w	r7, r7, #20
 800202a:	46bd      	mov	sp, r7
 800202c:	bc80      	pop	{r7}
 800202e:	4770      	bx	lr

08002030 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
 return -1;
 8002034:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002038:	4618      	mov	r0, r3
 800203a:	46bd      	mov	sp, r7
 800203c:	bc80      	pop	{r7}
 800203e:	4770      	bx	lr

08002040 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d002      	beq.n	8002056 <_fstat+0x16>
  return -1;
 8002050:	f04f 33ff 	mov.w	r3, #4294967295
 8002054:	e001      	b.n	800205a <_fstat+0x1a>
 else
  return -2;
 8002056:	f06f 0301 	mvn.w	r3, #1
}
 800205a:	4618      	mov	r0, r3
 800205c:	f107 070c 	add.w	r7, r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	bc80      	pop	{r7}
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop

08002068 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
 if (old == new)
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	429a      	cmp	r2, r3
 8002078:	d102      	bne.n	8002080 <_link+0x18>
  return -1;
 800207a:	f04f 33ff 	mov.w	r3, #4294967295
 800207e:	e001      	b.n	8002084 <_link+0x1c>
 else
  return -2;
 8002080:	f06f 0301 	mvn.w	r3, #1
}
 8002084:	4618      	mov	r0, r3
 8002086:	f107 070c 	add.w	r7, r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 return -1;
 8002098:	f04f 33ff 	mov.w	r3, #4294967295
}
 800209c:	4618      	mov	r0, r3
 800209e:	f107 070c 	add.w	r7, r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr

080020a8 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b087      	sub	sp, #28
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 80020b0:	f64f 73b4 	movw	r3, #65460	; 0xffb4
 80020b4:	f2c0 0300 	movt	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 80020ba:	f240 0310 	movw	r3, #16
 80020be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d114      	bne.n	80020f2 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 80020c8:	f240 0310 	movw	r3, #16
 80020cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d0:	f240 024c 	movw	r2, #76	; 0x4c
 80020d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80020d8:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 80020da:	f240 0310 	movw	r3, #16
 80020de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	18d2      	adds	r2, r2, r3
 80020e8:	f240 0314 	movw	r3, #20
 80020ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020f0:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 80020f2:	f240 0310 	movw	r3, #16
 80020f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80020fe:	f240 0310 	movw	r3, #16
 8002102:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	461a      	mov	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	18d3      	adds	r3, r2, r3
 800210e:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8002112:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8002116:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8002118:	f240 0314 	movw	r3, #20
 800211c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	429a      	cmp	r2, r3
 8002126:	d302      	bcc.n	800212e <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8002128:	f04f 0300 	mov.w	r3, #0
 800212c:	e006      	b.n	800213c <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 800212e:	f240 0310 	movw	r3, #16
 8002132:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 800213a:	693b      	ldr	r3, [r7, #16]
 }
}
 800213c:	4618      	mov	r0, r3
 800213e:	f107 071c 	add.w	r7, r7, #28
 8002142:	46bd      	mov	sp, r7
 8002144:	bc80      	pop	{r7}
 8002146:	4770      	bx	lr

08002148 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 return -1;
 8002150:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002154:	4618      	mov	r0, r3
 8002156:	f107 070c 	add.w	r7, r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr

08002160 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 return -1;
 8002168:	f04f 33ff 	mov.w	r3, #4294967295
}
 800216c:	4618      	mov	r0, r3
 800216e:	f107 070c 	add.w	r7, r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	bc80      	pop	{r7}
 8002176:	4770      	bx	lr

08002178 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8002182:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002186:	4618      	mov	r0, r3
 8002188:	f107 070c 	add.w	r7, r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	bc80      	pop	{r7}
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop

08002194 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
 return -1;
 8002198:	f04f 33ff 	mov.w	r3, #4294967295
}
 800219c:	4618      	mov	r0, r3
 800219e:	46bd      	mov	sp, r7
 80021a0:	bc80      	pop	{r7}
 80021a2:	4770      	bx	lr

080021a4 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
 return -1;
 80021a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bc80      	pop	{r7}
 80021b2:	4770      	bx	lr

080021b4 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 80021bc:	e7fe      	b.n	80021bc <_exit+0x8>
 80021be:	bf00      	nop

080021c0 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bc80      	pop	{r7}
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop

080021cc <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 80021d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021d8:	4618      	mov	r0, r3
 80021da:	f107 070c 	add.w	r7, r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr

080021e4 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	f023 0202 	bic.w	r2, r3, #2
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	f043 0203 	orr.w	r2, r3, #3
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	691a      	ldr	r2, [r3, #16]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800221e:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8002222:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8002226:	431a      	orrs	r2, r3
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002236:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800223a:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002242:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8002246:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 800224a:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002250:	ea4f 4003 	mov.w	r0, r3, lsl #16
 8002254:	f04f 0300 	mov.w	r3, #0
 8002258:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800225c:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 800225e:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8002260:	431a      	orrs	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800226a:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	8b9b      	ldrh	r3, [r3, #28]
 800227a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800227e:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	8b9b      	ldrh	r3, [r3, #28]
 8002286:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800228a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 800228e:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8002290:	431a      	orrs	r2, r3
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800229a:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	7d5b      	ldrb	r3, [r3, #21]
 80022aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80022ae:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022b6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80022ba:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 80022be:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 80022c0:	4313      	orrs	r3, r2
 80022c2:	f043 0201 	orr.w	r2, r3, #1
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d005      	beq.n	80022e0 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022d8:	f043 0220 	orr.w	r2, r3, #32
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d005      	beq.n	80022f6 <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d005      	beq.n	800230c <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002304:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	7f9b      	ldrb	r3, [r3, #30]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d00e      	beq.n	8002332 <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002320:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 8002324:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8002328:	431a      	orrs	r2, r3
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8002330:	e005      	b.n	800233e <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002336:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	7fdb      	ldrb	r3, [r3, #31]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00f      	beq.n	8002366 <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002352:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 8002356:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 800235a:	4313      	orrs	r3, r2
 800235c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	7d9b      	ldrb	r3, [r3, #22]
 800236e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002372:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002376:	4313      	orrs	r3, r2
 8002378:	f043 0202 	orr.w	r2, r3, #2
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 8002380:	f107 0714 	add.w	r7, r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	bc80      	pop	{r7}
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop

0800238c <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 800238c:	b480      	push	{r7}
 800238e:	b085      	sub	sp, #20
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	6852      	ldr	r2, [r2, #4]
 800239c:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80023a2:	f04f 0001 	mov.w	r0, #1
 80023a6:	fa00 f202 	lsl.w	r2, r0, r2
 80023aa:	430a      	orrs	r2, r1
 80023ac:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	7a1b      	ldrb	r3, [r3, #8]
 80023b2:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2b03      	cmp	r3, #3
 80023b8:	d810      	bhi.n	80023dc <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	6852      	ldr	r2, [r2, #4]
 80023c2:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80023c4:	68fa      	ldr	r2, [r7, #12]
 80023c6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80023ca:	f102 0203 	add.w	r2, r2, #3
 80023ce:	f04f 0018 	mov.w	r0, #24
 80023d2:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 80023d6:	430a      	orrs	r2, r1
 80023d8:	611a      	str	r2, [r3, #16]
 80023da:	e04f      	b.n	800247c <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2b03      	cmp	r3, #3
 80023e0:	d917      	bls.n	8002412 <UART001_lConfigTXPin+0x86>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2b07      	cmp	r3, #7
 80023e6:	d814      	bhi.n	8002412 <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f1a3 0304 	sub.w	r3, r3, #4
 80023ee:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	6852      	ldr	r2, [r2, #4]
 80023f8:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8002400:	f102 0203 	add.w	r2, r2, #3
 8002404:	f04f 0018 	mov.w	r0, #24
 8002408:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 800240c:	430a      	orrs	r2, r1
 800240e:	615a      	str	r2, [r3, #20]
 8002410:	e034      	b.n	800247c <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2b07      	cmp	r3, #7
 8002416:	d917      	bls.n	8002448 <UART001_lConfigTXPin+0xbc>
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2b0b      	cmp	r3, #11
 800241c:	d814      	bhi.n	8002448 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f1a3 0308 	sub.w	r3, r3, #8
 8002424:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	6852      	ldr	r2, [r2, #4]
 800242e:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8002430:	68fa      	ldr	r2, [r7, #12]
 8002432:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8002436:	f102 0203 	add.w	r2, r2, #3
 800243a:	f04f 0018 	mov.w	r0, #24
 800243e:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8002442:	430a      	orrs	r2, r1
 8002444:	619a      	str	r2, [r3, #24]
 8002446:	e019      	b.n	800247c <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2b0b      	cmp	r3, #11
 800244c:	d916      	bls.n	800247c <UART001_lConfigTXPin+0xf0>
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2b0f      	cmp	r3, #15
 8002452:	d813      	bhi.n	800247c <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f1a3 030c 	sub.w	r3, r3, #12
 800245a:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	6852      	ldr	r2, [r2, #4]
 8002464:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800246c:	f102 0203 	add.w	r2, r2, #3
 8002470:	f04f 0018 	mov.w	r0, #24
 8002474:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8002478:	430a      	orrs	r2, r1
 800247a:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 800247c:	f107 0714 	add.w	r7, r7, #20
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop

08002488 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 8002490:	edd7 7a01 	vldr	s15, [r7, #4]
 8002494:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800249c:	d506      	bpl.n	80024ac <UART001_labsRealType+0x24>
		return_value = -Number;
 800249e:	edd7 7a01 	vldr	s15, [r7, #4]
 80024a2:	eef1 7a67 	vneg.f32	s15, s15
 80024a6:	edc7 7a03 	vstr	s15, [r7, #12]
 80024aa:	e001      	b.n	80024b0 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 80024b0:	68fb      	ldr	r3, [r7, #12]
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	f107 0714 	add.w	r7, r7, #20
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bc80      	pop	{r7}
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop

080024c0 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	ed2d 8b02 	vpush	{d8}
 80024c6:	b0ae      	sub	sp, #184	; 0xb8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 80024d0:	f04f 0300 	mov.w	r3, #0
 80024d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 80024d8:	f04f 0300 	mov.w	r3, #0
 80024dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 80024e6:	f04f 0300 	mov.w	r3, #0
 80024ea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 80024ee:	f04f 0300 	mov.w	r3, #0
 80024f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 80024f6:	f04f 0300 	mov.w	r3, #0
 80024fa:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 80024fc:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 8002500:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 8002504:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002508:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800250c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002510:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002514:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002518:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 800251c:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002520:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8002524:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800252c:	dd12      	ble.n	8002554 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 800252e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002532:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 8002536:	f04f 0301 	mov.w	r3, #1
 800253a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 800253e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002542:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8002544:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002548:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 800254c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800254e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002552:	e007      	b.n	8002564 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 8002554:	f04f 0300 	mov.w	r3, #0
 8002558:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 800255c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002560:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 8002564:	f04f 0300 	mov.w	r3, #0
 8002568:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 800256c:	f04f 0300 	mov.w	r3, #0
 8002570:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 8002574:	f04f 0300 	mov.w	r3, #0
 8002578:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 800257c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002580:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 8002582:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002586:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 8002588:	f04f 0301 	mov.w	r3, #1
 800258c:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 800258e:	f04f 0300 	mov.w	r3, #0
 8002592:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 8002594:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002598:	f103 0301 	add.w	r3, r3, #1
 800259c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 80025a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80025a4:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 80025a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 80025ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80025b2:	f003 0303 	and.w	r3, r3, #3
 80025b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 80025ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80025be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025c2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80025c6:	18cb      	adds	r3, r1, r3
 80025c8:	f853 2c58 	ldr.w	r2, [r3, #-88]
 80025cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025d4:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80025d8:	18cb      	adds	r3, r1, r3
 80025da:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 80025de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80025e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025e6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80025ea:	18d3      	adds	r3, r2, r3
 80025ec:	f853 2c78 	ldr.w	r2, [r3, #-120]
 80025f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80025f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025f8:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80025fc:	18cb      	adds	r3, r1, r3
 80025fe:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 8002602:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002606:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800260a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800260e:	18d3      	adds	r3, r2, r3
 8002610:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8002614:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002618:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800261c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002620:	18cb      	adds	r3, r1, r3
 8002622:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8002626:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 800262a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800262e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002632:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002636:	18cb      	adds	r3, r1, r3
 8002638:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 800263c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002640:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002644:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002648:	18d3      	adds	r3, r2, r3
 800264a:	f853 2c68 	ldr.w	r2, [r3, #-104]
 800264e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002652:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002656:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800265a:	18cb      	adds	r3, r1, r3
 800265c:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8002660:	fbb2 f1f3 	udiv	r1, r2, r3
 8002664:	fb03 f301 	mul.w	r3, r3, r1
 8002668:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 800266a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800266e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002672:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002676:	18cb      	adds	r3, r1, r3
 8002678:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 800267c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002680:	2b01      	cmp	r3, #1
 8002682:	d105      	bne.n	8002690 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 8002688:	f04f 0301 	mov.w	r3, #1
 800268c:	627b      	str	r3, [r7, #36]	; 0x24
 800268e:	e04b      	b.n	8002728 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8002690:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002694:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002698:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800269c:	18d3      	adds	r3, r2, r3
 800269e:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80026a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80026a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026aa:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80026ae:	18cb      	adds	r3, r1, r3
 80026b0:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80026b4:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 80026b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026be:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80026c2:	18cb      	adds	r3, r1, r3
 80026c4:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 80026c8:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 80026ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026d2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80026d6:	18cb      	adds	r3, r1, r3
 80026d8:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 80026dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026e4:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80026e8:	18d3      	adds	r3, r2, r3
 80026ea:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80026ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80026f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026f6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80026fa:	18cb      	adds	r3, r1, r3
 80026fc:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002700:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 8002704:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002706:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800270a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800270e:	18cb      	adds	r3, r1, r3
 8002710:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8002714:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 8002716:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800271a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800271e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002722:	18cb      	adds	r3, r1, r3
 8002724:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 8002728:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800272c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002730:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002734:	18d3      	adds	r3, r2, r3
 8002736:	f853 2c98 	ldr.w	r2, [r3, #-152]
 800273a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800273e:	429a      	cmp	r2, r3
 8002740:	f240 80df 	bls.w	8002902 <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8002744:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002748:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800274c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002750:	18cb      	adds	r3, r1, r3
 8002752:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8002756:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 800275a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800275e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002762:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002766:	18d3      	adds	r3, r2, r3
 8002768:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800276c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 8002770:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002772:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002776:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800277a:	18cb      	adds	r3, r1, r3
 800277c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002780:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8002784:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 8002786:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800278a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800278e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002792:	18cb      	adds	r3, r1, r3
 8002794:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 8002798:	fbb2 f3f3 	udiv	r3, r2, r3
 800279c:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 800279e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80027a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80027a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80027aa:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80027ae:	18d3      	adds	r3, r2, r3
 80027b0:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80027b4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80027b6:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 80027ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80027be:	f1a3 0302 	sub.w	r3, r3, #2
 80027c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80027c6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80027ca:	18cb      	adds	r3, r1, r3
 80027cc:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 80027d0:	18d3      	adds	r3, r2, r3
 80027d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 80027d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80027da:	f103 33ff 	add.w	r3, r3, #4294967295
 80027de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80027e2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80027e6:	18d3      	adds	r3, r2, r3
 80027e8:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80027ec:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80027ee:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 80027f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80027f8:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80027fc:	18cb      	adds	r3, r1, r3
 80027fe:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8002802:	18d3      	adds	r3, r2, r3
 8002804:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 8002808:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800280c:	2b00      	cmp	r3, #0
 800280e:	d013      	beq.n	8002838 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 8002810:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002814:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 8002816:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800281a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 800281e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002820:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 8002824:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002828:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 800282a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800282e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 8002832:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002834:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 8002838:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800283c:	2b00      	cmp	r3, #0
 800283e:	d003      	beq.n	8002848 <UART001_lConfigureBaudRate+0x388>
 8002840:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d108      	bne.n	800285a <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 8002848:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800284c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8002850:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002854:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002858:	e04e      	b.n	80028f8 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 800285a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800285e:	2b00      	cmp	r3, #0
 8002860:	d003      	beq.n	800286a <UART001_lConfigureBaudRate+0x3aa>
 8002862:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002866:	2b00      	cmp	r3, #0
 8002868:	d108      	bne.n	800287c <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 800286a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800286e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8002872:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002876:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800287a:	e03d      	b.n	80028f8 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 800287c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002880:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002884:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002888:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800288c:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8002890:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002894:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002898:	ee17 0a90 	vmov	r0, s15
 800289c:	f7ff fdf4 	bl	8002488 <UART001_labsRealType>
 80028a0:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 80028a4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80028a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028ac:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80028b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028b4:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 80028b8:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80028bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028c0:	ee17 0a90 	vmov	r0, s15
 80028c4:	f7ff fde0 	bl	8002488 <UART001_labsRealType>
 80028c8:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 80028cc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80028d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d4:	dd08      	ble.n	80028e8 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 80028d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80028da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 80028de:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80028e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80028e6:	e007      	b.n	80028f8 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 80028e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80028ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 80028f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 80028f8:	f04f 0305 	mov.w	r3, #5
 80028fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002900:	e032      	b.n	8002968 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 8002902:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002906:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800290a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800290e:	18d3      	adds	r3, r2, r3
 8002910:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d127      	bne.n	8002968 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 8002918:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800291c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002920:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002924:	18cb      	adds	r3, r1, r3
 8002926:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800292a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 800292e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002932:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002936:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800293a:	18d3      	adds	r3, r2, r3
 800293c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002940:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 8002944:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8002948:	2b00      	cmp	r3, #0
 800294a:	d009      	beq.n	8002960 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 800294c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002950:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8002952:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002956:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 800295a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800295c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8002960:	f04f 0305 	mov.w	r3, #5
 8002964:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8002968:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800296c:	2b05      	cmp	r3, #5
 800296e:	f47f ae11 	bne.w	8002594 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8002972:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002976:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800297a:	429a      	cmp	r2, r3
 800297c:	d903      	bls.n	8002986 <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 800297e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002982:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800298c:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 800298e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002992:	f103 32ff 	add.w	r2, r3, #4294967295
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	601a      	str	r2, [r3, #0]
}
 800299a:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 800299e:	46bd      	mov	sp, r7
 80029a0:	ecbd 8b02 	vpop	{d8}
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop

080029a8 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 80029ae:	f04f 0080 	mov.w	r0, #128	; 0x80
 80029b2:	f2c1 0000 	movt	r0, #4096	; 0x1000
 80029b6:	f000 fa83 	bl	8002ec0 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 80029ba:	f04f 0300 	mov.w	r3, #0
 80029be:	607b      	str	r3, [r7, #4]
 80029c0:	e021      	b.n	8002a06 <UART001_Init+0x5e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 80029c2:	f240 0308 	movw	r3, #8
 80029c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029d0:	7d1b      	ldrb	r3, [r3, #20]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d109      	bne.n	80029ea <UART001_Init+0x42>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 80029d6:	f240 0308 	movw	r3, #8
 80029da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff fcd1 	bl	800238c <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 80029ea:	f240 0308 	movw	r3, #8
 80029ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff fbf3 	bl	80021e4 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f103 0301 	add.w	r3, r3, #1
 8002a04:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d0da      	beq.n	80029c2 <UART001_Init+0x1a>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 8002a0c:	f107 0708 	add.w	r7, r7, #8
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}

08002a14 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 8002a1c:	f107 070c 	add.w	r7, r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop

08002a28 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08a      	sub	sp, #40	; 0x28
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	71fa      	strb	r2, [r7, #7]
 8002a34:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 8002a36:	f04f 0300 	mov.w	r3, #0
 8002a3a:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 8002a3c:	f04f 0300 	mov.w	r3, #0
 8002a40:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 8002a48:	f04f 0305 	mov.w	r3, #5
 8002a4c:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 8002a4e:	6a3b      	ldr	r3, [r7, #32]
 8002a50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8002a52:	f003 0301 	and.w	r3, r3, #1
 8002a56:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8002a58:	6a3b      	ldr	r3, [r7, #32]
 8002a5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a5c:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8002a60:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8002a64:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8002a66:	69fa      	ldr	r2, [r7, #28]
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d15b      	bne.n	8002b28 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8002a70:	6a3b      	ldr	r3, [r7, #32]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	f023 0202 	bic.w	r2, r3, #2
 8002a78:	6a3b      	ldr	r3, [r7, #32]
 8002a7a:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8002a7c:	f107 0214 	add.w	r2, r7, #20
 8002a80:	f107 0310 	add.w	r3, r7, #16
 8002a84:	68b8      	ldr	r0, [r7, #8]
 8002a86:	4611      	mov	r1, r2
 8002a88:	461a      	mov	r2, r3
 8002a8a:	f7ff fd19 	bl	80024c0 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8002a8e:	6a3b      	ldr	r3, [r7, #32]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a96:	f023 0303 	bic.w	r3, r3, #3
 8002a9a:	6a3a      	ldr	r2, [r7, #32]
 8002a9c:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 8002a9e:	6a3b      	ldr	r3, [r7, #32]
 8002aa0:	691a      	ldr	r2, [r3, #16]
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8002aa8:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8002aac:	431a      	orrs	r2, r3
 8002aae:	6a3b      	ldr	r3, [r7, #32]
 8002ab0:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 8002ab2:	6a3b      	ldr	r3, [r7, #32]
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8002aba:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002abe:	6a3a      	ldr	r2, [r7, #32]
 8002ac0:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8002ac2:	6a3b      	ldr	r3, [r7, #32]
 8002ac4:	695a      	ldr	r2, [r3, #20]
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8002acc:	f04f 0300 	mov.w	r3, #0
 8002ad0:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8002ad4:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	6a3b      	ldr	r3, [r7, #32]
 8002ada:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8002adc:	6a3b      	ldr	r3, [r7, #32]
 8002ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ae0:	f023 0202 	bic.w	r2, r3, #2
 8002ae4:	6a3b      	ldr	r3, [r7, #32]
 8002ae6:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8002aec:	79bb      	ldrb	r3, [r7, #6]
 8002aee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002af2:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 8002af6:	431a      	orrs	r2, r3
 8002af8:	6a3b      	ldr	r3, [r7, #32]
 8002afa:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b04:	6a3b      	ldr	r3, [r7, #32]
 8002b06:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 8002b0c:	79fb      	ldrb	r3, [r7, #7]
 8002b0e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002b12:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002b16:	4313      	orrs	r3, r2
 8002b18:	f043 0202 	orr.w	r2, r3, #2
 8002b1c:	6a3b      	ldr	r3, [r7, #32]
 8002b1e:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 8002b20:	f04f 0300 	mov.w	r3, #0
 8002b24:	627b      	str	r3, [r7, #36]	; 0x24
 8002b26:	e002      	b.n	8002b2e <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 8002b28:	f04f 0303 	mov.w	r3, #3
 8002b2c:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 8002b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop

08002b3c <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 8002b3c:	b480      	push	{r7}
 8002b3e:	b087      	sub	sp, #28
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8002b48:	f04f 0300 	mov.w	r3, #0
 8002b4c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	7fdb      	ldrb	r3, [r3, #31]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d01f      	beq.n	8002b9c <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002b5c:	e011      	b.n	8002b82 <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002b64:	b29a      	uxth	r2, r3
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	801a      	strh	r2, [r3, #0]
		Count--;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f103 33ff 	add.w	r3, r3, #4294967295
 8002b70:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	f103 0301 	add.w	r3, r3, #1
 8002b78:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	f103 0302 	add.w	r3, r3, #2
 8002b80:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002b88:	f003 0308 	and.w	r3, r3, #8
 8002b8c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d10c      	bne.n	8002bae <UART001_ReadDataMultiple+0x72>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1e1      	bne.n	8002b5e <UART001_ReadDataMultiple+0x22>
 8002b9a:	e008      	b.n	8002bae <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	f103 0301 	add.w	r3, r3, #1
 8002bac:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 8002bae:	697b      	ldr	r3, [r7, #20]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f107 071c 	add.w	r7, r7, #28
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bc80      	pop	{r7}
 8002bba:	4770      	bx	lr

08002bbc <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8002bbc:	b480      	push	{r7}
 8002bbe:	b087      	sub	sp, #28
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8002bc8:	f04f 0300 	mov.w	r3, #0
 8002bcc:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	7fdb      	ldrb	r3, [r3, #31]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d01f      	beq.n	8002c1c <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002bdc:	e011      	b.n	8002c02 <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002be4:	b2da      	uxtb	r2, r3
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	701a      	strb	r2, [r3, #0]
		Count--;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f103 33ff 	add.w	r3, r3, #4294967295
 8002bf0:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	f103 0301 	add.w	r3, r3, #1
 8002bf8:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	f103 0301 	add.w	r3, r3, #1
 8002c00:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002c08:	f003 0308 	and.w	r3, r3, #8
 8002c0c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d10c      	bne.n	8002c2e <UART001_ReadDataBytes+0x72>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1e1      	bne.n	8002bde <UART001_ReadDataBytes+0x22>
 8002c1a:	e008      	b.n	8002c2e <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c20:	b2da      	uxtb	r2, r3
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	f103 0301 	add.w	r3, r3, #1
 8002c2c:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 8002c2e:	697b      	ldr	r3, [r7, #20]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	f107 071c 	add.w	r7, r7, #28
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr

08002c3c <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b087      	sub	sp, #28
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8002c48:	f04f 0300 	mov.w	r3, #0
 8002c4c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	7f9b      	ldrb	r3, [r3, #30]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d01f      	beq.n	8002c9c <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002c5c:	e011      	b.n	8002c82 <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	881b      	ldrh	r3, [r3, #0]
 8002c62:	461a      	mov	r2, r3
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f103 33ff 	add.w	r3, r3, #4294967295
 8002c70:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	f103 0301 	add.w	r3, r3, #1
 8002c78:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	f103 0302 	add.w	r3, r3, #2
 8002c80:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002c88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c8c:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d113      	bne.n	8002cbc <UART001_WriteDataMultiple+0x80>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1e1      	bne.n	8002c5e <UART001_WriteDataMultiple+0x22>
 8002c9a:	e00f      	b.n	8002cbc <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ca0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d109      	bne.n	8002cbc <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	881b      	ldrh	r3, [r3, #0]
 8002cac:	461a      	mov	r2, r3
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	f103 0301 	add.w	r3, r3, #1
 8002cba:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8002cbc:	697b      	ldr	r3, [r7, #20]
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f107 071c 	add.w	r7, r7, #28
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bc80      	pop	{r7}
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop

08002ccc <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b087      	sub	sp, #28
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8002cd8:	f04f 0300 	mov.w	r3, #0
 8002cdc:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	7f9b      	ldrb	r3, [r3, #30]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d01f      	beq.n	8002d2c <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002cec:	e011      	b.n	8002d12 <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f103 33ff 	add.w	r3, r3, #4294967295
 8002d00:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	f103 0301 	add.w	r3, r3, #1
 8002d08:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	f103 0301 	add.w	r3, r3, #1
 8002d10:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002d18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d1c:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d113      	bne.n	8002d4c <UART001_WriteDataBytes+0x80>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1e1      	bne.n	8002cee <UART001_WriteDataBytes+0x22>
 8002d2a:	e00f      	b.n	8002d4c <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d109      	bne.n	8002d4c <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	f103 0301 	add.w	r3, r3, #1
 8002d4a:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8002d4c:	697b      	ldr	r3, [r7, #20]
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f107 071c 	add.w	r7, r7, #28
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bc80      	pop	{r7}
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop

08002d5c <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b087      	sub	sp, #28
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	460b      	mov	r3, r1
 8002d66:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8002d68:	f04f 0301 	mov.w	r3, #1
 8002d6c:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 8002d6e:	f04f 0300 	mov.w	r3, #0
 8002d72:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8002d7a:	78fb      	ldrb	r3, [r7, #3]
 8002d7c:	2b0f      	cmp	r3, #15
 8002d7e:	d80b      	bhi.n	8002d98 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d84:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8002d86:	78fb      	ldrb	r3, [r7, #3]
 8002d88:	f04f 0201 	mov.w	r2, #1
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	693a      	ldr	r2, [r7, #16]
 8002d92:	4013      	ands	r3, r2
 8002d94:	613b      	str	r3, [r7, #16]
 8002d96:	e01f      	b.n	8002dd8 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8002d98:	78fb      	ldrb	r3, [r7, #3]
 8002d9a:	2b12      	cmp	r3, #18
 8002d9c:	d80e      	bhi.n	8002dbc <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002da4:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 8002da6:	78fb      	ldrb	r3, [r7, #3]
 8002da8:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8002dac:	f04f 0201 	mov.w	r2, #1
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	4013      	ands	r3, r2
 8002db8:	613b      	str	r3, [r7, #16]
 8002dba:	e00d      	b.n	8002dd8 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002dc2:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 8002dc4:	78fb      	ldrb	r3, [r7, #3]
 8002dc6:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8002dca:	f04f 0201 	mov.w	r2, #1
 8002dce:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 8002dde:	f04f 0302 	mov.w	r3, #2
 8002de2:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8002de4:	697b      	ldr	r3, [r7, #20]
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	f107 071c 	add.w	r7, r7, #28
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bc80      	pop	{r7}
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop

08002df4 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b085      	sub	sp, #20
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8002e06:	78fb      	ldrb	r3, [r7, #3]
 8002e08:	2b0f      	cmp	r3, #15
 8002e0a:	d80a      	bhi.n	8002e22 <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e10:	78fb      	ldrb	r3, [r7, #3]
 8002e12:	f04f 0101 	mov.w	r1, #1
 8002e16:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1a:	431a      	orrs	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	64da      	str	r2, [r3, #76]	; 0x4c
 8002e20:	e01f      	b.n	8002e62 <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8002e22:	78fb      	ldrb	r3, [r7, #3]
 8002e24:	2b12      	cmp	r3, #18
 8002e26:	d80e      	bhi.n	8002e46 <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 8002e2e:	78fb      	ldrb	r3, [r7, #3]
 8002e30:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002e34:	f04f 0101 	mov.w	r1, #1
 8002e38:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3c:	431a      	orrs	r2, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 8002e44:	e00d      	b.n	8002e62 <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 8002e4c:	78fb      	ldrb	r3, [r7, #3]
 8002e4e:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002e52:	f04f 0101 	mov.w	r1, #1
 8002e56:	fa01 f303 	lsl.w	r3, r1, r3
 8002e5a:	431a      	orrs	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 8002e62:	f107 0714 	add.w	r7, r7, #20
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bc80      	pop	{r7}
 8002e6a:	4770      	bx	lr

08002e6c <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8002e6c:	b480      	push	{r7}
 8002e6e:	b087      	sub	sp, #28
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 8002e74:	f04f 0300 	mov.w	r3, #0
 8002e78:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8002e7a:	f04f 0300 	mov.w	r3, #0
 8002e7e:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8002e80:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002e84:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002e88:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8002e90:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f103 0310 	add.w	r3, r3, #16
 8002e98:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8002e9a:	697a      	ldr	r2, [r7, #20]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ea2:	189b      	adds	r3, r3, r2
 8002ea4:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8002ea8:	18cb      	adds	r3, r1, r3
 8002eaa:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	601a      	str	r2, [r3, #0]
}
 8002eb6:	f107 071c 	add.w	r7, r7, #28
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bc80      	pop	{r7}
 8002ebe:	4770      	bx	lr

08002ec0 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b087      	sub	sp, #28
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 8002ec8:	f04f 0300 	mov.w	r3, #0
 8002ecc:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 8002ece:	f04f 0300 	mov.w	r3, #0
 8002ed2:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 8002ed4:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002ed8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002edc:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8002ee4:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f103 0314 	add.w	r3, r3, #20
 8002eec:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ef6:	189b      	adds	r3, r3, r2
 8002ef8:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8002efc:	18cb      	adds	r3, r1, r3
 8002efe:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	601a      	str	r2, [r3, #0]
}
 8002f0a:	f107 071c 	add.w	r7, r7, #28
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bc80      	pop	{r7}
 8002f12:	4770      	bx	lr

08002f14 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8002f1a:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002f1e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002f22:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8002f24:	f04f 0300 	mov.w	r3, #0
 8002f28:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8002f30:	78fb      	ldrb	r3, [r7, #3]
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	f107 070c 	add.w	r7, r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bc80      	pop	{r7}
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop

08002f40 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b089      	sub	sp, #36	; 0x24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8002f48:	f04f 030f 	mov.w	r3, #15
 8002f4c:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 8002f4e:	f04f 0300 	mov.w	r3, #0
 8002f52:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 8002f54:	f04f 0300 	mov.w	r3, #0
 8002f58:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8002f5a:	f04f 0300 	mov.w	r3, #0
 8002f5e:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8002f60:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002f64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002f68:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8002f70:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f103 030c 	add.w	r3, r3, #12
 8002f78:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002f82:	189b      	adds	r3, r3, r2
 8002f84:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8002f88:	18cb      	adds	r3, r1, r3
 8002f8a:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4013      	ands	r3, r2
 8002f94:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002f98:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d003      	beq.n	8002fa8 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8002fa0:	f04f 0301 	mov.w	r3, #1
 8002fa4:	61fb      	str	r3, [r7, #28]
 8002fa6:	e002      	b.n	8002fae <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 8002fa8:	f04f 0300 	mov.w	r3, #0
 8002fac:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8002fae:	69fb      	ldr	r3, [r7, #28]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr

08002fbc <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 8002fc2:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002fc6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002fca:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f043 0201 	orr.w	r2, r3, #1
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	609a      	str	r2, [r3, #8]

}
 8002fd8:	f107 070c 	add.w	r7, r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bc80      	pop	{r7}
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop

08002fe4 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 0 Port 4 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 4;
 8002fe8:	f643 73ac 	movw	r3, #16300	; 0x3fac
 8002fec:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f04f 0200 	mov.w	r2, #0
 8002ff6:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD4_Msk));
 8002ff8:	f643 73ac 	movw	r3, #16300	; 0x3fac
 8002ffc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	f643 73ac 	movw	r3, #16300	; 0x3fac
 8003006:	f6c0 0300 	movt	r3, #2048	; 0x800
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8003012:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle1.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD4_Pos) & \
 8003014:	f643 73ac 	movw	r3, #16300	; 0x3fac
 8003018:	f6c0 0300 	movt	r3, #2048	; 0x800
 800301c:	685a      	ldr	r2, [r3, #4]
 800301e:	f643 73ac 	movw	r3, #16300	; 0x3fac
 8003022:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800302e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD4_Msk);
  IO004_Handle1.PortRegs->IOCR4 |= (0U << 3);   
 8003030:	f643 73ac 	movw	r3, #16300	; 0x3fac
 8003034:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	f643 73ac 	movw	r3, #16300	; 0x3fac
 800303e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	695b      	ldr	r3, [r3, #20]
 8003046:	6153      	str	r3, [r2, #20]

  /* Configuration of 0 Port 0 based on User configuration */
  IO004_Handle10.PortRegs->OMR = 0U<< 0;
 8003048:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 800304c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f04f 0200 	mov.w	r2, #0
 8003056:	605a      	str	r2, [r3, #4]
  
  IO004_Handle10.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD0_Msk));
 8003058:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 800305c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8003066:	f6c0 0300 	movt	r3, #2048	; 0x800
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306e:	f023 0307 	bic.w	r3, r3, #7
 8003072:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle10.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD0_Pos) & \
 8003074:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8003078:	f6c0 0300 	movt	r3, #2048	; 0x800
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8003082:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308a:	f043 0304 	orr.w	r3, r3, #4
 800308e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD0_Msk);
  IO004_Handle10.PortRegs->IOCR0 |= (0U << 3);   
 8003090:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 8003094:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003098:	685a      	ldr	r2, [r3, #4]
 800309a:	f643 73b4 	movw	r3, #16308	; 0x3fb4
 800309e:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	6113      	str	r3, [r2, #16]

  /* Configuration of 3 Port 0 based on User configuration */
  IO004_Handle11.PortRegs->OMR = 0U<< 0;
 80030a8:	f643 73bc 	movw	r3, #16316	; 0x3fbc
 80030ac:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	605a      	str	r2, [r3, #4]
  
  IO004_Handle11.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD0_Msk));
 80030b8:	f643 73bc 	movw	r3, #16316	; 0x3fbc
 80030bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	f643 73bc 	movw	r3, #16316	; 0x3fbc
 80030c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	f023 0307 	bic.w	r3, r3, #7
 80030d2:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle11.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD0_Pos) & \
 80030d4:	f643 73bc 	movw	r3, #16316	; 0x3fbc
 80030d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	f643 73bc 	movw	r3, #16316	; 0x3fbc
 80030e2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	f043 0304 	orr.w	r3, r3, #4
 80030ee:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD0_Msk);
  IO004_Handle11.PortRegs->IOCR0 |= (0U << 3);   
 80030f0:	f643 73bc 	movw	r3, #16316	; 0x3fbc
 80030f4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	f643 73bc 	movw	r3, #16316	; 0x3fbc
 80030fe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	6113      	str	r3, [r2, #16]

  /* Configuration of 0 Port 1 based on User configuration */
  IO004_Handle12.PortRegs->OMR = 0U<< 1;
 8003108:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 800310c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f04f 0200 	mov.w	r2, #0
 8003116:	605a      	str	r2, [r3, #4]
  
  IO004_Handle12.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD1_Msk));
 8003118:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 800311c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 8003126:	f6c0 0300 	movt	r3, #2048	; 0x800
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003132:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle12.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD1_Pos) & \
 8003134:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 8003138:	f6c0 0300 	movt	r3, #2048	; 0x800
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 8003142:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800314e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD1_Msk);
  IO004_Handle12.PortRegs->IOCR0 |= (0U << 11);   
 8003150:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 8003154:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003158:	685a      	ldr	r2, [r3, #4]
 800315a:	f643 73c4 	movw	r3, #16324	; 0x3fc4
 800315e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	6113      	str	r3, [r2, #16]

  /* Configuration of 0 Port 2 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 2;
 8003168:	f643 73cc 	movw	r3, #16332	; 0x3fcc
 800316c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD2_Msk));
 8003178:	f643 73cc 	movw	r3, #16332	; 0x3fcc
 800317c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003180:	685a      	ldr	r2, [r3, #4]
 8003182:	f643 73cc 	movw	r3, #16332	; 0x3fcc
 8003186:	f6c0 0300 	movt	r3, #2048	; 0x800
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003192:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD2_Pos) & \
 8003194:	f643 73cc 	movw	r3, #16332	; 0x3fcc
 8003198:	f6c0 0300 	movt	r3, #2048	; 0x800
 800319c:	685a      	ldr	r2, [r3, #4]
 800319e:	f643 73cc 	movw	r3, #16332	; 0x3fcc
 80031a2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031ae:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD2_Msk);
  IO004_Handle2.PortRegs->IOCR0 |= (0U << 19);   
 80031b0:	f643 73cc 	movw	r3, #16332	; 0x3fcc
 80031b4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	f643 73cc 	movw	r3, #16332	; 0x3fcc
 80031be:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	691b      	ldr	r3, [r3, #16]
 80031c6:	6113      	str	r3, [r2, #16]

  /* Configuration of 0 Port 6 based on User configuration */
  IO004_Handle4.PortRegs->OMR = 0U<< 6;
 80031c8:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80031cc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f04f 0200 	mov.w	r2, #0
 80031d6:	605a      	str	r2, [r3, #4]
  
  IO004_Handle4.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD6_Msk));
 80031d8:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80031dc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80031e6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80031f2:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle4.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD6_Pos) & \
 80031f4:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 80031f8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8003202:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800320e:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD6_Msk);
  IO004_Handle4.PortRegs->IOCR4 |= (0U << 19);   
 8003210:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 8003214:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003218:	685a      	ldr	r2, [r3, #4]
 800321a:	f643 73d4 	movw	r3, #16340	; 0x3fd4
 800321e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	6153      	str	r3, [r2, #20]

  /* Configuration of 0 Port 12 based on User configuration */
  IO004_Handle5.PortRegs->OMR = 0U<< 12;
 8003228:	f643 73dc 	movw	r3, #16348	; 0x3fdc
 800322c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f04f 0200 	mov.w	r2, #0
 8003236:	605a      	str	r2, [r3, #4]
  
  IO004_Handle5.PortRegs->PDR1  &= (uint32_t)(~(PORT0_PDR1_PD12_Msk));
 8003238:	f643 73dc 	movw	r3, #16348	; 0x3fdc
 800323c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	f643 73dc 	movw	r3, #16348	; 0x3fdc
 8003246:	f6c0 0300 	movt	r3, #2048	; 0x800
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324e:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8003252:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle5.PortRegs->PDR1  |= (uint32_t)((4UL << PORT0_PDR1_PD12_Pos) & \
 8003254:	f643 73dc 	movw	r3, #16348	; 0x3fdc
 8003258:	f6c0 0300 	movt	r3, #2048	; 0x800
 800325c:	685a      	ldr	r2, [r3, #4]
 800325e:	f643 73dc 	movw	r3, #16348	; 0x3fdc
 8003262:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800326a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800326e:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT0_PDR1_PD12_Msk);
  IO004_Handle5.PortRegs->IOCR12 |= (3U << 3);   
 8003270:	f643 73dc 	movw	r3, #16348	; 0x3fdc
 8003274:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	f643 73dc 	movw	r3, #16348	; 0x3fdc
 800327e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	69db      	ldr	r3, [r3, #28]
 8003286:	f043 0318 	orr.w	r3, r3, #24
 800328a:	61d3      	str	r3, [r2, #28]

  /* Configuration of 3 Port 4 based on User configuration */
  IO004_Handle6.PortRegs->OMR = 0U<< 4;
 800328c:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 8003290:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f04f 0200 	mov.w	r2, #0
 800329a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle6.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD4_Msk));
 800329c:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 80032a0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032a4:	685a      	ldr	r2, [r3, #4]
 80032a6:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 80032aa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b2:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 80032b6:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle6.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD4_Pos) & \
 80032b8:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 80032bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032c0:	685a      	ldr	r2, [r3, #4]
 80032c2:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 80032c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032d2:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD4_Msk);
  IO004_Handle6.PortRegs->IOCR4 |= (0U << 3);   
 80032d4:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 80032d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032dc:	685a      	ldr	r2, [r3, #4]
 80032de:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 80032e2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	6153      	str	r3, [r2, #20]

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle7.PortRegs->OMR = 0U<< 0;
 80032ec:	f643 73ec 	movw	r3, #16364	; 0x3fec
 80032f0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f04f 0200 	mov.w	r2, #0
 80032fa:	605a      	str	r2, [r3, #4]
  
  IO004_Handle7.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 80032fc:	f643 73ec 	movw	r3, #16364	; 0x3fec
 8003300:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	f643 73ec 	movw	r3, #16364	; 0x3fec
 800330a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003312:	f023 0307 	bic.w	r3, r3, #7
 8003316:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle7.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 8003318:	f643 73ec 	movw	r3, #16364	; 0x3fec
 800331c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	f643 73ec 	movw	r3, #16364	; 0x3fec
 8003326:	f6c0 0300 	movt	r3, #2048	; 0x800
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	f043 0304 	orr.w	r3, r3, #4
 8003332:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD0_Msk);
  IO004_Handle7.PortRegs->IOCR0 |= (0U << 3);   
 8003334:	f643 73ec 	movw	r3, #16364	; 0x3fec
 8003338:	f6c0 0300 	movt	r3, #2048	; 0x800
 800333c:	685a      	ldr	r2, [r3, #4]
 800333e:	f643 73ec 	movw	r3, #16364	; 0x3fec
 8003342:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	691b      	ldr	r3, [r3, #16]
 800334a:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 1 based on User configuration */
  IO004_Handle8.PortRegs->OMR = 0U<< 1;
 800334c:	f643 73f4 	movw	r3, #16372	; 0x3ff4
 8003350:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f04f 0200 	mov.w	r2, #0
 800335a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle8.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 800335c:	f643 73f4 	movw	r3, #16372	; 0x3ff4
 8003360:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003364:	685a      	ldr	r2, [r3, #4]
 8003366:	f643 73f4 	movw	r3, #16372	; 0x3ff4
 800336a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003376:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle8.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD1_Pos) & \
 8003378:	f643 73f4 	movw	r3, #16372	; 0x3ff4
 800337c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003380:	685a      	ldr	r2, [r3, #4]
 8003382:	f643 73f4 	movw	r3, #16372	; 0x3ff4
 8003386:	f6c0 0300 	movt	r3, #2048	; 0x800
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003392:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD1_Msk);
  IO004_Handle8.PortRegs->IOCR0 |= (0U << 11);   
 8003394:	f643 73f4 	movw	r3, #16372	; 0x3ff4
 8003398:	f6c0 0300 	movt	r3, #2048	; 0x800
 800339c:	685a      	ldr	r2, [r3, #4]
 800339e:	f643 73f4 	movw	r3, #16372	; 0x3ff4
 80033a2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	6113      	str	r3, [r2, #16]

  /* Configuration of 3 Port 2 based on User configuration */
  IO004_Handle9.PortRegs->OMR = 0U<< 2;
 80033ac:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 80033b0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f04f 0200 	mov.w	r2, #0
 80033ba:	605a      	str	r2, [r3, #4]
  
  IO004_Handle9.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD2_Msk));
 80033bc:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 80033c0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 80033ca:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80033d6:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle9.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD2_Pos) & \
 80033d8:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 80033dc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033e0:	685a      	ldr	r2, [r3, #4]
 80033e2:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 80033e6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033f2:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD2_Msk);
  IO004_Handle9.PortRegs->IOCR0 |= (2U << 19);
 80033f4:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 80033f8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033fc:	685a      	ldr	r2, [r3, #4]
 80033fe:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 8003402:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800340e:	6113      	str	r3, [r2, #16]
}
 8003410:	46bd      	mov	sp, r7
 8003412:	bc80      	pop	{r7}
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop

08003418 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 8003418:	b480      	push	{r7}
 800341a:	b085      	sub	sp, #20
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	460b      	mov	r3, r1
 8003422:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	785b      	ldrb	r3, [r3, #1]
 8003428:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 800342a:	7bfb      	ldrb	r3, [r7, #15]
 800342c:	2b03      	cmp	r3, #3
 800342e:	d823      	bhi.n	8003478 <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	6852      	ldr	r2, [r2, #4]
 8003438:	6911      	ldr	r1, [r2, #16]
 800343a:	7bfa      	ldrb	r2, [r7, #15]
 800343c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003440:	f102 0203 	add.w	r2, r2, #3
 8003444:	f04f 001f 	mov.w	r0, #31
 8003448:	fa00 f202 	lsl.w	r2, r0, r2
 800344c:	ea6f 0202 	mvn.w	r2, r2
 8003450:	400a      	ands	r2, r1
 8003452:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6852      	ldr	r2, [r2, #4]
 800345c:	6911      	ldr	r1, [r2, #16]
 800345e:	78fa      	ldrb	r2, [r7, #3]
 8003460:	f002 001f 	and.w	r0, r2, #31
 8003464:	7bfa      	ldrb	r2, [r7, #15]
 8003466:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800346a:	f102 0203 	add.w	r2, r2, #3
 800346e:	fa00 f202 	lsl.w	r2, r0, r2
 8003472:	430a      	orrs	r2, r1
 8003474:	611a      	str	r2, [r3, #16]
 8003476:	e088      	b.n	800358a <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8003478:	7bfb      	ldrb	r3, [r7, #15]
 800347a:	2b03      	cmp	r3, #3
 800347c:	d92a      	bls.n	80034d4 <IO004_DisableOutputDriver+0xbc>
 800347e:	7bfb      	ldrb	r3, [r7, #15]
 8003480:	2b07      	cmp	r3, #7
 8003482:	d827      	bhi.n	80034d4 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8003484:	7bfb      	ldrb	r3, [r7, #15]
 8003486:	f1a3 0304 	sub.w	r3, r3, #4
 800348a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	6852      	ldr	r2, [r2, #4]
 8003494:	6951      	ldr	r1, [r2, #20]
 8003496:	7bfa      	ldrb	r2, [r7, #15]
 8003498:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800349c:	f102 0203 	add.w	r2, r2, #3
 80034a0:	f04f 001f 	mov.w	r0, #31
 80034a4:	fa00 f202 	lsl.w	r2, r0, r2
 80034a8:	ea6f 0202 	mvn.w	r2, r2
 80034ac:	400a      	ands	r2, r1
 80034ae:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	6852      	ldr	r2, [r2, #4]
 80034b8:	6951      	ldr	r1, [r2, #20]
 80034ba:	78fa      	ldrb	r2, [r7, #3]
 80034bc:	f002 001f 	and.w	r0, r2, #31
 80034c0:	7bfa      	ldrb	r2, [r7, #15]
 80034c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80034c6:	f102 0203 	add.w	r2, r2, #3
 80034ca:	fa00 f202 	lsl.w	r2, r0, r2
 80034ce:	430a      	orrs	r2, r1
 80034d0:	615a      	str	r2, [r3, #20]
 80034d2:	e05a      	b.n	800358a <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 80034d4:	7bfb      	ldrb	r3, [r7, #15]
 80034d6:	2b07      	cmp	r3, #7
 80034d8:	d92a      	bls.n	8003530 <IO004_DisableOutputDriver+0x118>
 80034da:	7bfb      	ldrb	r3, [r7, #15]
 80034dc:	2b0b      	cmp	r3, #11
 80034de:	d827      	bhi.n	8003530 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 80034e0:	7bfb      	ldrb	r3, [r7, #15]
 80034e2:	f1a3 0308 	sub.w	r3, r3, #8
 80034e6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	6852      	ldr	r2, [r2, #4]
 80034f0:	6991      	ldr	r1, [r2, #24]
 80034f2:	7bfa      	ldrb	r2, [r7, #15]
 80034f4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80034f8:	f102 0203 	add.w	r2, r2, #3
 80034fc:	f04f 001f 	mov.w	r0, #31
 8003500:	fa00 f202 	lsl.w	r2, r0, r2
 8003504:	ea6f 0202 	mvn.w	r2, r2
 8003508:	400a      	ands	r2, r1
 800350a:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	6852      	ldr	r2, [r2, #4]
 8003514:	6991      	ldr	r1, [r2, #24]
 8003516:	78fa      	ldrb	r2, [r7, #3]
 8003518:	f002 001f 	and.w	r0, r2, #31
 800351c:	7bfa      	ldrb	r2, [r7, #15]
 800351e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003522:	f102 0203 	add.w	r2, r2, #3
 8003526:	fa00 f202 	lsl.w	r2, r0, r2
 800352a:	430a      	orrs	r2, r1
 800352c:	619a      	str	r2, [r3, #24]
 800352e:	e02c      	b.n	800358a <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8003530:	7bfb      	ldrb	r3, [r7, #15]
 8003532:	2b0b      	cmp	r3, #11
 8003534:	d929      	bls.n	800358a <IO004_DisableOutputDriver+0x172>
 8003536:	7bfb      	ldrb	r3, [r7, #15]
 8003538:	2b0f      	cmp	r3, #15
 800353a:	d826      	bhi.n	800358a <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 800353c:	7bfb      	ldrb	r3, [r7, #15]
 800353e:	f1a3 030c 	sub.w	r3, r3, #12
 8003542:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	6852      	ldr	r2, [r2, #4]
 800354c:	69d1      	ldr	r1, [r2, #28]
 800354e:	7bfa      	ldrb	r2, [r7, #15]
 8003550:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003554:	f102 0203 	add.w	r2, r2, #3
 8003558:	f04f 001f 	mov.w	r0, #31
 800355c:	fa00 f202 	lsl.w	r2, r0, r2
 8003560:	ea6f 0202 	mvn.w	r2, r2
 8003564:	400a      	ands	r2, r1
 8003566:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	6852      	ldr	r2, [r2, #4]
 8003570:	69d1      	ldr	r1, [r2, #28]
 8003572:	78fa      	ldrb	r2, [r7, #3]
 8003574:	f002 001f 	and.w	r0, r2, #31
 8003578:	7bfa      	ldrb	r2, [r7, #15]
 800357a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800357e:	f102 0203 	add.w	r2, r2, #3
 8003582:	fa00 f202 	lsl.w	r2, r0, r2
 8003586:	430a      	orrs	r2, r1
 8003588:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 800358a:	f107 0714 	add.w	r7, r7, #20
 800358e:	46bd      	mov	sp, r7
 8003590:	bc80      	pop	{r7}
 8003592:	4770      	bx	lr

08003594 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8003594:	b480      	push	{r7}
 8003596:	b085      	sub	sp, #20
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	460b      	mov	r3, r1
 800359e:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	785b      	ldrb	r3, [r3, #1]
 80035a4:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 80035a6:	7bfb      	ldrb	r3, [r7, #15]
 80035a8:	2b03      	cmp	r3, #3
 80035aa:	d823      	bhi.n	80035f4 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6852      	ldr	r2, [r2, #4]
 80035b4:	6911      	ldr	r1, [r2, #16]
 80035b6:	7bfa      	ldrb	r2, [r7, #15]
 80035b8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80035bc:	f102 0203 	add.w	r2, r2, #3
 80035c0:	f04f 001f 	mov.w	r0, #31
 80035c4:	fa00 f202 	lsl.w	r2, r0, r2
 80035c8:	ea6f 0202 	mvn.w	r2, r2
 80035cc:	400a      	ands	r2, r1
 80035ce:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6852      	ldr	r2, [r2, #4]
 80035d8:	6911      	ldr	r1, [r2, #16]
 80035da:	78fa      	ldrb	r2, [r7, #3]
 80035dc:	f002 001f 	and.w	r0, r2, #31
 80035e0:	7bfa      	ldrb	r2, [r7, #15]
 80035e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80035e6:	f102 0203 	add.w	r2, r2, #3
 80035ea:	fa00 f202 	lsl.w	r2, r0, r2
 80035ee:	430a      	orrs	r2, r1
 80035f0:	611a      	str	r2, [r3, #16]
 80035f2:	e088      	b.n	8003706 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
 80035f6:	2b03      	cmp	r3, #3
 80035f8:	d92a      	bls.n	8003650 <IO004_EnableOutputDriver+0xbc>
 80035fa:	7bfb      	ldrb	r3, [r7, #15]
 80035fc:	2b07      	cmp	r3, #7
 80035fe:	d827      	bhi.n	8003650 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8003600:	7bfb      	ldrb	r3, [r7, #15]
 8003602:	f1a3 0304 	sub.w	r3, r3, #4
 8003606:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	6852      	ldr	r2, [r2, #4]
 8003610:	6951      	ldr	r1, [r2, #20]
 8003612:	7bfa      	ldrb	r2, [r7, #15]
 8003614:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003618:	f102 0203 	add.w	r2, r2, #3
 800361c:	f04f 001f 	mov.w	r0, #31
 8003620:	fa00 f202 	lsl.w	r2, r0, r2
 8003624:	ea6f 0202 	mvn.w	r2, r2
 8003628:	400a      	ands	r2, r1
 800362a:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	6852      	ldr	r2, [r2, #4]
 8003634:	6951      	ldr	r1, [r2, #20]
 8003636:	78fa      	ldrb	r2, [r7, #3]
 8003638:	f002 001f 	and.w	r0, r2, #31
 800363c:	7bfa      	ldrb	r2, [r7, #15]
 800363e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003642:	f102 0203 	add.w	r2, r2, #3
 8003646:	fa00 f202 	lsl.w	r2, r0, r2
 800364a:	430a      	orrs	r2, r1
 800364c:	615a      	str	r2, [r3, #20]
 800364e:	e05a      	b.n	8003706 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8003650:	7bfb      	ldrb	r3, [r7, #15]
 8003652:	2b07      	cmp	r3, #7
 8003654:	d92a      	bls.n	80036ac <IO004_EnableOutputDriver+0x118>
 8003656:	7bfb      	ldrb	r3, [r7, #15]
 8003658:	2b0b      	cmp	r3, #11
 800365a:	d827      	bhi.n	80036ac <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	f1a3 0308 	sub.w	r3, r3, #8
 8003662:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	6852      	ldr	r2, [r2, #4]
 800366c:	6991      	ldr	r1, [r2, #24]
 800366e:	7bfa      	ldrb	r2, [r7, #15]
 8003670:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003674:	f102 0203 	add.w	r2, r2, #3
 8003678:	f04f 001f 	mov.w	r0, #31
 800367c:	fa00 f202 	lsl.w	r2, r0, r2
 8003680:	ea6f 0202 	mvn.w	r2, r2
 8003684:	400a      	ands	r2, r1
 8003686:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	6852      	ldr	r2, [r2, #4]
 8003690:	6991      	ldr	r1, [r2, #24]
 8003692:	78fa      	ldrb	r2, [r7, #3]
 8003694:	f002 001f 	and.w	r0, r2, #31
 8003698:	7bfa      	ldrb	r2, [r7, #15]
 800369a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800369e:	f102 0203 	add.w	r2, r2, #3
 80036a2:	fa00 f202 	lsl.w	r2, r0, r2
 80036a6:	430a      	orrs	r2, r1
 80036a8:	619a      	str	r2, [r3, #24]
 80036aa:	e02c      	b.n	8003706 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 80036ac:	7bfb      	ldrb	r3, [r7, #15]
 80036ae:	2b0b      	cmp	r3, #11
 80036b0:	d929      	bls.n	8003706 <IO004_EnableOutputDriver+0x172>
 80036b2:	7bfb      	ldrb	r3, [r7, #15]
 80036b4:	2b0f      	cmp	r3, #15
 80036b6:	d826      	bhi.n	8003706 <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 80036b8:	7bfb      	ldrb	r3, [r7, #15]
 80036ba:	f1a3 030c 	sub.w	r3, r3, #12
 80036be:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6852      	ldr	r2, [r2, #4]
 80036c8:	69d1      	ldr	r1, [r2, #28]
 80036ca:	7bfa      	ldrb	r2, [r7, #15]
 80036cc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80036d0:	f102 0203 	add.w	r2, r2, #3
 80036d4:	f04f 001f 	mov.w	r0, #31
 80036d8:	fa00 f202 	lsl.w	r2, r0, r2
 80036dc:	ea6f 0202 	mvn.w	r2, r2
 80036e0:	400a      	ands	r2, r1
 80036e2:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6852      	ldr	r2, [r2, #4]
 80036ec:	69d1      	ldr	r1, [r2, #28]
 80036ee:	78fa      	ldrb	r2, [r7, #3]
 80036f0:	f002 001f 	and.w	r0, r2, #31
 80036f4:	7bfa      	ldrb	r2, [r7, #15]
 80036f6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80036fa:	f102 0203 	add.w	r2, r2, #3
 80036fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003702:	430a      	orrs	r2, r1
 8003704:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 8003706:	f107 0714 	add.w	r7, r7, #20
 800370a:	46bd      	mov	sp, r7
 800370c:	bc80      	pop	{r7}
 800370e:	4770      	bx	lr

08003710 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003720:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003724:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 800372c:	68ba      	ldr	r2, [r7, #8]
 800372e:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003732:	4013      	ands	r3, r2
 8003734:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8003740:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003744:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003748:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800374a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800374e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003752:	68ba      	ldr	r2, [r7, #8]
 8003754:	60da      	str	r2, [r3, #12]
}
 8003756:	f107 0714 	add.w	r7, r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	bc80      	pop	{r7}
 800375e:	4770      	bx	lr

08003760 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8003764:	f04f 0001 	mov.w	r0, #1
 8003768:	f7ff ffd2 	bl	8003710 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 800376c:	f000 f90c 	bl	8003988 <DAVE_MUX_PreInit>
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8003770:	f7ff fc38 	bl	8002fe4 <IO004_Init>
	 
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8003774:	f000 fb8e 	bl	8003e94 <CLK001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 8003778:	f7ff f916 	bl	80029a8 <UART001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 800377c:	f000 f808 	bl	8003790 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop

08003784 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8003788:	f000 fb84 	bl	8003e94 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop

08003790 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8003790:	b480      	push	{r7}
 8003792:	b087      	sub	sp, #28
 8003794:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8003796:	463b      	mov	r3, r7
 8003798:	f04f 0200 	mov.w	r2, #0
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	f103 0304 	add.w	r3, r3, #4
 80037a2:	f04f 0200 	mov.w	r2, #0
 80037a6:	601a      	str	r2, [r3, #0]
 80037a8:	f103 0304 	add.w	r3, r3, #4
 80037ac:	f04f 0200 	mov.w	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]
 80037b2:	f103 0304 	add.w	r3, r3, #4
 80037b6:	f04f 0200 	mov.w	r2, #0
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	f103 0304 	add.w	r3, r3, #4
 80037c0:	f04f 0200 	mov.w	r2, #0
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	f103 0304 	add.w	r3, r3, #4
 80037ca:	f04f 0200 	mov.w	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]
 80037d0:	f103 0304 	add.w	r3, r3, #4
                 
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 80037d4:	68ba      	ldr	r2, [r7, #8]
 80037d6:	f04f 0300 	mov.w	r3, #0
 80037da:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80037de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e0:	f003 030f 	and.w	r3, r3, #15
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 80037e8:	f04f 0300 	mov.w	r3, #0
 80037ec:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80037f0:	f04f 0200 	mov.w	r2, #0
 80037f4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80037f8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80037fa:	f022 020f 	bic.w	r2, r2, #15
 80037fe:	641a      	str	r2, [r3, #64]	; 0x40
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
       						
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC1_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8003800:	f04f 0300 	mov.w	r3, #0
 8003804:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003808:	f04f 0200 	mov.w	r2, #0
 800380c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003810:	69d2      	ldr	r2, [r2, #28]
 8003812:	f022 0207 	bic.w	r2, r2, #7
 8003816:	f042 0201 	orr.w	r2, r2, #1
 800381a:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC1_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000002);		/*    DPTR = 2,  SIZE = 1 */ 
 800381c:	f04f 0300 	mov.w	r3, #0
 8003820:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003824:	f04f 0200 	mov.w	r2, #0
 8003828:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800382c:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8003830:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8003834:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003838:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800383c:	f042 0202 	orr.w	r2, r2, #2
 8003840:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000000);		/*    DPTR = 0,  SIZE = 1 */ 
 8003844:	f04f 0300 	mov.w	r3, #0
 8003848:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800384c:	f04f 0200 	mov.w	r2, #0
 8003850:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003854:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8003858:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 800385c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003860:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003864:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
              
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 8003868:	f04f 0300 	mov.w	r3, #0
 800386c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	f002 010f 	and.w	r1, r2, #15
 8003876:	f04f 0200 	mov.w	r2, #0
 800387a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800387e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003880:	f022 020f 	bic.w	r2, r2, #15
 8003884:	430a      	orrs	r2, r1
 8003886:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P0.0 : PORT0_IOCR0_PC0_OE */					   
 8003888:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800388c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003890:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003894:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003898:	6912      	ldr	r2, [r2, #16]
 800389a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800389e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT0->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P0.1 : PORT0_IOCR0_PC1_OE */					   
 80038a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038a4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80038a8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80038ac:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80038b0:	6912      	ldr	r2, [r2, #16]
 80038b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80038b6:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT0->IOCR0, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P0.2 : PORT0_IOCR0_PC2_OE */					   
 80038b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038bc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80038c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80038c4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80038c8:	6912      	ldr	r2, [r2, #16]
 80038ca:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80038ce:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT0->IOCR4, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P0.4 : PORT0_IOCR4_PC4_OE */					   
 80038d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038d4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80038d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80038dc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80038e0:	6952      	ldr	r2, [r2, #20]
 80038e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80038e6:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT0->IOCR4, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P0.6 : PORT0_IOCR4_PC6_OE */					   
 80038e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038ec:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80038f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80038f4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80038f8:	6952      	ldr	r2, [r2, #20]
 80038fa:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80038fe:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
 8003900:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8003904:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003908:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800390c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003910:	6912      	ldr	r2, [r2, #16]
 8003912:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003916:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P1.1 : PORT1_IOCR0_PC1_OE */					   
 8003918:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800391c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003920:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8003924:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003928:	6912      	ldr	r2, [r2, #16]
 800392a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800392e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR12, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x12U);                /*P2.14 : PORT2_IOCR12_PC14_PCR and PORT2_IOCR12_PC14_OE */					   
 8003930:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8003934:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003938:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 800393c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003940:	69d2      	ldr	r2, [r2, #28]
 8003942:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 8003946:	f442 0210 	orr.w	r2, r2, #9437184	; 0x900000
 800394a:	61da      	str	r2, [r3, #28]
					                         
  WR_REG(PORT3->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P3.0 : PORT3_IOCR0_PC0_OE */					   
 800394c:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8003950:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003954:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8003958:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800395c:	6912      	ldr	r2, [r2, #16]
 800395e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003962:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT3->IOCR4, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P3.4 : PORT3_IOCR4_PC4_OE */					   
 8003964:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8003968:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800396c:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8003970:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003974:	6952      	ldr	r2, [r2, #20]
 8003976:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800397a:	615a      	str	r2, [r3, #20]
					      
}
 800397c:	f107 071c 	add.w	r7, r7, #28
 8003980:	46bd      	mov	sp, r7
 8003982:	bc80      	pop	{r7}
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop

08003988 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{        
 8003988:	b480      	push	{r7}
 800398a:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 800398c:	46bd      	mov	sp, r7
 800398e:	bc80      	pop	{r7}
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop

08003994 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 800399c:	f04f 0300 	mov.w	r3, #0
 80039a0:	60fb      	str	r3, [r7, #12]
 80039a2:	e007      	b.n	80039b4 <CLK001_Delay+0x20>
 80039a4:	bf00      	nop
 80039a6:	bf00      	nop
 80039a8:	bf00      	nop
 80039aa:	bf00      	nop
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f103 0301 	add.w	r3, r3, #1
 80039b2:	60fb      	str	r3, [r7, #12]
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d3f3      	bcc.n	80039a4 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 80039bc:	f107 0714 	add.w	r7, r7, #20
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bc80      	pop	{r7}
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop

080039c8 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 80039ce:	f04f 0301 	mov.w	r3, #1
 80039d2:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 80039d4:	f244 7310 	movw	r3, #18192	; 0x4710
 80039d8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	f04f 0302 	mov.w	r3, #2
 80039e2:	f2c0 0301 	movt	r3, #1
 80039e6:	4013      	ands	r3, r2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 80039ec:	f04f 0300 	mov.w	r3, #0
 80039f0:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 80039f2:	687b      	ldr	r3, [r7, #4]
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	f107 070c 	add.w	r7, r7, #12
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bc80      	pop	{r7}
 80039fe:	4770      	bx	lr

08003a00 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8003a04:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8003a08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d10b      	bne.n	8003a2e <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8003a16:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8003a1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a1e:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8003a22:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003a26:	6852      	ldr	r2, [r2, #4]
 8003a28:	f042 0201 	orr.w	r2, r2, #1
 8003a2c:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8003a2e:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003a32:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d00b      	beq.n	8003a58 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8003a40:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003a44:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a48:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8003a4c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003a50:	6892      	ldr	r2, [r2, #8]
 8003a52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a56:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8003a58:	f244 7310 	movw	r3, #18192	; 0x4710
 8003a5c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a60:	f244 7210 	movw	r2, #18192	; 0x4710
 8003a64:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003a68:	6852      	ldr	r2, [r2, #4]
 8003a6a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003a6e:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8003a70:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003a74:	f7ff ff8e 	bl	8003994 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8003a78:	f244 7310 	movw	r3, #18192	; 0x4710
 8003a7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a80:	f244 7210 	movw	r2, #18192	; 0x4710
 8003a84:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003a88:	6852      	ldr	r2, [r2, #4]
 8003a8a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003a8e:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop

08003a94 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003a9a:	f04f 0301 	mov.w	r3, #1
 8003a9e:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8003aa0:	f244 7310 	movw	r3, #18192	; 0x4710
 8003aa4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003aa8:	f244 7210 	movw	r2, #18192	; 0x4710
 8003aac:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003ab0:	6852      	ldr	r2, [r2, #4]
 8003ab2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003ab6:	f022 0202 	bic.w	r2, r2, #2
 8003aba:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8003abc:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003ac0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d054      	beq.n	8003b78 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8003ace:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003ad2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ad6:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003ada:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003ade:	6852      	ldr	r2, [r2, #4]
 8003ae0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8003ae4:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8003ae6:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003aea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003aee:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003af2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003af6:	6852      	ldr	r2, [r2, #4]
 8003af8:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8003afc:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8003afe:	f244 7310 	movw	r3, #18192	; 0x4710
 8003b02:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003b06:	f244 7210 	movw	r2, #18192	; 0x4710
 8003b0a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003b0e:	68d2      	ldr	r2, [r2, #12]
 8003b10:	f022 0201 	bic.w	r2, r2, #1
 8003b14:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8003b16:	f244 7310 	movw	r3, #18192	; 0x4710
 8003b1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003b1e:	f244 7210 	movw	r2, #18192	; 0x4710
 8003b22:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003b26:	6852      	ldr	r2, [r2, #4]
 8003b28:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003b2c:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8003b2e:	f244 6350 	movw	r3, #18000	; 0x4650
 8003b32:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8003b34:	f04f 000a 	mov.w	r0, #10
 8003b38:	f7ff ff2c 	bl	8003994 <CLK001_Delay>
        timeout_count--;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003b42:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8003b44:	f244 7310 	movw	r3, #18192	; 0x4710
 8003b48:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8003b52:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003b56:	d002      	beq.n	8003b5e <CLK001_SetMainPLLClkSrc+0xca>
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1ea      	bne.n	8003b34 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8003b5e:	f244 7310 	movw	r3, #18192	; 0x4710
 8003b62:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8003b6c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003b70:	d002      	beq.n	8003b78 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8003b72:	f04f 0300 	mov.w	r3, #0
 8003b76:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8003b78:	687b      	ldr	r3, [r7, #4]
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f107 0708 	add.w	r7, r7, #8
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003b8a:	f04f 0301 	mov.w	r3, #1
 8003b8e:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8003b90:	f244 7310 	movw	r3, #18192	; 0x4710
 8003b94:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0304 	and.w	r3, r3, #4
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f040 8097 	bne.w	8003cd2 <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8003ba4:	f240 0318 	movw	r3, #24
 8003ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bac:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003bb0:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8003bb4:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8003bb6:	f240 0318 	movw	r3, #24
 8003bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	f649 7381 	movw	r3, #40833	; 0x9f81
 8003bc4:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8003bc8:	fba3 1302 	umull	r1, r3, r3, r2
 8003bcc:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8003bd0:	f103 32ff 	add.w	r2, r3, #4294967295
 8003bd4:	f240 031c 	movw	r3, #28
 8003bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bdc:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003bde:	f244 7310 	movw	r3, #18192	; 0x4710
 8003be2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003be6:	f244 7210 	movw	r2, #18192	; 0x4710
 8003bea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003bee:	6852      	ldr	r2, [r2, #4]
 8003bf0:	f042 0201 	orr.w	r2, r2, #1
 8003bf4:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8003bf6:	f244 7310 	movw	r3, #18192	; 0x4710
 8003bfa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003bfe:	f244 7210 	movw	r2, #18192	; 0x4710
 8003c02:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003c06:	6852      	ldr	r2, [r2, #4]
 8003c08:	f042 0210 	orr.w	r2, r2, #16
 8003c0c:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8003c0e:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c12:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8003c16:	f240 021c 	movw	r2, #28
 8003c1a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003c1e:	6812      	ldr	r2, [r2, #0]
 8003c20:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8003c24:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8003c28:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003c2a:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c32:	f244 7210 	movw	r2, #18192	; 0x4710
 8003c36:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003c3a:	6852      	ldr	r2, [r2, #4]
 8003c3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c40:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8003c42:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c46:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c4a:	f244 7210 	movw	r2, #18192	; 0x4710
 8003c4e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003c52:	6852      	ldr	r2, [r2, #4]
 8003c54:	f022 0210 	bic.w	r2, r2, #16
 8003c58:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8003c5a:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c5e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c62:	f244 7210 	movw	r2, #18192	; 0x4710
 8003c66:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003c6a:	6852      	ldr	r2, [r2, #4]
 8003c6c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003c70:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8003c72:	f244 6350 	movw	r3, #18000	; 0x4650
 8003c76:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8003c78:	f04f 000a 	mov.w	r0, #10
 8003c7c:	f7ff fe8a 	bl	8003994 <CLK001_Delay>
        timeout_count--;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	f103 33ff 	add.w	r3, r3, #4294967295
 8003c86:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8003c88:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c8c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d102      	bne.n	8003ca0 <CLK001_ConfigMainPLL+0x11c>
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1eb      	bne.n	8003c78 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8003ca0:	f244 7310 	movw	r3, #18192	; 0x4710
 8003ca4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0304 	and.w	r3, r3, #4
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00c      	beq.n	8003ccc <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003cb2:	f244 7310 	movw	r3, #18192	; 0x4710
 8003cb6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003cba:	f244 7210 	movw	r2, #18192	; 0x4710
 8003cbe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003cc2:	6852      	ldr	r2, [r2, #4]
 8003cc4:	f022 0201 	bic.w	r2, r2, #1
 8003cc8:	605a      	str	r2, [r3, #4]
 8003cca:	e002      	b.n	8003cd2 <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8003ccc:	f04f 0300 	mov.w	r3, #0
 8003cd0:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 8003cd2:	687b      	ldr	r3, [r7, #4]
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f107 0708 	add.w	r7, r7, #8
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop

08003ce0 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003ce6:	f04f 0301 	mov.w	r3, #1
 8003cea:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003cec:	f244 7310 	movw	r3, #18192	; 0x4710
 8003cf0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003cf4:	f244 7210 	movw	r2, #18192	; 0x4710
 8003cf8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003cfc:	6852      	ldr	r2, [r2, #4]
 8003cfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d02:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8003d04:	f240 0318 	movw	r3, #24
 8003d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d0c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003d10:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8003d14:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8003d16:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003d1a:	f7ff fe3b 	bl	8003994 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 8003d1e:	f240 0318 	movw	r3, #24
 8003d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8003d2c:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8003d30:	f2c0 131e 	movt	r3, #286	; 0x11e
 8003d34:	fba3 1302 	umull	r1, r3, r3, r2
 8003d38:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8003d3c:	f103 32ff 	add.w	r2, r3, #4294967295
 8003d40:	f240 031c 	movw	r3, #28
 8003d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d48:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8003d4a:	f244 7310 	movw	r3, #18192	; 0x4710
 8003d4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8003d52:	f240 021c 	movw	r2, #28
 8003d56:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003d5a:	6812      	ldr	r2, [r2, #0]
 8003d5c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8003d60:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8003d64:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8003d66:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003d6a:	f7ff fe13 	bl	8003994 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 8003d6e:	f240 0318 	movw	r3, #24
 8003d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8003d7c:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8003d80:	f2c0 03be 	movt	r3, #190	; 0xbe
 8003d84:	fba3 1302 	umull	r1, r3, r3, r2
 8003d88:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8003d8c:	f103 32ff 	add.w	r2, r3, #4294967295
 8003d90:	f240 031c 	movw	r3, #28
 8003d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d98:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8003d9a:	f244 7310 	movw	r3, #18192	; 0x4710
 8003d9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8003da2:	f240 021c 	movw	r2, #28
 8003da6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003daa:	6812      	ldr	r2, [r2, #0]
 8003dac:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8003db0:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8003db4:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8003db6:	f04f 0096 	mov.w	r0, #150	; 0x96
 8003dba:	f7ff fdeb 	bl	8003994 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8003dbe:	f244 7310 	movw	r3, #18192	; 0x4710
 8003dc2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003dc6:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8003dca:	f2c0 0203 	movt	r2, #3
 8003dce:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8003dd0:	f244 7310 	movw	r3, #18192	; 0x4710
 8003dd4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8003dde:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d11e      	bne.n	8003e24 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8003de6:	f244 7310 	movw	r3, #18192	; 0x4710
 8003dea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003df4:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8003df8:	2b27      	cmp	r3, #39	; 0x27
 8003dfa:	d113      	bne.n	8003e24 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8003dfc:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10a      	bne.n	8003e24 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 8003e0e:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e12:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003e1c:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8003e20:	2b03      	cmp	r3, #3
 8003e22:	d002      	beq.n	8003e2a <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8003e24:	f04f 0300 	mov.w	r3, #0
 8003e28:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8003e2a:	f244 1360 	movw	r3, #16736	; 0x4160
 8003e2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e32:	f04f 0205 	mov.w	r2, #5
 8003e36:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8003e38:	687b      	ldr	r3, [r7, #4]
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f107 0708 	add.w	r7, r7, #8
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8003e4a:	f04f 0301 	mov.w	r3, #1
 8003e4e:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8003e50:	f7ff fdd6 	bl	8003a00 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8003e54:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003e58:	f7ff fd9c 	bl	8003994 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8003e5c:	f7ff fe1a 	bl	8003a94 <CLK001_SetMainPLLClkSrc>
 8003e60:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8003e62:	f7ff fe8f 	bl	8003b84 <CLK001_ConfigMainPLL>
 8003e66:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8003e68:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003e6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e70:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8003e74:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003e78:	68d2      	ldr	r2, [r2, #12]
 8003e7a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003e7e:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8003e80:	f7ff ff2e 	bl	8003ce0 <CLK001_FreqStepupMainPLL>
 8003e84:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8003e86:	687b      	ldr	r3, [r7, #4]
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f107 0708 	add.w	r7, r7, #8
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop

08003e94 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 8003e9a:	f04f 0300 	mov.w	r3, #0
 8003e9e:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 8003ea0:	f7ff fd92 	bl	80039c8 <CLK001_SysClk_Valid>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d105      	bne.n	8003eb6 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 8003eaa:	f7ff ffcb 	bl	8003e44 <CLK001_SysClk_Init>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 8003eb6:	f7fc fe6b 	bl	8000b90 <SystemCoreClockUpdate>
}
 8003eba:	f107 0708 	add.w	r7, r7, #8
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop

08003ec4 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 8003ec8:	f04f 0300 	mov.w	r3, #0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bc80      	pop	{r7}
 8003ed2:	4770      	bx	lr

08003ed4 <__libc_init_array>:
 8003ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ed6:	4f20      	ldr	r7, [pc, #128]	; (8003f58 <__libc_init_array+0x84>)
 8003ed8:	4c20      	ldr	r4, [pc, #128]	; (8003f5c <__libc_init_array+0x88>)
 8003eda:	1b38      	subs	r0, r7, r4
 8003edc:	1087      	asrs	r7, r0, #2
 8003ede:	d017      	beq.n	8003f10 <__libc_init_array+0x3c>
 8003ee0:	1e7a      	subs	r2, r7, #1
 8003ee2:	6823      	ldr	r3, [r4, #0]
 8003ee4:	2501      	movs	r5, #1
 8003ee6:	f002 0601 	and.w	r6, r2, #1
 8003eea:	4798      	blx	r3
 8003eec:	42af      	cmp	r7, r5
 8003eee:	d00f      	beq.n	8003f10 <__libc_init_array+0x3c>
 8003ef0:	b12e      	cbz	r6, 8003efe <__libc_init_array+0x2a>
 8003ef2:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8003ef6:	2502      	movs	r5, #2
 8003ef8:	4788      	blx	r1
 8003efa:	42af      	cmp	r7, r5
 8003efc:	d008      	beq.n	8003f10 <__libc_init_array+0x3c>
 8003efe:	6860      	ldr	r0, [r4, #4]
 8003f00:	4780      	blx	r0
 8003f02:	3502      	adds	r5, #2
 8003f04:	68a2      	ldr	r2, [r4, #8]
 8003f06:	1d26      	adds	r6, r4, #4
 8003f08:	4790      	blx	r2
 8003f0a:	3408      	adds	r4, #8
 8003f0c:	42af      	cmp	r7, r5
 8003f0e:	d1f6      	bne.n	8003efe <__libc_init_array+0x2a>
 8003f10:	4f13      	ldr	r7, [pc, #76]	; (8003f60 <__libc_init_array+0x8c>)
 8003f12:	4c14      	ldr	r4, [pc, #80]	; (8003f64 <__libc_init_array+0x90>)
 8003f14:	f7fe f954 	bl	80021c0 <_init>
 8003f18:	1b3b      	subs	r3, r7, r4
 8003f1a:	109f      	asrs	r7, r3, #2
 8003f1c:	d018      	beq.n	8003f50 <__libc_init_array+0x7c>
 8003f1e:	1e7d      	subs	r5, r7, #1
 8003f20:	6821      	ldr	r1, [r4, #0]
 8003f22:	f005 0601 	and.w	r6, r5, #1
 8003f26:	2501      	movs	r5, #1
 8003f28:	4788      	blx	r1
 8003f2a:	42af      	cmp	r7, r5
 8003f2c:	d011      	beq.n	8003f52 <__libc_init_array+0x7e>
 8003f2e:	b12e      	cbz	r6, 8003f3c <__libc_init_array+0x68>
 8003f30:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8003f34:	2502      	movs	r5, #2
 8003f36:	4780      	blx	r0
 8003f38:	42af      	cmp	r7, r5
 8003f3a:	d00b      	beq.n	8003f54 <__libc_init_array+0x80>
 8003f3c:	6862      	ldr	r2, [r4, #4]
 8003f3e:	4790      	blx	r2
 8003f40:	3502      	adds	r5, #2
 8003f42:	68a3      	ldr	r3, [r4, #8]
 8003f44:	1d26      	adds	r6, r4, #4
 8003f46:	4798      	blx	r3
 8003f48:	3408      	adds	r4, #8
 8003f4a:	42af      	cmp	r7, r5
 8003f4c:	d1f6      	bne.n	8003f3c <__libc_init_array+0x68>
 8003f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f56:	bf00      	nop
 8003f58:	08003f68 	.word	0x08003f68
 8003f5c:	08003f68 	.word	0x08003f68
 8003f60:	08003f68 	.word	0x08003f68
 8003f64:	08003f68 	.word	0x08003f68
