# Design: Design Multicycle_MIPS already active.
# DESIGN: Default Design Language: VERILOG
# DESIGN: Default BDE Language: VERILOG
# DESIGN: Flow Manager: Not Defined
alog -O2 -sve -msg 5 -sv2k12 -work Multicycle_MIPS $dsn/src/mux2to1.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: mux2to1.
# $root top modules: mux2to1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Multicycle_MIPS $dsn/src/mux2to1.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mux2to1.
# $root top modules: mux2to1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Multicycle_MIPS $dsn/src/mux2to1.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mux2to1.
# $root top modules: mux2to1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Multicycle_MIPS $dsn/src/mux2to1.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mux2to1.
# $root top modules: mux2to1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work Multicycle_MIPS $dsn/src/mux2to1.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mux2to1.
# $root top modules: mux2to1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k12 -work Multicycle_MIPS $dsn/src/mux2to1.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mux2to1.
# $root top modules: mux2to1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+mux2to1 mux2to1
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.1 [s]
# SLP: Finished : 0.2 [s]
# SLP: 0 primitives and 1 (100.00%) other processes in SLP
# SLP: 4 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4664 kB (elbread=427 elab2=4103 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\alima\Desktop\BZU\4th year\Architecture\pythonProject\Multicycle_MIPS\Multicycle_MIPS\src\wave.asdb
#  3:02 PM, Tuesday, January 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/alima/Desktop/BZU/4th year/Architecture/pythonProject/Multicycle_MIPS/Multicycle_MIPS/src/wave.asdb'.
# KERNEL: Error: KERNEL_0166 "/mux2to1/in1" does not have write access. Use switch +access +w_nets for this region.
# VSIM: Error: Cannot force signal "/mux2to1/in1" with formula "5".
# KERNEL: Error: KERNEL_0166 "/mux2to1/in1" does not have write access. Use switch +access +w_nets for this region.
# VSIM: Error: Cannot force signal "/mux2to1/in1" with formula "0 0 fs, 1 50000000 fs -r 100000000 fs".
# KERNEL: Error: KERNEL_0166 "/mux2to1/in1" does not have write access. Use switch +access +w_nets for this region.
# VSIM: Error: Cannot force signal "/mux2to1/in1" with formula "0 0 fs, 1 50000000 fs -r 100000000 fs".
# KERNEL: Error: KERNEL_0166 "/mux2to1/in1(0)" does not have write access. Use switch +access +w_nets for this region.
# VSIM: Error: Cannot force signal "/mux2to1/in1(0)" with formula "0 0 fs, 1 50000000 fs -r 100000000 fs".
# KERNEL: Error: KERNEL_0166 "/mux2to1/in1(0)" does not have write access. Use switch +access +w_nets for this region.
# VSIM: Error: Cannot force signal "/mux2to1/in1(0)" with formula "0 0 fs, 1 50000000 fs -r 100000000 fs".
run @100ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
