#BLIF generated by VPR  from post-place-and-route implementation
.model ram_true_reg_addr_dp_1024x32_verilator
.inputs clk weA weB addrA[0] addrA[1] addrA[2] addrA[3] addrA[4] addrA[5] addrA[6] addrA[7] addrA[8] addrA[9] addrB[0] addrB[1] addrB[2] addrB[3] addrB[4] addrB[5] addrB[6] addrB[7] addrB[8] addrB[9] dinA[0] dinA[1] dinA[2] dinA[3] dinA[4] dinA[5] dinA[6] dinA[7] dinA[8] dinA[9] dinA[10] dinA[11] dinA[12] dinA[13] dinA[14] dinA[15] dinA[16] dinA[17] dinA[18] dinA[19] dinA[20] dinA[21] dinA[22] dinA[23] dinA[24] dinA[25] dinA[26] dinA[27] dinA[28] dinA[29] dinA[30] dinA[31] dinB[0] dinB[1] dinB[2] dinB[3] dinB[4] dinB[5] dinB[6] dinB[7] dinB[8] dinB[9] dinB[10] dinB[11] dinB[12] dinB[13] dinB[14] dinB[15] dinB[16] dinB[17] dinB[18] dinB[19] dinB[20] dinB[21] dinB[22] dinB[23] dinB[24] dinB[25] dinB[26] dinB[27] dinB[28] dinB[29] dinB[30] dinB[31] 
.outputs doutB[0] doutB[1] doutB[2] doutB[3] doutB[4] doutB[5] doutB[6] doutB[7] doutB[8] doutB[9] doutB[10] doutB[11] doutB[12] doutB[13] doutB[14] doutB[15] doutA[0] doutB[16] doutB[17] doutB[18] doutB[19] doutB[20] doutB[21] doutB[22] doutB[23] doutB[24] doutB[25] doutB[26] doutB[27] doutB[28] doutB[29] doutB[30] doutB[31] doutA[1] doutA[2] doutA[3] doutA[4] doutA[5] doutA[6] doutA[7] doutA[8] doutA[9] doutA[10] doutA[11] doutA[12] doutA[13] doutA[14] doutA[15] doutA[16] doutA[17] doutA[18] doutA[19] doutA[20] doutA[21] doutA[22] doutA[23] doutA[24] doutA[25] doutA[26] doutA[27] doutA[28] doutA[29] doutA[30] doutA[31] 

#IO assignments
.names doutB[0]_input_0_0 doutB[0]
1 1
.names doutB[1]_input_0_0 doutB[1]
1 1
.names doutB[2]_input_0_0 doutB[2]
1 1
.names doutB[3]_input_0_0 doutB[3]
1 1
.names doutB[4]_input_0_0 doutB[4]
1 1
.names doutB[5]_input_0_0 doutB[5]
1 1
.names doutB[6]_input_0_0 doutB[6]
1 1
.names doutB[7]_input_0_0 doutB[7]
1 1
.names doutB[8]_input_0_0 doutB[8]
1 1
.names doutB[9]_input_0_0 doutB[9]
1 1
.names doutB[10]_input_0_0 doutB[10]
1 1
.names doutB[11]_input_0_0 doutB[11]
1 1
.names doutB[12]_input_0_0 doutB[12]
1 1
.names doutB[13]_input_0_0 doutB[13]
1 1
.names doutB[14]_input_0_0 doutB[14]
1 1
.names doutB[15]_input_0_0 doutB[15]
1 1
.names doutA[0]_input_0_0 doutA[0]
1 1
.names doutB[16]_input_0_0 doutB[16]
1 1
.names doutB[17]_input_0_0 doutB[17]
1 1
.names doutB[18]_input_0_0 doutB[18]
1 1
.names doutB[19]_input_0_0 doutB[19]
1 1
.names doutB[20]_input_0_0 doutB[20]
1 1
.names doutB[21]_input_0_0 doutB[21]
1 1
.names doutB[22]_input_0_0 doutB[22]
1 1
.names doutB[23]_input_0_0 doutB[23]
1 1
.names doutB[24]_input_0_0 doutB[24]
1 1
.names doutB[25]_input_0_0 doutB[25]
1 1
.names doutB[26]_input_0_0 doutB[26]
1 1
.names doutB[27]_input_0_0 doutB[27]
1 1
.names doutB[28]_input_0_0 doutB[28]
1 1
.names doutB[29]_input_0_0 doutB[29]
1 1
.names doutB[30]_input_0_0 doutB[30]
1 1
.names doutB[31]_input_0_0 doutB[31]
1 1
.names doutA[1]_input_0_0 doutA[1]
1 1
.names doutA[2]_input_0_0 doutA[2]
1 1
.names doutA[3]_input_0_0 doutA[3]
1 1
.names doutA[4]_input_0_0 doutA[4]
1 1
.names doutA[5]_input_0_0 doutA[5]
1 1
.names doutA[6]_input_0_0 doutA[6]
1 1
.names doutA[7]_input_0_0 doutA[7]
1 1
.names doutA[8]_input_0_0 doutA[8]
1 1
.names doutA[9]_input_0_0 doutA[9]
1 1
.names doutA[10]_input_0_0 doutA[10]
1 1
.names doutA[11]_input_0_0 doutA[11]
1 1
.names doutA[12]_input_0_0 doutA[12]
1 1
.names doutA[13]_input_0_0 doutA[13]
1 1
.names doutA[14]_input_0_0 doutA[14]
1 1
.names doutA[15]_input_0_0 doutA[15]
1 1
.names doutA[16]_input_0_0 doutA[16]
1 1
.names doutA[17]_input_0_0 doutA[17]
1 1
.names doutA[18]_input_0_0 doutA[18]
1 1
.names doutA[19]_input_0_0 doutA[19]
1 1
.names doutA[20]_input_0_0 doutA[20]
1 1
.names doutA[21]_input_0_0 doutA[21]
1 1
.names doutA[22]_input_0_0 doutA[22]
1 1
.names doutA[23]_input_0_0 doutA[23]
1 1
.names doutA[24]_input_0_0 doutA[24]
1 1
.names doutA[25]_input_0_0 doutA[25]
1 1
.names doutA[26]_input_0_0 doutA[26]
1 1
.names doutA[27]_input_0_0 doutA[27]
1 1
.names doutA[28]_input_0_0 doutA[28]
1 1
.names doutA[29]_input_0_0 doutA[29]
1 1
.names doutA[30]_input_0_0 doutA[30]
1 1
.names doutA[31]_input_0_0 doutA[31]
1 1
.names clk clk_output_0_0
1 1
.names weA weA_output_0_0
1 1
.names weB weB_output_0_0
1 1
.names addrA[0] addrA[0]_output_0_0
1 1
.names addrA[1] addrA[1]_output_0_0
1 1
.names addrA[2] addrA[2]_output_0_0
1 1
.names addrA[3] addrA[3]_output_0_0
1 1
.names addrA[4] addrA[4]_output_0_0
1 1
.names addrA[5] addrA[5]_output_0_0
1 1
.names addrA[6] addrA[6]_output_0_0
1 1
.names addrA[7] addrA[7]_output_0_0
1 1
.names addrA[8] addrA[8]_output_0_0
1 1
.names addrA[9] addrA[9]_output_0_0
1 1
.names addrB[0] addrB[0]_output_0_0
1 1
.names addrB[1] addrB[1]_output_0_0
1 1
.names addrB[2] addrB[2]_output_0_0
1 1
.names addrB[3] addrB[3]_output_0_0
1 1
.names addrB[4] addrB[4]_output_0_0
1 1
.names addrB[5] addrB[5]_output_0_0
1 1
.names addrB[6] addrB[6]_output_0_0
1 1
.names addrB[7] addrB[7]_output_0_0
1 1
.names addrB[8] addrB[8]_output_0_0
1 1
.names addrB[9] addrB[9]_output_0_0
1 1
.names dinA[0] dinA[0]_output_0_0
1 1
.names dinA[1] dinA[1]_output_0_0
1 1
.names dinA[2] dinA[2]_output_0_0
1 1
.names dinA[3] dinA[3]_output_0_0
1 1
.names dinA[4] dinA[4]_output_0_0
1 1
.names dinA[5] dinA[5]_output_0_0
1 1
.names dinA[6] dinA[6]_output_0_0
1 1
.names dinA[7] dinA[7]_output_0_0
1 1
.names dinA[8] dinA[8]_output_0_0
1 1
.names dinA[9] dinA[9]_output_0_0
1 1
.names dinA[10] dinA[10]_output_0_0
1 1
.names dinA[11] dinA[11]_output_0_0
1 1
.names dinA[12] dinA[12]_output_0_0
1 1
.names dinA[13] dinA[13]_output_0_0
1 1
.names dinA[14] dinA[14]_output_0_0
1 1
.names dinA[15] dinA[15]_output_0_0
1 1
.names dinA[16] dinA[16]_output_0_0
1 1
.names dinA[17] dinA[17]_output_0_0
1 1
.names dinA[18] dinA[18]_output_0_0
1 1
.names dinA[19] dinA[19]_output_0_0
1 1
.names dinA[20] dinA[20]_output_0_0
1 1
.names dinA[21] dinA[21]_output_0_0
1 1
.names dinA[22] dinA[22]_output_0_0
1 1
.names dinA[23] dinA[23]_output_0_0
1 1
.names dinA[24] dinA[24]_output_0_0
1 1
.names dinA[25] dinA[25]_output_0_0
1 1
.names dinA[26] dinA[26]_output_0_0
1 1
.names dinA[27] dinA[27]_output_0_0
1 1
.names dinA[28] dinA[28]_output_0_0
1 1
.names dinA[29] dinA[29]_output_0_0
1 1
.names dinA[30] dinA[30]_output_0_0
1 1
.names dinA[31] dinA[31]_output_0_0
1 1
.names dinB[0] dinB[0]_output_0_0
1 1
.names dinB[1] dinB[1]_output_0_0
1 1
.names dinB[2] dinB[2]_output_0_0
1 1
.names dinB[3] dinB[3]_output_0_0
1 1
.names dinB[4] dinB[4]_output_0_0
1 1
.names dinB[5] dinB[5]_output_0_0
1 1
.names dinB[6] dinB[6]_output_0_0
1 1
.names dinB[7] dinB[7]_output_0_0
1 1
.names dinB[8] dinB[8]_output_0_0
1 1
.names dinB[9] dinB[9]_output_0_0
1 1
.names dinB[10] dinB[10]_output_0_0
1 1
.names dinB[11] dinB[11]_output_0_0
1 1
.names dinB[12] dinB[12]_output_0_0
1 1
.names dinB[13] dinB[13]_output_0_0
1 1
.names dinB[14] dinB[14]_output_0_0
1 1
.names dinB[15] dinB[15]_output_0_0
1 1
.names dinB[16] dinB[16]_output_0_0
1 1
.names dinB[17] dinB[17]_output_0_0
1 1
.names dinB[18] dinB[18]_output_0_0
1 1
.names dinB[19] dinB[19]_output_0_0
1 1
.names dinB[20] dinB[20]_output_0_0
1 1
.names dinB[21] dinB[21]_output_0_0
1 1
.names dinB[22] dinB[22]_output_0_0
1 1
.names dinB[23] dinB[23]_output_0_0
1 1
.names dinB[24] dinB[24]_output_0_0
1 1
.names dinB[25] dinB[25]_output_0_0
1 1
.names dinB[26] dinB[26]_output_0_0
1 1
.names dinB[27] dinB[27]_output_0_0
1 1
.names dinB[28] dinB[28]_output_0_0
1 1
.names dinB[29] dinB[29]_output_0_0
1 1
.names dinB[30] dinB[30]_output_0_0
1 1
.names dinB[31] dinB[31]_output_0_0
1 1

#Interconnect
.names clk_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_clock_0_0
1 1
.names clk_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_clock_1_0
1 1
.names clk_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_clock_2_0
1 1
.names clk_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_clock_3_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[8]_clock_0_0
1 1
.names weA_output_0_0 lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_input_0_0
1 1
.names weA_output_0_0 dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_input_0_0
1 1
.names weB_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_16_0
1 1
.names weB_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_17_0
1 1
.names weB_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_18_0
1 1
.names weB_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_18_1
1 1
.names weB_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_19_0
1 1
.names weB_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_19_1
1 1
.names weB_output_0_0 dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_input_0_0
1 1
.names weB_output_0_0 lut_$abc$2836$new_new_n223___input_0_0
1 1
.names addrA[0]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_5
1 1
.names addrA[0]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_5
1 1
.names addrA[0]_output_0_0 lut_$abc$2836$new_new_n222___input_0_0
1 1
.names addrA[1]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_6
1 1
.names addrA[1]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_6
1 1
.names addrA[1]_output_0_0 lut_$abc$2836$new_new_n222___input_0_1
1 1
.names addrA[2]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_7
1 1
.names addrA[2]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_7
1 1
.names addrA[2]_output_0_0 lut_$abc$2836$new_new_n221___input_0_0
1 1
.names addrA[3]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_8
1 1
.names addrA[3]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_8
1 1
.names addrA[3]_output_0_0 lut_$abc$2836$new_new_n221___input_0_4
1 1
.names addrA[4]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_9
1 1
.names addrA[4]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_9
1 1
.names addrA[4]_output_0_0 lut_$abc$2836$new_new_n220___input_0_2
1 1
.names addrA[5]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_10
1 1
.names addrA[5]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_10
1 1
.names addrA[5]_output_0_0 lut_$abc$2836$new_new_n220___input_0_3
1 1
.names addrA[6]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_11
1 1
.names addrA[6]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_11
1 1
.names addrA[6]_output_0_0 lut_$abc$2836$new_new_n219___input_0_1
1 1
.names addrA[7]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_12
1 1
.names addrA[7]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_12
1 1
.names addrA[7]_output_0_0 lut_$abc$2836$new_new_n219___input_0_4
1 1
.names addrA[8]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_13
1 1
.names addrA[8]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_13
1 1
.names addrA[8]_output_0_0 lut_$abc$2836$new_new_n223___input_0_1
1 1
.names addrA[9]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_14
1 1
.names addrA[9]_output_0_0 lut_$abc$2836$new_new_n223___input_0_2
1 1
.names addrB[0]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_5
1 1
.names addrB[0]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_5
1 1
.names addrB[0]_output_0_0 lut_$abc$2836$new_new_n222___input_0_3
1 1
.names addrB[1]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_6
1 1
.names addrB[1]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_6
1 1
.names addrB[1]_output_0_0 lut_$abc$2836$new_new_n222___input_0_2
1 1
.names addrB[2]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_7
1 1
.names addrB[2]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_7
1 1
.names addrB[2]_output_0_0 lut_$abc$2836$new_new_n221___input_0_3
1 1
.names addrB[3]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_8
1 1
.names addrB[3]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_8
1 1
.names addrB[3]_output_0_0 lut_$abc$2836$new_new_n221___input_0_2
1 1
.names addrB[4]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_9
1 1
.names addrB[4]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_9
1 1
.names addrB[4]_output_0_0 lut_$abc$2836$new_new_n220___input_0_0
1 1
.names addrB[5]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_10
1 1
.names addrB[5]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_10
1 1
.names addrB[5]_output_0_0 lut_$abc$2836$new_new_n220___input_0_4
1 1
.names addrB[6]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_11
1 1
.names addrB[6]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_11
1 1
.names addrB[6]_output_0_0 lut_$abc$2836$new_new_n219___input_0_0
1 1
.names addrB[7]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_12
1 1
.names addrB[7]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_12
1 1
.names addrB[7]_output_0_0 lut_$abc$2836$new_new_n219___input_0_2
1 1
.names addrB[8]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_13
1 1
.names addrB[8]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_13
1 1
.names addrB[8]_output_0_0 lut_$abc$2836$new_new_n223___input_0_4
1 1
.names addrB[9]_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_14
1 1
.names addrB[9]_output_0_0 lut_$abc$2836$new_new_n223___input_0_3
1 1
.names dinA[0]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[0]_input_0_0
1 1
.names dinA[0]_output_0_0 lut_WDATA_A1[0]_1_input_0_1
1 1
.names dinA[1]_output_0_0 lut_WDATA_A1[1]_1_input_0_1
1 1
.names dinA[1]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[1]_input_0_0
1 1
.names dinA[2]_output_0_0 lut_WDATA_A1[2]_1_input_0_1
1 1
.names dinA[2]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[2]_input_0_0
1 1
.names dinA[3]_output_0_0 lut_WDATA_A1[3]_1_input_0_1
1 1
.names dinA[3]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[3]_input_0_0
1 1
.names dinA[4]_output_0_0 lut_WDATA_A1[4]_1_input_0_1
1 1
.names dinA[4]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[4]_input_0_0
1 1
.names dinA[5]_output_0_0 lut_WDATA_A1[5]_1_input_0_1
1 1
.names dinA[5]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[5]_input_0_0
1 1
.names dinA[6]_output_0_0 lut_WDATA_A1[6]_1_input_0_1
1 1
.names dinA[6]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[6]_input_0_0
1 1
.names dinA[7]_output_0_0 lut_WDATA_A1[7]_1_input_0_4
1 1
.names dinA[7]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[7]_input_0_0
1 1
.names dinA[8]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[8]_input_0_0
1 1
.names dinA[8]_output_0_0 lut_WDATA_A1[8]_1_input_0_2
1 1
.names dinA[9]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[9]_input_0_0
1 1
.names dinA[9]_output_0_0 lut_WDATA_A1[9]_1_input_0_3
1 1
.names dinA[10]_output_0_0 lut_WDATA_A1[10]_1_input_0_2
1 1
.names dinA[10]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[10]_input_0_0
1 1
.names dinA[11]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[11]_input_0_0
1 1
.names dinA[11]_output_0_0 lut_WDATA_A1[11]_1_input_0_2
1 1
.names dinA[12]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[12]_input_0_0
1 1
.names dinA[12]_output_0_0 lut_WDATA_A1[12]_1_input_0_1
1 1
.names dinA[13]_output_0_0 lut_WDATA_A1[13]_1_input_0_2
1 1
.names dinA[13]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[13]_input_0_0
1 1
.names dinA[14]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[14]_input_0_0
1 1
.names dinA[14]_output_0_0 lut_WDATA_A1[14]_1_input_0_2
1 1
.names dinA[15]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[15]_input_0_0
1 1
.names dinA[15]_output_0_0 lut_WDATA_A1[15]_1_input_0_1
1 1
.names dinA[16]_output_0_0 lut_WDATA_A2[0]_1_input_0_2
1 1
.names dinA[16]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[16]_input_0_0
1 1
.names dinA[17]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[17]_input_0_0
1 1
.names dinA[17]_output_0_0 lut_WDATA_A2[1]_1_input_0_2
1 1
.names dinA[18]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[18]_input_0_0
1 1
.names dinA[18]_output_0_0 lut_WDATA_A2[2]_1_input_0_1
1 1
.names dinA[19]_output_0_0 lut_WDATA_A2[3]_1_input_0_2
1 1
.names dinA[19]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[19]_input_0_0
1 1
.names dinA[20]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[20]_input_0_0
1 1
.names dinA[20]_output_0_0 lut_WDATA_A2[4]_1_input_0_2
1 1
.names dinA[21]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[21]_input_0_0
1 1
.names dinA[21]_output_0_0 lut_WDATA_A2[5]_1_input_0_1
1 1
.names dinA[22]_output_0_0 lut_WDATA_A2[6]_1_input_0_2
1 1
.names dinA[22]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[22]_input_0_0
1 1
.names dinA[23]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[23]_input_0_0
1 1
.names dinA[23]_output_0_0 lut_WDATA_A2[7]_1_input_0_2
1 1
.names dinA[24]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[24]_input_0_0
1 1
.names dinA[24]_output_0_0 lut_WDATA_A2[8]_1_input_0_1
1 1
.names dinA[25]_output_0_0 lut_WDATA_A2[9]_1_input_0_2
1 1
.names dinA[25]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[25]_input_0_0
1 1
.names dinA[26]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[26]_input_0_0
1 1
.names dinA[26]_output_0_0 lut_WDATA_A2[10]_1_input_0_2
1 1
.names dinA[27]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[27]_input_0_0
1 1
.names dinA[27]_output_0_0 lut_WDATA_A2[11]_1_input_0_1
1 1
.names dinA[28]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[28]_input_0_0
1 1
.names dinA[28]_output_0_0 lut_WDATA_A2[12]_1_input_0_2
1 1
.names dinA[29]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[29]_input_0_0
1 1
.names dinA[29]_output_0_0 lut_WDATA_A2[13]_1_input_0_0
1 1
.names dinA[30]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[30]_input_0_0
1 1
.names dinA[30]_output_0_0 lut_WDATA_A2[14]_1_input_0_4
1 1
.names dinA[31]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[31]_input_0_0
1 1
.names dinA[31]_output_0_0 lut_WDATA_A2[15]_1_input_0_3
1 1
.names dinB[0]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[0]_input_0_0
1 1
.names dinB[0]_output_0_0 lut_WDATA_B1[0]_1_input_0_2
1 1
.names dinB[1]_output_0_0 lut_WDATA_B1[1]_1_input_0_1
1 1
.names dinB[1]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[1]_input_0_0
1 1
.names dinB[2]_output_0_0 lut_WDATA_B1[2]_1_input_0_3
1 1
.names dinB[2]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[2]_input_0_0
1 1
.names dinB[3]_output_0_0 lut_WDATA_B1[3]_1_input_0_0
1 1
.names dinB[3]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[3]_input_0_0
1 1
.names dinB[4]_output_0_0 lut_WDATA_B1[4]_1_input_0_0
1 1
.names dinB[4]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[4]_input_0_0
1 1
.names dinB[5]_output_0_0 lut_WDATA_B1[5]_1_input_0_4
1 1
.names dinB[5]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[5]_input_0_0
1 1
.names dinB[6]_output_0_0 lut_WDATA_B1[6]_1_input_0_4
1 1
.names dinB[6]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[6]_input_0_0
1 1
.names dinB[7]_output_0_0 lut_WDATA_B1[7]_1_input_0_4
1 1
.names dinB[7]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[7]_input_0_0
1 1
.names dinB[8]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[8]_input_0_0
1 1
.names dinB[8]_output_0_0 lut_WDATA_B1[8]_1_input_0_0
1 1
.names dinB[9]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[9]_input_0_0
1 1
.names dinB[9]_output_0_0 lut_WDATA_B1[9]_1_input_0_2
1 1
.names dinB[10]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[10]_input_0_0
1 1
.names dinB[10]_output_0_0 lut_WDATA_B1[10]_1_input_0_4
1 1
.names dinB[11]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[11]_input_0_0
1 1
.names dinB[11]_output_0_0 lut_WDATA_B1[11]_1_input_0_2
1 1
.names dinB[12]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[12]_input_0_0
1 1
.names dinB[12]_output_0_0 lut_WDATA_B1[12]_1_input_0_1
1 1
.names dinB[13]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[13]_input_0_0
1 1
.names dinB[13]_output_0_0 lut_WDATA_B1[13]_1_input_0_4
1 1
.names dinB[14]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[14]_input_0_0
1 1
.names dinB[14]_output_0_0 lut_WDATA_B1[14]_1_input_0_4
1 1
.names dinB[15]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[15]_input_0_0
1 1
.names dinB[15]_output_0_0 lut_WDATA_B1[15]_1_input_0_2
1 1
.names dinB[16]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[16]_input_0_0
1 1
.names dinB[16]_output_0_0 lut_WDATA_B2[0]_1_input_0_3
1 1
.names dinB[17]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[17]_input_0_0
1 1
.names dinB[17]_output_0_0 lut_WDATA_B2[1]_1_input_0_0
1 1
.names dinB[18]_output_0_0 lut_WDATA_B2[2]_1_input_0_4
1 1
.names dinB[18]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[18]_input_0_0
1 1
.names dinB[19]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[19]_input_0_0
1 1
.names dinB[19]_output_0_0 lut_WDATA_B2[3]_1_input_0_3
1 1
.names dinB[20]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[20]_input_0_0
1 1
.names dinB[20]_output_0_0 lut_WDATA_B2[4]_1_input_0_2
1 1
.names dinB[21]_output_0_0 lut_WDATA_B2[5]_1_input_0_4
1 1
.names dinB[21]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[21]_input_0_0
1 1
.names dinB[22]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[22]_input_0_0
1 1
.names dinB[22]_output_0_0 lut_WDATA_B2[6]_1_input_0_0
1 1
.names dinB[23]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[23]_input_0_0
1 1
.names dinB[23]_output_0_0 lut_WDATA_B2[7]_1_input_0_3
1 1
.names dinB[24]_output_0_0 lut_WDATA_B2[8]_1_input_0_0
1 1
.names dinB[24]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[24]_input_0_0
1 1
.names dinB[25]_output_0_0 lut_WDATA_B2[9]_1_input_0_3
1 1
.names dinB[25]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[25]_input_0_0
1 1
.names dinB[26]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[26]_input_0_0
1 1
.names dinB[26]_output_0_0 lut_WDATA_B2[10]_1_input_0_4
1 1
.names dinB[27]_output_0_0 lut_WDATA_B2[11]_1_input_0_4
1 1
.names dinB[27]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[27]_input_0_0
1 1
.names dinB[28]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[28]_input_0_0
1 1
.names dinB[28]_output_0_0 lut_WDATA_B2[12]_1_input_0_4
1 1
.names dinB[29]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[29]_input_0_0
1 1
.names dinB[29]_output_0_0 lut_WDATA_B2[13]_1_input_0_1
1 1
.names dinB[30]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[30]_input_0_0
1 1
.names dinB[30]_output_0_0 lut_WDATA_B2[14]_1_input_0_1
1 1
.names dinB[31]_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[31]_input_0_0
1 1
.names dinB[31]_output_0_0 lut_WDATA_B2[15]_1_input_0_3
1 1
.names lut_doutA[0]_output_0_0 doutA[0]_input_0_0
1 1
.names lut_doutA[1]_output_0_0 doutA[1]_input_0_0
1 1
.names lut_doutA[2]_output_0_0 doutA[2]_input_0_0
1 1
.names lut_doutA[3]_output_0_0 doutA[3]_input_0_0
1 1
.names lut_doutA[4]_output_0_0 doutA[4]_input_0_0
1 1
.names lut_doutA[5]_output_0_0 doutA[5]_input_0_0
1 1
.names lut_doutA[6]_output_0_0 doutA[6]_input_0_0
1 1
.names lut_doutA[7]_output_0_0 doutA[7]_input_0_0
1 1
.names lut_doutA[8]_output_0_0 doutA[8]_input_0_0
1 1
.names lut_doutA[9]_output_0_0 doutA[9]_input_0_0
1 1
.names lut_doutA[10]_output_0_0 doutA[10]_input_0_0
1 1
.names lut_doutA[11]_output_0_0 doutA[11]_input_0_0
1 1
.names lut_doutA[12]_output_0_0 doutA[12]_input_0_0
1 1
.names lut_doutA[13]_output_0_0 doutA[13]_input_0_0
1 1
.names lut_doutA[14]_output_0_0 doutA[14]_input_0_0
1 1
.names lut_doutA[15]_output_0_0 doutA[15]_input_0_0
1 1
.names lut_doutA[16]_output_0_0 doutA[16]_input_0_0
1 1
.names lut_doutA[17]_output_0_0 doutA[17]_input_0_0
1 1
.names lut_doutA[18]_output_0_0 doutA[18]_input_0_0
1 1
.names lut_doutA[19]_output_0_0 doutA[19]_input_0_0
1 1
.names lut_doutA[20]_output_0_0 doutA[20]_input_0_0
1 1
.names lut_doutA[21]_output_0_0 doutA[21]_input_0_0
1 1
.names lut_doutA[22]_output_0_0 doutA[22]_input_0_0
1 1
.names lut_doutA[23]_output_0_0 doutA[23]_input_0_0
1 1
.names lut_doutA[24]_output_0_0 doutA[24]_input_0_0
1 1
.names lut_doutA[25]_output_0_0 doutA[25]_input_0_0
1 1
.names lut_doutA[26]_output_0_0 doutA[26]_input_0_0
1 1
.names lut_doutA[27]_output_0_0 doutA[27]_input_0_0
1 1
.names lut_doutA[28]_output_0_0 doutA[28]_input_0_0
1 1
.names lut_doutA[29]_output_0_0 doutA[29]_input_0_0
1 1
.names lut_doutA[30]_output_0_0 doutA[30]_input_0_0
1 1
.names lut_doutA[31]_output_0_0 doutA[31]_input_0_0
1 1
.names lut_doutB[0]_output_0_0 doutB[0]_input_0_0
1 1
.names lut_doutB[1]_output_0_0 doutB[1]_input_0_0
1 1
.names lut_doutB[2]_output_0_0 doutB[2]_input_0_0
1 1
.names lut_doutB[3]_output_0_0 doutB[3]_input_0_0
1 1
.names lut_doutB[4]_output_0_0 doutB[4]_input_0_0
1 1
.names lut_doutB[5]_output_0_0 doutB[5]_input_0_0
1 1
.names lut_doutB[6]_output_0_0 doutB[6]_input_0_0
1 1
.names lut_doutB[7]_output_0_0 doutB[7]_input_0_0
1 1
.names lut_doutB[8]_output_0_0 doutB[8]_input_0_0
1 1
.names lut_doutB[9]_output_0_0 doutB[9]_input_0_0
1 1
.names lut_doutB[10]_output_0_0 doutB[10]_input_0_0
1 1
.names lut_doutB[11]_output_0_0 doutB[11]_input_0_0
1 1
.names lut_doutB[12]_output_0_0 doutB[12]_input_0_0
1 1
.names lut_doutB[13]_output_0_0 doutB[13]_input_0_0
1 1
.names lut_doutB[14]_output_0_0 doutB[14]_input_0_0
1 1
.names lut_doutB[15]_output_0_0 doutB[15]_input_0_0
1 1
.names lut_doutB[16]_output_0_0 doutB[16]_input_0_0
1 1
.names lut_doutB[17]_output_0_0 doutB[17]_input_0_0
1 1
.names lut_doutB[18]_output_0_0 doutB[18]_input_0_0
1 1
.names lut_doutB[19]_output_0_0 doutB[19]_input_0_0
1 1
.names lut_doutB[20]_output_0_0 doutB[20]_input_0_0
1 1
.names lut_doutB[21]_output_0_0 doutB[21]_input_0_0
1 1
.names lut_doutB[22]_output_0_0 doutB[22]_input_0_0
1 1
.names lut_doutB[23]_output_0_0 doutB[23]_input_0_0
1 1
.names lut_doutB[24]_output_0_0 doutB[24]_input_0_0
1 1
.names lut_doutB[25]_output_0_0 doutB[25]_input_0_0
1 1
.names lut_doutB[26]_output_0_0 doutB[26]_input_0_0
1 1
.names lut_doutB[27]_output_0_0 doutB[27]_input_0_0
1 1
.names lut_doutB[28]_output_0_0 doutB[28]_input_0_0
1 1
.names lut_doutB[29]_output_0_0 doutB[29]_input_0_0
1 1
.names lut_doutB[30]_output_0_0 doutB[30]_input_0_0
1 1
.names lut_doutB[31]_output_0_0 doutB[31]_input_0_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_2_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_3_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_12_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_13_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_21_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_14_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_15_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[8]_input_2_0
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[17]_1_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[17]_1_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[16]_1_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_A2[17]_1_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_A2[16]_1_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[16]_1_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_A1[17]_1_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_A1[16]_1_input_0_1
1 1
.names lut_$abc$2836$new_new_n219___output_0_0 lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_input_0_3
1 1
.names lut_$abc$2836$new_new_n220___output_0_0 lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_input_0_2
1 1
.names lut_$abc$2836$new_new_n221___output_0_0 lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_input_0_5
1 1
.names lut_$abc$2836$new_new_n222___output_0_0 lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_input_0_4
1 1
.names lut_$abc$2836$new_new_n223___output_0_0 lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_input_0_1
1 1
.names lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_6_0
1 1
.names lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_7_0
1 1
.names lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_8_0
1 1
.names lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_8_1
1 1
.names lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_9_0
1 1
.names lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_9_1
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[29]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[30]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[31]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[28]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[0]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[25]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[27]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[1]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[26]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[2]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[23]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[24]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[22]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[21]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[3]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[19]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[20]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[18]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[4]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[17]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[16]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[14]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[5]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[15]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[13]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[6]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[12]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[10]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[11]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[7]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[8]_input_0_3
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0 lut_doutB[9]_input_0_1
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[0]_output_0_0 lut_doutB[0]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[0]_output_0_0 lut_doutB[0]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[1]_output_0_0 lut_doutB[1]_input_0_1
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[1]_output_0_0 lut_doutB[1]_input_0_3
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[2]_output_0_0 lut_doutB[2]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[2]_output_0_0 lut_doutB[2]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[3]_output_0_0 lut_doutB[3]_input_0_0
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[3]_output_0_0 lut_doutB[3]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[4]_output_0_0 lut_doutB[4]_input_0_1
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[4]_output_0_0 lut_doutB[4]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[5]_output_0_0 lut_doutB[5]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[5]_output_0_0 lut_doutB[5]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[6]_output_0_0 lut_doutB[6]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[6]_output_0_0 lut_doutB[6]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[7]_output_0_0 lut_doutB[7]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[7]_output_0_0 lut_doutB[7]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[8]_output_0_0 lut_doutB[8]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[8]_output_0_0 lut_doutB[8]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[9]_output_0_0 lut_doutB[9]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[9]_output_0_0 lut_doutB[9]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[10]_output_0_0 lut_doutB[10]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[10]_output_0_0 lut_doutB[10]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[11]_output_0_0 lut_doutB[11]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[11]_output_0_0 lut_doutB[11]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[12]_output_0_0 lut_doutB[12]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[12]_output_0_0 lut_doutB[12]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[13]_output_0_0 lut_doutB[13]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[13]_output_0_0 lut_doutB[13]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[14]_output_0_0 lut_doutB[14]_input_0_1
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[14]_output_0_0 lut_doutB[14]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[15]_output_0_0 lut_doutB[15]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[15]_output_0_0 lut_doutB[15]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[16]_output_0_0 lut_doutB[16]_input_0_0
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[16]_output_0_0 lut_doutB[16]_input_0_3
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[17]_output_0_0 lut_doutB[17]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[17]_output_0_0 lut_doutB[17]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[18]_output_0_0 lut_doutB[18]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[18]_output_0_0 lut_doutB[18]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[19]_output_0_0 lut_doutB[19]_input_0_0
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[19]_output_0_0 lut_doutB[19]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[20]_output_0_0 lut_doutB[20]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[20]_output_0_0 lut_doutB[20]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[21]_output_0_0 lut_doutB[21]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[21]_output_0_0 lut_doutB[21]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[22]_output_0_0 lut_doutB[22]_input_0_0
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[22]_output_0_0 lut_doutB[22]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[23]_output_0_0 lut_doutB[23]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[23]_output_0_0 lut_doutB[23]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[24]_output_0_0 lut_doutB[24]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[24]_output_0_0 lut_doutB[24]_input_0_3
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[25]_output_0_0 lut_doutB[25]_input_0_1
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[25]_output_0_0 lut_doutB[25]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[26]_output_0_0 lut_doutB[26]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[26]_output_0_0 lut_doutB[26]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[27]_output_0_0 lut_doutB[27]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[27]_output_0_0 lut_doutB[27]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[28]_output_0_0 lut_doutB[28]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[28]_output_0_0 lut_doutB[28]_input_0_3
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[29]_output_0_0 lut_doutB[29]_input_0_0
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[29]_output_0_0 lut_doutB[29]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[30]_output_0_0 lut_doutB[30]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[30]_output_0_0 lut_doutB[30]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[31]_output_0_0 lut_doutB[31]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[31]_output_0_0 lut_doutB[31]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[0]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[31]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[29]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[30]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[28]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[1]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[26]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[25]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[27]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[2]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[23]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[22]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[24]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[3]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[20]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[19]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[21]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[4]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[17]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[16]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[18]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[5]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[14]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[13]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[15]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[6]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[11]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[10]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[12]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[7]_input_0_3
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[8]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0 lut_doutA[9]_input_0_1
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[0]_output_0_0 lut_doutA[0]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[0]_output_0_0 lut_doutA[0]_input_0_4
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[1]_output_0_0 lut_doutA[1]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[1]_output_0_0 lut_doutA[1]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[2]_output_0_0 lut_doutA[2]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[2]_output_0_0 lut_doutA[2]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[3]_output_0_0 lut_doutA[3]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[3]_output_0_0 lut_doutA[3]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[4]_output_0_0 lut_doutA[4]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[4]_output_0_0 lut_doutA[4]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[5]_output_0_0 lut_doutA[5]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[5]_output_0_0 lut_doutA[5]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[6]_output_0_0 lut_doutA[6]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[6]_output_0_0 lut_doutA[6]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[7]_output_0_0 lut_doutA[7]_input_0_4
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[7]_output_0_0 lut_doutA[7]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[8]_output_0_0 lut_doutA[8]_input_0_2
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[8]_output_0_0 lut_doutA[8]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[9]_output_0_0 lut_doutA[9]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[9]_output_0_0 lut_doutA[9]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[10]_output_0_0 lut_doutA[10]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[10]_output_0_0 lut_doutA[10]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[11]_output_0_0 lut_doutA[11]_input_0_2
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[11]_output_0_0 lut_doutA[11]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[12]_output_0_0 lut_doutA[12]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[12]_output_0_0 lut_doutA[12]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[13]_output_0_0 lut_doutA[13]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[13]_output_0_0 lut_doutA[13]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[14]_output_0_0 lut_doutA[14]_input_0_2
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[14]_output_0_0 lut_doutA[14]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[15]_output_0_0 lut_doutA[15]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[15]_output_0_0 lut_doutA[15]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[16]_output_0_0 lut_doutA[16]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[16]_output_0_0 lut_doutA[16]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[17]_output_0_0 lut_doutA[17]_input_0_2
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[17]_output_0_0 lut_doutA[17]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[18]_output_0_0 lut_doutA[18]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[18]_output_0_0 lut_doutA[18]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[19]_output_0_0 lut_doutA[19]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[19]_output_0_0 lut_doutA[19]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[20]_output_0_0 lut_doutA[20]_input_0_2
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[20]_output_0_0 lut_doutA[20]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[21]_output_0_0 lut_doutA[21]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[21]_output_0_0 lut_doutA[21]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[22]_output_0_0 lut_doutA[22]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[22]_output_0_0 lut_doutA[22]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[23]_output_0_0 lut_doutA[23]_input_0_2
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[23]_output_0_0 lut_doutA[23]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[24]_output_0_0 lut_doutA[24]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[24]_output_0_0 lut_doutA[24]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[25]_output_0_0 lut_doutA[25]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[25]_output_0_0 lut_doutA[25]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[26]_output_0_0 lut_doutA[26]_input_0_2
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[26]_output_0_0 lut_doutA[26]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[27]_output_0_0 lut_doutA[27]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[27]_output_0_0 lut_doutA[27]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[28]_output_0_0 lut_doutA[28]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[28]_output_0_0 lut_doutA[28]_input_0_0
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[29]_output_0_0 lut_doutA[29]_input_0_3
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[29]_output_0_0 lut_doutA[29]_input_0_2
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[30]_output_0_0 lut_doutA[30]_input_0_0
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[30]_output_0_0 lut_doutA[30]_input_0_1
1 1
.names dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[31]_output_0_0 lut_doutA[31]_input_0_0
1 1
.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[31]_output_0_0 lut_doutA[31]_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_10 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[26]_input_0_2
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_7 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[23]_input_0_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_6 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[22]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[20]_input_0_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_0 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[16]_input_0_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_15 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[31]_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_11 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[27]_input_0_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_9 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[25]_input_0_2
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_8 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[24]_input_0_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_7 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[23]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[20]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_0 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[16]_input_0_2
1 1
.names lut_WDATA_B2[17]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_17
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_8 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[24]_input_0_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_1 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[17]_input_0_3
1 1
.names lut_WDATA_B2[16]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_16
1 1
.names lut_WDATA_B2[15]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_15
1 1
.names lut_WDATA_B2[14]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_14
1 1
.names lut_WDATA_B2[12]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_12
1 1
.names lut_WDATA_B2[10]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_10
1 1
.names lut_WDATA_B2[6]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_6
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_14 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[30]_input_0_2
1 1
.names lut_WDATA_B2[5]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_5
1 1
.names lut_WDATA_B2[3]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_3
1 1
.names lut_WDATA_B2[1]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_1
1 1
.names lut_WDATA_A2[17]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_17
1 1
.names lut_WDATA_A2[16]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_16
1 1
.names lut_WDATA_A2[14]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_14
1 1
.names lut_WDATA_A2[10]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_10
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_14 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[30]_input_0_0
1 1
.names lut_WDATA_A2[9]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_9
1 1
.names lut_WDATA_A2[8]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_8
1 1
.names lut_WDATA_A2[6]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_6
1 1
.names lut_WDATA_A2[3]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_12 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[28]_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_5 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[21]_input_0_4
1 1
.names lut_WDATA_A2[2]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_2
1 1
.names lut_WDATA_A2[1]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_1
1 1
.names lut_WDATA_B2[4]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_4
1 1
.names lut_WDATA_A2[0]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_1 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[17]_input_0_1
1 1
.names lut_WDATA_A2[13]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_13
1 1
.names lut_WDATA_A2[12]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_12
1 1
.names lut_WDATA_B2[7]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_7
1 1
.names lut_WDATA_A1[15]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_15
1 1
.names lut_WDATA_A1[14]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_14
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_3 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[19]_input_0_2
1 1
.names lut_WDATA_A1[11]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_11
1 1
.names lut_WDATA_A1[7]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_7
1 1
.names lut_WDATA_B1[3]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_13 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[29]_input_0_0
1 1
.names lut_WDATA_A1[6]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_6
1 1
.names lut_WDATA_A1[3]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_3
1 1
.names lut_WDATA_A1[1]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_3 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[3]_input_0_4
1 1
.names lut_WDATA_A1[0]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_5 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[21]_input_0_3
1 1
.names lut_WDATA_B2[11]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_11
1 1
.names lut_WDATA_A1[10]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_10
1 1
.names lut_WDATA_A1[2]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_2
1 1
.names lut_WDATA_B2[13]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_13
1 1
.names lut_WDATA_A1[17]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_17
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_2 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[18]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_1 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[1]_input_0_4
1 1
.names lut_WDATA_B2[2]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_2
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_9 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[25]_input_0_2
1 1
.names lut_WDATA_A1[4]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_4
1 1
.names lut_WDATA_B1[13]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_13
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_7 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[7]_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_10 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[26]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_0 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[0]_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_14 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[14]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_11 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[27]_input_0_1
1 1
.names lut_WDATA_A2[5]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_5
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_6 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[6]_input_0_3
1 1
.names lut_WDATA_A1[12]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_12
1 1
.names lut_WDATA_B1[0]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_2 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[2]_input_0_3
1 1
.names lut_WDATA_A1[13]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_13
1 1
.names lut_WDATA_B1[9]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_9
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_11 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[11]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_12 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[28]_input_0_3
1 1
.names lut_WDATA_A2[4]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_8 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[8]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_13 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[29]_input_0_3
1 1
.names lut_WDATA_B2[9]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_9
1 1
.names lut_WDATA_A1[9]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_9
1 1
.names lut_WDATA_A2[15]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_15
1 1
.names lut_WDATA_A1[5]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_5
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_15 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[31]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_3_3 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[19]_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_6 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[22]_input_0_2
1 1
.names lut_WDATA_B1[1]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_1
1 1
.names lut_WDATA_B1[2]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_2
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_0 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[0]_input_0_3
1 1
.names lut_WDATA_B1[4]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_4
1 1
.names lut_WDATA_B1[6]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_6
1 1
.names lut_WDATA_B1[5]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_5
1 1
.names lut_WDATA_B1[7]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_7
1 1
.names lut_WDATA_B1[11]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_11
1 1
.names lut_WDATA_B1[17]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_17
1 1
.names lut_WDATA_B2[0]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_0
1 1
.names lut_WDATA_B1[12]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_12
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_12 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[12]_input_0_0
1 1
.names lut_WDATA_B1[15]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_15
1 1
.names lut_WDATA_A1[8]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_8
1 1
.names lut_WDATA_B1[16]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_16
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_1 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[1]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_3 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[3]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_2 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[2]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[4]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_5 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[5]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_9 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[9]_input_0_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_10 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[10]_input_0_2
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_11 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[11]_input_0_3
1 1
.names lut_WDATA_A2[11]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_11
1 1
.names lut_WDATA_A2[7]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_1_7
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_12 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[12]_input_0_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_13 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[13]_input_0_2
1 1
.names lut_WDATA_B1[10]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_10
1 1
.names lut_WDATA_B1[8]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_8
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_0_15 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[15]_input_0_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[4]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_5 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[5]_input_0_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_6 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[6]_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_7 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[7]_input_0_2
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_8 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[8]_input_0_2
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_9 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[9]_input_0_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_10 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[10]_input_0_4
1 1
.names lut_WDATA_A1[16]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_0_16
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_13 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[13]_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_14 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[14]_input_0_2
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_2_15 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[15]_input_0_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_1_output_1_2 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[18]_input_0_4
1 1
.names lut_WDATA_B2[8]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_11_8
1 1
.names lut_WDATA_B1[14]_1_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_1_input_10_14
1 1

#Cell instances
.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_DATA_OUT_B2[10]_1_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_DATA_OUT_B2[10]_1_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_DATA_OUT_B2[10]_1_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_DATA_OUT_B2[10]_1_input_13_13 \
    BE_A1[0]=RS_TDP36K_DATA_OUT_B2[10]_1_input_8_0 \
    BE_A1[1]=RS_TDP36K_DATA_OUT_B2[10]_1_input_8_1 \
    BE_A2[0]=RS_TDP36K_DATA_OUT_B2[10]_1_input_9_0 \
    BE_A2[1]=RS_TDP36K_DATA_OUT_B2[10]_1_input_9_1 \
    BE_B1[0]=RS_TDP36K_DATA_OUT_B2[10]_1_input_18_0 \
    BE_B1[1]=RS_TDP36K_DATA_OUT_B2[10]_1_input_18_1 \
    BE_B2[0]=RS_TDP36K_DATA_OUT_B2[10]_1_input_19_0 \
    BE_B2[1]=RS_TDP36K_DATA_OUT_B2[10]_1_input_19_1 \
    CLK_A1=RS_TDP36K_DATA_OUT_B2[10]_1_clock_0_0 \
    CLK_A2=RS_TDP36K_DATA_OUT_B2[10]_1_clock_1_0 \
    CLK_B1=RS_TDP36K_DATA_OUT_B2[10]_1_clock_2_0 \
    CLK_B2=RS_TDP36K_DATA_OUT_B2[10]_1_clock_3_0 \
    FLUSH1=RS_TDP36K_DATA_OUT_B2[10]_1_input_20_0 \
    FLUSH2=RS_TDP36K_DATA_OUT_B2[10]_1_input_21_0 \
    REN_A1=RS_TDP36K_DATA_OUT_B2[10]_1_input_4_0 \
    REN_A2=RS_TDP36K_DATA_OUT_B2[10]_1_input_5_0 \
    REN_B1=RS_TDP36K_DATA_OUT_B2[10]_1_input_14_0 \
    REN_B2=RS_TDP36K_DATA_OUT_B2[10]_1_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_DATA_OUT_B2[10]_1_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_DATA_OUT_B2[10]_1_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_DATA_OUT_B2[10]_1_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_DATA_OUT_B2[10]_1_input_11_17 \
    WEN_A1=RS_TDP36K_DATA_OUT_B2[10]_1_input_6_0 \
    WEN_A2=RS_TDP36K_DATA_OUT_B2[10]_1_input_7_0 \
    WEN_B1=RS_TDP36K_DATA_OUT_B2[10]_1_input_16_0 \
    WEN_B2=RS_TDP36K_DATA_OUT_B2[10]_1_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_11 \
    RDATA_A1[12]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_12 \
    RDATA_A1[13]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_13 \
    RDATA_A1[14]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_14 \
    RDATA_A1[15]=RS_TDP36K_DATA_OUT_B2[10]_1_output_0_15 \
    RDATA_A1[16]=__vpr__unconn0 \
    RDATA_A1[17]=__vpr__unconn1 \
    RDATA_A2[0]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_13 \
    RDATA_A2[14]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_14 \
    RDATA_A2[15]=RS_TDP36K_DATA_OUT_B2[10]_1_output_1_15 \
    RDATA_A2[16]=__vpr__unconn2 \
    RDATA_A2[17]=__vpr__unconn3 \
    RDATA_B1[0]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_0 \
    RDATA_B1[1]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_1 \
    RDATA_B1[2]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_2 \
    RDATA_B1[3]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_3 \
    RDATA_B1[4]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_4 \
    RDATA_B1[5]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_5 \
    RDATA_B1[6]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_6 \
    RDATA_B1[7]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_7 \
    RDATA_B1[8]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_8 \
    RDATA_B1[9]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_9 \
    RDATA_B1[10]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_10 \
    RDATA_B1[11]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_11 \
    RDATA_B1[12]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_12 \
    RDATA_B1[13]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_13 \
    RDATA_B1[14]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_14 \
    RDATA_B1[15]=RS_TDP36K_DATA_OUT_B2[10]_1_output_2_15 \
    RDATA_B1[16]=__vpr__unconn4 \
    RDATA_B1[17]=__vpr__unconn5 \
    RDATA_B2[0]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_0 \
    RDATA_B2[1]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_1 \
    RDATA_B2[2]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_2 \
    RDATA_B2[3]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_3 \
    RDATA_B2[4]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_4 \
    RDATA_B2[5]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_5 \
    RDATA_B2[6]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_6 \
    RDATA_B2[7]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_7 \
    RDATA_B2[8]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_8 \
    RDATA_B2[9]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_9 \
    RDATA_B2[10]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_10 \
    RDATA_B2[11]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_11 \
    RDATA_B2[12]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_12 \
    RDATA_B2[13]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_13 \
    RDATA_B2[14]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_14 \
    RDATA_B2[15]=RS_TDP36K_DATA_OUT_B2[10]_1_output_3_15 \
    RDATA_B2[16]=__vpr__unconn6 \
    RDATA_B2[17]=__vpr__unconn7
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param MODE_BITS 011011011011000000000000000000000000000000110110110110000000000000000000000000000

.names lut_doutB[29]_input_0_0 lut_doutB[29]_input_0_1 lut_doutB[29]_input_0_2 __vpr__unconn8 __vpr__unconn9 lut_doutB[29]_output_0_0 
01000 1
11000 1
10100 1
11100 1

.names __vpr__unconn10 __vpr__unconn11 __vpr__unconn12 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[29]_input_0_3 __vpr__unconn13 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[29]_output_0_0 
00010 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[29]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[29]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[29]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[29]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[29]_output_0_0

.names lut_doutB[30]_input_0_0 lut_doutB[30]_input_0_1 __vpr__unconn14 lut_doutB[30]_input_0_3 __vpr__unconn15 lut_doutB[30]_output_0_0 
01000 1
10010 1
01010 1
11010 1

.names __vpr__unconn16 __vpr__unconn17 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[30]_input_0_2 __vpr__unconn18 __vpr__unconn19 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[30]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[30]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[30]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[30]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[30]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[30]_output_0_0

.names lut_doutB[31]_input_0_0 __vpr__unconn20 lut_doutB[31]_input_0_2 lut_doutB[31]_input_0_3 __vpr__unconn21 lut_doutB[31]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.names __vpr__unconn22 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[31]_input_0_1 __vpr__unconn23 __vpr__unconn24 __vpr__unconn25 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[31]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[31]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[31]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[31]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[31]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[31]_output_0_0

.names lut_doutB[28]_input_0_0 __vpr__unconn26 __vpr__unconn27 lut_doutB[28]_input_0_3 lut_doutB[28]_input_0_4 lut_doutB[28]_output_0_0 
00010 1
10001 1
00011 1
10011 1

.names __vpr__unconn28 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[28]_input_0_1 __vpr__unconn29 __vpr__unconn30 __vpr__unconn31 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[28]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[28]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[28]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[28]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[28]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[28]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_input_0_0 \
    E=dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_input_2_0 \
    R=dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$49_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[0]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[0]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[0]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[0]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[0]_output_0_0

.names __vpr__unconn32 __vpr__unconn33 __vpr__unconn34 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[0]_input_0_3 __vpr__unconn35 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[0]_output_0_0 
00010 1

.names lut_doutB[0]_input_0_0 __vpr__unconn36 lut_doutB[0]_input_0_2 __vpr__unconn37 lut_doutB[0]_input_0_4 lut_doutB[0]_output_0_0 
00100 1
10001 1
00101 1
10101 1

.names lut_doutB[25]_input_0_0 lut_doutB[25]_input_0_1 __vpr__unconn38 __vpr__unconn39 lut_doutB[25]_input_0_4 lut_doutB[25]_output_0_0 
10000 1
11000 1
01001 1
11001 1

.names __vpr__unconn40 __vpr__unconn41 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[25]_input_0_2 __vpr__unconn42 __vpr__unconn43 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[25]_output_0_0 
00100 1

.names __vpr__unconn44 __vpr__unconn45 __vpr__unconn46 lut_WDATA_B2[9]_1_input_0_3 __vpr__unconn47 lut_WDATA_B2[9]_1_output_0_0 
00010 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[25]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[25]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[25]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[25]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[25]_output_0_0

.names __vpr__unconn48 lut_WDATA_B1[1]_1_input_0_1 __vpr__unconn49 __vpr__unconn50 __vpr__unconn51 lut_WDATA_B1[1]_1_output_0_0 
01000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[1]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[1]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[1]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[1]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[1]_output_0_0

.names lut_doutB[27]_input_0_0 __vpr__unconn52 lut_doutB[27]_input_0_2 __vpr__unconn53 lut_doutB[27]_input_0_4 lut_doutB[27]_output_0_0 
00100 1
10001 1
00101 1
10101 1

.names __vpr__unconn54 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[27]_input_0_1 __vpr__unconn55 __vpr__unconn56 __vpr__unconn57 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[27]_output_0_0 
01000 1

.names __vpr__unconn58 __vpr__unconn59 __vpr__unconn60 __vpr__unconn61 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[1]_input_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[1]_output_0_0 
00001 1

.names lut_doutB[1]_input_0_0 lut_doutB[1]_input_0_1 __vpr__unconn62 lut_doutB[1]_input_0_3 __vpr__unconn63 lut_doutB[1]_output_0_0 
11000 1
00010 1
01010 1
11010 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[26]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[26]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[26]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[26]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[26]_output_0_0

.names __vpr__unconn64 __vpr__unconn65 __vpr__unconn66 __vpr__unconn67 lut_WDATA_B2[10]_1_input_0_4 lut_WDATA_B2[10]_1_output_0_0 
00001 1

.names __vpr__unconn68 __vpr__unconn69 __vpr__unconn70 __vpr__unconn71 lut_WDATA_B2[11]_1_input_0_4 lut_WDATA_B2[11]_1_output_0_0 
00001 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[27]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[27]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[27]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[27]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[27]_output_0_0

.names lut_doutB[26]_input_0_0 __vpr__unconn72 __vpr__unconn73 lut_doutB[26]_input_0_3 lut_doutB[26]_input_0_4 lut_doutB[26]_output_0_0 
10000 1
10010 1
00011 1
10011 1

.names __vpr__unconn74 __vpr__unconn75 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[26]_input_0_2 __vpr__unconn76 __vpr__unconn77 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[26]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[22]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[22]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[22]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[22]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[22]_output_0_0

.names lut_WDATA_B2[6]_1_input_0_0 __vpr__unconn78 __vpr__unconn79 __vpr__unconn80 __vpr__unconn81 lut_WDATA_B2[6]_1_output_0_0 
10000 1

.names __vpr__unconn82 __vpr__unconn83 __vpr__unconn84 lut_WDATA_B1[2]_1_input_0_3 __vpr__unconn85 lut_WDATA_B1[2]_1_output_0_0 
00010 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[2]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[2]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[2]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[2]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[2]_output_0_0

.names __vpr__unconn86 lut_doutB[2]_input_0_1 lut_doutB[2]_input_0_2 __vpr__unconn87 lut_doutB[2]_input_0_4 lut_doutB[2]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.names __vpr__unconn88 __vpr__unconn89 __vpr__unconn90 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[2]_input_0_3 __vpr__unconn91 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[2]_output_0_0 
00010 1

.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[23]_input_0_0 __vpr__unconn92 __vpr__unconn93 __vpr__unconn94 __vpr__unconn95 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[23]_output_0_0 
10000 1

.names __vpr__unconn96 __vpr__unconn97 lut_doutB[23]_input_0_2 lut_doutB[23]_input_0_3 lut_doutB[23]_input_0_4 lut_doutB[23]_output_0_0 
00100 1
00110 1
00011 1
00111 1

.names __vpr__unconn98 __vpr__unconn99 lut_doutB[24]_input_0_2 lut_doutB[24]_input_0_3 lut_doutB[24]_input_0_4 lut_doutB[24]_output_0_0 
00010 1
00101 1
00011 1
00111 1

.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[24]_input_0_0 __vpr__unconn100 __vpr__unconn101 __vpr__unconn102 __vpr__unconn103 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[24]_output_0_0 
10000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[23]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[23]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[23]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[23]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[23]_output_0_0

.names __vpr__unconn104 __vpr__unconn105 __vpr__unconn106 lut_WDATA_B2[7]_1_input_0_3 __vpr__unconn107 lut_WDATA_B2[7]_1_output_0_0 
00010 1

.names lut_WDATA_B2[8]_1_input_0_0 __vpr__unconn108 __vpr__unconn109 __vpr__unconn110 __vpr__unconn111 lut_WDATA_B2[8]_1_output_0_0 
10000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[24]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[24]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[24]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[24]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[24]_output_0_0

.names __vpr__unconn112 __vpr__unconn113 __vpr__unconn114 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[22]_input_0_3 __vpr__unconn115 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[22]_output_0_0 
00010 1

.names lut_doutB[22]_input_0_0 lut_doutB[22]_input_0_1 lut_doutB[22]_input_0_2 __vpr__unconn116 __vpr__unconn117 lut_doutB[22]_output_0_0 
01000 1
11000 1
10100 1
11100 1

.names __vpr__unconn118 __vpr__unconn119 __vpr__unconn120 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[21]_input_0_3 __vpr__unconn121 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[21]_output_0_0 
00010 1

.names lut_doutB[21]_input_0_0 __vpr__unconn122 lut_doutB[21]_input_0_2 __vpr__unconn123 lut_doutB[21]_input_0_4 lut_doutB[21]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names lut_WDATA_B1[3]_1_input_0_0 __vpr__unconn124 __vpr__unconn125 __vpr__unconn126 __vpr__unconn127 lut_WDATA_B1[3]_1_output_0_0 
10000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[3]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[3]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[3]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[3]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[3]_output_0_0

.names lut_doutB[3]_input_0_0 lut_doutB[3]_input_0_1 lut_doutB[3]_input_0_2 __vpr__unconn128 __vpr__unconn129 lut_doutB[3]_output_0_0 
01000 1
11000 1
10100 1
11100 1

.names __vpr__unconn130 __vpr__unconn131 __vpr__unconn132 __vpr__unconn133 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[3]_input_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[3]_output_0_0 
00001 1

.names lut_doutB[19]_input_0_0 __vpr__unconn134 lut_doutB[19]_input_0_2 __vpr__unconn135 lut_doutB[19]_input_0_4 lut_doutB[19]_output_0_0 
00100 1
10100 1
10001 1
10101 1

.names __vpr__unconn136 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[19]_input_0_1 __vpr__unconn137 __vpr__unconn138 __vpr__unconn139 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[19]_output_0_0 
01000 1

.names __vpr__unconn140 lut_doutB[20]_input_0_1 lut_doutB[20]_input_0_2 lut_doutB[20]_input_0_3 __vpr__unconn141 lut_doutB[20]_output_0_0 
01000 1
01010 1
00110 1
01110 1

.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[20]_input_0_0 __vpr__unconn142 __vpr__unconn143 __vpr__unconn144 __vpr__unconn145 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[20]_output_0_0 
10000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[20]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[20]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[20]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[20]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[20]_output_0_0

.names __vpr__unconn146 __vpr__unconn147 lut_WDATA_B2[4]_1_input_0_2 __vpr__unconn148 __vpr__unconn149 lut_WDATA_B2[4]_1_output_0_0 
00100 1

.names __vpr__unconn150 __vpr__unconn151 __vpr__unconn152 __vpr__unconn153 lut_WDATA_B2[5]_1_input_0_4 lut_WDATA_B2[5]_1_output_0_0 
00001 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[21]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[21]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[21]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[21]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[21]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[19]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[19]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[19]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[19]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[19]_output_0_0

.names __vpr__unconn154 __vpr__unconn155 __vpr__unconn156 lut_WDATA_B2[3]_1_input_0_3 __vpr__unconn157 lut_WDATA_B2[3]_1_output_0_0 
00010 1

.names __vpr__unconn158 __vpr__unconn159 __vpr__unconn160 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[18]_input_0_3 __vpr__unconn161 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[18]_output_0_0 
00010 1

.names lut_doutB[18]_input_0_0 __vpr__unconn162 lut_doutB[18]_input_0_2 __vpr__unconn163 lut_doutB[18]_input_0_4 lut_doutB[18]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names lut_WDATA_B1[4]_1_input_0_0 __vpr__unconn164 __vpr__unconn165 __vpr__unconn166 __vpr__unconn167 lut_WDATA_B1[4]_1_output_0_0 
10000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[4]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[4]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[4]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[4]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[4]_output_0_0

.names lut_doutB[4]_input_0_0 lut_doutB[4]_input_0_1 lut_doutB[4]_input_0_2 __vpr__unconn168 __vpr__unconn169 lut_doutB[4]_output_0_0 
10000 1
11000 1
01100 1
11100 1

.names __vpr__unconn170 __vpr__unconn171 __vpr__unconn172 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[4]_input_0_3 __vpr__unconn173 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[4]_output_0_0 
00010 1

.names lut_doutB[17]_input_0_0 __vpr__unconn174 lut_doutB[17]_input_0_2 lut_doutB[17]_input_0_3 __vpr__unconn175 lut_doutB[17]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.names __vpr__unconn176 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[17]_input_0_1 __vpr__unconn177 __vpr__unconn178 __vpr__unconn179 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[17]_output_0_0 
01000 1

.names lut_doutB[16]_input_0_0 __vpr__unconn180 lut_doutB[16]_input_0_2 lut_doutB[16]_input_0_3 __vpr__unconn181 lut_doutB[16]_output_0_0 
10100 1
00010 1
10010 1
10110 1

.names __vpr__unconn182 __vpr__unconn183 __vpr__unconn184 __vpr__unconn185 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[16]_input_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[16]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[17]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[17]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[17]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[17]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[17]_output_0_0

.names lut_WDATA_B2[1]_1_input_0_0 __vpr__unconn186 __vpr__unconn187 __vpr__unconn188 __vpr__unconn189 lut_WDATA_B2[1]_1_output_0_0 
10000 1

.names __vpr__unconn190 __vpr__unconn191 __vpr__unconn192 __vpr__unconn193 lut_WDATA_B2[2]_1_input_0_4 lut_WDATA_B2[2]_1_output_0_0 
00001 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[18]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[18]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[18]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[18]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[18]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[16]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[16]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[16]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[16]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[16]_output_0_0

.names __vpr__unconn194 __vpr__unconn195 __vpr__unconn196 lut_WDATA_B2[0]_1_input_0_3 __vpr__unconn197 lut_WDATA_B2[0]_1_output_0_0 
00010 1

.names __vpr__unconn198 __vpr__unconn199 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[14]_input_0_2 __vpr__unconn200 __vpr__unconn201 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[14]_output_0_0 
00100 1

.names lut_doutB[14]_input_0_0 lut_doutB[14]_input_0_1 __vpr__unconn202 __vpr__unconn203 lut_doutB[14]_input_0_4 lut_doutB[14]_output_0_0 
10000 1
11000 1
01001 1
11001 1

.names __vpr__unconn204 lut_doutB[5]_input_0_1 lut_doutB[5]_input_0_2 __vpr__unconn205 lut_doutB[5]_input_0_4 lut_doutB[5]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[5]_input_0_0 __vpr__unconn206 __vpr__unconn207 __vpr__unconn208 __vpr__unconn209 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[5]_output_0_0 
10000 1

.names lut_doutB[15]_input_0_0 lut_doutB[15]_input_0_1 __vpr__unconn210 lut_doutB[15]_input_0_3 __vpr__unconn211 lut_doutB[15]_output_0_0 
01000 1
10010 1
01010 1
11010 1

.names __vpr__unconn212 __vpr__unconn213 __vpr__unconn214 __vpr__unconn215 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[15]_input_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[15]_output_0_0 
00001 1

.names __vpr__unconn216 __vpr__unconn217 lut_doutB[13]_input_0_2 lut_doutB[13]_input_0_3 lut_doutB[13]_input_0_4 lut_doutB[13]_output_0_0 
00100 1
00110 1
00011 1
00111 1

.names __vpr__unconn218 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[13]_input_0_1 __vpr__unconn219 __vpr__unconn220 __vpr__unconn221 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[13]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[13]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[13]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[13]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[13]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[13]_output_0_0

.names __vpr__unconn222 __vpr__unconn223 __vpr__unconn224 __vpr__unconn225 lut_WDATA_B1[13]_1_input_0_4 lut_WDATA_B1[13]_1_output_0_0 
00001 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[15]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[15]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[15]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[15]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[15]_output_0_0

.names __vpr__unconn226 __vpr__unconn227 lut_WDATA_B1[15]_1_input_0_2 __vpr__unconn228 __vpr__unconn229 lut_WDATA_B1[15]_1_output_0_0 
00100 1

.names __vpr__unconn230 __vpr__unconn231 __vpr__unconn232 __vpr__unconn233 lut_WDATA_B1[5]_1_input_0_4 lut_WDATA_B1[5]_1_output_0_0 
00001 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[5]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[5]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[5]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[5]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[5]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[14]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[14]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[14]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[14]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[14]_output_0_0

.names __vpr__unconn234 __vpr__unconn235 __vpr__unconn236 __vpr__unconn237 lut_WDATA_B1[14]_1_input_0_4 lut_WDATA_B1[14]_1_output_0_0 
00001 1

.names __vpr__unconn238 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[6]_input_0_1 __vpr__unconn239 __vpr__unconn240 __vpr__unconn241 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[6]_output_0_0 
01000 1

.names lut_doutB[6]_input_0_0 __vpr__unconn242 lut_doutB[6]_input_0_2 __vpr__unconn243 lut_doutB[6]_input_0_4 lut_doutB[6]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names __vpr__unconn244 lut_doutB[12]_input_0_1 __vpr__unconn245 lut_doutB[12]_input_0_3 lut_doutB[12]_input_0_4 lut_doutB[12]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[12]_input_0_0 __vpr__unconn246 __vpr__unconn247 __vpr__unconn248 __vpr__unconn249 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[12]_output_0_0 
10000 1

.names __vpr__unconn250 lut_doutB[10]_input_0_1 lut_doutB[10]_input_0_2 lut_doutB[10]_input_0_3 __vpr__unconn251 lut_doutB[10]_output_0_0 
01000 1
01010 1
00110 1
01110 1

.names __vpr__unconn252 __vpr__unconn253 __vpr__unconn254 __vpr__unconn255 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[10]_input_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[10]_output_0_0 
00001 1

.names lut_doutB[11]_input_0_0 __vpr__unconn256 lut_doutB[11]_input_0_2 __vpr__unconn257 lut_doutB[11]_input_0_4 lut_doutB[11]_output_0_0 
00100 1
10001 1
00101 1
10101 1

.names __vpr__unconn258 __vpr__unconn259 __vpr__unconn260 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[11]_input_0_3 __vpr__unconn261 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[11]_output_0_0 
00010 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[10]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[10]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[10]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[10]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[10]_output_0_0

.names __vpr__unconn262 __vpr__unconn263 __vpr__unconn264 __vpr__unconn265 lut_WDATA_B1[10]_1_input_0_4 lut_WDATA_B1[10]_1_output_0_0 
00001 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[12]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[12]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[12]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[12]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[12]_output_0_0

.names __vpr__unconn266 lut_WDATA_B1[12]_1_input_0_1 __vpr__unconn267 __vpr__unconn268 __vpr__unconn269 lut_WDATA_B1[12]_1_output_0_0 
01000 1

.names __vpr__unconn270 __vpr__unconn271 __vpr__unconn272 __vpr__unconn273 lut_WDATA_B1[6]_1_input_0_4 lut_WDATA_B1[6]_1_output_0_0 
00001 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[6]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[6]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[6]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[6]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[6]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[11]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[11]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[11]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[11]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[11]_output_0_0

.names __vpr__unconn274 __vpr__unconn275 lut_WDATA_B1[11]_1_input_0_2 __vpr__unconn276 __vpr__unconn277 lut_WDATA_B1[11]_1_output_0_0 
00100 1

.names lut_doutB[7]_input_0_0 lut_doutB[7]_input_0_1 __vpr__unconn278 __vpr__unconn279 lut_doutB[7]_input_0_4 lut_doutB[7]_output_0_0 
10000 1
10001 1
01001 1
11001 1

.names __vpr__unconn280 __vpr__unconn281 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[7]_input_0_2 __vpr__unconn282 __vpr__unconn283 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[7]_output_0_0 
00100 1

.names __vpr__unconn284 __vpr__unconn285 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[8]_input_0_2 __vpr__unconn286 __vpr__unconn287 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[8]_output_0_0 
00100 1

.names lut_doutB[8]_input_0_0 __vpr__unconn288 __vpr__unconn289 lut_doutB[8]_input_0_3 lut_doutB[8]_input_0_4 lut_doutB[8]_output_0_0 
10000 1
10001 1
00011 1
10011 1

.names __vpr__unconn290 __vpr__unconn291 __vpr__unconn292 __vpr__unconn293 __vpr__unconn294 lut_$false_output_0_0 
----- 0

.names lut_$abc$2836$new_new_n223___input_0_0 lut_$abc$2836$new_new_n223___input_0_1 lut_$abc$2836$new_new_n223___input_0_2 lut_$abc$2836$new_new_n223___input_0_3 lut_$abc$2836$new_new_n223___input_0_4 lut_$abc$2836$new_new_n223___output_0_0 
10000 1
10110 1
11001 1
11111 1

.names __vpr__unconn295 lut_doutB[9]_input_0_1 lut_doutB[9]_input_0_2 lut_doutB[9]_input_0_3 __vpr__unconn296 lut_doutB[9]_output_0_0 
00100 1
01010 1
00110 1
01110 1

.names __vpr__unconn297 __vpr__unconn298 __vpr__unconn299 __vpr__unconn300 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[9]_input_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[9]_output_0_0 
00001 1

.names lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_input_0_0 lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_input_0_1 lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_input_0_2 lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_input_0_3 lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_input_0_4 lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_input_0_5 lut_$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76_output_0_0 
100000 1
101000 1
111000 1
100100 1
110100 1
101100 1
111100 1
100010 1
110010 1
101010 1
111010 1
100110 1
110110 1
101110 1
111110 1
100001 1
110001 1
101001 1
111001 1
100101 1
110101 1
101101 1
111101 1
100011 1
110011 1
101011 1
111011 1
100111 1
110111 1
101111 1
111111 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[9]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[9]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[9]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[9]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[9]_output_0_0

.names __vpr__unconn301 __vpr__unconn302 lut_WDATA_B1[9]_1_input_0_2 __vpr__unconn303 __vpr__unconn304 lut_WDATA_B1[9]_1_output_0_0 
00100 1

.names __vpr__unconn305 __vpr__unconn306 __vpr__unconn307 __vpr__unconn308 lut_WDATA_B1[7]_1_input_0_4 lut_WDATA_B1[7]_1_output_0_0 
00001 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[7]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[7]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[7]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[7]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[7]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[8]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[8]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[8]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[8]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$51[8]_output_0_0

.names lut_WDATA_B1[8]_1_input_0_0 __vpr__unconn309 __vpr__unconn310 __vpr__unconn311 __vpr__unconn312 lut_WDATA_B1[8]_1_output_0_0 
10000 1

.names lut_doutA[0]_input_0_0 __vpr__unconn313 lut_doutA[0]_input_0_2 __vpr__unconn314 lut_doutA[0]_input_0_4 lut_doutA[0]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names __vpr__unconn315 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[0]_input_0_1 __vpr__unconn316 __vpr__unconn317 __vpr__unconn318 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[0]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[30]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[30]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[30]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[30]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[30]_output_0_0

.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[30]_input_0_0 __vpr__unconn319 __vpr__unconn320 __vpr__unconn321 __vpr__unconn322 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[30]_output_0_0 
10000 1

.names __vpr__unconn323 __vpr__unconn324 __vpr__unconn325 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[31]_input_0_3 __vpr__unconn326 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[31]_output_0_0 
00010 1

.names lut_doutA[31]_input_0_0 lut_doutA[31]_input_0_1 lut_doutA[31]_input_0_2 __vpr__unconn327 __vpr__unconn328 lut_doutA[31]_output_0_0 
01000 1
11000 1
10100 1
11100 1

.names __vpr__unconn329 __vpr__unconn330 lut_doutA[29]_input_0_2 lut_doutA[29]_input_0_3 lut_doutA[29]_input_0_4 lut_doutA[29]_output_0_0 
00100 1
00110 1
00011 1
00111 1

.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[29]_input_0_0 __vpr__unconn331 __vpr__unconn332 __vpr__unconn333 __vpr__unconn334 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[29]_output_0_0 
10000 1

.names __vpr__unconn335 __vpr__unconn336 __vpr__unconn337 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[28]_input_0_3 __vpr__unconn338 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[28]_output_0_0 
00010 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[28]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[28]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[28]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[28]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[28]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[29]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[29]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[29]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[29]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[29]_output_0_0

.names lut_doutA[30]_input_0_0 lut_doutA[30]_input_0_1 lut_doutA[30]_input_0_2 __vpr__unconn339 __vpr__unconn340 lut_doutA[30]_output_0_0 
01000 1
11000 1
10100 1
11100 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_input_0_0 \
    E=dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_input_2_0 \
    R=dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:775:handle_rd_port_addr$58_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[0]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[0]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[0]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[0]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[0]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[31]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[31]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[31]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[31]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[31]_output_0_0

.names lut_doutA[28]_input_0_0 __vpr__unconn341 __vpr__unconn342 lut_doutA[28]_input_0_3 lut_doutA[28]_input_0_4 lut_doutA[28]_output_0_0 
10000 1
10010 1
00011 1
10011 1

.names lut_doutA[1]_input_0_0 __vpr__unconn343 lut_doutA[1]_input_0_2 __vpr__unconn344 lut_doutA[1]_input_0_4 lut_doutA[1]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names __vpr__unconn345 __vpr__unconn346 __vpr__unconn347 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[1]_input_0_3 __vpr__unconn348 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[1]_output_0_0 
00010 1

.names __vpr__unconn349 __vpr__unconn350 __vpr__unconn351 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[26]_input_0_3 __vpr__unconn352 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[26]_output_0_0 
00010 1

.names lut_doutA[26]_input_0_0 __vpr__unconn353 lut_doutA[26]_input_0_2 __vpr__unconn354 lut_doutA[26]_input_0_4 lut_doutA[26]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.names __vpr__unconn355 __vpr__unconn356 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[25]_input_0_2 __vpr__unconn357 __vpr__unconn358 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[25]_output_0_0 
00100 1

.names __vpr__unconn359 lut_doutA[25]_input_0_1 __vpr__unconn360 lut_doutA[25]_input_0_3 lut_doutA[25]_input_0_4 lut_doutA[25]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names lut_doutA[27]_input_0_0 __vpr__unconn361 lut_doutA[27]_input_0_2 lut_doutA[27]_input_0_3 __vpr__unconn362 lut_doutA[27]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.names __vpr__unconn363 __vpr__unconn364 __vpr__unconn365 __vpr__unconn366 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[27]_input_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[27]_output_0_0 
00001 1

.names __vpr__unconn367 __vpr__unconn368 lut_WDATA_A2[9]_1_input_0_2 __vpr__unconn369 __vpr__unconn370 lut_WDATA_A2[9]_1_output_0_0 
00100 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[25]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[25]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[25]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[25]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[25]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[27]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[27]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[27]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[27]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[27]_output_0_0

.names __vpr__unconn371 lut_WDATA_A2[11]_1_input_0_1 __vpr__unconn372 __vpr__unconn373 __vpr__unconn374 lut_WDATA_A2[11]_1_output_0_0 
01000 1

.names __vpr__unconn375 lut_WDATA_A1[1]_1_input_0_1 __vpr__unconn376 __vpr__unconn377 __vpr__unconn378 lut_WDATA_A1[1]_1_output_0_0 
01000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[1]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[1]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[1]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[1]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[1]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[26]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[26]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[26]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[26]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[26]_output_0_0

.names __vpr__unconn379 __vpr__unconn380 lut_WDATA_A2[10]_1_input_0_2 __vpr__unconn381 __vpr__unconn382 lut_WDATA_A2[10]_1_output_0_0 
00100 1

.names lut_doutA[2]_input_0_0 __vpr__unconn383 lut_doutA[2]_input_0_2 __vpr__unconn384 lut_doutA[2]_input_0_4 lut_doutA[2]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names __vpr__unconn385 __vpr__unconn386 __vpr__unconn387 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[2]_input_0_3 __vpr__unconn388 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[2]_output_0_0 
00010 1

.names __vpr__unconn389 __vpr__unconn390 __vpr__unconn391 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[23]_input_0_3 __vpr__unconn392 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[23]_output_0_0 
00010 1

.names lut_doutA[23]_input_0_0 __vpr__unconn393 lut_doutA[23]_input_0_2 __vpr__unconn394 lut_doutA[23]_input_0_4 lut_doutA[23]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.names __vpr__unconn395 __vpr__unconn396 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[22]_input_0_2 __vpr__unconn397 __vpr__unconn398 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[22]_output_0_0 
00100 1

.names __vpr__unconn399 lut_doutA[22]_input_0_1 __vpr__unconn400 lut_doutA[22]_input_0_3 lut_doutA[22]_input_0_4 lut_doutA[22]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names lut_doutA[24]_input_0_0 __vpr__unconn401 lut_doutA[24]_input_0_2 lut_doutA[24]_input_0_3 __vpr__unconn402 lut_doutA[24]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.names __vpr__unconn403 __vpr__unconn404 __vpr__unconn405 __vpr__unconn406 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[24]_input_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[24]_output_0_0 
00001 1

.names __vpr__unconn407 __vpr__unconn408 lut_WDATA_A2[6]_1_input_0_2 __vpr__unconn409 __vpr__unconn410 lut_WDATA_A2[6]_1_output_0_0 
00100 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[22]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[22]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[22]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[22]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[22]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[24]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[24]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[24]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[24]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[24]_output_0_0

.names __vpr__unconn411 lut_WDATA_A2[8]_1_input_0_1 __vpr__unconn412 __vpr__unconn413 __vpr__unconn414 lut_WDATA_A2[8]_1_output_0_0 
01000 1

.names __vpr__unconn415 lut_WDATA_A1[2]_1_input_0_1 __vpr__unconn416 __vpr__unconn417 __vpr__unconn418 lut_WDATA_A1[2]_1_output_0_0 
01000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[2]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[2]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[2]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[2]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[2]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[23]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[23]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[23]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[23]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[23]_output_0_0

.names __vpr__unconn419 __vpr__unconn420 lut_WDATA_A2[7]_1_input_0_2 __vpr__unconn421 __vpr__unconn422 lut_WDATA_A2[7]_1_output_0_0 
00100 1

.names lut_doutA[3]_input_0_0 __vpr__unconn423 lut_doutA[3]_input_0_2 __vpr__unconn424 lut_doutA[3]_input_0_4 lut_doutA[3]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names __vpr__unconn425 __vpr__unconn426 __vpr__unconn427 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[3]_input_0_3 __vpr__unconn428 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[3]_output_0_0 
00010 1

.names __vpr__unconn429 __vpr__unconn430 __vpr__unconn431 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[20]_input_0_3 __vpr__unconn432 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[20]_output_0_0 
00010 1

.names lut_doutA[20]_input_0_0 __vpr__unconn433 lut_doutA[20]_input_0_2 __vpr__unconn434 lut_doutA[20]_input_0_4 lut_doutA[20]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.names __vpr__unconn435 __vpr__unconn436 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[19]_input_0_2 __vpr__unconn437 __vpr__unconn438 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[19]_output_0_0 
00100 1

.names __vpr__unconn439 lut_doutA[19]_input_0_1 __vpr__unconn440 lut_doutA[19]_input_0_3 lut_doutA[19]_input_0_4 lut_doutA[19]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names lut_doutA[21]_input_0_0 __vpr__unconn441 lut_doutA[21]_input_0_2 lut_doutA[21]_input_0_3 __vpr__unconn442 lut_doutA[21]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.names __vpr__unconn443 __vpr__unconn444 __vpr__unconn445 __vpr__unconn446 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[21]_input_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[21]_output_0_0 
00001 1

.names __vpr__unconn447 __vpr__unconn448 lut_WDATA_A2[3]_1_input_0_2 __vpr__unconn449 __vpr__unconn450 lut_WDATA_A2[3]_1_output_0_0 
00100 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[19]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[19]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[19]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[19]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[19]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[21]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[21]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[21]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[21]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[21]_output_0_0

.names __vpr__unconn451 lut_WDATA_A2[5]_1_input_0_1 __vpr__unconn452 __vpr__unconn453 __vpr__unconn454 lut_WDATA_A2[5]_1_output_0_0 
01000 1

.names __vpr__unconn455 lut_WDATA_A1[3]_1_input_0_1 __vpr__unconn456 __vpr__unconn457 __vpr__unconn458 lut_WDATA_A1[3]_1_output_0_0 
01000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[3]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[3]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[3]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[3]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[3]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[20]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[20]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[20]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[20]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[20]_output_0_0

.names __vpr__unconn459 __vpr__unconn460 lut_WDATA_A2[4]_1_input_0_2 __vpr__unconn461 __vpr__unconn462 lut_WDATA_A2[4]_1_output_0_0 
00100 1

.names lut_doutA[4]_input_0_0 __vpr__unconn463 lut_doutA[4]_input_0_2 __vpr__unconn464 lut_doutA[4]_input_0_4 lut_doutA[4]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names __vpr__unconn465 __vpr__unconn466 __vpr__unconn467 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[4]_input_0_3 __vpr__unconn468 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[4]_output_0_0 
00010 1

.names __vpr__unconn469 __vpr__unconn470 __vpr__unconn471 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[17]_input_0_3 __vpr__unconn472 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[17]_output_0_0 
00010 1

.names lut_doutA[17]_input_0_0 __vpr__unconn473 lut_doutA[17]_input_0_2 __vpr__unconn474 lut_doutA[17]_input_0_4 lut_doutA[17]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.names __vpr__unconn475 __vpr__unconn476 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[16]_input_0_2 __vpr__unconn477 __vpr__unconn478 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[16]_output_0_0 
00100 1

.names __vpr__unconn479 lut_doutA[16]_input_0_1 __vpr__unconn480 lut_doutA[16]_input_0_3 lut_doutA[16]_input_0_4 lut_doutA[16]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names lut_doutA[18]_input_0_0 __vpr__unconn481 lut_doutA[18]_input_0_2 lut_doutA[18]_input_0_3 __vpr__unconn482 lut_doutA[18]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.names __vpr__unconn483 __vpr__unconn484 __vpr__unconn485 __vpr__unconn486 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[18]_input_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[18]_output_0_0 
00001 1

.names __vpr__unconn487 __vpr__unconn488 lut_WDATA_A2[0]_1_input_0_2 __vpr__unconn489 __vpr__unconn490 lut_WDATA_A2[0]_1_output_0_0 
00100 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[16]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[16]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[16]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[16]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[16]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[18]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[18]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[18]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[18]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[18]_output_0_0

.names __vpr__unconn491 lut_WDATA_A2[2]_1_input_0_1 __vpr__unconn492 __vpr__unconn493 __vpr__unconn494 lut_WDATA_A2[2]_1_output_0_0 
01000 1

.names __vpr__unconn495 lut_WDATA_A1[4]_1_input_0_1 __vpr__unconn496 __vpr__unconn497 __vpr__unconn498 lut_WDATA_A1[4]_1_output_0_0 
01000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[4]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[4]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[4]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[4]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[4]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[17]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[17]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[17]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[17]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[17]_output_0_0

.names __vpr__unconn499 __vpr__unconn500 lut_WDATA_A2[1]_1_input_0_2 __vpr__unconn501 __vpr__unconn502 lut_WDATA_A2[1]_1_output_0_0 
00100 1

.names lut_doutA[5]_input_0_0 __vpr__unconn503 lut_doutA[5]_input_0_2 __vpr__unconn504 lut_doutA[5]_input_0_4 lut_doutA[5]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names __vpr__unconn505 __vpr__unconn506 __vpr__unconn507 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[5]_input_0_3 __vpr__unconn508 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[5]_output_0_0 
00010 1

.names __vpr__unconn509 __vpr__unconn510 __vpr__unconn511 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[14]_input_0_3 __vpr__unconn512 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[14]_output_0_0 
00010 1

.names lut_doutA[14]_input_0_0 __vpr__unconn513 lut_doutA[14]_input_0_2 __vpr__unconn514 lut_doutA[14]_input_0_4 lut_doutA[14]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.names __vpr__unconn515 __vpr__unconn516 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[13]_input_0_2 __vpr__unconn517 __vpr__unconn518 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[13]_output_0_0 
00100 1

.names __vpr__unconn519 lut_doutA[13]_input_0_1 __vpr__unconn520 lut_doutA[13]_input_0_3 lut_doutA[13]_input_0_4 lut_doutA[13]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names lut_doutA[15]_input_0_0 __vpr__unconn521 lut_doutA[15]_input_0_2 lut_doutA[15]_input_0_3 __vpr__unconn522 lut_doutA[15]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.names __vpr__unconn523 __vpr__unconn524 __vpr__unconn525 __vpr__unconn526 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[15]_input_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[15]_output_0_0 
00001 1

.names __vpr__unconn527 __vpr__unconn528 lut_WDATA_A1[13]_1_input_0_2 __vpr__unconn529 __vpr__unconn530 lut_WDATA_A1[13]_1_output_0_0 
00100 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[13]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[13]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[13]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[13]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[13]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[15]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[15]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[15]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[15]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[15]_output_0_0

.names __vpr__unconn531 lut_WDATA_A1[15]_1_input_0_1 __vpr__unconn532 __vpr__unconn533 __vpr__unconn534 lut_WDATA_A1[15]_1_output_0_0 
01000 1

.names __vpr__unconn535 lut_WDATA_A1[5]_1_input_0_1 __vpr__unconn536 __vpr__unconn537 __vpr__unconn538 lut_WDATA_A1[5]_1_output_0_0 
01000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[5]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[5]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[5]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[5]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[5]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[14]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[14]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[14]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[14]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[14]_output_0_0

.names __vpr__unconn539 __vpr__unconn540 lut_WDATA_A1[14]_1_input_0_2 __vpr__unconn541 __vpr__unconn542 lut_WDATA_A1[14]_1_output_0_0 
00100 1

.names lut_doutA[6]_input_0_0 __vpr__unconn543 lut_doutA[6]_input_0_2 __vpr__unconn544 lut_doutA[6]_input_0_4 lut_doutA[6]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names __vpr__unconn545 __vpr__unconn546 __vpr__unconn547 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[6]_input_0_3 __vpr__unconn548 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[6]_output_0_0 
00010 1

.names __vpr__unconn549 __vpr__unconn550 __vpr__unconn551 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[11]_input_0_3 __vpr__unconn552 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[11]_output_0_0 
00010 1

.names lut_doutA[11]_input_0_0 __vpr__unconn553 lut_doutA[11]_input_0_2 __vpr__unconn554 lut_doutA[11]_input_0_4 lut_doutA[11]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.names __vpr__unconn555 __vpr__unconn556 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[10]_input_0_2 __vpr__unconn557 __vpr__unconn558 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[10]_output_0_0 
00100 1

.names __vpr__unconn559 lut_doutA[10]_input_0_1 __vpr__unconn560 lut_doutA[10]_input_0_3 lut_doutA[10]_input_0_4 lut_doutA[10]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names lut_doutA[12]_input_0_0 __vpr__unconn561 lut_doutA[12]_input_0_2 lut_doutA[12]_input_0_3 __vpr__unconn562 lut_doutA[12]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.names __vpr__unconn563 __vpr__unconn564 __vpr__unconn565 __vpr__unconn566 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[12]_input_0_4 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[12]_output_0_0 
00001 1

.names __vpr__unconn567 __vpr__unconn568 lut_WDATA_A1[10]_1_input_0_2 __vpr__unconn569 __vpr__unconn570 lut_WDATA_A1[10]_1_output_0_0 
00100 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[10]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[10]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[10]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[10]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[10]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[12]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[12]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[12]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[12]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[12]_output_0_0

.names __vpr__unconn571 lut_WDATA_A1[12]_1_input_0_1 __vpr__unconn572 __vpr__unconn573 __vpr__unconn574 lut_WDATA_A1[12]_1_output_0_0 
01000 1

.names __vpr__unconn575 lut_WDATA_A1[6]_1_input_0_1 __vpr__unconn576 __vpr__unconn577 __vpr__unconn578 lut_WDATA_A1[6]_1_output_0_0 
01000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[6]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[6]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[6]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[6]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[6]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[11]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[11]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[11]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[11]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[11]_output_0_0

.names __vpr__unconn579 __vpr__unconn580 lut_WDATA_A1[11]_1_input_0_2 __vpr__unconn581 __vpr__unconn582 lut_WDATA_A1[11]_1_output_0_0 
00100 1

.names lut_doutA[7]_input_0_0 __vpr__unconn583 __vpr__unconn584 lut_doutA[7]_input_0_3 lut_doutA[7]_input_0_4 lut_doutA[7]_output_0_0 
10000 1
10001 1
00011 1
10011 1

.names __vpr__unconn585 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[7]_input_0_1 __vpr__unconn586 __vpr__unconn587 __vpr__unconn588 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[7]_output_0_0 
01000 1

.names __vpr__unconn589 __vpr__unconn590 __vpr__unconn591 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[8]_input_0_3 __vpr__unconn592 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[8]_output_0_0 
00010 1

.names lut_doutA[8]_input_0_0 lut_doutA[8]_input_0_1 lut_doutA[8]_input_0_2 __vpr__unconn593 __vpr__unconn594 lut_doutA[8]_output_0_0 
10000 1
10100 1
01100 1
11100 1

.names __vpr__unconn595 __vpr__unconn596 __vpr__unconn597 __vpr__unconn598 lut_WDATA_B2[12]_1_input_0_4 lut_WDATA_B2[12]_1_output_0_0 
00001 1

.names lut_$abc$2836$new_new_n222___input_0_0 lut_$abc$2836$new_new_n222___input_0_1 lut_$abc$2836$new_new_n222___input_0_2 lut_$abc$2836$new_new_n222___input_0_3 __vpr__unconn599 lut_$abc$2836$new_new_n222___output_0_0 
10000 1
01000 1
11000 1
00100 1
10100 1
11100 1
00010 1
01010 1
11010 1
00110 1
10110 1
01110 1

.names __vpr__unconn600 lut_doutA[9]_input_0_1 lut_doutA[9]_input_0_2 lut_doutA[9]_input_0_3 __vpr__unconn601 lut_doutA[9]_output_0_0 
00100 1
01010 1
00110 1
01110 1

.names lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[9]_input_0_0 __vpr__unconn602 __vpr__unconn603 __vpr__unconn604 __vpr__unconn605 lut_$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[9]_output_0_0 
10000 1

.names lut_$abc$2836$new_new_n221___input_0_0 __vpr__unconn606 lut_$abc$2836$new_new_n221___input_0_2 lut_$abc$2836$new_new_n221___input_0_3 lut_$abc$2836$new_new_n221___input_0_4 lut_$abc$2836$new_new_n221___output_0_0 
10000 1
00100 1
10100 1
00010 1
00110 1
10110 1
00001 1
10001 1
10101 1
00011 1
10011 1
00111 1

.names __vpr__unconn607 lut_WDATA_B2[13]_1_input_0_1 __vpr__unconn608 __vpr__unconn609 __vpr__unconn610 lut_WDATA_B2[13]_1_output_0_0 
01000 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[9]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[9]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[9]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[9]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[9]_output_0_0

.names __vpr__unconn611 __vpr__unconn612 __vpr__unconn613 lut_WDATA_A1[9]_1_input_0_3 __vpr__unconn614 lut_WDATA_A1[9]_1_output_0_0 
00010 1

.names __vpr__unconn615 __vpr__unconn616 __vpr__unconn617 __vpr__unconn618 lut_WDATA_A1[7]_1_input_0_4 lut_WDATA_A1[7]_1_output_0_0 
00001 1

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[7]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[7]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[7]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[7]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[7]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[8]_clock_0_0 \
    D=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[8]_input_0_0 \
    E=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[8]_input_2_0 \
    R=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[8]_input_1_0 \
    Q=dffre_$auto$memory_dff.cc:777:handle_rd_port_addr$60[8]_output_0_0

.names __vpr__unconn619 __vpr__unconn620 lut_WDATA_A1[8]_1_input_0_2 __vpr__unconn621 __vpr__unconn622 lut_WDATA_A1[8]_1_output_0_0 
00100 1

.names lut_$abc$2836$new_new_n220___input_0_0 __vpr__unconn623 lut_$abc$2836$new_new_n220___input_0_2 lut_$abc$2836$new_new_n220___input_0_3 lut_$abc$2836$new_new_n220___input_0_4 lut_$abc$2836$new_new_n220___output_0_0 
10000 1
00100 1
00010 1
10010 1
00110 1
10110 1
00001 1
10001 1
00101 1
10101 1
10011 1
00111 1

.names __vpr__unconn624 lut_WDATA_B2[14]_1_input_0_1 __vpr__unconn625 __vpr__unconn626 __vpr__unconn627 lut_WDATA_B2[14]_1_output_0_0 
01000 1

.names __vpr__unconn628 lut_WDATA_B2[17]_1_input_0_1 __vpr__unconn629 __vpr__unconn630 __vpr__unconn631 lut_WDATA_B2[17]_1_output_0_0 
01000 1

.names __vpr__unconn632 __vpr__unconn633 __vpr__unconn634 __vpr__unconn635 __vpr__unconn636 lut_$undef_output_0_0 
----- 0

.names __vpr__unconn637 lut_WDATA_B1[17]_1_input_0_1 __vpr__unconn638 __vpr__unconn639 __vpr__unconn640 lut_WDATA_B1[17]_1_output_0_0 
01000 1

.names __vpr__unconn641 lut_WDATA_B1[16]_1_input_0_1 __vpr__unconn642 __vpr__unconn643 __vpr__unconn644 lut_WDATA_B1[16]_1_output_0_0 
01000 1

.names lut_$abc$2836$new_new_n219___input_0_0 lut_$abc$2836$new_new_n219___input_0_1 lut_$abc$2836$new_new_n219___input_0_2 __vpr__unconn645 lut_$abc$2836$new_new_n219___input_0_4 lut_$abc$2836$new_new_n219___output_0_0 
10000 1
01000 1
00100 1
10100 1
01100 1
11100 1
00001 1
10001 1
01001 1
11001 1
10101 1
01101 1

.names __vpr__unconn646 __vpr__unconn647 __vpr__unconn648 lut_WDATA_B2[15]_1_input_0_3 __vpr__unconn649 lut_WDATA_B2[15]_1_output_0_0 
00010 1

.names __vpr__unconn650 __vpr__unconn651 lut_WDATA_A2[12]_1_input_0_2 __vpr__unconn652 __vpr__unconn653 lut_WDATA_A2[12]_1_output_0_0 
00100 1

.names lut_WDATA_A2[13]_1_input_0_0 __vpr__unconn654 __vpr__unconn655 __vpr__unconn656 __vpr__unconn657 lut_WDATA_A2[13]_1_output_0_0 
10000 1

.names __vpr__unconn658 lut_WDATA_A2[17]_1_input_0_1 __vpr__unconn659 __vpr__unconn660 __vpr__unconn661 lut_WDATA_A2[17]_1_output_0_0 
01000 1

.names __vpr__unconn662 lut_WDATA_A2[16]_1_input_0_1 __vpr__unconn663 __vpr__unconn664 __vpr__unconn665 lut_WDATA_A2[16]_1_output_0_0 
01000 1

.names __vpr__unconn666 __vpr__unconn667 lut_WDATA_B1[0]_1_input_0_2 __vpr__unconn668 __vpr__unconn669 lut_WDATA_B1[0]_1_output_0_0 
00100 1

.names __vpr__unconn670 lut_WDATA_B2[16]_1_input_0_1 __vpr__unconn671 __vpr__unconn672 __vpr__unconn673 lut_WDATA_B2[16]_1_output_0_0 
01000 1

.names __vpr__unconn674 lut_WDATA_A1[17]_1_input_0_1 __vpr__unconn675 __vpr__unconn676 __vpr__unconn677 lut_WDATA_A1[17]_1_output_0_0 
01000 1

.names __vpr__unconn678 lut_WDATA_A1[16]_1_input_0_1 __vpr__unconn679 __vpr__unconn680 __vpr__unconn681 lut_WDATA_A1[16]_1_output_0_0 
01000 1

.names __vpr__unconn682 __vpr__unconn683 __vpr__unconn684 lut_WDATA_A2[15]_1_input_0_3 __vpr__unconn685 lut_WDATA_A2[15]_1_output_0_0 
00010 1

.names __vpr__unconn686 __vpr__unconn687 __vpr__unconn688 __vpr__unconn689 lut_WDATA_A2[14]_1_input_0_4 lut_WDATA_A2[14]_1_output_0_0 
00001 1

.names __vpr__unconn690 __vpr__unconn691 __vpr__unconn692 __vpr__unconn693 __vpr__unconn694 lut_$true_output_0_0 
00000 1

.names __vpr__unconn695 lut_WDATA_A1[0]_1_input_0_1 __vpr__unconn696 __vpr__unconn697 __vpr__unconn698 lut_WDATA_A1[0]_1_output_0_0 
01000 1


.end
