
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000477c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040477c  0040477c  0001477c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00404784  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000194  204009b8  0040513c  000209b8  2**2
                  ALLOC
  4 .stack        00002004  20400b4c  004052d0  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402b50  004072d4  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018b38  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000345a  00000000  00000000  00039577  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005454  00000000  00000000  0003c9d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b70  00000000  00000000  00041e25  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000bc8  00000000  00000000  00042995  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001ff4a  00000000  00000000  0004355d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d217  00000000  00000000  000634a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c71f  00000000  00000000  000706be  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002548  00000000  00000000  000fcde0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 2b 40 20 a9 12 40 00 a7 12 40 00 a7 12 40 00     P+@ ..@...@...@.
  400010:	a7 12 40 00 a7 12 40 00 a7 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	a7 12 40 00 a7 12 40 00 00 00 00 00 a7 12 40 00     ..@...@.......@.
  40003c:	a7 12 40 00 a7 12 40 00 a7 12 40 00 a7 12 40 00     ..@...@...@...@.
  40004c:	a7 12 40 00 a7 12 40 00 a7 12 40 00 a7 12 40 00     ..@...@...@...@.
  40005c:	a7 12 40 00 a7 12 40 00 00 00 00 00 d5 0c 40 00     ..@...@.......@.
  40006c:	e9 0c 40 00 fd 0c 40 00 a7 12 40 00 a7 12 40 00     ..@...@...@...@.
  40007c:	a7 12 40 00 11 0d 40 00 25 0d 40 00 a7 12 40 00     ..@...@.%.@...@.
  40008c:	a7 12 40 00 a7 12 40 00 a7 12 40 00 a7 12 40 00     ..@...@...@...@.
  40009c:	a7 12 40 00 2d 04 40 00 a7 12 40 00 a7 12 40 00     ..@.-.@...@...@.
  4000ac:	a7 12 40 00 a7 12 40 00 f1 0b 40 00 a7 12 40 00     ..@...@...@...@.
  4000bc:	a7 12 40 00 a7 12 40 00 a7 12 40 00 a7 12 40 00     ..@...@...@...@.
  4000cc:	a7 12 40 00 00 00 00 00 a7 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	a7 12 40 00 05 0c 40 00 a7 12 40 00 a7 12 40 00     ..@...@...@...@.
  4000ec:	a7 12 40 00 a7 12 40 00 a7 12 40 00 a7 12 40 00     ..@...@...@...@.
  4000fc:	a7 12 40 00 a7 12 40 00 a7 12 40 00 a7 12 40 00     ..@...@...@...@.
  40010c:	a7 12 40 00 a7 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 a7 12 40 00 a7 12 40 00 a7 12 40 00     ......@...@...@.
  40012c:	a7 12 40 00 a7 12 40 00 00 00 00 00 a7 12 40 00     ..@...@.......@.
  40013c:	a7 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	00404784 	.word	0x00404784

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00404784 	.word	0x00404784
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	00404784 	.word	0x00404784
  4001a8:	00000000 	.word	0x00000000

004001ac <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4001ac:	4b04      	ldr	r3, [pc, #16]	; (4001c0 <AFEC_Temp_callback+0x14>)
  4001ae:	220b      	movs	r2, #11
  4001b0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001b2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <AFEC_Temp_callback+0x18>)
  4001b6:	601a      	str	r2, [r3, #0]
	g_is_conversion_done = true;
  4001b8:	2201      	movs	r2, #1
  4001ba:	4b03      	ldr	r3, [pc, #12]	; (4001c8 <AFEC_Temp_callback+0x1c>)
  4001bc:	701a      	strb	r2, [r3, #0]
  4001be:	4770      	bx	lr
  4001c0:	4003c000 	.word	0x4003c000
  4001c4:	204009d8 	.word	0x204009d8
  4001c8:	204009d4 	.word	0x204009d4

004001cc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001ce:	b083      	sub	sp, #12
  4001d0:	4605      	mov	r5, r0
  4001d2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001d4:	2300      	movs	r3, #0
  4001d6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001d8:	4b2a      	ldr	r3, [pc, #168]	; (400284 <usart_serial_getchar+0xb8>)
  4001da:	4298      	cmp	r0, r3
  4001dc:	d013      	beq.n	400206 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001de:	4b2a      	ldr	r3, [pc, #168]	; (400288 <usart_serial_getchar+0xbc>)
  4001e0:	4298      	cmp	r0, r3
  4001e2:	d018      	beq.n	400216 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001e4:	4b29      	ldr	r3, [pc, #164]	; (40028c <usart_serial_getchar+0xc0>)
  4001e6:	4298      	cmp	r0, r3
  4001e8:	d01d      	beq.n	400226 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4001ea:	4b29      	ldr	r3, [pc, #164]	; (400290 <usart_serial_getchar+0xc4>)
  4001ec:	429d      	cmp	r5, r3
  4001ee:	d022      	beq.n	400236 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4001f0:	4b28      	ldr	r3, [pc, #160]	; (400294 <usart_serial_getchar+0xc8>)
  4001f2:	429d      	cmp	r5, r3
  4001f4:	d027      	beq.n	400246 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4001f6:	4b28      	ldr	r3, [pc, #160]	; (400298 <usart_serial_getchar+0xcc>)
  4001f8:	429d      	cmp	r5, r3
  4001fa:	d02e      	beq.n	40025a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4001fc:	4b27      	ldr	r3, [pc, #156]	; (40029c <usart_serial_getchar+0xd0>)
  4001fe:	429d      	cmp	r5, r3
  400200:	d035      	beq.n	40026e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400202:	b003      	add	sp, #12
  400204:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400206:	461f      	mov	r7, r3
  400208:	4e25      	ldr	r6, [pc, #148]	; (4002a0 <usart_serial_getchar+0xd4>)
  40020a:	4621      	mov	r1, r4
  40020c:	4638      	mov	r0, r7
  40020e:	47b0      	blx	r6
  400210:	2800      	cmp	r0, #0
  400212:	d1fa      	bne.n	40020a <usart_serial_getchar+0x3e>
  400214:	e7e9      	b.n	4001ea <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400216:	461f      	mov	r7, r3
  400218:	4e21      	ldr	r6, [pc, #132]	; (4002a0 <usart_serial_getchar+0xd4>)
  40021a:	4621      	mov	r1, r4
  40021c:	4638      	mov	r0, r7
  40021e:	47b0      	blx	r6
  400220:	2800      	cmp	r0, #0
  400222:	d1fa      	bne.n	40021a <usart_serial_getchar+0x4e>
  400224:	e7e4      	b.n	4001f0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400226:	461f      	mov	r7, r3
  400228:	4e1d      	ldr	r6, [pc, #116]	; (4002a0 <usart_serial_getchar+0xd4>)
  40022a:	4621      	mov	r1, r4
  40022c:	4638      	mov	r0, r7
  40022e:	47b0      	blx	r6
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x5e>
  400234:	e7df      	b.n	4001f6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400236:	461f      	mov	r7, r3
  400238:	4e19      	ldr	r6, [pc, #100]	; (4002a0 <usart_serial_getchar+0xd4>)
  40023a:	4621      	mov	r1, r4
  40023c:	4638      	mov	r0, r7
  40023e:	47b0      	blx	r6
  400240:	2800      	cmp	r0, #0
  400242:	d1fa      	bne.n	40023a <usart_serial_getchar+0x6e>
  400244:	e7da      	b.n	4001fc <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400246:	461e      	mov	r6, r3
  400248:	4d16      	ldr	r5, [pc, #88]	; (4002a4 <usart_serial_getchar+0xd8>)
  40024a:	a901      	add	r1, sp, #4
  40024c:	4630      	mov	r0, r6
  40024e:	47a8      	blx	r5
  400250:	2800      	cmp	r0, #0
  400252:	d1fa      	bne.n	40024a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400254:	9b01      	ldr	r3, [sp, #4]
  400256:	7023      	strb	r3, [r4, #0]
  400258:	e7d3      	b.n	400202 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40025a:	461e      	mov	r6, r3
  40025c:	4d11      	ldr	r5, [pc, #68]	; (4002a4 <usart_serial_getchar+0xd8>)
  40025e:	a901      	add	r1, sp, #4
  400260:	4630      	mov	r0, r6
  400262:	47a8      	blx	r5
  400264:	2800      	cmp	r0, #0
  400266:	d1fa      	bne.n	40025e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400268:	9b01      	ldr	r3, [sp, #4]
  40026a:	7023      	strb	r3, [r4, #0]
  40026c:	e7c9      	b.n	400202 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40026e:	461e      	mov	r6, r3
  400270:	4d0c      	ldr	r5, [pc, #48]	; (4002a4 <usart_serial_getchar+0xd8>)
  400272:	a901      	add	r1, sp, #4
  400274:	4630      	mov	r0, r6
  400276:	47a8      	blx	r5
  400278:	2800      	cmp	r0, #0
  40027a:	d1fa      	bne.n	400272 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40027c:	9b01      	ldr	r3, [sp, #4]
  40027e:	7023      	strb	r3, [r4, #0]
}
  400280:	e7bf      	b.n	400202 <usart_serial_getchar+0x36>
  400282:	bf00      	nop
  400284:	400e0800 	.word	0x400e0800
  400288:	400e0a00 	.word	0x400e0a00
  40028c:	400e1a00 	.word	0x400e1a00
  400290:	400e1c00 	.word	0x400e1c00
  400294:	40024000 	.word	0x40024000
  400298:	40028000 	.word	0x40028000
  40029c:	4002c000 	.word	0x4002c000
  4002a0:	00401183 	.word	0x00401183
  4002a4:	0040128f 	.word	0x0040128f

004002a8 <usart_serial_putchar>:
{
  4002a8:	b570      	push	{r4, r5, r6, lr}
  4002aa:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4002ac:	4b2a      	ldr	r3, [pc, #168]	; (400358 <usart_serial_putchar+0xb0>)
  4002ae:	4298      	cmp	r0, r3
  4002b0:	d013      	beq.n	4002da <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4002b2:	4b2a      	ldr	r3, [pc, #168]	; (40035c <usart_serial_putchar+0xb4>)
  4002b4:	4298      	cmp	r0, r3
  4002b6:	d019      	beq.n	4002ec <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4002b8:	4b29      	ldr	r3, [pc, #164]	; (400360 <usart_serial_putchar+0xb8>)
  4002ba:	4298      	cmp	r0, r3
  4002bc:	d01f      	beq.n	4002fe <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4002be:	4b29      	ldr	r3, [pc, #164]	; (400364 <usart_serial_putchar+0xbc>)
  4002c0:	4298      	cmp	r0, r3
  4002c2:	d025      	beq.n	400310 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4002c4:	4b28      	ldr	r3, [pc, #160]	; (400368 <usart_serial_putchar+0xc0>)
  4002c6:	4298      	cmp	r0, r3
  4002c8:	d02b      	beq.n	400322 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4002ca:	4b28      	ldr	r3, [pc, #160]	; (40036c <usart_serial_putchar+0xc4>)
  4002cc:	4298      	cmp	r0, r3
  4002ce:	d031      	beq.n	400334 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4002d0:	4b27      	ldr	r3, [pc, #156]	; (400370 <usart_serial_putchar+0xc8>)
  4002d2:	4298      	cmp	r0, r3
  4002d4:	d037      	beq.n	400346 <usart_serial_putchar+0x9e>
	return 0;
  4002d6:	2000      	movs	r0, #0
}
  4002d8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002da:	461e      	mov	r6, r3
  4002dc:	4d25      	ldr	r5, [pc, #148]	; (400374 <usart_serial_putchar+0xcc>)
  4002de:	4621      	mov	r1, r4
  4002e0:	4630      	mov	r0, r6
  4002e2:	47a8      	blx	r5
  4002e4:	2800      	cmp	r0, #0
  4002e6:	d1fa      	bne.n	4002de <usart_serial_putchar+0x36>
		return 1;
  4002e8:	2001      	movs	r0, #1
  4002ea:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ec:	461e      	mov	r6, r3
  4002ee:	4d21      	ldr	r5, [pc, #132]	; (400374 <usart_serial_putchar+0xcc>)
  4002f0:	4621      	mov	r1, r4
  4002f2:	4630      	mov	r0, r6
  4002f4:	47a8      	blx	r5
  4002f6:	2800      	cmp	r0, #0
  4002f8:	d1fa      	bne.n	4002f0 <usart_serial_putchar+0x48>
		return 1;
  4002fa:	2001      	movs	r0, #1
  4002fc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002fe:	461e      	mov	r6, r3
  400300:	4d1c      	ldr	r5, [pc, #112]	; (400374 <usart_serial_putchar+0xcc>)
  400302:	4621      	mov	r1, r4
  400304:	4630      	mov	r0, r6
  400306:	47a8      	blx	r5
  400308:	2800      	cmp	r0, #0
  40030a:	d1fa      	bne.n	400302 <usart_serial_putchar+0x5a>
		return 1;
  40030c:	2001      	movs	r0, #1
  40030e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400310:	461e      	mov	r6, r3
  400312:	4d18      	ldr	r5, [pc, #96]	; (400374 <usart_serial_putchar+0xcc>)
  400314:	4621      	mov	r1, r4
  400316:	4630      	mov	r0, r6
  400318:	47a8      	blx	r5
  40031a:	2800      	cmp	r0, #0
  40031c:	d1fa      	bne.n	400314 <usart_serial_putchar+0x6c>
		return 1;
  40031e:	2001      	movs	r0, #1
  400320:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400322:	461e      	mov	r6, r3
  400324:	4d14      	ldr	r5, [pc, #80]	; (400378 <usart_serial_putchar+0xd0>)
  400326:	4621      	mov	r1, r4
  400328:	4630      	mov	r0, r6
  40032a:	47a8      	blx	r5
  40032c:	2800      	cmp	r0, #0
  40032e:	d1fa      	bne.n	400326 <usart_serial_putchar+0x7e>
		return 1;
  400330:	2001      	movs	r0, #1
  400332:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400334:	461e      	mov	r6, r3
  400336:	4d10      	ldr	r5, [pc, #64]	; (400378 <usart_serial_putchar+0xd0>)
  400338:	4621      	mov	r1, r4
  40033a:	4630      	mov	r0, r6
  40033c:	47a8      	blx	r5
  40033e:	2800      	cmp	r0, #0
  400340:	d1fa      	bne.n	400338 <usart_serial_putchar+0x90>
		return 1;
  400342:	2001      	movs	r0, #1
  400344:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400346:	461e      	mov	r6, r3
  400348:	4d0b      	ldr	r5, [pc, #44]	; (400378 <usart_serial_putchar+0xd0>)
  40034a:	4621      	mov	r1, r4
  40034c:	4630      	mov	r0, r6
  40034e:	47a8      	blx	r5
  400350:	2800      	cmp	r0, #0
  400352:	d1fa      	bne.n	40034a <usart_serial_putchar+0xa2>
		return 1;
  400354:	2001      	movs	r0, #1
  400356:	bd70      	pop	{r4, r5, r6, pc}
  400358:	400e0800 	.word	0x400e0800
  40035c:	400e0a00 	.word	0x400e0a00
  400360:	400e1a00 	.word	0x400e1a00
  400364:	400e1c00 	.word	0x400e1c00
  400368:	40024000 	.word	0x40024000
  40036c:	40028000 	.word	0x40028000
  400370:	4002c000 	.word	0x4002c000
  400374:	00401171 	.word	0x00401171
  400378:	00401279 	.word	0x00401279

0040037c <TC_init>:
 * BaudRate : 115200
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  40037c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400380:	b085      	sub	sp, #20
  400382:	4606      	mov	r6, r0
  400384:	460c      	mov	r4, r1
  400386:	4617      	mov	r7, r2
  400388:	4698      	mov	r8, r3
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	uint32_t channel = 1;

	
	pmc_enable_periph_clk(ID_TC);
  40038a:	4608      	mov	r0, r1
  40038c:	4b1e      	ldr	r3, [pc, #120]	; (400408 <TC_init+0x8c>)
  40038e:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupçcão no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400390:	4d1e      	ldr	r5, [pc, #120]	; (40040c <TC_init+0x90>)
  400392:	9500      	str	r5, [sp, #0]
  400394:	ab02      	add	r3, sp, #8
  400396:	aa03      	add	r2, sp, #12
  400398:	4629      	mov	r1, r5
  40039a:	4640      	mov	r0, r8
  40039c:	f8df 9088 	ldr.w	r9, [pc, #136]	; 400428 <TC_init+0xac>
  4003a0:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4003a2:	9a02      	ldr	r2, [sp, #8]
  4003a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4003a8:	4639      	mov	r1, r7
  4003aa:	4630      	mov	r0, r6
  4003ac:	4b18      	ldr	r3, [pc, #96]	; (400410 <TC_init+0x94>)
  4003ae:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4003b0:	9a03      	ldr	r2, [sp, #12]
  4003b2:	fbb5 f2f2 	udiv	r2, r5, r2
  4003b6:	fbb2 f2f8 	udiv	r2, r2, r8
  4003ba:	4639      	mov	r1, r7
  4003bc:	4630      	mov	r0, r6
  4003be:	4b15      	ldr	r3, [pc, #84]	; (400414 <TC_init+0x98>)
  4003c0:	4798      	blx	r3

	/* Configura e ativa interrupçcão no TC canal 0 */
	/* Interrupção no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
  4003c2:	b262      	sxtb	r2, r4
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003c4:	0950      	lsrs	r0, r2, #5
  4003c6:	b2e4      	uxtb	r4, r4
  4003c8:	f004 011f 	and.w	r1, r4, #31
  4003cc:	2301      	movs	r3, #1
  4003ce:	408b      	lsls	r3, r1
  4003d0:	4911      	ldr	r1, [pc, #68]	; (400418 <TC_init+0x9c>)
  4003d2:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  4003d6:	2a00      	cmp	r2, #0
  4003d8:	db10      	blt.n	4003fc <TC_init+0x80>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003da:	4b0f      	ldr	r3, [pc, #60]	; (400418 <TC_init+0x9c>)
  4003dc:	4413      	add	r3, r2
  4003de:	2260      	movs	r2, #96	; 0x60
  4003e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
	NVIC_SetPriority((IRQn_Type) ID_TC, 3);
	
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4003e4:	2210      	movs	r2, #16
  4003e6:	4639      	mov	r1, r7
  4003e8:	4630      	mov	r0, r6
  4003ea:	4b0c      	ldr	r3, [pc, #48]	; (40041c <TC_init+0xa0>)
  4003ec:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  4003ee:	4639      	mov	r1, r7
  4003f0:	4630      	mov	r0, r6
  4003f2:	4b0b      	ldr	r3, [pc, #44]	; (400420 <TC_init+0xa4>)
  4003f4:	4798      	blx	r3
}
  4003f6:	b005      	add	sp, #20
  4003f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4003fc:	f004 040f 	and.w	r4, r4, #15
  400400:	4b08      	ldr	r3, [pc, #32]	; (400424 <TC_init+0xa8>)
  400402:	2260      	movs	r2, #96	; 0x60
  400404:	551a      	strb	r2, [r3, r4]
  400406:	e7ed      	b.n	4003e4 <TC_init+0x68>
  400408:	00400e59 	.word	0x00400e59
  40040c:	11e1a300 	.word	0x11e1a300
  400410:	0040063d 	.word	0x0040063d
  400414:	0040065f 	.word	0x0040065f
  400418:	e000e100 	.word	0xe000e100
  40041c:	00400667 	.word	0x00400667
  400420:	00400657 	.word	0x00400657
  400424:	e000ed14 	.word	0xe000ed14
  400428:	00400677 	.word	0x00400677

0040042c <TC1_Handler>:
   */
  ul_temp = (ul_vol - 720)  * 100 / 233 + 27;
  return(ul_temp);
}

void TC1_Handler(void){
  40042c:	b500      	push	{lr}
  40042e:	b083      	sub	sp, #12
  volatile uint32_t ul_dummy;
  
  /****************************************************************
  * Devemos indicar ao TC que a interrupção foi satisfeita.
  ******************************************************************/
  ul_dummy = tc_get_status(TC0, 1);
  400430:	2101      	movs	r1, #1
  400432:	481d      	ldr	r0, [pc, #116]	; (4004a8 <TC1_Handler+0x7c>)
  400434:	4b1d      	ldr	r3, [pc, #116]	; (4004ac <TC1_Handler+0x80>)
  400436:	4798      	blx	r3
  400438:	9001      	str	r0, [sp, #4]
  
  /* Avoid compiler warning */
  UNUSED(ul_dummy);
  40043a:	9b01      	ldr	r3, [sp, #4]
	printf("oi");
  40043c:	481c      	ldr	r0, [pc, #112]	; (4004b0 <TC1_Handler+0x84>)
  40043e:	4b1d      	ldr	r3, [pc, #116]	; (4004b4 <TC1_Handler+0x88>)
  400440:	4798      	blx	r3
	afec->AFEC_CR = AFEC_CR_START;
  400442:	2202      	movs	r2, #2
  400444:	4b1c      	ldr	r3, [pc, #112]	; (4004b8 <TC1_Handler+0x8c>)
  400446:	601a      	str	r2, [r3, #0]
	
	afec_start_software_conversion(AFEC0);
	if(g_is_conversion_done == true) {
  400448:	4b1c      	ldr	r3, [pc, #112]	; (4004bc <TC1_Handler+0x90>)
  40044a:	781b      	ldrb	r3, [r3, #0]
  40044c:	b913      	cbnz	r3, 400454 <TC1_Handler+0x28>
		g_is_conversion_done = false;

		printf("Temp : %d \r\n", convert_adc_to_temp(g_ul_value));
		afec_start_software_conversion(AFEC0);
	}  
}
  40044e:	b003      	add	sp, #12
  400450:	f85d fb04 	ldr.w	pc, [sp], #4
		g_is_conversion_done = false;
  400454:	2200      	movs	r2, #0
  400456:	4b19      	ldr	r3, [pc, #100]	; (4004bc <TC1_Handler+0x90>)
  400458:	701a      	strb	r2, [r3, #0]
		printf("Temp : %d \r\n", convert_adc_to_temp(g_ul_value));
  40045a:	4b19      	ldr	r3, [pc, #100]	; (4004c0 <TC1_Handler+0x94>)
  40045c:	681a      	ldr	r2, [r3, #0]
	ul_vol = ADC_value * VOLT_REF / (float) MAX_DIGITAL;
  40045e:	f640 43e4 	movw	r3, #3300	; 0xce4
  400462:	fb03 f302 	mul.w	r3, r3, r2
  400466:	ee07 3a90 	vmov	s15, r3
  40046a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  40046e:	eddf 6a15 	vldr	s13, [pc, #84]	; 4004c4 <TC1_Handler+0x98>
  400472:	eec7 7a26 	vdiv.f32	s15, s14, s13
  400476:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40047a:	ee17 3a90 	vmov	r3, s15
  ul_temp = (ul_vol - 720)  * 100 / 233 + 27;
  40047e:	f5a3 7134 	sub.w	r1, r3, #720	; 0x2d0
  400482:	2364      	movs	r3, #100	; 0x64
  400484:	fb03 f301 	mul.w	r3, r3, r1
  400488:	490f      	ldr	r1, [pc, #60]	; (4004c8 <TC1_Handler+0x9c>)
  40048a:	fb81 2103 	smull	r2, r1, r1, r3
  40048e:	4419      	add	r1, r3
  400490:	17db      	asrs	r3, r3, #31
  400492:	ebc3 11e1 	rsb	r1, r3, r1, asr #7
		printf("Temp : %d \r\n", convert_adc_to_temp(g_ul_value));
  400496:	311b      	adds	r1, #27
  400498:	480c      	ldr	r0, [pc, #48]	; (4004cc <TC1_Handler+0xa0>)
  40049a:	4b06      	ldr	r3, [pc, #24]	; (4004b4 <TC1_Handler+0x88>)
  40049c:	4798      	blx	r3
  40049e:	2202      	movs	r2, #2
  4004a0:	4b05      	ldr	r3, [pc, #20]	; (4004b8 <TC1_Handler+0x8c>)
  4004a2:	601a      	str	r2, [r3, #0]
}
  4004a4:	e7d3      	b.n	40044e <TC1_Handler+0x22>
  4004a6:	bf00      	nop
  4004a8:	4000c000 	.word	0x4000c000
  4004ac:	0040066f 	.word	0x0040066f
  4004b0:	00404578 	.word	0x00404578
  4004b4:	004015a9 	.word	0x004015a9
  4004b8:	4003c000 	.word	0x4003c000
  4004bc:	204009d4 	.word	0x204009d4
  4004c0:	204009d8 	.word	0x204009d8
  4004c4:	457ff000 	.word	0x457ff000
  4004c8:	8ca29c05 	.word	0x8ca29c05
  4004cc:	0040457c 	.word	0x0040457c

004004d0 <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  4004d0:	b580      	push	{r7, lr}
  4004d2:	b08a      	sub	sp, #40	; 0x28

	/* Initialize the SAM system. */
	sysclk_init();
  4004d4:	4b3b      	ldr	r3, [pc, #236]	; (4005c4 <main+0xf4>)
  4004d6:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004d8:	200a      	movs	r0, #10
  4004da:	4c3b      	ldr	r4, [pc, #236]	; (4005c8 <main+0xf8>)
  4004dc:	47a0      	blx	r4
  4004de:	200b      	movs	r0, #11
  4004e0:	47a0      	blx	r4
  4004e2:	200c      	movs	r0, #12
  4004e4:	47a0      	blx	r4
  4004e6:	2010      	movs	r0, #16
  4004e8:	47a0      	blx	r4
  4004ea:	2011      	movs	r0, #17
  4004ec:	47a0      	blx	r4
	ioport_init();
	board_init();
  4004ee:	4b37      	ldr	r3, [pc, #220]	; (4005cc <main+0xfc>)
  4004f0:	4798      	blx	r3
  4004f2:	200e      	movs	r0, #14
  4004f4:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4004f6:	4e36      	ldr	r6, [pc, #216]	; (4005d0 <main+0x100>)
  4004f8:	4b36      	ldr	r3, [pc, #216]	; (4005d4 <main+0x104>)
  4004fa:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4004fc:	4a36      	ldr	r2, [pc, #216]	; (4005d8 <main+0x108>)
  4004fe:	4b37      	ldr	r3, [pc, #220]	; (4005dc <main+0x10c>)
  400500:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400502:	4a37      	ldr	r2, [pc, #220]	; (4005e0 <main+0x110>)
  400504:	4b37      	ldr	r3, [pc, #220]	; (4005e4 <main+0x114>)
  400506:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  400508:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40050c:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  40050e:	23c0      	movs	r3, #192	; 0xc0
  400510:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  400512:	f44f 6700 	mov.w	r7, #2048	; 0x800
  400516:	9706      	str	r7, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  400518:	2500      	movs	r5, #0
  40051a:	9507      	str	r5, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40051c:	9508      	str	r5, [sp, #32]
  40051e:	200e      	movs	r0, #14
  400520:	47a0      	blx	r4
		usart_init_rs232(p_usart, &usart_settings,
  400522:	4a31      	ldr	r2, [pc, #196]	; (4005e8 <main+0x118>)
  400524:	a904      	add	r1, sp, #16
  400526:	4630      	mov	r0, r6
  400528:	4b30      	ldr	r3, [pc, #192]	; (4005ec <main+0x11c>)
  40052a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  40052c:	4630      	mov	r0, r6
  40052e:	4b30      	ldr	r3, [pc, #192]	; (4005f0 <main+0x120>)
  400530:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400532:	4630      	mov	r0, r6
  400534:	4b2f      	ldr	r3, [pc, #188]	; (4005f4 <main+0x124>)
  400536:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400538:	4e2f      	ldr	r6, [pc, #188]	; (4005f8 <main+0x128>)
  40053a:	6833      	ldr	r3, [r6, #0]
  40053c:	4629      	mov	r1, r5
  40053e:	6898      	ldr	r0, [r3, #8]
  400540:	4c2e      	ldr	r4, [pc, #184]	; (4005fc <main+0x12c>)
  400542:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400544:	6833      	ldr	r3, [r6, #0]
  400546:	4629      	mov	r1, r5
  400548:	6858      	ldr	r0, [r3, #4]
  40054a:	47a0      	blx	r4
	afec_enable(AFEC0);
  40054c:	4c2c      	ldr	r4, [pc, #176]	; (400600 <main+0x130>)
  40054e:	4620      	mov	r0, r4
  400550:	4b2c      	ldr	r3, [pc, #176]	; (400604 <main+0x134>)
  400552:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  400554:	a804      	add	r0, sp, #16
  400556:	4b2c      	ldr	r3, [pc, #176]	; (400608 <main+0x138>)
  400558:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  40055a:	a904      	add	r1, sp, #16
  40055c:	4620      	mov	r0, r4
  40055e:	4b2b      	ldr	r3, [pc, #172]	; (40060c <main+0x13c>)
  400560:	4798      	blx	r3
	reg = afec->AFEC_MR;
  400562:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  400564:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  400568:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1);
  40056a:	2301      	movs	r3, #1
  40056c:	4a28      	ldr	r2, [pc, #160]	; (400610 <main+0x140>)
  40056e:	210b      	movs	r1, #11
  400570:	4620      	mov	r0, r4
  400572:	4e28      	ldr	r6, [pc, #160]	; (400614 <main+0x144>)
  400574:	47b0      	blx	r6
	afec_ch_get_config_defaults(&afec_ch_cfg);
  400576:	a801      	add	r0, sp, #4
  400578:	4b27      	ldr	r3, [pc, #156]	; (400618 <main+0x148>)
  40057a:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40057c:	f88d 5005 	strb.w	r5, [sp, #5]
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  400580:	aa01      	add	r2, sp, #4
  400582:	210b      	movs	r1, #11
  400584:	4620      	mov	r0, r4
  400586:	4b25      	ldr	r3, [pc, #148]	; (40061c <main+0x14c>)
  400588:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  40058a:	230b      	movs	r3, #11
  40058c:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  40058e:	f44f 7300 	mov.w	r3, #512	; 0x200
  400592:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  400594:	a802      	add	r0, sp, #8
  400596:	4b22      	ldr	r3, [pc, #136]	; (400620 <main+0x150>)
  400598:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  40059a:	a902      	add	r1, sp, #8
  40059c:	4620      	mov	r0, r4
  40059e:	4b21      	ldr	r3, [pc, #132]	; (400624 <main+0x154>)
  4005a0:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4005a2:	6167      	str	r7, [r4, #20]

	/* inicializa e configura adc */
	config_ADC_TEMP();

	/* Output example information. */
	puts(STRING_HEADER);
  4005a4:	4820      	ldr	r0, [pc, #128]	; (400628 <main+0x158>)
  4005a6:	4b21      	ldr	r3, [pc, #132]	; (40062c <main+0x15c>)
  4005a8:	4798      	blx	r3
	afec->AFEC_CR = AFEC_CR_START;
  4005aa:	2302      	movs	r3, #2
  4005ac:	6023      	str	r3, [r4, #0]

	/* incializa conversão ADC */
	afec_start_software_conversion(AFEC0);
	
	TC_init(1, TC0, ID_TC1, 1);
  4005ae:	2301      	movs	r3, #1
  4005b0:	2218      	movs	r2, #24
  4005b2:	491f      	ldr	r1, [pc, #124]	; (400630 <main+0x160>)
  4005b4:	4618      	mov	r0, r3
  4005b6:	4c1f      	ldr	r4, [pc, #124]	; (400634 <main+0x164>)
  4005b8:	47a0      	blx	r4
	
	while (1) {
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  4005ba:	2502      	movs	r5, #2
  4005bc:	4c1e      	ldr	r4, [pc, #120]	; (400638 <main+0x168>)
  4005be:	4628      	mov	r0, r5
  4005c0:	47a0      	blx	r4
  4005c2:	e7fc      	b.n	4005be <main+0xee>
  4005c4:	004006e9 	.word	0x004006e9
  4005c8:	00400e59 	.word	0x00400e59
  4005cc:	004007e5 	.word	0x004007e5
  4005d0:	40028000 	.word	0x40028000
  4005d4:	20400aa0 	.word	0x20400aa0
  4005d8:	004002a9 	.word	0x004002a9
  4005dc:	20400a9c 	.word	0x20400a9c
  4005e0:	004001cd 	.word	0x004001cd
  4005e4:	20400a98 	.word	0x20400a98
  4005e8:	08f0d180 	.word	0x08f0d180
  4005ec:	00401219 	.word	0x00401219
  4005f0:	0040126d 	.word	0x0040126d
  4005f4:	00401273 	.word	0x00401273
  4005f8:	20400008 	.word	0x20400008
  4005fc:	00401719 	.word	0x00401719
  400600:	4003c000 	.word	0x4003c000
  400604:	00400c19 	.word	0x00400c19
  400608:	00400a49 	.word	0x00400a49
  40060c:	00400a99 	.word	0x00400a99
  400610:	004001ad 	.word	0x004001ad
  400614:	00400b99 	.word	0x00400b99
  400618:	00400a79 	.word	0x00400a79
  40061c:	00400a05 	.word	0x00400a05
  400620:	00400a83 	.word	0x00400a83
  400624:	00400a35 	.word	0x00400a35
  400628:	0040458c 	.word	0x0040458c
  40062c:	00401709 	.word	0x00401709
  400630:	4000c000 	.word	0x4000c000
  400634:	0040037d 	.word	0x0040037d
  400638:	00400efd 	.word	0x00400efd

0040063c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40063c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40063e:	0189      	lsls	r1, r1, #6
  400640:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400642:	2402      	movs	r4, #2
  400644:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400646:	f04f 31ff 	mov.w	r1, #4294967295
  40064a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40064c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40064e:	605a      	str	r2, [r3, #4]
}
  400650:	f85d 4b04 	ldr.w	r4, [sp], #4
  400654:	4770      	bx	lr

00400656 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400656:	0189      	lsls	r1, r1, #6
  400658:	2305      	movs	r3, #5
  40065a:	5043      	str	r3, [r0, r1]
  40065c:	4770      	bx	lr

0040065e <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40065e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400662:	61ca      	str	r2, [r1, #28]
  400664:	4770      	bx	lr

00400666 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400666:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  40066a:	624a      	str	r2, [r1, #36]	; 0x24
  40066c:	4770      	bx	lr

0040066e <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40066e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400672:	6a08      	ldr	r0, [r1, #32]
}
  400674:	4770      	bx	lr

00400676 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400676:	b4f0      	push	{r4, r5, r6, r7}
  400678:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40067a:	2402      	movs	r4, #2
  40067c:	9401      	str	r4, [sp, #4]
  40067e:	2408      	movs	r4, #8
  400680:	9402      	str	r4, [sp, #8]
  400682:	2420      	movs	r4, #32
  400684:	9403      	str	r4, [sp, #12]
  400686:	2480      	movs	r4, #128	; 0x80
  400688:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40068a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40068c:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40068e:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400690:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400694:	d814      	bhi.n	4006c0 <tc_find_mck_divisor+0x4a>
  400696:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400698:	42a0      	cmp	r0, r4
  40069a:	d217      	bcs.n	4006cc <tc_find_mck_divisor+0x56>
  40069c:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40069e:	af01      	add	r7, sp, #4
  4006a0:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4006a4:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4006a8:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4006aa:	4284      	cmp	r4, r0
  4006ac:	d30a      	bcc.n	4006c4 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4006ae:	4286      	cmp	r6, r0
  4006b0:	d90d      	bls.n	4006ce <tc_find_mck_divisor+0x58>
			ul_index++) {
  4006b2:	3501      	adds	r5, #1
	for (ul_index = 0;
  4006b4:	2d05      	cmp	r5, #5
  4006b6:	d1f3      	bne.n	4006a0 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4006b8:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4006ba:	b006      	add	sp, #24
  4006bc:	bcf0      	pop	{r4, r5, r6, r7}
  4006be:	4770      	bx	lr
			return 0;
  4006c0:	2000      	movs	r0, #0
  4006c2:	e7fa      	b.n	4006ba <tc_find_mck_divisor+0x44>
  4006c4:	2000      	movs	r0, #0
  4006c6:	e7f8      	b.n	4006ba <tc_find_mck_divisor+0x44>
	return 1;
  4006c8:	2001      	movs	r0, #1
  4006ca:	e7f6      	b.n	4006ba <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4006cc:	2500      	movs	r5, #0
	if (p_uldiv) {
  4006ce:	b12a      	cbz	r2, 4006dc <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4006d0:	a906      	add	r1, sp, #24
  4006d2:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4006d6:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4006da:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4006dc:	2b00      	cmp	r3, #0
  4006de:	d0f3      	beq.n	4006c8 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4006e0:	601d      	str	r5, [r3, #0]
	return 1;
  4006e2:	2001      	movs	r0, #1
  4006e4:	e7e9      	b.n	4006ba <tc_find_mck_divisor+0x44>
	...

004006e8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4006e8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4006ea:	4810      	ldr	r0, [pc, #64]	; (40072c <sysclk_init+0x44>)
  4006ec:	4b10      	ldr	r3, [pc, #64]	; (400730 <sysclk_init+0x48>)
  4006ee:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4006f0:	213e      	movs	r1, #62	; 0x3e
  4006f2:	2000      	movs	r0, #0
  4006f4:	4b0f      	ldr	r3, [pc, #60]	; (400734 <sysclk_init+0x4c>)
  4006f6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4006f8:	4c0f      	ldr	r4, [pc, #60]	; (400738 <sysclk_init+0x50>)
  4006fa:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4006fc:	2800      	cmp	r0, #0
  4006fe:	d0fc      	beq.n	4006fa <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400700:	4b0e      	ldr	r3, [pc, #56]	; (40073c <sysclk_init+0x54>)
  400702:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400704:	4a0e      	ldr	r2, [pc, #56]	; (400740 <sysclk_init+0x58>)
  400706:	4b0f      	ldr	r3, [pc, #60]	; (400744 <sysclk_init+0x5c>)
  400708:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40070a:	4c0f      	ldr	r4, [pc, #60]	; (400748 <sysclk_init+0x60>)
  40070c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40070e:	2800      	cmp	r0, #0
  400710:	d0fc      	beq.n	40070c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400712:	2002      	movs	r0, #2
  400714:	4b0d      	ldr	r3, [pc, #52]	; (40074c <sysclk_init+0x64>)
  400716:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400718:	2000      	movs	r0, #0
  40071a:	4b0d      	ldr	r3, [pc, #52]	; (400750 <sysclk_init+0x68>)
  40071c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40071e:	4b0d      	ldr	r3, [pc, #52]	; (400754 <sysclk_init+0x6c>)
  400720:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400722:	4802      	ldr	r0, [pc, #8]	; (40072c <sysclk_init+0x44>)
  400724:	4b02      	ldr	r3, [pc, #8]	; (400730 <sysclk_init+0x48>)
  400726:	4798      	blx	r3
  400728:	bd10      	pop	{r4, pc}
  40072a:	bf00      	nop
  40072c:	11e1a300 	.word	0x11e1a300
  400730:	0040147d 	.word	0x0040147d
  400734:	00400dd5 	.word	0x00400dd5
  400738:	00400e29 	.word	0x00400e29
  40073c:	00400e39 	.word	0x00400e39
  400740:	20183f01 	.word	0x20183f01
  400744:	400e0600 	.word	0x400e0600
  400748:	00400e49 	.word	0x00400e49
  40074c:	00400d39 	.word	0x00400d39
  400750:	00400d71 	.word	0x00400d71
  400754:	00401371 	.word	0x00401371

00400758 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40075c:	b980      	cbnz	r0, 400780 <_read+0x28>
  40075e:	460c      	mov	r4, r1
  400760:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400762:	2a00      	cmp	r2, #0
  400764:	dd0f      	ble.n	400786 <_read+0x2e>
  400766:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400768:	4e08      	ldr	r6, [pc, #32]	; (40078c <_read+0x34>)
  40076a:	4d09      	ldr	r5, [pc, #36]	; (400790 <_read+0x38>)
  40076c:	6830      	ldr	r0, [r6, #0]
  40076e:	4621      	mov	r1, r4
  400770:	682b      	ldr	r3, [r5, #0]
  400772:	4798      	blx	r3
		ptr++;
  400774:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400776:	42bc      	cmp	r4, r7
  400778:	d1f8      	bne.n	40076c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40077a:	4640      	mov	r0, r8
  40077c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400780:	f04f 38ff 	mov.w	r8, #4294967295
  400784:	e7f9      	b.n	40077a <_read+0x22>
	for (; len > 0; --len) {
  400786:	4680      	mov	r8, r0
  400788:	e7f7      	b.n	40077a <_read+0x22>
  40078a:	bf00      	nop
  40078c:	20400aa0 	.word	0x20400aa0
  400790:	20400a98 	.word	0x20400a98

00400794 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400794:	3801      	subs	r0, #1
  400796:	2802      	cmp	r0, #2
  400798:	d815      	bhi.n	4007c6 <_write+0x32>
{
  40079a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40079e:	460e      	mov	r6, r1
  4007a0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4007a2:	b19a      	cbz	r2, 4007cc <_write+0x38>
  4007a4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4007a6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4007e0 <_write+0x4c>
  4007aa:	4f0c      	ldr	r7, [pc, #48]	; (4007dc <_write+0x48>)
  4007ac:	f8d8 0000 	ldr.w	r0, [r8]
  4007b0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4007b4:	683b      	ldr	r3, [r7, #0]
  4007b6:	4798      	blx	r3
  4007b8:	2800      	cmp	r0, #0
  4007ba:	db0a      	blt.n	4007d2 <_write+0x3e>
  4007bc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4007be:	3c01      	subs	r4, #1
  4007c0:	d1f4      	bne.n	4007ac <_write+0x18>
  4007c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4007c6:	f04f 30ff 	mov.w	r0, #4294967295
  4007ca:	4770      	bx	lr
	for (; len != 0; --len) {
  4007cc:	4610      	mov	r0, r2
  4007ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4007d2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4007d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4007da:	bf00      	nop
  4007dc:	20400a9c 	.word	0x20400a9c
  4007e0:	20400aa0 	.word	0x20400aa0

004007e4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4007e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4007e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4007ea:	4b5c      	ldr	r3, [pc, #368]	; (40095c <board_init+0x178>)
  4007ec:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4007ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4007f2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4007f6:	4b5a      	ldr	r3, [pc, #360]	; (400960 <board_init+0x17c>)
  4007f8:	2200      	movs	r2, #0
  4007fa:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4007fe:	695a      	ldr	r2, [r3, #20]
  400800:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400804:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400806:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40080a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40080e:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400812:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400816:	f007 0007 	and.w	r0, r7, #7
  40081a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  40081c:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400820:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400824:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400828:	f3bf 8f4f 	dsb	sy
  40082c:	f04f 34ff 	mov.w	r4, #4294967295
  400830:	fa04 fc00 	lsl.w	ip, r4, r0
  400834:	fa06 f000 	lsl.w	r0, r6, r0
  400838:	fa04 f40e 	lsl.w	r4, r4, lr
  40083c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400840:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400842:	463a      	mov	r2, r7
  400844:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400846:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  40084a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40084e:	3a01      	subs	r2, #1
  400850:	4423      	add	r3, r4
  400852:	f1b2 3fff 	cmp.w	r2, #4294967295
  400856:	d1f6      	bne.n	400846 <board_init+0x62>
        } while(sets--);
  400858:	3e01      	subs	r6, #1
  40085a:	4460      	add	r0, ip
  40085c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400860:	d1ef      	bne.n	400842 <board_init+0x5e>
  400862:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400866:	4b3e      	ldr	r3, [pc, #248]	; (400960 <board_init+0x17c>)
  400868:	695a      	ldr	r2, [r3, #20]
  40086a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40086e:	615a      	str	r2, [r3, #20]
  400870:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400874:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400878:	4a3a      	ldr	r2, [pc, #232]	; (400964 <board_init+0x180>)
  40087a:	493b      	ldr	r1, [pc, #236]	; (400968 <board_init+0x184>)
  40087c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40087e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400882:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400884:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400888:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40088c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400890:	f022 0201 	bic.w	r2, r2, #1
  400894:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400898:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  40089c:	f022 0201 	bic.w	r2, r2, #1
  4008a0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4008a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008a8:	f3bf 8f6f 	isb	sy
  4008ac:	200a      	movs	r0, #10
  4008ae:	4c2f      	ldr	r4, [pc, #188]	; (40096c <board_init+0x188>)
  4008b0:	47a0      	blx	r4
  4008b2:	200b      	movs	r0, #11
  4008b4:	47a0      	blx	r4
  4008b6:	200c      	movs	r0, #12
  4008b8:	47a0      	blx	r4
  4008ba:	2010      	movs	r0, #16
  4008bc:	47a0      	blx	r4
  4008be:	2011      	movs	r0, #17
  4008c0:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008c2:	4b2b      	ldr	r3, [pc, #172]	; (400970 <board_init+0x18c>)
  4008c4:	f44f 7280 	mov.w	r2, #256	; 0x100
  4008c8:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008ca:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008ce:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4008d0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4008d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4008d8:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008da:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4008de:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4008e0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4008e4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4008e6:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4008e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4008ec:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4008ee:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4008f2:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4008f4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4008f6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4008fa:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4008fc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400900:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400904:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400908:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40090c:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40090e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400912:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400914:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400916:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40091a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40091c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400920:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400922:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400924:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400928:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40092a:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40092c:	4a11      	ldr	r2, [pc, #68]	; (400974 <board_init+0x190>)
  40092e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400932:	f043 0310 	orr.w	r3, r3, #16
  400936:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  40093a:	4b0f      	ldr	r3, [pc, #60]	; (400978 <board_init+0x194>)
  40093c:	2210      	movs	r2, #16
  40093e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400940:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400944:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400946:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400948:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40094c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40094e:	4311      	orrs	r1, r2
  400950:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400952:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400954:	4311      	orrs	r1, r2
  400956:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400958:	605a      	str	r2, [r3, #4]
  40095a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40095c:	400e1850 	.word	0x400e1850
  400960:	e000ed00 	.word	0xe000ed00
  400964:	400e0c00 	.word	0x400e0c00
  400968:	5a00080c 	.word	0x5a00080c
  40096c:	00400e59 	.word	0x00400e59
  400970:	400e1200 	.word	0x400e1200
  400974:	40088000 	.word	0x40088000
  400978:	400e1000 	.word	0x400e1000

0040097c <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  40097c:	b570      	push	{r4, r5, r6, lr}
  40097e:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400980:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400982:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400984:	4013      	ands	r3, r2
  400986:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400988:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  40098a:	4e1c      	ldr	r6, [pc, #112]	; (4009fc <afec_process_callback+0x80>)
  40098c:	4d1c      	ldr	r5, [pc, #112]	; (400a00 <afec_process_callback+0x84>)
  40098e:	42a8      	cmp	r0, r5
  400990:	bf14      	ite	ne
  400992:	2000      	movne	r0, #0
  400994:	2001      	moveq	r0, #1
  400996:	0105      	lsls	r5, r0, #4
  400998:	e00b      	b.n	4009b2 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  40099a:	2c0e      	cmp	r4, #14
  40099c:	d81e      	bhi.n	4009dc <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  40099e:	9a01      	ldr	r2, [sp, #4]
  4009a0:	f104 010c 	add.w	r1, r4, #12
  4009a4:	2301      	movs	r3, #1
  4009a6:	408b      	lsls	r3, r1
  4009a8:	4213      	tst	r3, r2
  4009aa:	d110      	bne.n	4009ce <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4009ac:	3401      	adds	r4, #1
  4009ae:	2c10      	cmp	r4, #16
  4009b0:	d022      	beq.n	4009f8 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4009b2:	2c0b      	cmp	r4, #11
  4009b4:	d8f1      	bhi.n	40099a <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  4009b6:	9a01      	ldr	r2, [sp, #4]
  4009b8:	2301      	movs	r3, #1
  4009ba:	40a3      	lsls	r3, r4
  4009bc:	4213      	tst	r3, r2
  4009be:	d0f5      	beq.n	4009ac <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4009c0:	192b      	adds	r3, r5, r4
  4009c2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4009c6:	2b00      	cmp	r3, #0
  4009c8:	d0f0      	beq.n	4009ac <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4009ca:	4798      	blx	r3
  4009cc:	e7ee      	b.n	4009ac <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4009ce:	192b      	adds	r3, r5, r4
  4009d0:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4009d4:	2b00      	cmp	r3, #0
  4009d6:	d0e9      	beq.n	4009ac <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4009d8:	4798      	blx	r3
  4009da:	e7e7      	b.n	4009ac <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4009dc:	9a01      	ldr	r2, [sp, #4]
  4009de:	f104 010f 	add.w	r1, r4, #15
  4009e2:	2301      	movs	r3, #1
  4009e4:	408b      	lsls	r3, r1
  4009e6:	4213      	tst	r3, r2
  4009e8:	d0e0      	beq.n	4009ac <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4009ea:	192b      	adds	r3, r5, r4
  4009ec:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4009f0:	2b00      	cmp	r3, #0
  4009f2:	d0db      	beq.n	4009ac <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4009f4:	4798      	blx	r3
  4009f6:	e7d9      	b.n	4009ac <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  4009f8:	b002      	add	sp, #8
  4009fa:	bd70      	pop	{r4, r5, r6, pc}
  4009fc:	20400aa4 	.word	0x20400aa4
  400a00:	40064000 	.word	0x40064000

00400a04 <afec_ch_set_config>:
{
  400a04:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400a06:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400a08:	2301      	movs	r3, #1
  400a0a:	408b      	lsls	r3, r1
  400a0c:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400a10:	7815      	ldrb	r5, [r2, #0]
  400a12:	2d00      	cmp	r5, #0
  400a14:	bf08      	it	eq
  400a16:	2300      	moveq	r3, #0
  400a18:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400a1a:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400a1c:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400a1e:	004b      	lsls	r3, r1, #1
  400a20:	2103      	movs	r1, #3
  400a22:	4099      	lsls	r1, r3
  400a24:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400a28:	7851      	ldrb	r1, [r2, #1]
  400a2a:	4099      	lsls	r1, r3
  400a2c:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400a2e:	6541      	str	r1, [r0, #84]	; 0x54
}
  400a30:	bc30      	pop	{r4, r5}
  400a32:	4770      	bx	lr

00400a34 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400a34:	784b      	ldrb	r3, [r1, #1]
  400a36:	780a      	ldrb	r2, [r1, #0]
  400a38:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400a3a:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  400a3c:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400a3e:	884b      	ldrh	r3, [r1, #2]
  400a40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400a44:	6743      	str	r3, [r0, #116]	; 0x74
  400a46:	4770      	bx	lr

00400a48 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400a48:	2200      	movs	r2, #0
  400a4a:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400a4c:	4b08      	ldr	r3, [pc, #32]	; (400a70 <afec_get_config_defaults+0x28>)
  400a4e:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400a50:	4b08      	ldr	r3, [pc, #32]	; (400a74 <afec_get_config_defaults+0x2c>)
  400a52:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400a54:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400a58:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  400a5a:	2302      	movs	r3, #2
  400a5c:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400a5e:	2301      	movs	r3, #1
  400a60:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400a62:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400a64:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400a66:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400a68:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400a6a:	7583      	strb	r3, [r0, #22]
  400a6c:	4770      	bx	lr
  400a6e:	bf00      	nop
  400a70:	11e1a300 	.word	0x11e1a300
  400a74:	005b8d80 	.word	0x005b8d80

00400a78 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400a78:	2300      	movs	r3, #0
  400a7a:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400a7c:	2301      	movs	r3, #1
  400a7e:	7043      	strb	r3, [r0, #1]
  400a80:	4770      	bx	lr

00400a82 <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  400a82:	2300      	movs	r3, #0
  400a84:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400a86:	2320      	movs	r3, #32
  400a88:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400a8a:	23ff      	movs	r3, #255	; 0xff
  400a8c:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400a8e:	f640 73ff 	movw	r3, #4095	; 0xfff
  400a92:	8083      	strh	r3, [r0, #4]
  400a94:	4770      	bx	lr
	...

00400a98 <afec_init>:
	return afec->AFEC_ISR;
  400a98:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400a9a:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400a9e:	d001      	beq.n	400aa4 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400aa0:	2019      	movs	r0, #25
  400aa2:	4770      	bx	lr
{
  400aa4:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400aa6:	2301      	movs	r3, #1
  400aa8:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400aaa:	7ccb      	ldrb	r3, [r1, #19]
  400aac:	2b00      	cmp	r3, #0
  400aae:	bf18      	it	ne
  400ab0:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400ab4:	684b      	ldr	r3, [r1, #4]
  400ab6:	688c      	ldr	r4, [r1, #8]
  400ab8:	fbb3 f3f4 	udiv	r3, r3, r4
  400abc:	3b01      	subs	r3, #1
  400abe:	021b      	lsls	r3, r3, #8
  400ac0:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400ac2:	68cc      	ldr	r4, [r1, #12]
  400ac4:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400ac8:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400aca:	7c0c      	ldrb	r4, [r1, #16]
  400acc:	0624      	lsls	r4, r4, #24
  400ace:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400ad2:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400ad4:	7c4c      	ldrb	r4, [r1, #17]
  400ad6:	0724      	lsls	r4, r4, #28
  400ad8:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400adc:	4323      	orrs	r3, r4
  400ade:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400ae0:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400ae2:	7d0b      	ldrb	r3, [r1, #20]
  400ae4:	2b00      	cmp	r3, #0
  400ae6:	bf14      	ite	ne
  400ae8:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400aec:	2300      	moveq	r3, #0
  400aee:	680a      	ldr	r2, [r1, #0]
  400af0:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400af2:	7d4a      	ldrb	r2, [r1, #21]
  400af4:	2a00      	cmp	r2, #0
  400af6:	bf14      	ite	ne
  400af8:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400afc:	2200      	moveq	r2, #0
			(config->resolution) |
  400afe:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400b00:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400b02:	7d8b      	ldrb	r3, [r1, #22]
  400b04:	021b      	lsls	r3, r3, #8
  400b06:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400b0a:	f043 030c 	orr.w	r3, r3, #12
  400b0e:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400b12:	4b0f      	ldr	r3, [pc, #60]	; (400b50 <afec_init+0xb8>)
  400b14:	4298      	cmp	r0, r3
  400b16:	d006      	beq.n	400b26 <afec_init+0x8e>
	if(afec == AFEC1) {
  400b18:	4b0e      	ldr	r3, [pc, #56]	; (400b54 <afec_init+0xbc>)
  400b1a:	4298      	cmp	r0, r3
  400b1c:	d00d      	beq.n	400b3a <afec_init+0xa2>
	return STATUS_OK;
  400b1e:	2000      	movs	r0, #0
}
  400b20:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b24:	4770      	bx	lr
  400b26:	4b0c      	ldr	r3, [pc, #48]	; (400b58 <afec_init+0xc0>)
  400b28:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400b2c:	2200      	movs	r2, #0
  400b2e:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400b32:	428b      	cmp	r3, r1
  400b34:	d1fb      	bne.n	400b2e <afec_init+0x96>
	return STATUS_OK;
  400b36:	2000      	movs	r0, #0
  400b38:	e7f2      	b.n	400b20 <afec_init+0x88>
  400b3a:	4b08      	ldr	r3, [pc, #32]	; (400b5c <afec_init+0xc4>)
  400b3c:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400b40:	2200      	movs	r2, #0
  400b42:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400b46:	428b      	cmp	r3, r1
  400b48:	d1fb      	bne.n	400b42 <afec_init+0xaa>
	return STATUS_OK;
  400b4a:	2000      	movs	r0, #0
  400b4c:	e7e8      	b.n	400b20 <afec_init+0x88>
  400b4e:	bf00      	nop
  400b50:	4003c000 	.word	0x4003c000
  400b54:	40064000 	.word	0x40064000
  400b58:	20400aa0 	.word	0x20400aa0
  400b5c:	20400ae4 	.word	0x20400ae4

00400b60 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400b60:	4b0c      	ldr	r3, [pc, #48]	; (400b94 <afec_enable_interrupt+0x34>)
  400b62:	4299      	cmp	r1, r3
  400b64:	d007      	beq.n	400b76 <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400b66:	290b      	cmp	r1, #11
  400b68:	d80b      	bhi.n	400b82 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400b6a:	d006      	beq.n	400b7a <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400b6c:	2301      	movs	r3, #1
  400b6e:	fa03 f101 	lsl.w	r1, r3, r1
  400b72:	6241      	str	r1, [r0, #36]	; 0x24
  400b74:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400b76:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400b78:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400b7a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400b7e:	6243      	str	r3, [r0, #36]	; 0x24
  400b80:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400b82:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400b84:	bf94      	ite	ls
  400b86:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400b88:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400b8a:	2301      	movs	r3, #1
  400b8c:	fa03 f101 	lsl.w	r1, r3, r1
  400b90:	6241      	str	r1, [r0, #36]	; 0x24
  400b92:	4770      	bx	lr
  400b94:	47000fff 	.word	0x47000fff

00400b98 <afec_set_callback>:
{
  400b98:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400b9a:	4c11      	ldr	r4, [pc, #68]	; (400be0 <afec_set_callback+0x48>)
  400b9c:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400b9e:	bf0c      	ite	eq
  400ba0:	2410      	moveq	r4, #16
  400ba2:	2400      	movne	r4, #0
  400ba4:	440c      	add	r4, r1
  400ba6:	4d0f      	ldr	r5, [pc, #60]	; (400be4 <afec_set_callback+0x4c>)
  400ba8:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400bac:	d10a      	bne.n	400bc4 <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400bae:	4a0e      	ldr	r2, [pc, #56]	; (400be8 <afec_set_callback+0x50>)
  400bb0:	f44f 7480 	mov.w	r4, #256	; 0x100
  400bb4:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400bb8:	015b      	lsls	r3, r3, #5
  400bba:	b2db      	uxtb	r3, r3
  400bbc:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400bc0:	6054      	str	r4, [r2, #4]
  400bc2:	e009      	b.n	400bd8 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400bc4:	4a08      	ldr	r2, [pc, #32]	; (400be8 <afec_set_callback+0x50>)
  400bc6:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400bca:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400bce:	015b      	lsls	r3, r3, #5
  400bd0:	b2db      	uxtb	r3, r3
  400bd2:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400bd6:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400bd8:	4b04      	ldr	r3, [pc, #16]	; (400bec <afec_set_callback+0x54>)
  400bda:	4798      	blx	r3
  400bdc:	bd38      	pop	{r3, r4, r5, pc}
  400bde:	bf00      	nop
  400be0:	40064000 	.word	0x40064000
  400be4:	20400aa4 	.word	0x20400aa4
  400be8:	e000e100 	.word	0xe000e100
  400bec:	00400b61 	.word	0x00400b61

00400bf0 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400bf0:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400bf2:	4802      	ldr	r0, [pc, #8]	; (400bfc <AFEC0_Handler+0xc>)
  400bf4:	4b02      	ldr	r3, [pc, #8]	; (400c00 <AFEC0_Handler+0x10>)
  400bf6:	4798      	blx	r3
  400bf8:	bd08      	pop	{r3, pc}
  400bfa:	bf00      	nop
  400bfc:	4003c000 	.word	0x4003c000
  400c00:	0040097d 	.word	0x0040097d

00400c04 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400c04:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400c06:	4802      	ldr	r0, [pc, #8]	; (400c10 <AFEC1_Handler+0xc>)
  400c08:	4b02      	ldr	r3, [pc, #8]	; (400c14 <AFEC1_Handler+0x10>)
  400c0a:	4798      	blx	r3
  400c0c:	bd08      	pop	{r3, pc}
  400c0e:	bf00      	nop
  400c10:	40064000 	.word	0x40064000
  400c14:	0040097d 	.word	0x0040097d

00400c18 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400c18:	b500      	push	{lr}
  400c1a:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400c1c:	4b13      	ldr	r3, [pc, #76]	; (400c6c <afec_enable+0x54>)
  400c1e:	4298      	cmp	r0, r3
  400c20:	bf0c      	ite	eq
  400c22:	2028      	moveq	r0, #40	; 0x28
  400c24:	201d      	movne	r0, #29
  400c26:	4b12      	ldr	r3, [pc, #72]	; (400c70 <afec_enable+0x58>)
  400c28:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400c2a:	4b12      	ldr	r3, [pc, #72]	; (400c74 <afec_enable+0x5c>)
  400c2c:	789b      	ldrb	r3, [r3, #2]
  400c2e:	2bff      	cmp	r3, #255	; 0xff
  400c30:	d01a      	beq.n	400c68 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400c32:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400c36:	fab3 f383 	clz	r3, r3
  400c3a:	095b      	lsrs	r3, r3, #5
  400c3c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400c3e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400c40:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400c44:	2200      	movs	r2, #0
  400c46:	4b0c      	ldr	r3, [pc, #48]	; (400c78 <afec_enable+0x60>)
  400c48:	701a      	strb	r2, [r3, #0]
	return flags;
  400c4a:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400c4c:	4a09      	ldr	r2, [pc, #36]	; (400c74 <afec_enable+0x5c>)
  400c4e:	7893      	ldrb	r3, [r2, #2]
  400c50:	3301      	adds	r3, #1
  400c52:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400c54:	b129      	cbz	r1, 400c62 <afec_enable+0x4a>
		cpu_irq_enable();
  400c56:	2201      	movs	r2, #1
  400c58:	4b07      	ldr	r3, [pc, #28]	; (400c78 <afec_enable+0x60>)
  400c5a:	701a      	strb	r2, [r3, #0]
  400c5c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400c60:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400c62:	b003      	add	sp, #12
  400c64:	f85d fb04 	ldr.w	pc, [sp], #4
  400c68:	e7fe      	b.n	400c68 <afec_enable+0x50>
  400c6a:	bf00      	nop
  400c6c:	40064000 	.word	0x40064000
  400c70:	00400e59 	.word	0x00400e59
  400c74:	20400a90 	.word	0x20400a90
  400c78:	20400000 	.word	0x20400000

00400c7c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400c7c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400c7e:	4770      	bx	lr

00400c80 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400c80:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400c82:	4770      	bx	lr

00400c84 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c88:	4604      	mov	r4, r0
  400c8a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400c8c:	4b0e      	ldr	r3, [pc, #56]	; (400cc8 <pio_handler_process+0x44>)
  400c8e:	4798      	blx	r3
  400c90:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400c92:	4620      	mov	r0, r4
  400c94:	4b0d      	ldr	r3, [pc, #52]	; (400ccc <pio_handler_process+0x48>)
  400c96:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400c98:	4005      	ands	r5, r0
  400c9a:	d013      	beq.n	400cc4 <pio_handler_process+0x40>
  400c9c:	4c0c      	ldr	r4, [pc, #48]	; (400cd0 <pio_handler_process+0x4c>)
  400c9e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400ca2:	e003      	b.n	400cac <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400ca4:	42b4      	cmp	r4, r6
  400ca6:	d00d      	beq.n	400cc4 <pio_handler_process+0x40>
  400ca8:	3410      	adds	r4, #16
		while (status != 0) {
  400caa:	b15d      	cbz	r5, 400cc4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400cac:	6820      	ldr	r0, [r4, #0]
  400cae:	4540      	cmp	r0, r8
  400cb0:	d1f8      	bne.n	400ca4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400cb2:	6861      	ldr	r1, [r4, #4]
  400cb4:	4229      	tst	r1, r5
  400cb6:	d0f5      	beq.n	400ca4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400cb8:	68e3      	ldr	r3, [r4, #12]
  400cba:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400cbc:	6863      	ldr	r3, [r4, #4]
  400cbe:	ea25 0503 	bic.w	r5, r5, r3
  400cc2:	e7ef      	b.n	400ca4 <pio_handler_process+0x20>
  400cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400cc8:	00400c7d 	.word	0x00400c7d
  400ccc:	00400c81 	.word	0x00400c81
  400cd0:	204009dc 	.word	0x204009dc

00400cd4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400cd4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400cd6:	210a      	movs	r1, #10
  400cd8:	4801      	ldr	r0, [pc, #4]	; (400ce0 <PIOA_Handler+0xc>)
  400cda:	4b02      	ldr	r3, [pc, #8]	; (400ce4 <PIOA_Handler+0x10>)
  400cdc:	4798      	blx	r3
  400cde:	bd08      	pop	{r3, pc}
  400ce0:	400e0e00 	.word	0x400e0e00
  400ce4:	00400c85 	.word	0x00400c85

00400ce8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ce8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400cea:	210b      	movs	r1, #11
  400cec:	4801      	ldr	r0, [pc, #4]	; (400cf4 <PIOB_Handler+0xc>)
  400cee:	4b02      	ldr	r3, [pc, #8]	; (400cf8 <PIOB_Handler+0x10>)
  400cf0:	4798      	blx	r3
  400cf2:	bd08      	pop	{r3, pc}
  400cf4:	400e1000 	.word	0x400e1000
  400cf8:	00400c85 	.word	0x00400c85

00400cfc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400cfc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400cfe:	210c      	movs	r1, #12
  400d00:	4801      	ldr	r0, [pc, #4]	; (400d08 <PIOC_Handler+0xc>)
  400d02:	4b02      	ldr	r3, [pc, #8]	; (400d0c <PIOC_Handler+0x10>)
  400d04:	4798      	blx	r3
  400d06:	bd08      	pop	{r3, pc}
  400d08:	400e1200 	.word	0x400e1200
  400d0c:	00400c85 	.word	0x00400c85

00400d10 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400d10:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400d12:	2110      	movs	r1, #16
  400d14:	4801      	ldr	r0, [pc, #4]	; (400d1c <PIOD_Handler+0xc>)
  400d16:	4b02      	ldr	r3, [pc, #8]	; (400d20 <PIOD_Handler+0x10>)
  400d18:	4798      	blx	r3
  400d1a:	bd08      	pop	{r3, pc}
  400d1c:	400e1400 	.word	0x400e1400
  400d20:	00400c85 	.word	0x00400c85

00400d24 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400d24:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400d26:	2111      	movs	r1, #17
  400d28:	4801      	ldr	r0, [pc, #4]	; (400d30 <PIOE_Handler+0xc>)
  400d2a:	4b02      	ldr	r3, [pc, #8]	; (400d34 <PIOE_Handler+0x10>)
  400d2c:	4798      	blx	r3
  400d2e:	bd08      	pop	{r3, pc}
  400d30:	400e1600 	.word	0x400e1600
  400d34:	00400c85 	.word	0x00400c85

00400d38 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400d38:	2803      	cmp	r0, #3
  400d3a:	d011      	beq.n	400d60 <pmc_mck_set_division+0x28>
  400d3c:	2804      	cmp	r0, #4
  400d3e:	d012      	beq.n	400d66 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400d40:	2802      	cmp	r0, #2
  400d42:	bf0c      	ite	eq
  400d44:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400d48:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400d4a:	4a08      	ldr	r2, [pc, #32]	; (400d6c <pmc_mck_set_division+0x34>)
  400d4c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400d52:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400d54:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400d56:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d58:	f013 0f08 	tst.w	r3, #8
  400d5c:	d0fb      	beq.n	400d56 <pmc_mck_set_division+0x1e>
}
  400d5e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400d60:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400d64:	e7f1      	b.n	400d4a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400d66:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400d6a:	e7ee      	b.n	400d4a <pmc_mck_set_division+0x12>
  400d6c:	400e0600 	.word	0x400e0600

00400d70 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400d70:	4a17      	ldr	r2, [pc, #92]	; (400dd0 <pmc_switch_mck_to_pllack+0x60>)
  400d72:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400d78:	4318      	orrs	r0, r3
  400d7a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d7c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d7e:	f013 0f08 	tst.w	r3, #8
  400d82:	d10a      	bne.n	400d9a <pmc_switch_mck_to_pllack+0x2a>
  400d84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400d88:	4911      	ldr	r1, [pc, #68]	; (400dd0 <pmc_switch_mck_to_pllack+0x60>)
  400d8a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400d8c:	f012 0f08 	tst.w	r2, #8
  400d90:	d103      	bne.n	400d9a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d92:	3b01      	subs	r3, #1
  400d94:	d1f9      	bne.n	400d8a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400d96:	2001      	movs	r0, #1
  400d98:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400d9a:	4a0d      	ldr	r2, [pc, #52]	; (400dd0 <pmc_switch_mck_to_pllack+0x60>)
  400d9c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d9e:	f023 0303 	bic.w	r3, r3, #3
  400da2:	f043 0302 	orr.w	r3, r3, #2
  400da6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400da8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400daa:	f013 0f08 	tst.w	r3, #8
  400dae:	d10a      	bne.n	400dc6 <pmc_switch_mck_to_pllack+0x56>
  400db0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400db4:	4906      	ldr	r1, [pc, #24]	; (400dd0 <pmc_switch_mck_to_pllack+0x60>)
  400db6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400db8:	f012 0f08 	tst.w	r2, #8
  400dbc:	d105      	bne.n	400dca <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400dbe:	3b01      	subs	r3, #1
  400dc0:	d1f9      	bne.n	400db6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400dc2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400dc4:	4770      	bx	lr
	return 0;
  400dc6:	2000      	movs	r0, #0
  400dc8:	4770      	bx	lr
  400dca:	2000      	movs	r0, #0
  400dcc:	4770      	bx	lr
  400dce:	bf00      	nop
  400dd0:	400e0600 	.word	0x400e0600

00400dd4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400dd4:	b9a0      	cbnz	r0, 400e00 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dd6:	480e      	ldr	r0, [pc, #56]	; (400e10 <pmc_switch_mainck_to_xtal+0x3c>)
  400dd8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400dda:	0209      	lsls	r1, r1, #8
  400ddc:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400dde:	4a0d      	ldr	r2, [pc, #52]	; (400e14 <pmc_switch_mainck_to_xtal+0x40>)
  400de0:	401a      	ands	r2, r3
  400de2:	4b0d      	ldr	r3, [pc, #52]	; (400e18 <pmc_switch_mainck_to_xtal+0x44>)
  400de4:	4313      	orrs	r3, r2
  400de6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400de8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400dea:	4602      	mov	r2, r0
  400dec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dee:	f013 0f01 	tst.w	r3, #1
  400df2:	d0fb      	beq.n	400dec <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400df4:	4a06      	ldr	r2, [pc, #24]	; (400e10 <pmc_switch_mainck_to_xtal+0x3c>)
  400df6:	6a11      	ldr	r1, [r2, #32]
  400df8:	4b08      	ldr	r3, [pc, #32]	; (400e1c <pmc_switch_mainck_to_xtal+0x48>)
  400dfa:	430b      	orrs	r3, r1
  400dfc:	6213      	str	r3, [r2, #32]
  400dfe:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e00:	4903      	ldr	r1, [pc, #12]	; (400e10 <pmc_switch_mainck_to_xtal+0x3c>)
  400e02:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400e04:	4a06      	ldr	r2, [pc, #24]	; (400e20 <pmc_switch_mainck_to_xtal+0x4c>)
  400e06:	401a      	ands	r2, r3
  400e08:	4b06      	ldr	r3, [pc, #24]	; (400e24 <pmc_switch_mainck_to_xtal+0x50>)
  400e0a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e0c:	620b      	str	r3, [r1, #32]
  400e0e:	4770      	bx	lr
  400e10:	400e0600 	.word	0x400e0600
  400e14:	ffc8fffc 	.word	0xffc8fffc
  400e18:	00370001 	.word	0x00370001
  400e1c:	01370000 	.word	0x01370000
  400e20:	fec8fffc 	.word	0xfec8fffc
  400e24:	01370002 	.word	0x01370002

00400e28 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e28:	4b02      	ldr	r3, [pc, #8]	; (400e34 <pmc_osc_is_ready_mainck+0xc>)
  400e2a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e2c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400e30:	4770      	bx	lr
  400e32:	bf00      	nop
  400e34:	400e0600 	.word	0x400e0600

00400e38 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e38:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e3c:	4b01      	ldr	r3, [pc, #4]	; (400e44 <pmc_disable_pllack+0xc>)
  400e3e:	629a      	str	r2, [r3, #40]	; 0x28
  400e40:	4770      	bx	lr
  400e42:	bf00      	nop
  400e44:	400e0600 	.word	0x400e0600

00400e48 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e48:	4b02      	ldr	r3, [pc, #8]	; (400e54 <pmc_is_locked_pllack+0xc>)
  400e4a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e4c:	f000 0002 	and.w	r0, r0, #2
  400e50:	4770      	bx	lr
  400e52:	bf00      	nop
  400e54:	400e0600 	.word	0x400e0600

00400e58 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400e58:	283f      	cmp	r0, #63	; 0x3f
  400e5a:	d81e      	bhi.n	400e9a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400e5c:	281f      	cmp	r0, #31
  400e5e:	d80c      	bhi.n	400e7a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e60:	4b11      	ldr	r3, [pc, #68]	; (400ea8 <pmc_enable_periph_clk+0x50>)
  400e62:	699a      	ldr	r2, [r3, #24]
  400e64:	2301      	movs	r3, #1
  400e66:	4083      	lsls	r3, r0
  400e68:	4393      	bics	r3, r2
  400e6a:	d018      	beq.n	400e9e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400e6c:	2301      	movs	r3, #1
  400e6e:	fa03 f000 	lsl.w	r0, r3, r0
  400e72:	4b0d      	ldr	r3, [pc, #52]	; (400ea8 <pmc_enable_periph_clk+0x50>)
  400e74:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400e76:	2000      	movs	r0, #0
  400e78:	4770      	bx	lr
		ul_id -= 32;
  400e7a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e7c:	4b0a      	ldr	r3, [pc, #40]	; (400ea8 <pmc_enable_periph_clk+0x50>)
  400e7e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e82:	2301      	movs	r3, #1
  400e84:	4083      	lsls	r3, r0
  400e86:	4393      	bics	r3, r2
  400e88:	d00b      	beq.n	400ea2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e8a:	2301      	movs	r3, #1
  400e8c:	fa03 f000 	lsl.w	r0, r3, r0
  400e90:	4b05      	ldr	r3, [pc, #20]	; (400ea8 <pmc_enable_periph_clk+0x50>)
  400e92:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400e96:	2000      	movs	r0, #0
  400e98:	4770      	bx	lr
		return 1;
  400e9a:	2001      	movs	r0, #1
  400e9c:	4770      	bx	lr
	return 0;
  400e9e:	2000      	movs	r0, #0
  400ea0:	4770      	bx	lr
  400ea2:	2000      	movs	r0, #0
}
  400ea4:	4770      	bx	lr
  400ea6:	bf00      	nop
  400ea8:	400e0600 	.word	0x400e0600

00400eac <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400eac:	4770      	bx	lr
	...

00400eb0 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400eb0:	4a10      	ldr	r2, [pc, #64]	; (400ef4 <pmc_enable_waitmode+0x44>)
  400eb2:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400eb4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400eb8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  400ebc:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400ebe:	6a11      	ldr	r1, [r2, #32]
  400ec0:	4b0d      	ldr	r3, [pc, #52]	; (400ef8 <pmc_enable_waitmode+0x48>)
  400ec2:	430b      	orrs	r3, r1
  400ec4:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ec6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ec8:	f013 0f08 	tst.w	r3, #8
  400ecc:	d0fb      	beq.n	400ec6 <pmc_enable_waitmode+0x16>
  400ece:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  400ed2:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400ed4:	3b01      	subs	r3, #1
  400ed6:	d1fc      	bne.n	400ed2 <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400ed8:	4a06      	ldr	r2, [pc, #24]	; (400ef4 <pmc_enable_waitmode+0x44>)
  400eda:	6a13      	ldr	r3, [r2, #32]
  400edc:	f013 0f08 	tst.w	r3, #8
  400ee0:	d0fb      	beq.n	400eda <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400ee2:	4a04      	ldr	r2, [pc, #16]	; (400ef4 <pmc_enable_waitmode+0x44>)
  400ee4:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400ee6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400eea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  400eee:	6713      	str	r3, [r2, #112]	; 0x70
  400ef0:	4770      	bx	lr
  400ef2:	bf00      	nop
  400ef4:	400e0600 	.word	0x400e0600
  400ef8:	00370004 	.word	0x00370004

00400efc <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  400f00:	1e43      	subs	r3, r0, #1
  400f02:	2b04      	cmp	r3, #4
  400f04:	f200 8107 	bhi.w	401116 <pmc_sleep+0x21a>
  400f08:	e8df f013 	tbh	[pc, r3, lsl #1]
  400f0c:	00050005 	.word	0x00050005
  400f10:	00150015 	.word	0x00150015
  400f14:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400f16:	4a81      	ldr	r2, [pc, #516]	; (40111c <pmc_sleep+0x220>)
  400f18:	6913      	ldr	r3, [r2, #16]
  400f1a:	f023 0304 	bic.w	r3, r3, #4
  400f1e:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400f20:	2201      	movs	r2, #1
  400f22:	4b7f      	ldr	r3, [pc, #508]	; (401120 <pmc_sleep+0x224>)
  400f24:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400f26:	f3bf 8f5f 	dmb	sy
  400f2a:	b662      	cpsie	i
  __ASM volatile ("dsb");
  400f2c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  400f30:	bf30      	wfi
  400f32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f36:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400f38:	2803      	cmp	r0, #3
  400f3a:	bf0c      	ite	eq
  400f3c:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400f3e:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  400f42:	4b78      	ldr	r3, [pc, #480]	; (401124 <pmc_sleep+0x228>)
  400f44:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  400f46:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400f48:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400f4c:	2200      	movs	r2, #0
  400f4e:	4b74      	ldr	r3, [pc, #464]	; (401120 <pmc_sleep+0x224>)
  400f50:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400f52:	2201      	movs	r2, #1
  400f54:	4b74      	ldr	r3, [pc, #464]	; (401128 <pmc_sleep+0x22c>)
  400f56:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  400f58:	4b74      	ldr	r3, [pc, #464]	; (40112c <pmc_sleep+0x230>)
  400f5a:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  400f5c:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  400f5e:	4a74      	ldr	r2, [pc, #464]	; (401130 <pmc_sleep+0x234>)
  400f60:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400f64:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  400f66:	4a73      	ldr	r2, [pc, #460]	; (401134 <pmc_sleep+0x238>)
  400f68:	433a      	orrs	r2, r7
  400f6a:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  400f6c:	f005 0903 	and.w	r9, r5, #3
  400f70:	f1b9 0f01 	cmp.w	r9, #1
  400f74:	f240 8089 	bls.w	40108a <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  400f78:	f025 0103 	bic.w	r1, r5, #3
  400f7c:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  400f80:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f82:	461a      	mov	r2, r3
  400f84:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f86:	f013 0f08 	tst.w	r3, #8
  400f8a:	d0fb      	beq.n	400f84 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  400f8c:	f011 0f70 	tst.w	r1, #112	; 0x70
  400f90:	d008      	beq.n	400fa4 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  400f92:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  400f96:	4b65      	ldr	r3, [pc, #404]	; (40112c <pmc_sleep+0x230>)
  400f98:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f9a:	461a      	mov	r2, r3
  400f9c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f9e:	f013 0f08 	tst.w	r3, #8
  400fa2:	d0fb      	beq.n	400f9c <pmc_sleep+0xa0>
	pmc_disable_pllack();
  400fa4:	4b64      	ldr	r3, [pc, #400]	; (401138 <pmc_sleep+0x23c>)
  400fa6:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400fa8:	4a60      	ldr	r2, [pc, #384]	; (40112c <pmc_sleep+0x230>)
  400faa:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  400fb0:	d0fb      	beq.n	400faa <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400fb2:	4a5e      	ldr	r2, [pc, #376]	; (40112c <pmc_sleep+0x230>)
  400fb4:	6a11      	ldr	r1, [r2, #32]
  400fb6:	4b61      	ldr	r3, [pc, #388]	; (40113c <pmc_sleep+0x240>)
  400fb8:	400b      	ands	r3, r1
  400fba:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400fbe:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400fc0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fc2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400fc6:	d0fb      	beq.n	400fc0 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  400fc8:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  400fcc:	4a58      	ldr	r2, [pc, #352]	; (401130 <pmc_sleep+0x234>)
  400fce:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  400fd0:	2c04      	cmp	r4, #4
  400fd2:	d05c      	beq.n	40108e <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  400fd4:	4c52      	ldr	r4, [pc, #328]	; (401120 <pmc_sleep+0x224>)
  400fd6:	2301      	movs	r3, #1
  400fd8:	7023      	strb	r3, [r4, #0]
  400fda:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400fde:	b662      	cpsie	i

		pmc_enable_waitmode();
  400fe0:	4b57      	ldr	r3, [pc, #348]	; (401140 <pmc_sleep+0x244>)
  400fe2:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  400fe4:	b672      	cpsid	i
  400fe6:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  400fea:	2300      	movs	r3, #0
  400fec:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  400fee:	f017 0f02 	tst.w	r7, #2
  400ff2:	d055      	beq.n	4010a0 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ff4:	4a4d      	ldr	r2, [pc, #308]	; (40112c <pmc_sleep+0x230>)
  400ff6:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ff8:	4952      	ldr	r1, [pc, #328]	; (401144 <pmc_sleep+0x248>)
  400ffa:	4019      	ands	r1, r3
  400ffc:	4b52      	ldr	r3, [pc, #328]	; (401148 <pmc_sleep+0x24c>)
  400ffe:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401000:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401002:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401004:	4b51      	ldr	r3, [pc, #324]	; (40114c <pmc_sleep+0x250>)
  401006:	400b      	ands	r3, r1
  401008:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40100c:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40100e:	4b50      	ldr	r3, [pc, #320]	; (401150 <pmc_sleep+0x254>)
  401010:	4033      	ands	r3, r6
  401012:	2b00      	cmp	r3, #0
  401014:	d06e      	beq.n	4010f4 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401016:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  40101a:	4b44      	ldr	r3, [pc, #272]	; (40112c <pmc_sleep+0x230>)
  40101c:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40101e:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  401020:	f1b9 0f02 	cmp.w	r9, #2
  401024:	d104      	bne.n	401030 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401026:	4a41      	ldr	r2, [pc, #260]	; (40112c <pmc_sleep+0x230>)
  401028:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40102a:	f013 0f02 	tst.w	r3, #2
  40102e:	d0fb      	beq.n	401028 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  401030:	4a3e      	ldr	r2, [pc, #248]	; (40112c <pmc_sleep+0x230>)
  401032:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401038:	f005 0070 	and.w	r0, r5, #112	; 0x70
  40103c:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40103e:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401040:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401042:	f013 0f08 	tst.w	r3, #8
  401046:	d0fb      	beq.n	401040 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  401048:	4b39      	ldr	r3, [pc, #228]	; (401130 <pmc_sleep+0x234>)
  40104a:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  40104e:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  401052:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401054:	461a      	mov	r2, r3
  401056:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401058:	f013 0f08 	tst.w	r3, #8
  40105c:	d0fb      	beq.n	401056 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  40105e:	4a33      	ldr	r2, [pc, #204]	; (40112c <pmc_sleep+0x230>)
  401060:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401062:	420b      	tst	r3, r1
  401064:	d0fc      	beq.n	401060 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  401066:	2200      	movs	r2, #0
  401068:	4b2f      	ldr	r3, [pc, #188]	; (401128 <pmc_sleep+0x22c>)
  40106a:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  40106c:	4b39      	ldr	r3, [pc, #228]	; (401154 <pmc_sleep+0x258>)
  40106e:	681b      	ldr	r3, [r3, #0]
  401070:	b11b      	cbz	r3, 40107a <pmc_sleep+0x17e>
			callback_clocks_restored();
  401072:	4798      	blx	r3
			callback_clocks_restored = NULL;
  401074:	2200      	movs	r2, #0
  401076:	4b37      	ldr	r3, [pc, #220]	; (401154 <pmc_sleep+0x258>)
  401078:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  40107a:	2201      	movs	r2, #1
  40107c:	4b28      	ldr	r3, [pc, #160]	; (401120 <pmc_sleep+0x224>)
  40107e:	701a      	strb	r2, [r3, #0]
  401080:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401084:	b662      	cpsie	i
  401086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  40108a:	4629      	mov	r1, r5
  40108c:	e77e      	b.n	400f8c <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40108e:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  401092:	6a11      	ldr	r1, [r2, #32]
  401094:	4b30      	ldr	r3, [pc, #192]	; (401158 <pmc_sleep+0x25c>)
  401096:	400b      	ands	r3, r1
  401098:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40109c:	6213      	str	r3, [r2, #32]
  40109e:	e799      	b.n	400fd4 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4010a0:	f017 0f01 	tst.w	r7, #1
  4010a4:	d0b3      	beq.n	40100e <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4010a6:	4b21      	ldr	r3, [pc, #132]	; (40112c <pmc_sleep+0x230>)
  4010a8:	6a1b      	ldr	r3, [r3, #32]
  4010aa:	f013 0f01 	tst.w	r3, #1
  4010ae:	d10b      	bne.n	4010c8 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010b0:	491e      	ldr	r1, [pc, #120]	; (40112c <pmc_sleep+0x230>)
  4010b2:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4010b4:	4a29      	ldr	r2, [pc, #164]	; (40115c <pmc_sleep+0x260>)
  4010b6:	401a      	ands	r2, r3
  4010b8:	4b29      	ldr	r3, [pc, #164]	; (401160 <pmc_sleep+0x264>)
  4010ba:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010bc:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4010be:	460a      	mov	r2, r1
  4010c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010c2:	f013 0f01 	tst.w	r3, #1
  4010c6:	d0fb      	beq.n	4010c0 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4010c8:	4b18      	ldr	r3, [pc, #96]	; (40112c <pmc_sleep+0x230>)
  4010ca:	6a1b      	ldr	r3, [r3, #32]
  4010cc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4010d0:	d108      	bne.n	4010e4 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4010d2:	4a16      	ldr	r2, [pc, #88]	; (40112c <pmc_sleep+0x230>)
  4010d4:	6a11      	ldr	r1, [r2, #32]
  4010d6:	4b23      	ldr	r3, [pc, #140]	; (401164 <pmc_sleep+0x268>)
  4010d8:	430b      	orrs	r3, r1
  4010da:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4010dc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010de:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4010e2:	d0fb      	beq.n	4010dc <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010e4:	4a11      	ldr	r2, [pc, #68]	; (40112c <pmc_sleep+0x230>)
  4010e6:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  4010e8:	4b18      	ldr	r3, [pc, #96]	; (40114c <pmc_sleep+0x250>)
  4010ea:	400b      	ands	r3, r1
  4010ec:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4010f0:	6213      	str	r3, [r2, #32]
  4010f2:	e78c      	b.n	40100e <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  4010f4:	2100      	movs	r1, #0
  4010f6:	e793      	b.n	401020 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4010f8:	4a08      	ldr	r2, [pc, #32]	; (40111c <pmc_sleep+0x220>)
  4010fa:	6913      	ldr	r3, [r2, #16]
  4010fc:	f043 0304 	orr.w	r3, r3, #4
  401100:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  401102:	4a19      	ldr	r2, [pc, #100]	; (401168 <pmc_sleep+0x26c>)
  401104:	4b19      	ldr	r3, [pc, #100]	; (40116c <pmc_sleep+0x270>)
  401106:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401108:	2201      	movs	r2, #1
  40110a:	4b05      	ldr	r3, [pc, #20]	; (401120 <pmc_sleep+0x224>)
  40110c:	701a      	strb	r2, [r3, #0]
  40110e:	f3bf 8f5f 	dmb	sy
  401112:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401114:	bf30      	wfi
  401116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40111a:	bf00      	nop
  40111c:	e000ed00 	.word	0xe000ed00
  401120:	20400000 	.word	0x20400000
  401124:	00400ead 	.word	0x00400ead
  401128:	20400a4c 	.word	0x20400a4c
  40112c:	400e0600 	.word	0x400e0600
  401130:	400e0c00 	.word	0x400e0c00
  401134:	00370008 	.word	0x00370008
  401138:	00400e39 	.word	0x00400e39
  40113c:	fec8ffff 	.word	0xfec8ffff
  401140:	00400eb1 	.word	0x00400eb1
  401144:	fec8fffc 	.word	0xfec8fffc
  401148:	01370002 	.word	0x01370002
  40114c:	ffc8ff87 	.word	0xffc8ff87
  401150:	07ff0000 	.word	0x07ff0000
  401154:	20400a50 	.word	0x20400a50
  401158:	ffc8fffe 	.word	0xffc8fffe
  40115c:	ffc8fffc 	.word	0xffc8fffc
  401160:	00370001 	.word	0x00370001
  401164:	01370000 	.word	0x01370000
  401168:	a5000004 	.word	0xa5000004
  40116c:	400e1810 	.word	0x400e1810

00401170 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401170:	6943      	ldr	r3, [r0, #20]
  401172:	f013 0f02 	tst.w	r3, #2
  401176:	d002      	beq.n	40117e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401178:	61c1      	str	r1, [r0, #28]
	return 0;
  40117a:	2000      	movs	r0, #0
  40117c:	4770      	bx	lr
		return 1;
  40117e:	2001      	movs	r0, #1
}
  401180:	4770      	bx	lr

00401182 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401182:	6943      	ldr	r3, [r0, #20]
  401184:	f013 0f01 	tst.w	r3, #1
  401188:	d003      	beq.n	401192 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40118a:	6983      	ldr	r3, [r0, #24]
  40118c:	700b      	strb	r3, [r1, #0]
	return 0;
  40118e:	2000      	movs	r0, #0
  401190:	4770      	bx	lr
		return 1;
  401192:	2001      	movs	r0, #1
}
  401194:	4770      	bx	lr

00401196 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401196:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401198:	010b      	lsls	r3, r1, #4
  40119a:	4293      	cmp	r3, r2
  40119c:	d914      	bls.n	4011c8 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40119e:	00c9      	lsls	r1, r1, #3
  4011a0:	084b      	lsrs	r3, r1, #1
  4011a2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4011a6:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4011aa:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4011ac:	1e5c      	subs	r4, r3, #1
  4011ae:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4011b2:	428c      	cmp	r4, r1
  4011b4:	d901      	bls.n	4011ba <usart_set_async_baudrate+0x24>
		return 1;
  4011b6:	2001      	movs	r0, #1
  4011b8:	e017      	b.n	4011ea <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4011ba:	6841      	ldr	r1, [r0, #4]
  4011bc:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4011c0:	6041      	str	r1, [r0, #4]
  4011c2:	e00c      	b.n	4011de <usart_set_async_baudrate+0x48>
		return 1;
  4011c4:	2001      	movs	r0, #1
  4011c6:	e010      	b.n	4011ea <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4011c8:	0859      	lsrs	r1, r3, #1
  4011ca:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  4011ce:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4011d2:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4011d4:	1e5c      	subs	r4, r3, #1
  4011d6:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4011da:	428c      	cmp	r4, r1
  4011dc:	d8f2      	bhi.n	4011c4 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4011de:	0412      	lsls	r2, r2, #16
  4011e0:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4011e4:	431a      	orrs	r2, r3
  4011e6:	6202      	str	r2, [r0, #32]

	return 0;
  4011e8:	2000      	movs	r0, #0
}
  4011ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4011ee:	4770      	bx	lr

004011f0 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4011f0:	4b08      	ldr	r3, [pc, #32]	; (401214 <usart_reset+0x24>)
  4011f2:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  4011f6:	2300      	movs	r3, #0
  4011f8:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4011fa:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4011fc:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4011fe:	2388      	movs	r3, #136	; 0x88
  401200:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401202:	2324      	movs	r3, #36	; 0x24
  401204:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401206:	f44f 7380 	mov.w	r3, #256	; 0x100
  40120a:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  40120c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401210:	6003      	str	r3, [r0, #0]
  401212:	4770      	bx	lr
  401214:	55534100 	.word	0x55534100

00401218 <usart_init_rs232>:
{
  401218:	b570      	push	{r4, r5, r6, lr}
  40121a:	4605      	mov	r5, r0
  40121c:	460c      	mov	r4, r1
  40121e:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401220:	4b0f      	ldr	r3, [pc, #60]	; (401260 <usart_init_rs232+0x48>)
  401222:	4798      	blx	r3
	ul_reg_val = 0;
  401224:	2200      	movs	r2, #0
  401226:	4b0f      	ldr	r3, [pc, #60]	; (401264 <usart_init_rs232+0x4c>)
  401228:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40122a:	b1a4      	cbz	r4, 401256 <usart_init_rs232+0x3e>
  40122c:	4632      	mov	r2, r6
  40122e:	6821      	ldr	r1, [r4, #0]
  401230:	4628      	mov	r0, r5
  401232:	4b0d      	ldr	r3, [pc, #52]	; (401268 <usart_init_rs232+0x50>)
  401234:	4798      	blx	r3
  401236:	4602      	mov	r2, r0
  401238:	b978      	cbnz	r0, 40125a <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40123a:	6863      	ldr	r3, [r4, #4]
  40123c:	68a1      	ldr	r1, [r4, #8]
  40123e:	430b      	orrs	r3, r1
  401240:	6921      	ldr	r1, [r4, #16]
  401242:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401244:	68e1      	ldr	r1, [r4, #12]
  401246:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401248:	4906      	ldr	r1, [pc, #24]	; (401264 <usart_init_rs232+0x4c>)
  40124a:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  40124c:	6869      	ldr	r1, [r5, #4]
  40124e:	430b      	orrs	r3, r1
  401250:	606b      	str	r3, [r5, #4]
}
  401252:	4610      	mov	r0, r2
  401254:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401256:	2201      	movs	r2, #1
  401258:	e7fb      	b.n	401252 <usart_init_rs232+0x3a>
  40125a:	2201      	movs	r2, #1
  40125c:	e7f9      	b.n	401252 <usart_init_rs232+0x3a>
  40125e:	bf00      	nop
  401260:	004011f1 	.word	0x004011f1
  401264:	20400a54 	.word	0x20400a54
  401268:	00401197 	.word	0x00401197

0040126c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  40126c:	2340      	movs	r3, #64	; 0x40
  40126e:	6003      	str	r3, [r0, #0]
  401270:	4770      	bx	lr

00401272 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401272:	2310      	movs	r3, #16
  401274:	6003      	str	r3, [r0, #0]
  401276:	4770      	bx	lr

00401278 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401278:	6943      	ldr	r3, [r0, #20]
  40127a:	f013 0f02 	tst.w	r3, #2
  40127e:	d004      	beq.n	40128a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401280:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401284:	61c1      	str	r1, [r0, #28]
	return 0;
  401286:	2000      	movs	r0, #0
  401288:	4770      	bx	lr
		return 1;
  40128a:	2001      	movs	r0, #1
}
  40128c:	4770      	bx	lr

0040128e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40128e:	6943      	ldr	r3, [r0, #20]
  401290:	f013 0f01 	tst.w	r3, #1
  401294:	d005      	beq.n	4012a2 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401296:	6983      	ldr	r3, [r0, #24]
  401298:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40129c:	600b      	str	r3, [r1, #0]
	return 0;
  40129e:	2000      	movs	r0, #0
  4012a0:	4770      	bx	lr
		return 1;
  4012a2:	2001      	movs	r0, #1
}
  4012a4:	4770      	bx	lr

004012a6 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012a6:	e7fe      	b.n	4012a6 <Dummy_Handler>

004012a8 <Reset_Handler>:
{
  4012a8:	b500      	push	{lr}
  4012aa:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4012ac:	4b25      	ldr	r3, [pc, #148]	; (401344 <Reset_Handler+0x9c>)
  4012ae:	4a26      	ldr	r2, [pc, #152]	; (401348 <Reset_Handler+0xa0>)
  4012b0:	429a      	cmp	r2, r3
  4012b2:	d010      	beq.n	4012d6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4012b4:	4b25      	ldr	r3, [pc, #148]	; (40134c <Reset_Handler+0xa4>)
  4012b6:	4a23      	ldr	r2, [pc, #140]	; (401344 <Reset_Handler+0x9c>)
  4012b8:	429a      	cmp	r2, r3
  4012ba:	d20c      	bcs.n	4012d6 <Reset_Handler+0x2e>
  4012bc:	3b01      	subs	r3, #1
  4012be:	1a9b      	subs	r3, r3, r2
  4012c0:	f023 0303 	bic.w	r3, r3, #3
  4012c4:	3304      	adds	r3, #4
  4012c6:	4413      	add	r3, r2
  4012c8:	491f      	ldr	r1, [pc, #124]	; (401348 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4012ca:	f851 0b04 	ldr.w	r0, [r1], #4
  4012ce:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4012d2:	429a      	cmp	r2, r3
  4012d4:	d1f9      	bne.n	4012ca <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4012d6:	4b1e      	ldr	r3, [pc, #120]	; (401350 <Reset_Handler+0xa8>)
  4012d8:	4a1e      	ldr	r2, [pc, #120]	; (401354 <Reset_Handler+0xac>)
  4012da:	429a      	cmp	r2, r3
  4012dc:	d20a      	bcs.n	4012f4 <Reset_Handler+0x4c>
  4012de:	3b01      	subs	r3, #1
  4012e0:	1a9b      	subs	r3, r3, r2
  4012e2:	f023 0303 	bic.w	r3, r3, #3
  4012e6:	3304      	adds	r3, #4
  4012e8:	4413      	add	r3, r2
                *pDest++ = 0;
  4012ea:	2100      	movs	r1, #0
  4012ec:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4012f0:	4293      	cmp	r3, r2
  4012f2:	d1fb      	bne.n	4012ec <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4012f4:	4a18      	ldr	r2, [pc, #96]	; (401358 <Reset_Handler+0xb0>)
  4012f6:	4b19      	ldr	r3, [pc, #100]	; (40135c <Reset_Handler+0xb4>)
  4012f8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4012fc:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4012fe:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401302:	fab3 f383 	clz	r3, r3
  401306:	095b      	lsrs	r3, r3, #5
  401308:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40130a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  40130c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401310:	2200      	movs	r2, #0
  401312:	4b13      	ldr	r3, [pc, #76]	; (401360 <Reset_Handler+0xb8>)
  401314:	701a      	strb	r2, [r3, #0]
	return flags;
  401316:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401318:	4a12      	ldr	r2, [pc, #72]	; (401364 <Reset_Handler+0xbc>)
  40131a:	6813      	ldr	r3, [r2, #0]
  40131c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401320:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401322:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401326:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  40132a:	b129      	cbz	r1, 401338 <Reset_Handler+0x90>
		cpu_irq_enable();
  40132c:	2201      	movs	r2, #1
  40132e:	4b0c      	ldr	r3, [pc, #48]	; (401360 <Reset_Handler+0xb8>)
  401330:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401332:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401336:	b662      	cpsie	i
        __libc_init_array();
  401338:	4b0b      	ldr	r3, [pc, #44]	; (401368 <Reset_Handler+0xc0>)
  40133a:	4798      	blx	r3
        main();
  40133c:	4b0b      	ldr	r3, [pc, #44]	; (40136c <Reset_Handler+0xc4>)
  40133e:	4798      	blx	r3
  401340:	e7fe      	b.n	401340 <Reset_Handler+0x98>
  401342:	bf00      	nop
  401344:	20400000 	.word	0x20400000
  401348:	00404784 	.word	0x00404784
  40134c:	204009b8 	.word	0x204009b8
  401350:	20400b4c 	.word	0x20400b4c
  401354:	204009b8 	.word	0x204009b8
  401358:	e000ed00 	.word	0xe000ed00
  40135c:	00400000 	.word	0x00400000
  401360:	20400000 	.word	0x20400000
  401364:	e000ed88 	.word	0xe000ed88
  401368:	00401559 	.word	0x00401559
  40136c:	004004d1 	.word	0x004004d1

00401370 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401370:	4b3b      	ldr	r3, [pc, #236]	; (401460 <SystemCoreClockUpdate+0xf0>)
  401372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401374:	f003 0303 	and.w	r3, r3, #3
  401378:	2b01      	cmp	r3, #1
  40137a:	d01d      	beq.n	4013b8 <SystemCoreClockUpdate+0x48>
  40137c:	b183      	cbz	r3, 4013a0 <SystemCoreClockUpdate+0x30>
  40137e:	2b02      	cmp	r3, #2
  401380:	d036      	beq.n	4013f0 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401382:	4b37      	ldr	r3, [pc, #220]	; (401460 <SystemCoreClockUpdate+0xf0>)
  401384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401386:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40138a:	2b70      	cmp	r3, #112	; 0x70
  40138c:	d05f      	beq.n	40144e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40138e:	4b34      	ldr	r3, [pc, #208]	; (401460 <SystemCoreClockUpdate+0xf0>)
  401390:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401392:	4934      	ldr	r1, [pc, #208]	; (401464 <SystemCoreClockUpdate+0xf4>)
  401394:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401398:	680b      	ldr	r3, [r1, #0]
  40139a:	40d3      	lsrs	r3, r2
  40139c:	600b      	str	r3, [r1, #0]
  40139e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4013a0:	4b31      	ldr	r3, [pc, #196]	; (401468 <SystemCoreClockUpdate+0xf8>)
  4013a2:	695b      	ldr	r3, [r3, #20]
  4013a4:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013a8:	bf14      	ite	ne
  4013aa:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013ae:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013b2:	4b2c      	ldr	r3, [pc, #176]	; (401464 <SystemCoreClockUpdate+0xf4>)
  4013b4:	601a      	str	r2, [r3, #0]
  4013b6:	e7e4      	b.n	401382 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013b8:	4b29      	ldr	r3, [pc, #164]	; (401460 <SystemCoreClockUpdate+0xf0>)
  4013ba:	6a1b      	ldr	r3, [r3, #32]
  4013bc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013c0:	d003      	beq.n	4013ca <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013c2:	4a2a      	ldr	r2, [pc, #168]	; (40146c <SystemCoreClockUpdate+0xfc>)
  4013c4:	4b27      	ldr	r3, [pc, #156]	; (401464 <SystemCoreClockUpdate+0xf4>)
  4013c6:	601a      	str	r2, [r3, #0]
  4013c8:	e7db      	b.n	401382 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013ca:	4a29      	ldr	r2, [pc, #164]	; (401470 <SystemCoreClockUpdate+0x100>)
  4013cc:	4b25      	ldr	r3, [pc, #148]	; (401464 <SystemCoreClockUpdate+0xf4>)
  4013ce:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013d0:	4b23      	ldr	r3, [pc, #140]	; (401460 <SystemCoreClockUpdate+0xf0>)
  4013d2:	6a1b      	ldr	r3, [r3, #32]
  4013d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013d8:	2b10      	cmp	r3, #16
  4013da:	d005      	beq.n	4013e8 <SystemCoreClockUpdate+0x78>
  4013dc:	2b20      	cmp	r3, #32
  4013de:	d1d0      	bne.n	401382 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4013e0:	4a22      	ldr	r2, [pc, #136]	; (40146c <SystemCoreClockUpdate+0xfc>)
  4013e2:	4b20      	ldr	r3, [pc, #128]	; (401464 <SystemCoreClockUpdate+0xf4>)
  4013e4:	601a      	str	r2, [r3, #0]
          break;
  4013e6:	e7cc      	b.n	401382 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4013e8:	4a22      	ldr	r2, [pc, #136]	; (401474 <SystemCoreClockUpdate+0x104>)
  4013ea:	4b1e      	ldr	r3, [pc, #120]	; (401464 <SystemCoreClockUpdate+0xf4>)
  4013ec:	601a      	str	r2, [r3, #0]
          break;
  4013ee:	e7c8      	b.n	401382 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013f0:	4b1b      	ldr	r3, [pc, #108]	; (401460 <SystemCoreClockUpdate+0xf0>)
  4013f2:	6a1b      	ldr	r3, [r3, #32]
  4013f4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013f8:	d016      	beq.n	401428 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4013fa:	4a1c      	ldr	r2, [pc, #112]	; (40146c <SystemCoreClockUpdate+0xfc>)
  4013fc:	4b19      	ldr	r3, [pc, #100]	; (401464 <SystemCoreClockUpdate+0xf4>)
  4013fe:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401400:	4b17      	ldr	r3, [pc, #92]	; (401460 <SystemCoreClockUpdate+0xf0>)
  401402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401404:	f003 0303 	and.w	r3, r3, #3
  401408:	2b02      	cmp	r3, #2
  40140a:	d1ba      	bne.n	401382 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40140c:	4a14      	ldr	r2, [pc, #80]	; (401460 <SystemCoreClockUpdate+0xf0>)
  40140e:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401410:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401412:	4814      	ldr	r0, [pc, #80]	; (401464 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401414:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401418:	6803      	ldr	r3, [r0, #0]
  40141a:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40141e:	b2d2      	uxtb	r2, r2
  401420:	fbb3 f3f2 	udiv	r3, r3, r2
  401424:	6003      	str	r3, [r0, #0]
  401426:	e7ac      	b.n	401382 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401428:	4a11      	ldr	r2, [pc, #68]	; (401470 <SystemCoreClockUpdate+0x100>)
  40142a:	4b0e      	ldr	r3, [pc, #56]	; (401464 <SystemCoreClockUpdate+0xf4>)
  40142c:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40142e:	4b0c      	ldr	r3, [pc, #48]	; (401460 <SystemCoreClockUpdate+0xf0>)
  401430:	6a1b      	ldr	r3, [r3, #32]
  401432:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401436:	2b10      	cmp	r3, #16
  401438:	d005      	beq.n	401446 <SystemCoreClockUpdate+0xd6>
  40143a:	2b20      	cmp	r3, #32
  40143c:	d1e0      	bne.n	401400 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40143e:	4a0b      	ldr	r2, [pc, #44]	; (40146c <SystemCoreClockUpdate+0xfc>)
  401440:	4b08      	ldr	r3, [pc, #32]	; (401464 <SystemCoreClockUpdate+0xf4>)
  401442:	601a      	str	r2, [r3, #0]
          break;
  401444:	e7dc      	b.n	401400 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401446:	4a0b      	ldr	r2, [pc, #44]	; (401474 <SystemCoreClockUpdate+0x104>)
  401448:	4b06      	ldr	r3, [pc, #24]	; (401464 <SystemCoreClockUpdate+0xf4>)
  40144a:	601a      	str	r2, [r3, #0]
          break;
  40144c:	e7d8      	b.n	401400 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40144e:	4a05      	ldr	r2, [pc, #20]	; (401464 <SystemCoreClockUpdate+0xf4>)
  401450:	6813      	ldr	r3, [r2, #0]
  401452:	4909      	ldr	r1, [pc, #36]	; (401478 <SystemCoreClockUpdate+0x108>)
  401454:	fba1 1303 	umull	r1, r3, r1, r3
  401458:	085b      	lsrs	r3, r3, #1
  40145a:	6013      	str	r3, [r2, #0]
  40145c:	4770      	bx	lr
  40145e:	bf00      	nop
  401460:	400e0600 	.word	0x400e0600
  401464:	20400004 	.word	0x20400004
  401468:	400e1810 	.word	0x400e1810
  40146c:	00b71b00 	.word	0x00b71b00
  401470:	003d0900 	.word	0x003d0900
  401474:	007a1200 	.word	0x007a1200
  401478:	aaaaaaab 	.word	0xaaaaaaab

0040147c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40147c:	4b16      	ldr	r3, [pc, #88]	; (4014d8 <system_init_flash+0x5c>)
  40147e:	4298      	cmp	r0, r3
  401480:	d913      	bls.n	4014aa <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401482:	4b16      	ldr	r3, [pc, #88]	; (4014dc <system_init_flash+0x60>)
  401484:	4298      	cmp	r0, r3
  401486:	d915      	bls.n	4014b4 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401488:	4b15      	ldr	r3, [pc, #84]	; (4014e0 <system_init_flash+0x64>)
  40148a:	4298      	cmp	r0, r3
  40148c:	d916      	bls.n	4014bc <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40148e:	4b15      	ldr	r3, [pc, #84]	; (4014e4 <system_init_flash+0x68>)
  401490:	4298      	cmp	r0, r3
  401492:	d917      	bls.n	4014c4 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401494:	4b14      	ldr	r3, [pc, #80]	; (4014e8 <system_init_flash+0x6c>)
  401496:	4298      	cmp	r0, r3
  401498:	d918      	bls.n	4014cc <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40149a:	4b14      	ldr	r3, [pc, #80]	; (4014ec <system_init_flash+0x70>)
  40149c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40149e:	bf94      	ite	ls
  4014a0:	4a13      	ldrls	r2, [pc, #76]	; (4014f0 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4014a2:	4a14      	ldrhi	r2, [pc, #80]	; (4014f4 <system_init_flash+0x78>)
  4014a4:	4b14      	ldr	r3, [pc, #80]	; (4014f8 <system_init_flash+0x7c>)
  4014a6:	601a      	str	r2, [r3, #0]
  4014a8:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014aa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4014ae:	4b12      	ldr	r3, [pc, #72]	; (4014f8 <system_init_flash+0x7c>)
  4014b0:	601a      	str	r2, [r3, #0]
  4014b2:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014b4:	4a11      	ldr	r2, [pc, #68]	; (4014fc <system_init_flash+0x80>)
  4014b6:	4b10      	ldr	r3, [pc, #64]	; (4014f8 <system_init_flash+0x7c>)
  4014b8:	601a      	str	r2, [r3, #0]
  4014ba:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014bc:	4a10      	ldr	r2, [pc, #64]	; (401500 <system_init_flash+0x84>)
  4014be:	4b0e      	ldr	r3, [pc, #56]	; (4014f8 <system_init_flash+0x7c>)
  4014c0:	601a      	str	r2, [r3, #0]
  4014c2:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014c4:	4a0f      	ldr	r2, [pc, #60]	; (401504 <system_init_flash+0x88>)
  4014c6:	4b0c      	ldr	r3, [pc, #48]	; (4014f8 <system_init_flash+0x7c>)
  4014c8:	601a      	str	r2, [r3, #0]
  4014ca:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014cc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4014d0:	4b09      	ldr	r3, [pc, #36]	; (4014f8 <system_init_flash+0x7c>)
  4014d2:	601a      	str	r2, [r3, #0]
  4014d4:	4770      	bx	lr
  4014d6:	bf00      	nop
  4014d8:	015ef3bf 	.word	0x015ef3bf
  4014dc:	02bde77f 	.word	0x02bde77f
  4014e0:	041cdb3f 	.word	0x041cdb3f
  4014e4:	057bceff 	.word	0x057bceff
  4014e8:	06dac2bf 	.word	0x06dac2bf
  4014ec:	0839b67f 	.word	0x0839b67f
  4014f0:	04000500 	.word	0x04000500
  4014f4:	04000600 	.word	0x04000600
  4014f8:	400e0c00 	.word	0x400e0c00
  4014fc:	04000100 	.word	0x04000100
  401500:	04000200 	.word	0x04000200
  401504:	04000300 	.word	0x04000300

00401508 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401508:	4b0a      	ldr	r3, [pc, #40]	; (401534 <_sbrk+0x2c>)
  40150a:	681b      	ldr	r3, [r3, #0]
  40150c:	b153      	cbz	r3, 401524 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40150e:	4b09      	ldr	r3, [pc, #36]	; (401534 <_sbrk+0x2c>)
  401510:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401512:	181a      	adds	r2, r3, r0
  401514:	4908      	ldr	r1, [pc, #32]	; (401538 <_sbrk+0x30>)
  401516:	4291      	cmp	r1, r2
  401518:	db08      	blt.n	40152c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40151a:	4610      	mov	r0, r2
  40151c:	4a05      	ldr	r2, [pc, #20]	; (401534 <_sbrk+0x2c>)
  40151e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401520:	4618      	mov	r0, r3
  401522:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401524:	4a05      	ldr	r2, [pc, #20]	; (40153c <_sbrk+0x34>)
  401526:	4b03      	ldr	r3, [pc, #12]	; (401534 <_sbrk+0x2c>)
  401528:	601a      	str	r2, [r3, #0]
  40152a:	e7f0      	b.n	40150e <_sbrk+0x6>
		return (caddr_t) -1;	
  40152c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401530:	4770      	bx	lr
  401532:	bf00      	nop
  401534:	20400a58 	.word	0x20400a58
  401538:	2045fffc 	.word	0x2045fffc
  40153c:	20402d50 	.word	0x20402d50

00401540 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401540:	f04f 30ff 	mov.w	r0, #4294967295
  401544:	4770      	bx	lr

00401546 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401546:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40154a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40154c:	2000      	movs	r0, #0
  40154e:	4770      	bx	lr

00401550 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401550:	2001      	movs	r0, #1
  401552:	4770      	bx	lr

00401554 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401554:	2000      	movs	r0, #0
  401556:	4770      	bx	lr

00401558 <__libc_init_array>:
  401558:	b570      	push	{r4, r5, r6, lr}
  40155a:	4e0f      	ldr	r6, [pc, #60]	; (401598 <__libc_init_array+0x40>)
  40155c:	4d0f      	ldr	r5, [pc, #60]	; (40159c <__libc_init_array+0x44>)
  40155e:	1b76      	subs	r6, r6, r5
  401560:	10b6      	asrs	r6, r6, #2
  401562:	bf18      	it	ne
  401564:	2400      	movne	r4, #0
  401566:	d005      	beq.n	401574 <__libc_init_array+0x1c>
  401568:	3401      	adds	r4, #1
  40156a:	f855 3b04 	ldr.w	r3, [r5], #4
  40156e:	4798      	blx	r3
  401570:	42a6      	cmp	r6, r4
  401572:	d1f9      	bne.n	401568 <__libc_init_array+0x10>
  401574:	4e0a      	ldr	r6, [pc, #40]	; (4015a0 <__libc_init_array+0x48>)
  401576:	4d0b      	ldr	r5, [pc, #44]	; (4015a4 <__libc_init_array+0x4c>)
  401578:	1b76      	subs	r6, r6, r5
  40157a:	f003 f8ed 	bl	404758 <_init>
  40157e:	10b6      	asrs	r6, r6, #2
  401580:	bf18      	it	ne
  401582:	2400      	movne	r4, #0
  401584:	d006      	beq.n	401594 <__libc_init_array+0x3c>
  401586:	3401      	adds	r4, #1
  401588:	f855 3b04 	ldr.w	r3, [r5], #4
  40158c:	4798      	blx	r3
  40158e:	42a6      	cmp	r6, r4
  401590:	d1f9      	bne.n	401586 <__libc_init_array+0x2e>
  401592:	bd70      	pop	{r4, r5, r6, pc}
  401594:	bd70      	pop	{r4, r5, r6, pc}
  401596:	bf00      	nop
  401598:	00404764 	.word	0x00404764
  40159c:	00404764 	.word	0x00404764
  4015a0:	0040476c 	.word	0x0040476c
  4015a4:	00404764 	.word	0x00404764

004015a8 <iprintf>:
  4015a8:	b40f      	push	{r0, r1, r2, r3}
  4015aa:	b500      	push	{lr}
  4015ac:	4907      	ldr	r1, [pc, #28]	; (4015cc <iprintf+0x24>)
  4015ae:	b083      	sub	sp, #12
  4015b0:	ab04      	add	r3, sp, #16
  4015b2:	6808      	ldr	r0, [r1, #0]
  4015b4:	f853 2b04 	ldr.w	r2, [r3], #4
  4015b8:	6881      	ldr	r1, [r0, #8]
  4015ba:	9301      	str	r3, [sp, #4]
  4015bc:	f000 fa2e 	bl	401a1c <_vfiprintf_r>
  4015c0:	b003      	add	sp, #12
  4015c2:	f85d eb04 	ldr.w	lr, [sp], #4
  4015c6:	b004      	add	sp, #16
  4015c8:	4770      	bx	lr
  4015ca:	bf00      	nop
  4015cc:	20400008 	.word	0x20400008

004015d0 <memset>:
  4015d0:	b470      	push	{r4, r5, r6}
  4015d2:	0786      	lsls	r6, r0, #30
  4015d4:	d046      	beq.n	401664 <memset+0x94>
  4015d6:	1e54      	subs	r4, r2, #1
  4015d8:	2a00      	cmp	r2, #0
  4015da:	d041      	beq.n	401660 <memset+0x90>
  4015dc:	b2ca      	uxtb	r2, r1
  4015de:	4603      	mov	r3, r0
  4015e0:	e002      	b.n	4015e8 <memset+0x18>
  4015e2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4015e6:	d33b      	bcc.n	401660 <memset+0x90>
  4015e8:	f803 2b01 	strb.w	r2, [r3], #1
  4015ec:	079d      	lsls	r5, r3, #30
  4015ee:	d1f8      	bne.n	4015e2 <memset+0x12>
  4015f0:	2c03      	cmp	r4, #3
  4015f2:	d92e      	bls.n	401652 <memset+0x82>
  4015f4:	b2cd      	uxtb	r5, r1
  4015f6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4015fa:	2c0f      	cmp	r4, #15
  4015fc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401600:	d919      	bls.n	401636 <memset+0x66>
  401602:	f103 0210 	add.w	r2, r3, #16
  401606:	4626      	mov	r6, r4
  401608:	3e10      	subs	r6, #16
  40160a:	2e0f      	cmp	r6, #15
  40160c:	f842 5c10 	str.w	r5, [r2, #-16]
  401610:	f842 5c0c 	str.w	r5, [r2, #-12]
  401614:	f842 5c08 	str.w	r5, [r2, #-8]
  401618:	f842 5c04 	str.w	r5, [r2, #-4]
  40161c:	f102 0210 	add.w	r2, r2, #16
  401620:	d8f2      	bhi.n	401608 <memset+0x38>
  401622:	f1a4 0210 	sub.w	r2, r4, #16
  401626:	f022 020f 	bic.w	r2, r2, #15
  40162a:	f004 040f 	and.w	r4, r4, #15
  40162e:	3210      	adds	r2, #16
  401630:	2c03      	cmp	r4, #3
  401632:	4413      	add	r3, r2
  401634:	d90d      	bls.n	401652 <memset+0x82>
  401636:	461e      	mov	r6, r3
  401638:	4622      	mov	r2, r4
  40163a:	3a04      	subs	r2, #4
  40163c:	2a03      	cmp	r2, #3
  40163e:	f846 5b04 	str.w	r5, [r6], #4
  401642:	d8fa      	bhi.n	40163a <memset+0x6a>
  401644:	1f22      	subs	r2, r4, #4
  401646:	f022 0203 	bic.w	r2, r2, #3
  40164a:	3204      	adds	r2, #4
  40164c:	4413      	add	r3, r2
  40164e:	f004 0403 	and.w	r4, r4, #3
  401652:	b12c      	cbz	r4, 401660 <memset+0x90>
  401654:	b2c9      	uxtb	r1, r1
  401656:	441c      	add	r4, r3
  401658:	f803 1b01 	strb.w	r1, [r3], #1
  40165c:	429c      	cmp	r4, r3
  40165e:	d1fb      	bne.n	401658 <memset+0x88>
  401660:	bc70      	pop	{r4, r5, r6}
  401662:	4770      	bx	lr
  401664:	4614      	mov	r4, r2
  401666:	4603      	mov	r3, r0
  401668:	e7c2      	b.n	4015f0 <memset+0x20>
  40166a:	bf00      	nop

0040166c <_puts_r>:
  40166c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40166e:	4605      	mov	r5, r0
  401670:	b089      	sub	sp, #36	; 0x24
  401672:	4608      	mov	r0, r1
  401674:	460c      	mov	r4, r1
  401676:	f000 f923 	bl	4018c0 <strlen>
  40167a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40167c:	4f21      	ldr	r7, [pc, #132]	; (401704 <_puts_r+0x98>)
  40167e:	9404      	str	r4, [sp, #16]
  401680:	2601      	movs	r6, #1
  401682:	1c44      	adds	r4, r0, #1
  401684:	a904      	add	r1, sp, #16
  401686:	2202      	movs	r2, #2
  401688:	9403      	str	r4, [sp, #12]
  40168a:	9005      	str	r0, [sp, #20]
  40168c:	68ac      	ldr	r4, [r5, #8]
  40168e:	9706      	str	r7, [sp, #24]
  401690:	9607      	str	r6, [sp, #28]
  401692:	9101      	str	r1, [sp, #4]
  401694:	9202      	str	r2, [sp, #8]
  401696:	b353      	cbz	r3, 4016ee <_puts_r+0x82>
  401698:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40169a:	f013 0f01 	tst.w	r3, #1
  40169e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4016a2:	b29a      	uxth	r2, r3
  4016a4:	d101      	bne.n	4016aa <_puts_r+0x3e>
  4016a6:	0590      	lsls	r0, r2, #22
  4016a8:	d525      	bpl.n	4016f6 <_puts_r+0x8a>
  4016aa:	0491      	lsls	r1, r2, #18
  4016ac:	d406      	bmi.n	4016bc <_puts_r+0x50>
  4016ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4016b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4016b4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4016b8:	81a3      	strh	r3, [r4, #12]
  4016ba:	6662      	str	r2, [r4, #100]	; 0x64
  4016bc:	4628      	mov	r0, r5
  4016be:	aa01      	add	r2, sp, #4
  4016c0:	4621      	mov	r1, r4
  4016c2:	f001 fbad 	bl	402e20 <__sfvwrite_r>
  4016c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4016c8:	2800      	cmp	r0, #0
  4016ca:	bf0c      	ite	eq
  4016cc:	250a      	moveq	r5, #10
  4016ce:	f04f 35ff 	movne.w	r5, #4294967295
  4016d2:	07da      	lsls	r2, r3, #31
  4016d4:	d402      	bmi.n	4016dc <_puts_r+0x70>
  4016d6:	89a3      	ldrh	r3, [r4, #12]
  4016d8:	059b      	lsls	r3, r3, #22
  4016da:	d502      	bpl.n	4016e2 <_puts_r+0x76>
  4016dc:	4628      	mov	r0, r5
  4016de:	b009      	add	sp, #36	; 0x24
  4016e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4016e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4016e4:	f001 fd52 	bl	40318c <__retarget_lock_release_recursive>
  4016e8:	4628      	mov	r0, r5
  4016ea:	b009      	add	sp, #36	; 0x24
  4016ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4016ee:	4628      	mov	r0, r5
  4016f0:	f001 f98a 	bl	402a08 <__sinit>
  4016f4:	e7d0      	b.n	401698 <_puts_r+0x2c>
  4016f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4016f8:	f001 fd46 	bl	403188 <__retarget_lock_acquire_recursive>
  4016fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401700:	b29a      	uxth	r2, r3
  401702:	e7d2      	b.n	4016aa <_puts_r+0x3e>
  401704:	004045f0 	.word	0x004045f0

00401708 <puts>:
  401708:	4b02      	ldr	r3, [pc, #8]	; (401714 <puts+0xc>)
  40170a:	4601      	mov	r1, r0
  40170c:	6818      	ldr	r0, [r3, #0]
  40170e:	f7ff bfad 	b.w	40166c <_puts_r>
  401712:	bf00      	nop
  401714:	20400008 	.word	0x20400008

00401718 <setbuf>:
  401718:	2900      	cmp	r1, #0
  40171a:	bf0c      	ite	eq
  40171c:	2202      	moveq	r2, #2
  40171e:	2200      	movne	r2, #0
  401720:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401724:	f000 b800 	b.w	401728 <setvbuf>

00401728 <setvbuf>:
  401728:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40172c:	4c61      	ldr	r4, [pc, #388]	; (4018b4 <setvbuf+0x18c>)
  40172e:	6825      	ldr	r5, [r4, #0]
  401730:	b083      	sub	sp, #12
  401732:	4604      	mov	r4, r0
  401734:	460f      	mov	r7, r1
  401736:	4690      	mov	r8, r2
  401738:	461e      	mov	r6, r3
  40173a:	b115      	cbz	r5, 401742 <setvbuf+0x1a>
  40173c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40173e:	2b00      	cmp	r3, #0
  401740:	d064      	beq.n	40180c <setvbuf+0xe4>
  401742:	f1b8 0f02 	cmp.w	r8, #2
  401746:	d006      	beq.n	401756 <setvbuf+0x2e>
  401748:	f1b8 0f01 	cmp.w	r8, #1
  40174c:	f200 809f 	bhi.w	40188e <setvbuf+0x166>
  401750:	2e00      	cmp	r6, #0
  401752:	f2c0 809c 	blt.w	40188e <setvbuf+0x166>
  401756:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401758:	07d8      	lsls	r0, r3, #31
  40175a:	d534      	bpl.n	4017c6 <setvbuf+0x9e>
  40175c:	4621      	mov	r1, r4
  40175e:	4628      	mov	r0, r5
  401760:	f001 f8fa 	bl	402958 <_fflush_r>
  401764:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401766:	b141      	cbz	r1, 40177a <setvbuf+0x52>
  401768:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40176c:	4299      	cmp	r1, r3
  40176e:	d002      	beq.n	401776 <setvbuf+0x4e>
  401770:	4628      	mov	r0, r5
  401772:	f001 fa6f 	bl	402c54 <_free_r>
  401776:	2300      	movs	r3, #0
  401778:	6323      	str	r3, [r4, #48]	; 0x30
  40177a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40177e:	2200      	movs	r2, #0
  401780:	61a2      	str	r2, [r4, #24]
  401782:	6062      	str	r2, [r4, #4]
  401784:	061a      	lsls	r2, r3, #24
  401786:	d43a      	bmi.n	4017fe <setvbuf+0xd6>
  401788:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40178c:	f023 0303 	bic.w	r3, r3, #3
  401790:	f1b8 0f02 	cmp.w	r8, #2
  401794:	81a3      	strh	r3, [r4, #12]
  401796:	d01d      	beq.n	4017d4 <setvbuf+0xac>
  401798:	ab01      	add	r3, sp, #4
  40179a:	466a      	mov	r2, sp
  40179c:	4621      	mov	r1, r4
  40179e:	4628      	mov	r0, r5
  4017a0:	f001 fcf6 	bl	403190 <__swhatbuf_r>
  4017a4:	89a3      	ldrh	r3, [r4, #12]
  4017a6:	4318      	orrs	r0, r3
  4017a8:	81a0      	strh	r0, [r4, #12]
  4017aa:	2e00      	cmp	r6, #0
  4017ac:	d132      	bne.n	401814 <setvbuf+0xec>
  4017ae:	9e00      	ldr	r6, [sp, #0]
  4017b0:	4630      	mov	r0, r6
  4017b2:	f001 fd65 	bl	403280 <malloc>
  4017b6:	4607      	mov	r7, r0
  4017b8:	2800      	cmp	r0, #0
  4017ba:	d06b      	beq.n	401894 <setvbuf+0x16c>
  4017bc:	89a3      	ldrh	r3, [r4, #12]
  4017be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4017c2:	81a3      	strh	r3, [r4, #12]
  4017c4:	e028      	b.n	401818 <setvbuf+0xf0>
  4017c6:	89a3      	ldrh	r3, [r4, #12]
  4017c8:	0599      	lsls	r1, r3, #22
  4017ca:	d4c7      	bmi.n	40175c <setvbuf+0x34>
  4017cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4017ce:	f001 fcdb 	bl	403188 <__retarget_lock_acquire_recursive>
  4017d2:	e7c3      	b.n	40175c <setvbuf+0x34>
  4017d4:	2500      	movs	r5, #0
  4017d6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4017d8:	2600      	movs	r6, #0
  4017da:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4017de:	f043 0302 	orr.w	r3, r3, #2
  4017e2:	2001      	movs	r0, #1
  4017e4:	60a6      	str	r6, [r4, #8]
  4017e6:	07ce      	lsls	r6, r1, #31
  4017e8:	81a3      	strh	r3, [r4, #12]
  4017ea:	6022      	str	r2, [r4, #0]
  4017ec:	6122      	str	r2, [r4, #16]
  4017ee:	6160      	str	r0, [r4, #20]
  4017f0:	d401      	bmi.n	4017f6 <setvbuf+0xce>
  4017f2:	0598      	lsls	r0, r3, #22
  4017f4:	d53e      	bpl.n	401874 <setvbuf+0x14c>
  4017f6:	4628      	mov	r0, r5
  4017f8:	b003      	add	sp, #12
  4017fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4017fe:	6921      	ldr	r1, [r4, #16]
  401800:	4628      	mov	r0, r5
  401802:	f001 fa27 	bl	402c54 <_free_r>
  401806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40180a:	e7bd      	b.n	401788 <setvbuf+0x60>
  40180c:	4628      	mov	r0, r5
  40180e:	f001 f8fb 	bl	402a08 <__sinit>
  401812:	e796      	b.n	401742 <setvbuf+0x1a>
  401814:	2f00      	cmp	r7, #0
  401816:	d0cb      	beq.n	4017b0 <setvbuf+0x88>
  401818:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40181a:	2b00      	cmp	r3, #0
  40181c:	d033      	beq.n	401886 <setvbuf+0x15e>
  40181e:	9b00      	ldr	r3, [sp, #0]
  401820:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401824:	6027      	str	r7, [r4, #0]
  401826:	429e      	cmp	r6, r3
  401828:	bf1c      	itt	ne
  40182a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40182e:	81a2      	strhne	r2, [r4, #12]
  401830:	f1b8 0f01 	cmp.w	r8, #1
  401834:	bf04      	itt	eq
  401836:	f042 0201 	orreq.w	r2, r2, #1
  40183a:	81a2      	strheq	r2, [r4, #12]
  40183c:	b292      	uxth	r2, r2
  40183e:	f012 0308 	ands.w	r3, r2, #8
  401842:	6127      	str	r7, [r4, #16]
  401844:	6166      	str	r6, [r4, #20]
  401846:	d00e      	beq.n	401866 <setvbuf+0x13e>
  401848:	07d1      	lsls	r1, r2, #31
  40184a:	d51a      	bpl.n	401882 <setvbuf+0x15a>
  40184c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40184e:	4276      	negs	r6, r6
  401850:	2300      	movs	r3, #0
  401852:	f015 0501 	ands.w	r5, r5, #1
  401856:	61a6      	str	r6, [r4, #24]
  401858:	60a3      	str	r3, [r4, #8]
  40185a:	d009      	beq.n	401870 <setvbuf+0x148>
  40185c:	2500      	movs	r5, #0
  40185e:	4628      	mov	r0, r5
  401860:	b003      	add	sp, #12
  401862:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401866:	60a3      	str	r3, [r4, #8]
  401868:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40186a:	f015 0501 	ands.w	r5, r5, #1
  40186e:	d1f5      	bne.n	40185c <setvbuf+0x134>
  401870:	0593      	lsls	r3, r2, #22
  401872:	d4c0      	bmi.n	4017f6 <setvbuf+0xce>
  401874:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401876:	f001 fc89 	bl	40318c <__retarget_lock_release_recursive>
  40187a:	4628      	mov	r0, r5
  40187c:	b003      	add	sp, #12
  40187e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401882:	60a6      	str	r6, [r4, #8]
  401884:	e7f0      	b.n	401868 <setvbuf+0x140>
  401886:	4628      	mov	r0, r5
  401888:	f001 f8be 	bl	402a08 <__sinit>
  40188c:	e7c7      	b.n	40181e <setvbuf+0xf6>
  40188e:	f04f 35ff 	mov.w	r5, #4294967295
  401892:	e7b0      	b.n	4017f6 <setvbuf+0xce>
  401894:	f8dd 9000 	ldr.w	r9, [sp]
  401898:	45b1      	cmp	r9, r6
  40189a:	d004      	beq.n	4018a6 <setvbuf+0x17e>
  40189c:	4648      	mov	r0, r9
  40189e:	f001 fcef 	bl	403280 <malloc>
  4018a2:	4607      	mov	r7, r0
  4018a4:	b920      	cbnz	r0, 4018b0 <setvbuf+0x188>
  4018a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4018aa:	f04f 35ff 	mov.w	r5, #4294967295
  4018ae:	e792      	b.n	4017d6 <setvbuf+0xae>
  4018b0:	464e      	mov	r6, r9
  4018b2:	e783      	b.n	4017bc <setvbuf+0x94>
  4018b4:	20400008 	.word	0x20400008
	...

004018c0 <strlen>:
  4018c0:	f890 f000 	pld	[r0]
  4018c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4018c8:	f020 0107 	bic.w	r1, r0, #7
  4018cc:	f06f 0c00 	mvn.w	ip, #0
  4018d0:	f010 0407 	ands.w	r4, r0, #7
  4018d4:	f891 f020 	pld	[r1, #32]
  4018d8:	f040 8049 	bne.w	40196e <strlen+0xae>
  4018dc:	f04f 0400 	mov.w	r4, #0
  4018e0:	f06f 0007 	mvn.w	r0, #7
  4018e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4018e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4018ec:	f100 0008 	add.w	r0, r0, #8
  4018f0:	fa82 f24c 	uadd8	r2, r2, ip
  4018f4:	faa4 f28c 	sel	r2, r4, ip
  4018f8:	fa83 f34c 	uadd8	r3, r3, ip
  4018fc:	faa2 f38c 	sel	r3, r2, ip
  401900:	bb4b      	cbnz	r3, 401956 <strlen+0x96>
  401902:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401906:	fa82 f24c 	uadd8	r2, r2, ip
  40190a:	f100 0008 	add.w	r0, r0, #8
  40190e:	faa4 f28c 	sel	r2, r4, ip
  401912:	fa83 f34c 	uadd8	r3, r3, ip
  401916:	faa2 f38c 	sel	r3, r2, ip
  40191a:	b9e3      	cbnz	r3, 401956 <strlen+0x96>
  40191c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401920:	fa82 f24c 	uadd8	r2, r2, ip
  401924:	f100 0008 	add.w	r0, r0, #8
  401928:	faa4 f28c 	sel	r2, r4, ip
  40192c:	fa83 f34c 	uadd8	r3, r3, ip
  401930:	faa2 f38c 	sel	r3, r2, ip
  401934:	b97b      	cbnz	r3, 401956 <strlen+0x96>
  401936:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40193a:	f101 0120 	add.w	r1, r1, #32
  40193e:	fa82 f24c 	uadd8	r2, r2, ip
  401942:	f100 0008 	add.w	r0, r0, #8
  401946:	faa4 f28c 	sel	r2, r4, ip
  40194a:	fa83 f34c 	uadd8	r3, r3, ip
  40194e:	faa2 f38c 	sel	r3, r2, ip
  401952:	2b00      	cmp	r3, #0
  401954:	d0c6      	beq.n	4018e4 <strlen+0x24>
  401956:	2a00      	cmp	r2, #0
  401958:	bf04      	itt	eq
  40195a:	3004      	addeq	r0, #4
  40195c:	461a      	moveq	r2, r3
  40195e:	ba12      	rev	r2, r2
  401960:	fab2 f282 	clz	r2, r2
  401964:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401968:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40196c:	4770      	bx	lr
  40196e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401972:	f004 0503 	and.w	r5, r4, #3
  401976:	f1c4 0000 	rsb	r0, r4, #0
  40197a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40197e:	f014 0f04 	tst.w	r4, #4
  401982:	f891 f040 	pld	[r1, #64]	; 0x40
  401986:	fa0c f505 	lsl.w	r5, ip, r5
  40198a:	ea62 0205 	orn	r2, r2, r5
  40198e:	bf1c      	itt	ne
  401990:	ea63 0305 	ornne	r3, r3, r5
  401994:	4662      	movne	r2, ip
  401996:	f04f 0400 	mov.w	r4, #0
  40199a:	e7a9      	b.n	4018f0 <strlen+0x30>

0040199c <__sprint_r.part.0>:
  40199c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4019a0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4019a2:	049c      	lsls	r4, r3, #18
  4019a4:	4693      	mov	fp, r2
  4019a6:	d52f      	bpl.n	401a08 <__sprint_r.part.0+0x6c>
  4019a8:	6893      	ldr	r3, [r2, #8]
  4019aa:	6812      	ldr	r2, [r2, #0]
  4019ac:	b353      	cbz	r3, 401a04 <__sprint_r.part.0+0x68>
  4019ae:	460e      	mov	r6, r1
  4019b0:	4607      	mov	r7, r0
  4019b2:	f102 0908 	add.w	r9, r2, #8
  4019b6:	e919 0420 	ldmdb	r9, {r5, sl}
  4019ba:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4019be:	d017      	beq.n	4019f0 <__sprint_r.part.0+0x54>
  4019c0:	3d04      	subs	r5, #4
  4019c2:	2400      	movs	r4, #0
  4019c4:	e001      	b.n	4019ca <__sprint_r.part.0+0x2e>
  4019c6:	45a0      	cmp	r8, r4
  4019c8:	d010      	beq.n	4019ec <__sprint_r.part.0+0x50>
  4019ca:	4632      	mov	r2, r6
  4019cc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4019d0:	4638      	mov	r0, r7
  4019d2:	f001 f8bb 	bl	402b4c <_fputwc_r>
  4019d6:	1c43      	adds	r3, r0, #1
  4019d8:	f104 0401 	add.w	r4, r4, #1
  4019dc:	d1f3      	bne.n	4019c6 <__sprint_r.part.0+0x2a>
  4019de:	2300      	movs	r3, #0
  4019e0:	f8cb 3008 	str.w	r3, [fp, #8]
  4019e4:	f8cb 3004 	str.w	r3, [fp, #4]
  4019e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4019ec:	f8db 3008 	ldr.w	r3, [fp, #8]
  4019f0:	f02a 0a03 	bic.w	sl, sl, #3
  4019f4:	eba3 030a 	sub.w	r3, r3, sl
  4019f8:	f8cb 3008 	str.w	r3, [fp, #8]
  4019fc:	f109 0908 	add.w	r9, r9, #8
  401a00:	2b00      	cmp	r3, #0
  401a02:	d1d8      	bne.n	4019b6 <__sprint_r.part.0+0x1a>
  401a04:	2000      	movs	r0, #0
  401a06:	e7ea      	b.n	4019de <__sprint_r.part.0+0x42>
  401a08:	f001 fa0a 	bl	402e20 <__sfvwrite_r>
  401a0c:	2300      	movs	r3, #0
  401a0e:	f8cb 3008 	str.w	r3, [fp, #8]
  401a12:	f8cb 3004 	str.w	r3, [fp, #4]
  401a16:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a1a:	bf00      	nop

00401a1c <_vfiprintf_r>:
  401a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a20:	b0ad      	sub	sp, #180	; 0xb4
  401a22:	461d      	mov	r5, r3
  401a24:	468b      	mov	fp, r1
  401a26:	4690      	mov	r8, r2
  401a28:	9307      	str	r3, [sp, #28]
  401a2a:	9006      	str	r0, [sp, #24]
  401a2c:	b118      	cbz	r0, 401a36 <_vfiprintf_r+0x1a>
  401a2e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401a30:	2b00      	cmp	r3, #0
  401a32:	f000 80f3 	beq.w	401c1c <_vfiprintf_r+0x200>
  401a36:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401a3a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  401a3e:	07df      	lsls	r7, r3, #31
  401a40:	b281      	uxth	r1, r0
  401a42:	d402      	bmi.n	401a4a <_vfiprintf_r+0x2e>
  401a44:	058e      	lsls	r6, r1, #22
  401a46:	f140 80fc 	bpl.w	401c42 <_vfiprintf_r+0x226>
  401a4a:	048c      	lsls	r4, r1, #18
  401a4c:	d40a      	bmi.n	401a64 <_vfiprintf_r+0x48>
  401a4e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401a52:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401a56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401a5a:	f8ab 100c 	strh.w	r1, [fp, #12]
  401a5e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  401a62:	b289      	uxth	r1, r1
  401a64:	0708      	lsls	r0, r1, #28
  401a66:	f140 80b3 	bpl.w	401bd0 <_vfiprintf_r+0x1b4>
  401a6a:	f8db 3010 	ldr.w	r3, [fp, #16]
  401a6e:	2b00      	cmp	r3, #0
  401a70:	f000 80ae 	beq.w	401bd0 <_vfiprintf_r+0x1b4>
  401a74:	f001 031a 	and.w	r3, r1, #26
  401a78:	2b0a      	cmp	r3, #10
  401a7a:	f000 80b5 	beq.w	401be8 <_vfiprintf_r+0x1cc>
  401a7e:	2300      	movs	r3, #0
  401a80:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401a84:	930b      	str	r3, [sp, #44]	; 0x2c
  401a86:	9311      	str	r3, [sp, #68]	; 0x44
  401a88:	9310      	str	r3, [sp, #64]	; 0x40
  401a8a:	9303      	str	r3, [sp, #12]
  401a8c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401a90:	46ca      	mov	sl, r9
  401a92:	f8cd b010 	str.w	fp, [sp, #16]
  401a96:	f898 3000 	ldrb.w	r3, [r8]
  401a9a:	4644      	mov	r4, r8
  401a9c:	b1fb      	cbz	r3, 401ade <_vfiprintf_r+0xc2>
  401a9e:	2b25      	cmp	r3, #37	; 0x25
  401aa0:	d102      	bne.n	401aa8 <_vfiprintf_r+0x8c>
  401aa2:	e01c      	b.n	401ade <_vfiprintf_r+0xc2>
  401aa4:	2b25      	cmp	r3, #37	; 0x25
  401aa6:	d003      	beq.n	401ab0 <_vfiprintf_r+0x94>
  401aa8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401aac:	2b00      	cmp	r3, #0
  401aae:	d1f9      	bne.n	401aa4 <_vfiprintf_r+0x88>
  401ab0:	eba4 0508 	sub.w	r5, r4, r8
  401ab4:	b19d      	cbz	r5, 401ade <_vfiprintf_r+0xc2>
  401ab6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401ab8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401aba:	f8ca 8000 	str.w	r8, [sl]
  401abe:	3301      	adds	r3, #1
  401ac0:	442a      	add	r2, r5
  401ac2:	2b07      	cmp	r3, #7
  401ac4:	f8ca 5004 	str.w	r5, [sl, #4]
  401ac8:	9211      	str	r2, [sp, #68]	; 0x44
  401aca:	9310      	str	r3, [sp, #64]	; 0x40
  401acc:	dd7a      	ble.n	401bc4 <_vfiprintf_r+0x1a8>
  401ace:	2a00      	cmp	r2, #0
  401ad0:	f040 84b0 	bne.w	402434 <_vfiprintf_r+0xa18>
  401ad4:	9b03      	ldr	r3, [sp, #12]
  401ad6:	9210      	str	r2, [sp, #64]	; 0x40
  401ad8:	442b      	add	r3, r5
  401ada:	46ca      	mov	sl, r9
  401adc:	9303      	str	r3, [sp, #12]
  401ade:	7823      	ldrb	r3, [r4, #0]
  401ae0:	2b00      	cmp	r3, #0
  401ae2:	f000 83e0 	beq.w	4022a6 <_vfiprintf_r+0x88a>
  401ae6:	2000      	movs	r0, #0
  401ae8:	f04f 0300 	mov.w	r3, #0
  401aec:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  401af0:	f104 0801 	add.w	r8, r4, #1
  401af4:	7862      	ldrb	r2, [r4, #1]
  401af6:	4605      	mov	r5, r0
  401af8:	4606      	mov	r6, r0
  401afa:	4603      	mov	r3, r0
  401afc:	f04f 34ff 	mov.w	r4, #4294967295
  401b00:	f108 0801 	add.w	r8, r8, #1
  401b04:	f1a2 0120 	sub.w	r1, r2, #32
  401b08:	2958      	cmp	r1, #88	; 0x58
  401b0a:	f200 82de 	bhi.w	4020ca <_vfiprintf_r+0x6ae>
  401b0e:	e8df f011 	tbh	[pc, r1, lsl #1]
  401b12:	0221      	.short	0x0221
  401b14:	02dc02dc 	.word	0x02dc02dc
  401b18:	02dc0229 	.word	0x02dc0229
  401b1c:	02dc02dc 	.word	0x02dc02dc
  401b20:	02dc02dc 	.word	0x02dc02dc
  401b24:	028902dc 	.word	0x028902dc
  401b28:	02dc0295 	.word	0x02dc0295
  401b2c:	02bd00a2 	.word	0x02bd00a2
  401b30:	019f02dc 	.word	0x019f02dc
  401b34:	01a401a4 	.word	0x01a401a4
  401b38:	01a401a4 	.word	0x01a401a4
  401b3c:	01a401a4 	.word	0x01a401a4
  401b40:	01a401a4 	.word	0x01a401a4
  401b44:	02dc01a4 	.word	0x02dc01a4
  401b48:	02dc02dc 	.word	0x02dc02dc
  401b4c:	02dc02dc 	.word	0x02dc02dc
  401b50:	02dc02dc 	.word	0x02dc02dc
  401b54:	02dc02dc 	.word	0x02dc02dc
  401b58:	01b202dc 	.word	0x01b202dc
  401b5c:	02dc02dc 	.word	0x02dc02dc
  401b60:	02dc02dc 	.word	0x02dc02dc
  401b64:	02dc02dc 	.word	0x02dc02dc
  401b68:	02dc02dc 	.word	0x02dc02dc
  401b6c:	02dc02dc 	.word	0x02dc02dc
  401b70:	02dc0197 	.word	0x02dc0197
  401b74:	02dc02dc 	.word	0x02dc02dc
  401b78:	02dc02dc 	.word	0x02dc02dc
  401b7c:	02dc019b 	.word	0x02dc019b
  401b80:	025302dc 	.word	0x025302dc
  401b84:	02dc02dc 	.word	0x02dc02dc
  401b88:	02dc02dc 	.word	0x02dc02dc
  401b8c:	02dc02dc 	.word	0x02dc02dc
  401b90:	02dc02dc 	.word	0x02dc02dc
  401b94:	02dc02dc 	.word	0x02dc02dc
  401b98:	021b025a 	.word	0x021b025a
  401b9c:	02dc02dc 	.word	0x02dc02dc
  401ba0:	026e02dc 	.word	0x026e02dc
  401ba4:	02dc021b 	.word	0x02dc021b
  401ba8:	027302dc 	.word	0x027302dc
  401bac:	01f502dc 	.word	0x01f502dc
  401bb0:	02090182 	.word	0x02090182
  401bb4:	02dc02d7 	.word	0x02dc02d7
  401bb8:	02dc029a 	.word	0x02dc029a
  401bbc:	02dc00a7 	.word	0x02dc00a7
  401bc0:	022e02dc 	.word	0x022e02dc
  401bc4:	f10a 0a08 	add.w	sl, sl, #8
  401bc8:	9b03      	ldr	r3, [sp, #12]
  401bca:	442b      	add	r3, r5
  401bcc:	9303      	str	r3, [sp, #12]
  401bce:	e786      	b.n	401ade <_vfiprintf_r+0xc2>
  401bd0:	4659      	mov	r1, fp
  401bd2:	9806      	ldr	r0, [sp, #24]
  401bd4:	f000 fdac 	bl	402730 <__swsetup_r>
  401bd8:	bb18      	cbnz	r0, 401c22 <_vfiprintf_r+0x206>
  401bda:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  401bde:	f001 031a 	and.w	r3, r1, #26
  401be2:	2b0a      	cmp	r3, #10
  401be4:	f47f af4b 	bne.w	401a7e <_vfiprintf_r+0x62>
  401be8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  401bec:	2b00      	cmp	r3, #0
  401bee:	f6ff af46 	blt.w	401a7e <_vfiprintf_r+0x62>
  401bf2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401bf6:	07db      	lsls	r3, r3, #31
  401bf8:	d405      	bmi.n	401c06 <_vfiprintf_r+0x1ea>
  401bfa:	058f      	lsls	r7, r1, #22
  401bfc:	d403      	bmi.n	401c06 <_vfiprintf_r+0x1ea>
  401bfe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401c02:	f001 fac3 	bl	40318c <__retarget_lock_release_recursive>
  401c06:	462b      	mov	r3, r5
  401c08:	4642      	mov	r2, r8
  401c0a:	4659      	mov	r1, fp
  401c0c:	9806      	ldr	r0, [sp, #24]
  401c0e:	f000 fd4d 	bl	4026ac <__sbprintf>
  401c12:	9003      	str	r0, [sp, #12]
  401c14:	9803      	ldr	r0, [sp, #12]
  401c16:	b02d      	add	sp, #180	; 0xb4
  401c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c1c:	f000 fef4 	bl	402a08 <__sinit>
  401c20:	e709      	b.n	401a36 <_vfiprintf_r+0x1a>
  401c22:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401c26:	07d9      	lsls	r1, r3, #31
  401c28:	d404      	bmi.n	401c34 <_vfiprintf_r+0x218>
  401c2a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401c2e:	059a      	lsls	r2, r3, #22
  401c30:	f140 84aa 	bpl.w	402588 <_vfiprintf_r+0xb6c>
  401c34:	f04f 33ff 	mov.w	r3, #4294967295
  401c38:	9303      	str	r3, [sp, #12]
  401c3a:	9803      	ldr	r0, [sp, #12]
  401c3c:	b02d      	add	sp, #180	; 0xb4
  401c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c42:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401c46:	f001 fa9f 	bl	403188 <__retarget_lock_acquire_recursive>
  401c4a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  401c4e:	b281      	uxth	r1, r0
  401c50:	e6fb      	b.n	401a4a <_vfiprintf_r+0x2e>
  401c52:	4276      	negs	r6, r6
  401c54:	9207      	str	r2, [sp, #28]
  401c56:	f043 0304 	orr.w	r3, r3, #4
  401c5a:	f898 2000 	ldrb.w	r2, [r8]
  401c5e:	e74f      	b.n	401b00 <_vfiprintf_r+0xe4>
  401c60:	9608      	str	r6, [sp, #32]
  401c62:	069e      	lsls	r6, r3, #26
  401c64:	f100 8450 	bmi.w	402508 <_vfiprintf_r+0xaec>
  401c68:	9907      	ldr	r1, [sp, #28]
  401c6a:	06dd      	lsls	r5, r3, #27
  401c6c:	460a      	mov	r2, r1
  401c6e:	f100 83ef 	bmi.w	402450 <_vfiprintf_r+0xa34>
  401c72:	0658      	lsls	r0, r3, #25
  401c74:	f140 83ec 	bpl.w	402450 <_vfiprintf_r+0xa34>
  401c78:	880e      	ldrh	r6, [r1, #0]
  401c7a:	3104      	adds	r1, #4
  401c7c:	2700      	movs	r7, #0
  401c7e:	2201      	movs	r2, #1
  401c80:	9107      	str	r1, [sp, #28]
  401c82:	f04f 0100 	mov.w	r1, #0
  401c86:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  401c8a:	2500      	movs	r5, #0
  401c8c:	1c61      	adds	r1, r4, #1
  401c8e:	f000 8116 	beq.w	401ebe <_vfiprintf_r+0x4a2>
  401c92:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401c96:	9102      	str	r1, [sp, #8]
  401c98:	ea56 0107 	orrs.w	r1, r6, r7
  401c9c:	f040 8114 	bne.w	401ec8 <_vfiprintf_r+0x4ac>
  401ca0:	2c00      	cmp	r4, #0
  401ca2:	f040 835c 	bne.w	40235e <_vfiprintf_r+0x942>
  401ca6:	2a00      	cmp	r2, #0
  401ca8:	f040 83b7 	bne.w	40241a <_vfiprintf_r+0x9fe>
  401cac:	f013 0301 	ands.w	r3, r3, #1
  401cb0:	9305      	str	r3, [sp, #20]
  401cb2:	f000 8457 	beq.w	402564 <_vfiprintf_r+0xb48>
  401cb6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401cba:	2330      	movs	r3, #48	; 0x30
  401cbc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401cc0:	9b05      	ldr	r3, [sp, #20]
  401cc2:	42a3      	cmp	r3, r4
  401cc4:	bfb8      	it	lt
  401cc6:	4623      	movlt	r3, r4
  401cc8:	9301      	str	r3, [sp, #4]
  401cca:	b10d      	cbz	r5, 401cd0 <_vfiprintf_r+0x2b4>
  401ccc:	3301      	adds	r3, #1
  401cce:	9301      	str	r3, [sp, #4]
  401cd0:	9b02      	ldr	r3, [sp, #8]
  401cd2:	f013 0302 	ands.w	r3, r3, #2
  401cd6:	9309      	str	r3, [sp, #36]	; 0x24
  401cd8:	d002      	beq.n	401ce0 <_vfiprintf_r+0x2c4>
  401cda:	9b01      	ldr	r3, [sp, #4]
  401cdc:	3302      	adds	r3, #2
  401cde:	9301      	str	r3, [sp, #4]
  401ce0:	9b02      	ldr	r3, [sp, #8]
  401ce2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401ce6:	930a      	str	r3, [sp, #40]	; 0x28
  401ce8:	f040 8217 	bne.w	40211a <_vfiprintf_r+0x6fe>
  401cec:	9b08      	ldr	r3, [sp, #32]
  401cee:	9a01      	ldr	r2, [sp, #4]
  401cf0:	1a9d      	subs	r5, r3, r2
  401cf2:	2d00      	cmp	r5, #0
  401cf4:	f340 8211 	ble.w	40211a <_vfiprintf_r+0x6fe>
  401cf8:	2d10      	cmp	r5, #16
  401cfa:	f340 8490 	ble.w	40261e <_vfiprintf_r+0xc02>
  401cfe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401d00:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401d02:	4ec4      	ldr	r6, [pc, #784]	; (402014 <_vfiprintf_r+0x5f8>)
  401d04:	46d6      	mov	lr, sl
  401d06:	2710      	movs	r7, #16
  401d08:	46a2      	mov	sl, r4
  401d0a:	4619      	mov	r1, r3
  401d0c:	9c06      	ldr	r4, [sp, #24]
  401d0e:	e007      	b.n	401d20 <_vfiprintf_r+0x304>
  401d10:	f101 0c02 	add.w	ip, r1, #2
  401d14:	f10e 0e08 	add.w	lr, lr, #8
  401d18:	4601      	mov	r1, r0
  401d1a:	3d10      	subs	r5, #16
  401d1c:	2d10      	cmp	r5, #16
  401d1e:	dd11      	ble.n	401d44 <_vfiprintf_r+0x328>
  401d20:	1c48      	adds	r0, r1, #1
  401d22:	3210      	adds	r2, #16
  401d24:	2807      	cmp	r0, #7
  401d26:	9211      	str	r2, [sp, #68]	; 0x44
  401d28:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401d2c:	9010      	str	r0, [sp, #64]	; 0x40
  401d2e:	ddef      	ble.n	401d10 <_vfiprintf_r+0x2f4>
  401d30:	2a00      	cmp	r2, #0
  401d32:	f040 81e4 	bne.w	4020fe <_vfiprintf_r+0x6e2>
  401d36:	3d10      	subs	r5, #16
  401d38:	2d10      	cmp	r5, #16
  401d3a:	4611      	mov	r1, r2
  401d3c:	f04f 0c01 	mov.w	ip, #1
  401d40:	46ce      	mov	lr, r9
  401d42:	dced      	bgt.n	401d20 <_vfiprintf_r+0x304>
  401d44:	4654      	mov	r4, sl
  401d46:	4661      	mov	r1, ip
  401d48:	46f2      	mov	sl, lr
  401d4a:	442a      	add	r2, r5
  401d4c:	2907      	cmp	r1, #7
  401d4e:	9211      	str	r2, [sp, #68]	; 0x44
  401d50:	f8ca 6000 	str.w	r6, [sl]
  401d54:	f8ca 5004 	str.w	r5, [sl, #4]
  401d58:	9110      	str	r1, [sp, #64]	; 0x40
  401d5a:	f300 82ec 	bgt.w	402336 <_vfiprintf_r+0x91a>
  401d5e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401d62:	f10a 0a08 	add.w	sl, sl, #8
  401d66:	1c48      	adds	r0, r1, #1
  401d68:	2d00      	cmp	r5, #0
  401d6a:	f040 81de 	bne.w	40212a <_vfiprintf_r+0x70e>
  401d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401d70:	2b00      	cmp	r3, #0
  401d72:	f000 81f8 	beq.w	402166 <_vfiprintf_r+0x74a>
  401d76:	3202      	adds	r2, #2
  401d78:	a90e      	add	r1, sp, #56	; 0x38
  401d7a:	2302      	movs	r3, #2
  401d7c:	2807      	cmp	r0, #7
  401d7e:	9211      	str	r2, [sp, #68]	; 0x44
  401d80:	9010      	str	r0, [sp, #64]	; 0x40
  401d82:	e88a 000a 	stmia.w	sl, {r1, r3}
  401d86:	f340 81ea 	ble.w	40215e <_vfiprintf_r+0x742>
  401d8a:	2a00      	cmp	r2, #0
  401d8c:	f040 838c 	bne.w	4024a8 <_vfiprintf_r+0xa8c>
  401d90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401d92:	2b80      	cmp	r3, #128	; 0x80
  401d94:	f04f 0001 	mov.w	r0, #1
  401d98:	4611      	mov	r1, r2
  401d9a:	46ca      	mov	sl, r9
  401d9c:	f040 81e7 	bne.w	40216e <_vfiprintf_r+0x752>
  401da0:	9b08      	ldr	r3, [sp, #32]
  401da2:	9d01      	ldr	r5, [sp, #4]
  401da4:	1b5e      	subs	r6, r3, r5
  401da6:	2e00      	cmp	r6, #0
  401da8:	f340 81e1 	ble.w	40216e <_vfiprintf_r+0x752>
  401dac:	2e10      	cmp	r6, #16
  401dae:	4d9a      	ldr	r5, [pc, #616]	; (402018 <_vfiprintf_r+0x5fc>)
  401db0:	f340 8450 	ble.w	402654 <_vfiprintf_r+0xc38>
  401db4:	46d4      	mov	ip, sl
  401db6:	2710      	movs	r7, #16
  401db8:	46a2      	mov	sl, r4
  401dba:	9c06      	ldr	r4, [sp, #24]
  401dbc:	e007      	b.n	401dce <_vfiprintf_r+0x3b2>
  401dbe:	f101 0e02 	add.w	lr, r1, #2
  401dc2:	f10c 0c08 	add.w	ip, ip, #8
  401dc6:	4601      	mov	r1, r0
  401dc8:	3e10      	subs	r6, #16
  401dca:	2e10      	cmp	r6, #16
  401dcc:	dd11      	ble.n	401df2 <_vfiprintf_r+0x3d6>
  401dce:	1c48      	adds	r0, r1, #1
  401dd0:	3210      	adds	r2, #16
  401dd2:	2807      	cmp	r0, #7
  401dd4:	9211      	str	r2, [sp, #68]	; 0x44
  401dd6:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401dda:	9010      	str	r0, [sp, #64]	; 0x40
  401ddc:	ddef      	ble.n	401dbe <_vfiprintf_r+0x3a2>
  401dde:	2a00      	cmp	r2, #0
  401de0:	f040 829d 	bne.w	40231e <_vfiprintf_r+0x902>
  401de4:	3e10      	subs	r6, #16
  401de6:	2e10      	cmp	r6, #16
  401de8:	f04f 0e01 	mov.w	lr, #1
  401dec:	4611      	mov	r1, r2
  401dee:	46cc      	mov	ip, r9
  401df0:	dced      	bgt.n	401dce <_vfiprintf_r+0x3b2>
  401df2:	4654      	mov	r4, sl
  401df4:	46e2      	mov	sl, ip
  401df6:	4432      	add	r2, r6
  401df8:	f1be 0f07 	cmp.w	lr, #7
  401dfc:	9211      	str	r2, [sp, #68]	; 0x44
  401dfe:	e88a 0060 	stmia.w	sl, {r5, r6}
  401e02:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401e06:	f300 8369 	bgt.w	4024dc <_vfiprintf_r+0xac0>
  401e0a:	f10a 0a08 	add.w	sl, sl, #8
  401e0e:	f10e 0001 	add.w	r0, lr, #1
  401e12:	4671      	mov	r1, lr
  401e14:	e1ab      	b.n	40216e <_vfiprintf_r+0x752>
  401e16:	9608      	str	r6, [sp, #32]
  401e18:	f013 0220 	ands.w	r2, r3, #32
  401e1c:	f040 838c 	bne.w	402538 <_vfiprintf_r+0xb1c>
  401e20:	f013 0110 	ands.w	r1, r3, #16
  401e24:	f040 831a 	bne.w	40245c <_vfiprintf_r+0xa40>
  401e28:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  401e2c:	f000 8316 	beq.w	40245c <_vfiprintf_r+0xa40>
  401e30:	9807      	ldr	r0, [sp, #28]
  401e32:	460a      	mov	r2, r1
  401e34:	4601      	mov	r1, r0
  401e36:	3104      	adds	r1, #4
  401e38:	8806      	ldrh	r6, [r0, #0]
  401e3a:	9107      	str	r1, [sp, #28]
  401e3c:	2700      	movs	r7, #0
  401e3e:	e720      	b.n	401c82 <_vfiprintf_r+0x266>
  401e40:	9608      	str	r6, [sp, #32]
  401e42:	f043 0310 	orr.w	r3, r3, #16
  401e46:	e7e7      	b.n	401e18 <_vfiprintf_r+0x3fc>
  401e48:	9608      	str	r6, [sp, #32]
  401e4a:	f043 0310 	orr.w	r3, r3, #16
  401e4e:	e708      	b.n	401c62 <_vfiprintf_r+0x246>
  401e50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401e54:	f898 2000 	ldrb.w	r2, [r8]
  401e58:	e652      	b.n	401b00 <_vfiprintf_r+0xe4>
  401e5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401e5e:	2600      	movs	r6, #0
  401e60:	f818 2b01 	ldrb.w	r2, [r8], #1
  401e64:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401e68:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401e6c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401e70:	2909      	cmp	r1, #9
  401e72:	d9f5      	bls.n	401e60 <_vfiprintf_r+0x444>
  401e74:	e646      	b.n	401b04 <_vfiprintf_r+0xe8>
  401e76:	9608      	str	r6, [sp, #32]
  401e78:	2800      	cmp	r0, #0
  401e7a:	f040 8408 	bne.w	40268e <_vfiprintf_r+0xc72>
  401e7e:	f043 0310 	orr.w	r3, r3, #16
  401e82:	069e      	lsls	r6, r3, #26
  401e84:	f100 834c 	bmi.w	402520 <_vfiprintf_r+0xb04>
  401e88:	06dd      	lsls	r5, r3, #27
  401e8a:	f100 82f3 	bmi.w	402474 <_vfiprintf_r+0xa58>
  401e8e:	0658      	lsls	r0, r3, #25
  401e90:	f140 82f0 	bpl.w	402474 <_vfiprintf_r+0xa58>
  401e94:	9d07      	ldr	r5, [sp, #28]
  401e96:	f9b5 6000 	ldrsh.w	r6, [r5]
  401e9a:	462a      	mov	r2, r5
  401e9c:	17f7      	asrs	r7, r6, #31
  401e9e:	3204      	adds	r2, #4
  401ea0:	4630      	mov	r0, r6
  401ea2:	4639      	mov	r1, r7
  401ea4:	9207      	str	r2, [sp, #28]
  401ea6:	2800      	cmp	r0, #0
  401ea8:	f171 0200 	sbcs.w	r2, r1, #0
  401eac:	f2c0 835d 	blt.w	40256a <_vfiprintf_r+0xb4e>
  401eb0:	1c61      	adds	r1, r4, #1
  401eb2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401eb6:	f04f 0201 	mov.w	r2, #1
  401eba:	f47f aeea 	bne.w	401c92 <_vfiprintf_r+0x276>
  401ebe:	ea56 0107 	orrs.w	r1, r6, r7
  401ec2:	f000 824d 	beq.w	402360 <_vfiprintf_r+0x944>
  401ec6:	9302      	str	r3, [sp, #8]
  401ec8:	2a01      	cmp	r2, #1
  401eca:	f000 828c 	beq.w	4023e6 <_vfiprintf_r+0x9ca>
  401ece:	2a02      	cmp	r2, #2
  401ed0:	f040 825c 	bne.w	40238c <_vfiprintf_r+0x970>
  401ed4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401ed6:	46cb      	mov	fp, r9
  401ed8:	0933      	lsrs	r3, r6, #4
  401eda:	f006 010f 	and.w	r1, r6, #15
  401ede:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401ee2:	093a      	lsrs	r2, r7, #4
  401ee4:	461e      	mov	r6, r3
  401ee6:	4617      	mov	r7, r2
  401ee8:	5c43      	ldrb	r3, [r0, r1]
  401eea:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401eee:	ea56 0307 	orrs.w	r3, r6, r7
  401ef2:	d1f1      	bne.n	401ed8 <_vfiprintf_r+0x4bc>
  401ef4:	eba9 030b 	sub.w	r3, r9, fp
  401ef8:	9305      	str	r3, [sp, #20]
  401efa:	e6e1      	b.n	401cc0 <_vfiprintf_r+0x2a4>
  401efc:	2800      	cmp	r0, #0
  401efe:	f040 83c0 	bne.w	402682 <_vfiprintf_r+0xc66>
  401f02:	0699      	lsls	r1, r3, #26
  401f04:	f100 8367 	bmi.w	4025d6 <_vfiprintf_r+0xbba>
  401f08:	06da      	lsls	r2, r3, #27
  401f0a:	f100 80f1 	bmi.w	4020f0 <_vfiprintf_r+0x6d4>
  401f0e:	065b      	lsls	r3, r3, #25
  401f10:	f140 80ee 	bpl.w	4020f0 <_vfiprintf_r+0x6d4>
  401f14:	9a07      	ldr	r2, [sp, #28]
  401f16:	6813      	ldr	r3, [r2, #0]
  401f18:	3204      	adds	r2, #4
  401f1a:	9207      	str	r2, [sp, #28]
  401f1c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401f20:	801a      	strh	r2, [r3, #0]
  401f22:	e5b8      	b.n	401a96 <_vfiprintf_r+0x7a>
  401f24:	9807      	ldr	r0, [sp, #28]
  401f26:	4a3d      	ldr	r2, [pc, #244]	; (40201c <_vfiprintf_r+0x600>)
  401f28:	9608      	str	r6, [sp, #32]
  401f2a:	920b      	str	r2, [sp, #44]	; 0x2c
  401f2c:	6806      	ldr	r6, [r0, #0]
  401f2e:	2278      	movs	r2, #120	; 0x78
  401f30:	2130      	movs	r1, #48	; 0x30
  401f32:	3004      	adds	r0, #4
  401f34:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401f38:	f043 0302 	orr.w	r3, r3, #2
  401f3c:	9007      	str	r0, [sp, #28]
  401f3e:	2700      	movs	r7, #0
  401f40:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401f44:	2202      	movs	r2, #2
  401f46:	e69c      	b.n	401c82 <_vfiprintf_r+0x266>
  401f48:	9608      	str	r6, [sp, #32]
  401f4a:	2800      	cmp	r0, #0
  401f4c:	d099      	beq.n	401e82 <_vfiprintf_r+0x466>
  401f4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401f52:	e796      	b.n	401e82 <_vfiprintf_r+0x466>
  401f54:	f898 2000 	ldrb.w	r2, [r8]
  401f58:	2d00      	cmp	r5, #0
  401f5a:	f47f add1 	bne.w	401b00 <_vfiprintf_r+0xe4>
  401f5e:	2001      	movs	r0, #1
  401f60:	2520      	movs	r5, #32
  401f62:	e5cd      	b.n	401b00 <_vfiprintf_r+0xe4>
  401f64:	f043 0301 	orr.w	r3, r3, #1
  401f68:	f898 2000 	ldrb.w	r2, [r8]
  401f6c:	e5c8      	b.n	401b00 <_vfiprintf_r+0xe4>
  401f6e:	9608      	str	r6, [sp, #32]
  401f70:	2800      	cmp	r0, #0
  401f72:	f040 8393 	bne.w	40269c <_vfiprintf_r+0xc80>
  401f76:	4929      	ldr	r1, [pc, #164]	; (40201c <_vfiprintf_r+0x600>)
  401f78:	910b      	str	r1, [sp, #44]	; 0x2c
  401f7a:	069f      	lsls	r7, r3, #26
  401f7c:	f100 82e8 	bmi.w	402550 <_vfiprintf_r+0xb34>
  401f80:	9807      	ldr	r0, [sp, #28]
  401f82:	06de      	lsls	r6, r3, #27
  401f84:	4601      	mov	r1, r0
  401f86:	f100 8270 	bmi.w	40246a <_vfiprintf_r+0xa4e>
  401f8a:	065d      	lsls	r5, r3, #25
  401f8c:	f140 826d 	bpl.w	40246a <_vfiprintf_r+0xa4e>
  401f90:	3104      	adds	r1, #4
  401f92:	8806      	ldrh	r6, [r0, #0]
  401f94:	9107      	str	r1, [sp, #28]
  401f96:	2700      	movs	r7, #0
  401f98:	07d8      	lsls	r0, r3, #31
  401f9a:	f140 8222 	bpl.w	4023e2 <_vfiprintf_r+0x9c6>
  401f9e:	ea56 0107 	orrs.w	r1, r6, r7
  401fa2:	f000 821e 	beq.w	4023e2 <_vfiprintf_r+0x9c6>
  401fa6:	2130      	movs	r1, #48	; 0x30
  401fa8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401fac:	f043 0302 	orr.w	r3, r3, #2
  401fb0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401fb4:	2202      	movs	r2, #2
  401fb6:	e664      	b.n	401c82 <_vfiprintf_r+0x266>
  401fb8:	9608      	str	r6, [sp, #32]
  401fba:	2800      	cmp	r0, #0
  401fbc:	f040 836b 	bne.w	402696 <_vfiprintf_r+0xc7a>
  401fc0:	4917      	ldr	r1, [pc, #92]	; (402020 <_vfiprintf_r+0x604>)
  401fc2:	910b      	str	r1, [sp, #44]	; 0x2c
  401fc4:	e7d9      	b.n	401f7a <_vfiprintf_r+0x55e>
  401fc6:	9907      	ldr	r1, [sp, #28]
  401fc8:	9608      	str	r6, [sp, #32]
  401fca:	680a      	ldr	r2, [r1, #0]
  401fcc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401fd0:	f04f 0000 	mov.w	r0, #0
  401fd4:	460a      	mov	r2, r1
  401fd6:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401fda:	3204      	adds	r2, #4
  401fdc:	2001      	movs	r0, #1
  401fde:	9001      	str	r0, [sp, #4]
  401fe0:	9207      	str	r2, [sp, #28]
  401fe2:	9005      	str	r0, [sp, #20]
  401fe4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401fe8:	9302      	str	r3, [sp, #8]
  401fea:	2400      	movs	r4, #0
  401fec:	e670      	b.n	401cd0 <_vfiprintf_r+0x2b4>
  401fee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401ff2:	f898 2000 	ldrb.w	r2, [r8]
  401ff6:	e583      	b.n	401b00 <_vfiprintf_r+0xe4>
  401ff8:	f898 2000 	ldrb.w	r2, [r8]
  401ffc:	2a6c      	cmp	r2, #108	; 0x6c
  401ffe:	bf03      	ittte	eq
  402000:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  402004:	f043 0320 	orreq.w	r3, r3, #32
  402008:	f108 0801 	addeq.w	r8, r8, #1
  40200c:	f043 0310 	orrne.w	r3, r3, #16
  402010:	e576      	b.n	401b00 <_vfiprintf_r+0xe4>
  402012:	bf00      	nop
  402014:	00404624 	.word	0x00404624
  402018:	00404634 	.word	0x00404634
  40201c:	00404608 	.word	0x00404608
  402020:	004045f4 	.word	0x004045f4
  402024:	9907      	ldr	r1, [sp, #28]
  402026:	680e      	ldr	r6, [r1, #0]
  402028:	460a      	mov	r2, r1
  40202a:	2e00      	cmp	r6, #0
  40202c:	f102 0204 	add.w	r2, r2, #4
  402030:	f6ff ae0f 	blt.w	401c52 <_vfiprintf_r+0x236>
  402034:	9207      	str	r2, [sp, #28]
  402036:	f898 2000 	ldrb.w	r2, [r8]
  40203a:	e561      	b.n	401b00 <_vfiprintf_r+0xe4>
  40203c:	f898 2000 	ldrb.w	r2, [r8]
  402040:	2001      	movs	r0, #1
  402042:	252b      	movs	r5, #43	; 0x2b
  402044:	e55c      	b.n	401b00 <_vfiprintf_r+0xe4>
  402046:	9907      	ldr	r1, [sp, #28]
  402048:	9608      	str	r6, [sp, #32]
  40204a:	f8d1 b000 	ldr.w	fp, [r1]
  40204e:	f04f 0200 	mov.w	r2, #0
  402052:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  402056:	1d0e      	adds	r6, r1, #4
  402058:	f1bb 0f00 	cmp.w	fp, #0
  40205c:	f000 82e5 	beq.w	40262a <_vfiprintf_r+0xc0e>
  402060:	1c67      	adds	r7, r4, #1
  402062:	f000 82c4 	beq.w	4025ee <_vfiprintf_r+0xbd2>
  402066:	4622      	mov	r2, r4
  402068:	2100      	movs	r1, #0
  40206a:	4658      	mov	r0, fp
  40206c:	9301      	str	r3, [sp, #4]
  40206e:	f001 fbd7 	bl	403820 <memchr>
  402072:	9b01      	ldr	r3, [sp, #4]
  402074:	2800      	cmp	r0, #0
  402076:	f000 82e5 	beq.w	402644 <_vfiprintf_r+0xc28>
  40207a:	eba0 020b 	sub.w	r2, r0, fp
  40207e:	9205      	str	r2, [sp, #20]
  402080:	9607      	str	r6, [sp, #28]
  402082:	9302      	str	r3, [sp, #8]
  402084:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402088:	2400      	movs	r4, #0
  40208a:	e619      	b.n	401cc0 <_vfiprintf_r+0x2a4>
  40208c:	f898 2000 	ldrb.w	r2, [r8]
  402090:	2a2a      	cmp	r2, #42	; 0x2a
  402092:	f108 0701 	add.w	r7, r8, #1
  402096:	f000 82e9 	beq.w	40266c <_vfiprintf_r+0xc50>
  40209a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40209e:	2909      	cmp	r1, #9
  4020a0:	46b8      	mov	r8, r7
  4020a2:	f04f 0400 	mov.w	r4, #0
  4020a6:	f63f ad2d 	bhi.w	401b04 <_vfiprintf_r+0xe8>
  4020aa:	f818 2b01 	ldrb.w	r2, [r8], #1
  4020ae:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4020b2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4020b6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4020ba:	2909      	cmp	r1, #9
  4020bc:	d9f5      	bls.n	4020aa <_vfiprintf_r+0x68e>
  4020be:	e521      	b.n	401b04 <_vfiprintf_r+0xe8>
  4020c0:	f043 0320 	orr.w	r3, r3, #32
  4020c4:	f898 2000 	ldrb.w	r2, [r8]
  4020c8:	e51a      	b.n	401b00 <_vfiprintf_r+0xe4>
  4020ca:	9608      	str	r6, [sp, #32]
  4020cc:	2800      	cmp	r0, #0
  4020ce:	f040 82db 	bne.w	402688 <_vfiprintf_r+0xc6c>
  4020d2:	2a00      	cmp	r2, #0
  4020d4:	f000 80e7 	beq.w	4022a6 <_vfiprintf_r+0x88a>
  4020d8:	2101      	movs	r1, #1
  4020da:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4020de:	f04f 0200 	mov.w	r2, #0
  4020e2:	9101      	str	r1, [sp, #4]
  4020e4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4020e8:	9105      	str	r1, [sp, #20]
  4020ea:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4020ee:	e77b      	b.n	401fe8 <_vfiprintf_r+0x5cc>
  4020f0:	9a07      	ldr	r2, [sp, #28]
  4020f2:	6813      	ldr	r3, [r2, #0]
  4020f4:	3204      	adds	r2, #4
  4020f6:	9207      	str	r2, [sp, #28]
  4020f8:	9a03      	ldr	r2, [sp, #12]
  4020fa:	601a      	str	r2, [r3, #0]
  4020fc:	e4cb      	b.n	401a96 <_vfiprintf_r+0x7a>
  4020fe:	aa0f      	add	r2, sp, #60	; 0x3c
  402100:	9904      	ldr	r1, [sp, #16]
  402102:	4620      	mov	r0, r4
  402104:	f7ff fc4a 	bl	40199c <__sprint_r.part.0>
  402108:	2800      	cmp	r0, #0
  40210a:	f040 8139 	bne.w	402380 <_vfiprintf_r+0x964>
  40210e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402110:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402112:	f101 0c01 	add.w	ip, r1, #1
  402116:	46ce      	mov	lr, r9
  402118:	e5ff      	b.n	401d1a <_vfiprintf_r+0x2fe>
  40211a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40211c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40211e:	1c48      	adds	r0, r1, #1
  402120:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402124:	2d00      	cmp	r5, #0
  402126:	f43f ae22 	beq.w	401d6e <_vfiprintf_r+0x352>
  40212a:	3201      	adds	r2, #1
  40212c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  402130:	2101      	movs	r1, #1
  402132:	2807      	cmp	r0, #7
  402134:	9211      	str	r2, [sp, #68]	; 0x44
  402136:	9010      	str	r0, [sp, #64]	; 0x40
  402138:	f8ca 5000 	str.w	r5, [sl]
  40213c:	f8ca 1004 	str.w	r1, [sl, #4]
  402140:	f340 8108 	ble.w	402354 <_vfiprintf_r+0x938>
  402144:	2a00      	cmp	r2, #0
  402146:	f040 81bc 	bne.w	4024c2 <_vfiprintf_r+0xaa6>
  40214a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40214c:	2b00      	cmp	r3, #0
  40214e:	f43f ae1f 	beq.w	401d90 <_vfiprintf_r+0x374>
  402152:	ab0e      	add	r3, sp, #56	; 0x38
  402154:	2202      	movs	r2, #2
  402156:	4608      	mov	r0, r1
  402158:	931c      	str	r3, [sp, #112]	; 0x70
  40215a:	921d      	str	r2, [sp, #116]	; 0x74
  40215c:	46ca      	mov	sl, r9
  40215e:	4601      	mov	r1, r0
  402160:	f10a 0a08 	add.w	sl, sl, #8
  402164:	3001      	adds	r0, #1
  402166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402168:	2b80      	cmp	r3, #128	; 0x80
  40216a:	f43f ae19 	beq.w	401da0 <_vfiprintf_r+0x384>
  40216e:	9b05      	ldr	r3, [sp, #20]
  402170:	1ae4      	subs	r4, r4, r3
  402172:	2c00      	cmp	r4, #0
  402174:	dd2e      	ble.n	4021d4 <_vfiprintf_r+0x7b8>
  402176:	2c10      	cmp	r4, #16
  402178:	4db3      	ldr	r5, [pc, #716]	; (402448 <_vfiprintf_r+0xa2c>)
  40217a:	dd1e      	ble.n	4021ba <_vfiprintf_r+0x79e>
  40217c:	46d6      	mov	lr, sl
  40217e:	2610      	movs	r6, #16
  402180:	9f06      	ldr	r7, [sp, #24]
  402182:	f8dd a010 	ldr.w	sl, [sp, #16]
  402186:	e006      	b.n	402196 <_vfiprintf_r+0x77a>
  402188:	1c88      	adds	r0, r1, #2
  40218a:	f10e 0e08 	add.w	lr, lr, #8
  40218e:	4619      	mov	r1, r3
  402190:	3c10      	subs	r4, #16
  402192:	2c10      	cmp	r4, #16
  402194:	dd10      	ble.n	4021b8 <_vfiprintf_r+0x79c>
  402196:	1c4b      	adds	r3, r1, #1
  402198:	3210      	adds	r2, #16
  40219a:	2b07      	cmp	r3, #7
  40219c:	9211      	str	r2, [sp, #68]	; 0x44
  40219e:	e88e 0060 	stmia.w	lr, {r5, r6}
  4021a2:	9310      	str	r3, [sp, #64]	; 0x40
  4021a4:	ddf0      	ble.n	402188 <_vfiprintf_r+0x76c>
  4021a6:	2a00      	cmp	r2, #0
  4021a8:	d165      	bne.n	402276 <_vfiprintf_r+0x85a>
  4021aa:	3c10      	subs	r4, #16
  4021ac:	2c10      	cmp	r4, #16
  4021ae:	f04f 0001 	mov.w	r0, #1
  4021b2:	4611      	mov	r1, r2
  4021b4:	46ce      	mov	lr, r9
  4021b6:	dcee      	bgt.n	402196 <_vfiprintf_r+0x77a>
  4021b8:	46f2      	mov	sl, lr
  4021ba:	4422      	add	r2, r4
  4021bc:	2807      	cmp	r0, #7
  4021be:	9211      	str	r2, [sp, #68]	; 0x44
  4021c0:	f8ca 5000 	str.w	r5, [sl]
  4021c4:	f8ca 4004 	str.w	r4, [sl, #4]
  4021c8:	9010      	str	r0, [sp, #64]	; 0x40
  4021ca:	f300 8085 	bgt.w	4022d8 <_vfiprintf_r+0x8bc>
  4021ce:	f10a 0a08 	add.w	sl, sl, #8
  4021d2:	3001      	adds	r0, #1
  4021d4:	9905      	ldr	r1, [sp, #20]
  4021d6:	f8ca b000 	str.w	fp, [sl]
  4021da:	440a      	add	r2, r1
  4021dc:	2807      	cmp	r0, #7
  4021de:	9211      	str	r2, [sp, #68]	; 0x44
  4021e0:	f8ca 1004 	str.w	r1, [sl, #4]
  4021e4:	9010      	str	r0, [sp, #64]	; 0x40
  4021e6:	f340 8082 	ble.w	4022ee <_vfiprintf_r+0x8d2>
  4021ea:	2a00      	cmp	r2, #0
  4021ec:	f040 8118 	bne.w	402420 <_vfiprintf_r+0xa04>
  4021f0:	9b02      	ldr	r3, [sp, #8]
  4021f2:	9210      	str	r2, [sp, #64]	; 0x40
  4021f4:	0758      	lsls	r0, r3, #29
  4021f6:	d535      	bpl.n	402264 <_vfiprintf_r+0x848>
  4021f8:	9b08      	ldr	r3, [sp, #32]
  4021fa:	9901      	ldr	r1, [sp, #4]
  4021fc:	1a5c      	subs	r4, r3, r1
  4021fe:	2c00      	cmp	r4, #0
  402200:	f340 80e7 	ble.w	4023d2 <_vfiprintf_r+0x9b6>
  402204:	46ca      	mov	sl, r9
  402206:	2c10      	cmp	r4, #16
  402208:	f340 8218 	ble.w	40263c <_vfiprintf_r+0xc20>
  40220c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40220e:	4e8f      	ldr	r6, [pc, #572]	; (40244c <_vfiprintf_r+0xa30>)
  402210:	9f06      	ldr	r7, [sp, #24]
  402212:	f8dd b010 	ldr.w	fp, [sp, #16]
  402216:	2510      	movs	r5, #16
  402218:	e006      	b.n	402228 <_vfiprintf_r+0x80c>
  40221a:	1c88      	adds	r0, r1, #2
  40221c:	f10a 0a08 	add.w	sl, sl, #8
  402220:	4619      	mov	r1, r3
  402222:	3c10      	subs	r4, #16
  402224:	2c10      	cmp	r4, #16
  402226:	dd11      	ble.n	40224c <_vfiprintf_r+0x830>
  402228:	1c4b      	adds	r3, r1, #1
  40222a:	3210      	adds	r2, #16
  40222c:	2b07      	cmp	r3, #7
  40222e:	9211      	str	r2, [sp, #68]	; 0x44
  402230:	f8ca 6000 	str.w	r6, [sl]
  402234:	f8ca 5004 	str.w	r5, [sl, #4]
  402238:	9310      	str	r3, [sp, #64]	; 0x40
  40223a:	ddee      	ble.n	40221a <_vfiprintf_r+0x7fe>
  40223c:	bb42      	cbnz	r2, 402290 <_vfiprintf_r+0x874>
  40223e:	3c10      	subs	r4, #16
  402240:	2c10      	cmp	r4, #16
  402242:	f04f 0001 	mov.w	r0, #1
  402246:	4611      	mov	r1, r2
  402248:	46ca      	mov	sl, r9
  40224a:	dced      	bgt.n	402228 <_vfiprintf_r+0x80c>
  40224c:	4422      	add	r2, r4
  40224e:	2807      	cmp	r0, #7
  402250:	9211      	str	r2, [sp, #68]	; 0x44
  402252:	f8ca 6000 	str.w	r6, [sl]
  402256:	f8ca 4004 	str.w	r4, [sl, #4]
  40225a:	9010      	str	r0, [sp, #64]	; 0x40
  40225c:	dd51      	ble.n	402302 <_vfiprintf_r+0x8e6>
  40225e:	2a00      	cmp	r2, #0
  402260:	f040 819b 	bne.w	40259a <_vfiprintf_r+0xb7e>
  402264:	9b03      	ldr	r3, [sp, #12]
  402266:	9a08      	ldr	r2, [sp, #32]
  402268:	9901      	ldr	r1, [sp, #4]
  40226a:	428a      	cmp	r2, r1
  40226c:	bfac      	ite	ge
  40226e:	189b      	addge	r3, r3, r2
  402270:	185b      	addlt	r3, r3, r1
  402272:	9303      	str	r3, [sp, #12]
  402274:	e04e      	b.n	402314 <_vfiprintf_r+0x8f8>
  402276:	aa0f      	add	r2, sp, #60	; 0x3c
  402278:	4651      	mov	r1, sl
  40227a:	4638      	mov	r0, r7
  40227c:	f7ff fb8e 	bl	40199c <__sprint_r.part.0>
  402280:	2800      	cmp	r0, #0
  402282:	f040 813f 	bne.w	402504 <_vfiprintf_r+0xae8>
  402286:	9910      	ldr	r1, [sp, #64]	; 0x40
  402288:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40228a:	1c48      	adds	r0, r1, #1
  40228c:	46ce      	mov	lr, r9
  40228e:	e77f      	b.n	402190 <_vfiprintf_r+0x774>
  402290:	aa0f      	add	r2, sp, #60	; 0x3c
  402292:	4659      	mov	r1, fp
  402294:	4638      	mov	r0, r7
  402296:	f7ff fb81 	bl	40199c <__sprint_r.part.0>
  40229a:	b960      	cbnz	r0, 4022b6 <_vfiprintf_r+0x89a>
  40229c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40229e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022a0:	1c48      	adds	r0, r1, #1
  4022a2:	46ca      	mov	sl, r9
  4022a4:	e7bd      	b.n	402222 <_vfiprintf_r+0x806>
  4022a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4022a8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4022ac:	2b00      	cmp	r3, #0
  4022ae:	f040 81d4 	bne.w	40265a <_vfiprintf_r+0xc3e>
  4022b2:	2300      	movs	r3, #0
  4022b4:	9310      	str	r3, [sp, #64]	; 0x40
  4022b6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4022ba:	f013 0f01 	tst.w	r3, #1
  4022be:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4022c2:	d102      	bne.n	4022ca <_vfiprintf_r+0x8ae>
  4022c4:	059a      	lsls	r2, r3, #22
  4022c6:	f140 80de 	bpl.w	402486 <_vfiprintf_r+0xa6a>
  4022ca:	065b      	lsls	r3, r3, #25
  4022cc:	f53f acb2 	bmi.w	401c34 <_vfiprintf_r+0x218>
  4022d0:	9803      	ldr	r0, [sp, #12]
  4022d2:	b02d      	add	sp, #180	; 0xb4
  4022d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4022d8:	2a00      	cmp	r2, #0
  4022da:	f040 8106 	bne.w	4024ea <_vfiprintf_r+0xace>
  4022de:	9a05      	ldr	r2, [sp, #20]
  4022e0:	921d      	str	r2, [sp, #116]	; 0x74
  4022e2:	2301      	movs	r3, #1
  4022e4:	9211      	str	r2, [sp, #68]	; 0x44
  4022e6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4022ea:	9310      	str	r3, [sp, #64]	; 0x40
  4022ec:	46ca      	mov	sl, r9
  4022ee:	f10a 0a08 	add.w	sl, sl, #8
  4022f2:	9b02      	ldr	r3, [sp, #8]
  4022f4:	0759      	lsls	r1, r3, #29
  4022f6:	d504      	bpl.n	402302 <_vfiprintf_r+0x8e6>
  4022f8:	9b08      	ldr	r3, [sp, #32]
  4022fa:	9901      	ldr	r1, [sp, #4]
  4022fc:	1a5c      	subs	r4, r3, r1
  4022fe:	2c00      	cmp	r4, #0
  402300:	dc81      	bgt.n	402206 <_vfiprintf_r+0x7ea>
  402302:	9b03      	ldr	r3, [sp, #12]
  402304:	9908      	ldr	r1, [sp, #32]
  402306:	9801      	ldr	r0, [sp, #4]
  402308:	4281      	cmp	r1, r0
  40230a:	bfac      	ite	ge
  40230c:	185b      	addge	r3, r3, r1
  40230e:	181b      	addlt	r3, r3, r0
  402310:	9303      	str	r3, [sp, #12]
  402312:	bb72      	cbnz	r2, 402372 <_vfiprintf_r+0x956>
  402314:	2300      	movs	r3, #0
  402316:	9310      	str	r3, [sp, #64]	; 0x40
  402318:	46ca      	mov	sl, r9
  40231a:	f7ff bbbc 	b.w	401a96 <_vfiprintf_r+0x7a>
  40231e:	aa0f      	add	r2, sp, #60	; 0x3c
  402320:	9904      	ldr	r1, [sp, #16]
  402322:	4620      	mov	r0, r4
  402324:	f7ff fb3a 	bl	40199c <__sprint_r.part.0>
  402328:	bb50      	cbnz	r0, 402380 <_vfiprintf_r+0x964>
  40232a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40232c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40232e:	f101 0e01 	add.w	lr, r1, #1
  402332:	46cc      	mov	ip, r9
  402334:	e548      	b.n	401dc8 <_vfiprintf_r+0x3ac>
  402336:	2a00      	cmp	r2, #0
  402338:	f040 8140 	bne.w	4025bc <_vfiprintf_r+0xba0>
  40233c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  402340:	2900      	cmp	r1, #0
  402342:	f000 811b 	beq.w	40257c <_vfiprintf_r+0xb60>
  402346:	2201      	movs	r2, #1
  402348:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40234c:	4610      	mov	r0, r2
  40234e:	921d      	str	r2, [sp, #116]	; 0x74
  402350:	911c      	str	r1, [sp, #112]	; 0x70
  402352:	46ca      	mov	sl, r9
  402354:	4601      	mov	r1, r0
  402356:	f10a 0a08 	add.w	sl, sl, #8
  40235a:	3001      	adds	r0, #1
  40235c:	e507      	b.n	401d6e <_vfiprintf_r+0x352>
  40235e:	9b02      	ldr	r3, [sp, #8]
  402360:	2a01      	cmp	r2, #1
  402362:	f000 8098 	beq.w	402496 <_vfiprintf_r+0xa7a>
  402366:	2a02      	cmp	r2, #2
  402368:	d10d      	bne.n	402386 <_vfiprintf_r+0x96a>
  40236a:	9302      	str	r3, [sp, #8]
  40236c:	2600      	movs	r6, #0
  40236e:	2700      	movs	r7, #0
  402370:	e5b0      	b.n	401ed4 <_vfiprintf_r+0x4b8>
  402372:	aa0f      	add	r2, sp, #60	; 0x3c
  402374:	9904      	ldr	r1, [sp, #16]
  402376:	9806      	ldr	r0, [sp, #24]
  402378:	f7ff fb10 	bl	40199c <__sprint_r.part.0>
  40237c:	2800      	cmp	r0, #0
  40237e:	d0c9      	beq.n	402314 <_vfiprintf_r+0x8f8>
  402380:	f8dd b010 	ldr.w	fp, [sp, #16]
  402384:	e797      	b.n	4022b6 <_vfiprintf_r+0x89a>
  402386:	9302      	str	r3, [sp, #8]
  402388:	2600      	movs	r6, #0
  40238a:	2700      	movs	r7, #0
  40238c:	4649      	mov	r1, r9
  40238e:	e000      	b.n	402392 <_vfiprintf_r+0x976>
  402390:	4659      	mov	r1, fp
  402392:	08f2      	lsrs	r2, r6, #3
  402394:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402398:	08f8      	lsrs	r0, r7, #3
  40239a:	f006 0307 	and.w	r3, r6, #7
  40239e:	4607      	mov	r7, r0
  4023a0:	4616      	mov	r6, r2
  4023a2:	3330      	adds	r3, #48	; 0x30
  4023a4:	ea56 0207 	orrs.w	r2, r6, r7
  4023a8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4023ac:	f101 3bff 	add.w	fp, r1, #4294967295
  4023b0:	d1ee      	bne.n	402390 <_vfiprintf_r+0x974>
  4023b2:	9a02      	ldr	r2, [sp, #8]
  4023b4:	07d6      	lsls	r6, r2, #31
  4023b6:	f57f ad9d 	bpl.w	401ef4 <_vfiprintf_r+0x4d8>
  4023ba:	2b30      	cmp	r3, #48	; 0x30
  4023bc:	f43f ad9a 	beq.w	401ef4 <_vfiprintf_r+0x4d8>
  4023c0:	3902      	subs	r1, #2
  4023c2:	2330      	movs	r3, #48	; 0x30
  4023c4:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4023c8:	eba9 0301 	sub.w	r3, r9, r1
  4023cc:	9305      	str	r3, [sp, #20]
  4023ce:	468b      	mov	fp, r1
  4023d0:	e476      	b.n	401cc0 <_vfiprintf_r+0x2a4>
  4023d2:	9b03      	ldr	r3, [sp, #12]
  4023d4:	9a08      	ldr	r2, [sp, #32]
  4023d6:	428a      	cmp	r2, r1
  4023d8:	bfac      	ite	ge
  4023da:	189b      	addge	r3, r3, r2
  4023dc:	185b      	addlt	r3, r3, r1
  4023de:	9303      	str	r3, [sp, #12]
  4023e0:	e798      	b.n	402314 <_vfiprintf_r+0x8f8>
  4023e2:	2202      	movs	r2, #2
  4023e4:	e44d      	b.n	401c82 <_vfiprintf_r+0x266>
  4023e6:	2f00      	cmp	r7, #0
  4023e8:	bf08      	it	eq
  4023ea:	2e0a      	cmpeq	r6, #10
  4023ec:	d352      	bcc.n	402494 <_vfiprintf_r+0xa78>
  4023ee:	46cb      	mov	fp, r9
  4023f0:	4630      	mov	r0, r6
  4023f2:	4639      	mov	r1, r7
  4023f4:	220a      	movs	r2, #10
  4023f6:	2300      	movs	r3, #0
  4023f8:	f001 ff36 	bl	404268 <__aeabi_uldivmod>
  4023fc:	3230      	adds	r2, #48	; 0x30
  4023fe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402402:	4630      	mov	r0, r6
  402404:	4639      	mov	r1, r7
  402406:	2300      	movs	r3, #0
  402408:	220a      	movs	r2, #10
  40240a:	f001 ff2d 	bl	404268 <__aeabi_uldivmod>
  40240e:	4606      	mov	r6, r0
  402410:	460f      	mov	r7, r1
  402412:	ea56 0307 	orrs.w	r3, r6, r7
  402416:	d1eb      	bne.n	4023f0 <_vfiprintf_r+0x9d4>
  402418:	e56c      	b.n	401ef4 <_vfiprintf_r+0x4d8>
  40241a:	9405      	str	r4, [sp, #20]
  40241c:	46cb      	mov	fp, r9
  40241e:	e44f      	b.n	401cc0 <_vfiprintf_r+0x2a4>
  402420:	aa0f      	add	r2, sp, #60	; 0x3c
  402422:	9904      	ldr	r1, [sp, #16]
  402424:	9806      	ldr	r0, [sp, #24]
  402426:	f7ff fab9 	bl	40199c <__sprint_r.part.0>
  40242a:	2800      	cmp	r0, #0
  40242c:	d1a8      	bne.n	402380 <_vfiprintf_r+0x964>
  40242e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402430:	46ca      	mov	sl, r9
  402432:	e75e      	b.n	4022f2 <_vfiprintf_r+0x8d6>
  402434:	aa0f      	add	r2, sp, #60	; 0x3c
  402436:	9904      	ldr	r1, [sp, #16]
  402438:	9806      	ldr	r0, [sp, #24]
  40243a:	f7ff faaf 	bl	40199c <__sprint_r.part.0>
  40243e:	2800      	cmp	r0, #0
  402440:	d19e      	bne.n	402380 <_vfiprintf_r+0x964>
  402442:	46ca      	mov	sl, r9
  402444:	f7ff bbc0 	b.w	401bc8 <_vfiprintf_r+0x1ac>
  402448:	00404634 	.word	0x00404634
  40244c:	00404624 	.word	0x00404624
  402450:	3104      	adds	r1, #4
  402452:	6816      	ldr	r6, [r2, #0]
  402454:	9107      	str	r1, [sp, #28]
  402456:	2201      	movs	r2, #1
  402458:	2700      	movs	r7, #0
  40245a:	e412      	b.n	401c82 <_vfiprintf_r+0x266>
  40245c:	9807      	ldr	r0, [sp, #28]
  40245e:	4601      	mov	r1, r0
  402460:	3104      	adds	r1, #4
  402462:	6806      	ldr	r6, [r0, #0]
  402464:	9107      	str	r1, [sp, #28]
  402466:	2700      	movs	r7, #0
  402468:	e40b      	b.n	401c82 <_vfiprintf_r+0x266>
  40246a:	680e      	ldr	r6, [r1, #0]
  40246c:	3104      	adds	r1, #4
  40246e:	9107      	str	r1, [sp, #28]
  402470:	2700      	movs	r7, #0
  402472:	e591      	b.n	401f98 <_vfiprintf_r+0x57c>
  402474:	9907      	ldr	r1, [sp, #28]
  402476:	680e      	ldr	r6, [r1, #0]
  402478:	460a      	mov	r2, r1
  40247a:	17f7      	asrs	r7, r6, #31
  40247c:	3204      	adds	r2, #4
  40247e:	9207      	str	r2, [sp, #28]
  402480:	4630      	mov	r0, r6
  402482:	4639      	mov	r1, r7
  402484:	e50f      	b.n	401ea6 <_vfiprintf_r+0x48a>
  402486:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40248a:	f000 fe7f 	bl	40318c <__retarget_lock_release_recursive>
  40248e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402492:	e71a      	b.n	4022ca <_vfiprintf_r+0x8ae>
  402494:	9b02      	ldr	r3, [sp, #8]
  402496:	9302      	str	r3, [sp, #8]
  402498:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40249c:	3630      	adds	r6, #48	; 0x30
  40249e:	2301      	movs	r3, #1
  4024a0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4024a4:	9305      	str	r3, [sp, #20]
  4024a6:	e40b      	b.n	401cc0 <_vfiprintf_r+0x2a4>
  4024a8:	aa0f      	add	r2, sp, #60	; 0x3c
  4024aa:	9904      	ldr	r1, [sp, #16]
  4024ac:	9806      	ldr	r0, [sp, #24]
  4024ae:	f7ff fa75 	bl	40199c <__sprint_r.part.0>
  4024b2:	2800      	cmp	r0, #0
  4024b4:	f47f af64 	bne.w	402380 <_vfiprintf_r+0x964>
  4024b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4024ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4024bc:	1c48      	adds	r0, r1, #1
  4024be:	46ca      	mov	sl, r9
  4024c0:	e651      	b.n	402166 <_vfiprintf_r+0x74a>
  4024c2:	aa0f      	add	r2, sp, #60	; 0x3c
  4024c4:	9904      	ldr	r1, [sp, #16]
  4024c6:	9806      	ldr	r0, [sp, #24]
  4024c8:	f7ff fa68 	bl	40199c <__sprint_r.part.0>
  4024cc:	2800      	cmp	r0, #0
  4024ce:	f47f af57 	bne.w	402380 <_vfiprintf_r+0x964>
  4024d2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4024d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4024d6:	1c48      	adds	r0, r1, #1
  4024d8:	46ca      	mov	sl, r9
  4024da:	e448      	b.n	401d6e <_vfiprintf_r+0x352>
  4024dc:	2a00      	cmp	r2, #0
  4024de:	f040 8091 	bne.w	402604 <_vfiprintf_r+0xbe8>
  4024e2:	2001      	movs	r0, #1
  4024e4:	4611      	mov	r1, r2
  4024e6:	46ca      	mov	sl, r9
  4024e8:	e641      	b.n	40216e <_vfiprintf_r+0x752>
  4024ea:	aa0f      	add	r2, sp, #60	; 0x3c
  4024ec:	9904      	ldr	r1, [sp, #16]
  4024ee:	9806      	ldr	r0, [sp, #24]
  4024f0:	f7ff fa54 	bl	40199c <__sprint_r.part.0>
  4024f4:	2800      	cmp	r0, #0
  4024f6:	f47f af43 	bne.w	402380 <_vfiprintf_r+0x964>
  4024fa:	9810      	ldr	r0, [sp, #64]	; 0x40
  4024fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4024fe:	3001      	adds	r0, #1
  402500:	46ca      	mov	sl, r9
  402502:	e667      	b.n	4021d4 <_vfiprintf_r+0x7b8>
  402504:	46d3      	mov	fp, sl
  402506:	e6d6      	b.n	4022b6 <_vfiprintf_r+0x89a>
  402508:	9e07      	ldr	r6, [sp, #28]
  40250a:	3607      	adds	r6, #7
  40250c:	f026 0207 	bic.w	r2, r6, #7
  402510:	f102 0108 	add.w	r1, r2, #8
  402514:	e9d2 6700 	ldrd	r6, r7, [r2]
  402518:	9107      	str	r1, [sp, #28]
  40251a:	2201      	movs	r2, #1
  40251c:	f7ff bbb1 	b.w	401c82 <_vfiprintf_r+0x266>
  402520:	9e07      	ldr	r6, [sp, #28]
  402522:	3607      	adds	r6, #7
  402524:	f026 0607 	bic.w	r6, r6, #7
  402528:	e9d6 0100 	ldrd	r0, r1, [r6]
  40252c:	f106 0208 	add.w	r2, r6, #8
  402530:	9207      	str	r2, [sp, #28]
  402532:	4606      	mov	r6, r0
  402534:	460f      	mov	r7, r1
  402536:	e4b6      	b.n	401ea6 <_vfiprintf_r+0x48a>
  402538:	9e07      	ldr	r6, [sp, #28]
  40253a:	3607      	adds	r6, #7
  40253c:	f026 0207 	bic.w	r2, r6, #7
  402540:	f102 0108 	add.w	r1, r2, #8
  402544:	e9d2 6700 	ldrd	r6, r7, [r2]
  402548:	9107      	str	r1, [sp, #28]
  40254a:	2200      	movs	r2, #0
  40254c:	f7ff bb99 	b.w	401c82 <_vfiprintf_r+0x266>
  402550:	9e07      	ldr	r6, [sp, #28]
  402552:	3607      	adds	r6, #7
  402554:	f026 0107 	bic.w	r1, r6, #7
  402558:	f101 0008 	add.w	r0, r1, #8
  40255c:	9007      	str	r0, [sp, #28]
  40255e:	e9d1 6700 	ldrd	r6, r7, [r1]
  402562:	e519      	b.n	401f98 <_vfiprintf_r+0x57c>
  402564:	46cb      	mov	fp, r9
  402566:	f7ff bbab 	b.w	401cc0 <_vfiprintf_r+0x2a4>
  40256a:	252d      	movs	r5, #45	; 0x2d
  40256c:	4276      	negs	r6, r6
  40256e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402572:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402576:	2201      	movs	r2, #1
  402578:	f7ff bb88 	b.w	401c8c <_vfiprintf_r+0x270>
  40257c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40257e:	b9b3      	cbnz	r3, 4025ae <_vfiprintf_r+0xb92>
  402580:	4611      	mov	r1, r2
  402582:	2001      	movs	r0, #1
  402584:	46ca      	mov	sl, r9
  402586:	e5f2      	b.n	40216e <_vfiprintf_r+0x752>
  402588:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40258c:	f000 fdfe 	bl	40318c <__retarget_lock_release_recursive>
  402590:	f04f 33ff 	mov.w	r3, #4294967295
  402594:	9303      	str	r3, [sp, #12]
  402596:	f7ff bb50 	b.w	401c3a <_vfiprintf_r+0x21e>
  40259a:	aa0f      	add	r2, sp, #60	; 0x3c
  40259c:	9904      	ldr	r1, [sp, #16]
  40259e:	9806      	ldr	r0, [sp, #24]
  4025a0:	f7ff f9fc 	bl	40199c <__sprint_r.part.0>
  4025a4:	2800      	cmp	r0, #0
  4025a6:	f47f aeeb 	bne.w	402380 <_vfiprintf_r+0x964>
  4025aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4025ac:	e6a9      	b.n	402302 <_vfiprintf_r+0x8e6>
  4025ae:	ab0e      	add	r3, sp, #56	; 0x38
  4025b0:	2202      	movs	r2, #2
  4025b2:	931c      	str	r3, [sp, #112]	; 0x70
  4025b4:	921d      	str	r2, [sp, #116]	; 0x74
  4025b6:	2001      	movs	r0, #1
  4025b8:	46ca      	mov	sl, r9
  4025ba:	e5d0      	b.n	40215e <_vfiprintf_r+0x742>
  4025bc:	aa0f      	add	r2, sp, #60	; 0x3c
  4025be:	9904      	ldr	r1, [sp, #16]
  4025c0:	9806      	ldr	r0, [sp, #24]
  4025c2:	f7ff f9eb 	bl	40199c <__sprint_r.part.0>
  4025c6:	2800      	cmp	r0, #0
  4025c8:	f47f aeda 	bne.w	402380 <_vfiprintf_r+0x964>
  4025cc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4025ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4025d0:	1c48      	adds	r0, r1, #1
  4025d2:	46ca      	mov	sl, r9
  4025d4:	e5a4      	b.n	402120 <_vfiprintf_r+0x704>
  4025d6:	9a07      	ldr	r2, [sp, #28]
  4025d8:	9903      	ldr	r1, [sp, #12]
  4025da:	6813      	ldr	r3, [r2, #0]
  4025dc:	17cd      	asrs	r5, r1, #31
  4025de:	4608      	mov	r0, r1
  4025e0:	3204      	adds	r2, #4
  4025e2:	4629      	mov	r1, r5
  4025e4:	9207      	str	r2, [sp, #28]
  4025e6:	e9c3 0100 	strd	r0, r1, [r3]
  4025ea:	f7ff ba54 	b.w	401a96 <_vfiprintf_r+0x7a>
  4025ee:	4658      	mov	r0, fp
  4025f0:	9607      	str	r6, [sp, #28]
  4025f2:	9302      	str	r3, [sp, #8]
  4025f4:	f7ff f964 	bl	4018c0 <strlen>
  4025f8:	2400      	movs	r4, #0
  4025fa:	9005      	str	r0, [sp, #20]
  4025fc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402600:	f7ff bb5e 	b.w	401cc0 <_vfiprintf_r+0x2a4>
  402604:	aa0f      	add	r2, sp, #60	; 0x3c
  402606:	9904      	ldr	r1, [sp, #16]
  402608:	9806      	ldr	r0, [sp, #24]
  40260a:	f7ff f9c7 	bl	40199c <__sprint_r.part.0>
  40260e:	2800      	cmp	r0, #0
  402610:	f47f aeb6 	bne.w	402380 <_vfiprintf_r+0x964>
  402614:	9910      	ldr	r1, [sp, #64]	; 0x40
  402616:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402618:	1c48      	adds	r0, r1, #1
  40261a:	46ca      	mov	sl, r9
  40261c:	e5a7      	b.n	40216e <_vfiprintf_r+0x752>
  40261e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402620:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402622:	4e20      	ldr	r6, [pc, #128]	; (4026a4 <_vfiprintf_r+0xc88>)
  402624:	3101      	adds	r1, #1
  402626:	f7ff bb90 	b.w	401d4a <_vfiprintf_r+0x32e>
  40262a:	2c06      	cmp	r4, #6
  40262c:	bf28      	it	cs
  40262e:	2406      	movcs	r4, #6
  402630:	9405      	str	r4, [sp, #20]
  402632:	9607      	str	r6, [sp, #28]
  402634:	9401      	str	r4, [sp, #4]
  402636:	f8df b070 	ldr.w	fp, [pc, #112]	; 4026a8 <_vfiprintf_r+0xc8c>
  40263a:	e4d5      	b.n	401fe8 <_vfiprintf_r+0x5cc>
  40263c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40263e:	4e19      	ldr	r6, [pc, #100]	; (4026a4 <_vfiprintf_r+0xc88>)
  402640:	3001      	adds	r0, #1
  402642:	e603      	b.n	40224c <_vfiprintf_r+0x830>
  402644:	9405      	str	r4, [sp, #20]
  402646:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40264a:	9607      	str	r6, [sp, #28]
  40264c:	9302      	str	r3, [sp, #8]
  40264e:	4604      	mov	r4, r0
  402650:	f7ff bb36 	b.w	401cc0 <_vfiprintf_r+0x2a4>
  402654:	4686      	mov	lr, r0
  402656:	f7ff bbce 	b.w	401df6 <_vfiprintf_r+0x3da>
  40265a:	9806      	ldr	r0, [sp, #24]
  40265c:	aa0f      	add	r2, sp, #60	; 0x3c
  40265e:	4659      	mov	r1, fp
  402660:	f7ff f99c 	bl	40199c <__sprint_r.part.0>
  402664:	2800      	cmp	r0, #0
  402666:	f43f ae24 	beq.w	4022b2 <_vfiprintf_r+0x896>
  40266a:	e624      	b.n	4022b6 <_vfiprintf_r+0x89a>
  40266c:	9907      	ldr	r1, [sp, #28]
  40266e:	f898 2001 	ldrb.w	r2, [r8, #1]
  402672:	680c      	ldr	r4, [r1, #0]
  402674:	3104      	adds	r1, #4
  402676:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40267a:	46b8      	mov	r8, r7
  40267c:	9107      	str	r1, [sp, #28]
  40267e:	f7ff ba3f 	b.w	401b00 <_vfiprintf_r+0xe4>
  402682:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402686:	e43c      	b.n	401f02 <_vfiprintf_r+0x4e6>
  402688:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40268c:	e521      	b.n	4020d2 <_vfiprintf_r+0x6b6>
  40268e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402692:	f7ff bbf4 	b.w	401e7e <_vfiprintf_r+0x462>
  402696:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40269a:	e491      	b.n	401fc0 <_vfiprintf_r+0x5a4>
  40269c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4026a0:	e469      	b.n	401f76 <_vfiprintf_r+0x55a>
  4026a2:	bf00      	nop
  4026a4:	00404624 	.word	0x00404624
  4026a8:	0040461c 	.word	0x0040461c

004026ac <__sbprintf>:
  4026ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4026b0:	460c      	mov	r4, r1
  4026b2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4026b6:	8989      	ldrh	r1, [r1, #12]
  4026b8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4026ba:	89e5      	ldrh	r5, [r4, #14]
  4026bc:	9619      	str	r6, [sp, #100]	; 0x64
  4026be:	f021 0102 	bic.w	r1, r1, #2
  4026c2:	4606      	mov	r6, r0
  4026c4:	69e0      	ldr	r0, [r4, #28]
  4026c6:	f8ad 100c 	strh.w	r1, [sp, #12]
  4026ca:	4617      	mov	r7, r2
  4026cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4026d0:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4026d2:	f8ad 500e 	strh.w	r5, [sp, #14]
  4026d6:	4698      	mov	r8, r3
  4026d8:	ad1a      	add	r5, sp, #104	; 0x68
  4026da:	2300      	movs	r3, #0
  4026dc:	9007      	str	r0, [sp, #28]
  4026de:	a816      	add	r0, sp, #88	; 0x58
  4026e0:	9209      	str	r2, [sp, #36]	; 0x24
  4026e2:	9306      	str	r3, [sp, #24]
  4026e4:	9500      	str	r5, [sp, #0]
  4026e6:	9504      	str	r5, [sp, #16]
  4026e8:	9102      	str	r1, [sp, #8]
  4026ea:	9105      	str	r1, [sp, #20]
  4026ec:	f000 fd48 	bl	403180 <__retarget_lock_init_recursive>
  4026f0:	4643      	mov	r3, r8
  4026f2:	463a      	mov	r2, r7
  4026f4:	4669      	mov	r1, sp
  4026f6:	4630      	mov	r0, r6
  4026f8:	f7ff f990 	bl	401a1c <_vfiprintf_r>
  4026fc:	1e05      	subs	r5, r0, #0
  4026fe:	db07      	blt.n	402710 <__sbprintf+0x64>
  402700:	4630      	mov	r0, r6
  402702:	4669      	mov	r1, sp
  402704:	f000 f928 	bl	402958 <_fflush_r>
  402708:	2800      	cmp	r0, #0
  40270a:	bf18      	it	ne
  40270c:	f04f 35ff 	movne.w	r5, #4294967295
  402710:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402714:	065b      	lsls	r3, r3, #25
  402716:	d503      	bpl.n	402720 <__sbprintf+0x74>
  402718:	89a3      	ldrh	r3, [r4, #12]
  40271a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40271e:	81a3      	strh	r3, [r4, #12]
  402720:	9816      	ldr	r0, [sp, #88]	; 0x58
  402722:	f000 fd2f 	bl	403184 <__retarget_lock_close_recursive>
  402726:	4628      	mov	r0, r5
  402728:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40272c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402730 <__swsetup_r>:
  402730:	b538      	push	{r3, r4, r5, lr}
  402732:	4b30      	ldr	r3, [pc, #192]	; (4027f4 <__swsetup_r+0xc4>)
  402734:	681b      	ldr	r3, [r3, #0]
  402736:	4605      	mov	r5, r0
  402738:	460c      	mov	r4, r1
  40273a:	b113      	cbz	r3, 402742 <__swsetup_r+0x12>
  40273c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40273e:	2a00      	cmp	r2, #0
  402740:	d038      	beq.n	4027b4 <__swsetup_r+0x84>
  402742:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402746:	b293      	uxth	r3, r2
  402748:	0718      	lsls	r0, r3, #28
  40274a:	d50c      	bpl.n	402766 <__swsetup_r+0x36>
  40274c:	6920      	ldr	r0, [r4, #16]
  40274e:	b1a8      	cbz	r0, 40277c <__swsetup_r+0x4c>
  402750:	f013 0201 	ands.w	r2, r3, #1
  402754:	d01e      	beq.n	402794 <__swsetup_r+0x64>
  402756:	6963      	ldr	r3, [r4, #20]
  402758:	2200      	movs	r2, #0
  40275a:	425b      	negs	r3, r3
  40275c:	61a3      	str	r3, [r4, #24]
  40275e:	60a2      	str	r2, [r4, #8]
  402760:	b1f0      	cbz	r0, 4027a0 <__swsetup_r+0x70>
  402762:	2000      	movs	r0, #0
  402764:	bd38      	pop	{r3, r4, r5, pc}
  402766:	06d9      	lsls	r1, r3, #27
  402768:	d53c      	bpl.n	4027e4 <__swsetup_r+0xb4>
  40276a:	0758      	lsls	r0, r3, #29
  40276c:	d426      	bmi.n	4027bc <__swsetup_r+0x8c>
  40276e:	6920      	ldr	r0, [r4, #16]
  402770:	f042 0308 	orr.w	r3, r2, #8
  402774:	81a3      	strh	r3, [r4, #12]
  402776:	b29b      	uxth	r3, r3
  402778:	2800      	cmp	r0, #0
  40277a:	d1e9      	bne.n	402750 <__swsetup_r+0x20>
  40277c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402780:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402784:	d0e4      	beq.n	402750 <__swsetup_r+0x20>
  402786:	4628      	mov	r0, r5
  402788:	4621      	mov	r1, r4
  40278a:	f000 fd2f 	bl	4031ec <__smakebuf_r>
  40278e:	89a3      	ldrh	r3, [r4, #12]
  402790:	6920      	ldr	r0, [r4, #16]
  402792:	e7dd      	b.n	402750 <__swsetup_r+0x20>
  402794:	0799      	lsls	r1, r3, #30
  402796:	bf58      	it	pl
  402798:	6962      	ldrpl	r2, [r4, #20]
  40279a:	60a2      	str	r2, [r4, #8]
  40279c:	2800      	cmp	r0, #0
  40279e:	d1e0      	bne.n	402762 <__swsetup_r+0x32>
  4027a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4027a4:	061a      	lsls	r2, r3, #24
  4027a6:	d5dd      	bpl.n	402764 <__swsetup_r+0x34>
  4027a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4027ac:	81a3      	strh	r3, [r4, #12]
  4027ae:	f04f 30ff 	mov.w	r0, #4294967295
  4027b2:	bd38      	pop	{r3, r4, r5, pc}
  4027b4:	4618      	mov	r0, r3
  4027b6:	f000 f927 	bl	402a08 <__sinit>
  4027ba:	e7c2      	b.n	402742 <__swsetup_r+0x12>
  4027bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4027be:	b151      	cbz	r1, 4027d6 <__swsetup_r+0xa6>
  4027c0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4027c4:	4299      	cmp	r1, r3
  4027c6:	d004      	beq.n	4027d2 <__swsetup_r+0xa2>
  4027c8:	4628      	mov	r0, r5
  4027ca:	f000 fa43 	bl	402c54 <_free_r>
  4027ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4027d2:	2300      	movs	r3, #0
  4027d4:	6323      	str	r3, [r4, #48]	; 0x30
  4027d6:	2300      	movs	r3, #0
  4027d8:	6920      	ldr	r0, [r4, #16]
  4027da:	6063      	str	r3, [r4, #4]
  4027dc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4027e0:	6020      	str	r0, [r4, #0]
  4027e2:	e7c5      	b.n	402770 <__swsetup_r+0x40>
  4027e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4027e8:	2309      	movs	r3, #9
  4027ea:	602b      	str	r3, [r5, #0]
  4027ec:	f04f 30ff 	mov.w	r0, #4294967295
  4027f0:	81a2      	strh	r2, [r4, #12]
  4027f2:	bd38      	pop	{r3, r4, r5, pc}
  4027f4:	20400008 	.word	0x20400008

004027f8 <register_fini>:
  4027f8:	4b02      	ldr	r3, [pc, #8]	; (402804 <register_fini+0xc>)
  4027fa:	b113      	cbz	r3, 402802 <register_fini+0xa>
  4027fc:	4802      	ldr	r0, [pc, #8]	; (402808 <register_fini+0x10>)
  4027fe:	f000 b805 	b.w	40280c <atexit>
  402802:	4770      	bx	lr
  402804:	00000000 	.word	0x00000000
  402808:	00402a79 	.word	0x00402a79

0040280c <atexit>:
  40280c:	2300      	movs	r3, #0
  40280e:	4601      	mov	r1, r0
  402810:	461a      	mov	r2, r3
  402812:	4618      	mov	r0, r3
  402814:	f001 bc00 	b.w	404018 <__register_exitproc>

00402818 <__sflush_r>:
  402818:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40281c:	b29a      	uxth	r2, r3
  40281e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402822:	460d      	mov	r5, r1
  402824:	0711      	lsls	r1, r2, #28
  402826:	4680      	mov	r8, r0
  402828:	d43a      	bmi.n	4028a0 <__sflush_r+0x88>
  40282a:	686a      	ldr	r2, [r5, #4]
  40282c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402830:	2a00      	cmp	r2, #0
  402832:	81ab      	strh	r3, [r5, #12]
  402834:	dd6f      	ble.n	402916 <__sflush_r+0xfe>
  402836:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402838:	2c00      	cmp	r4, #0
  40283a:	d049      	beq.n	4028d0 <__sflush_r+0xb8>
  40283c:	2200      	movs	r2, #0
  40283e:	b29b      	uxth	r3, r3
  402840:	f8d8 6000 	ldr.w	r6, [r8]
  402844:	f8c8 2000 	str.w	r2, [r8]
  402848:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40284c:	d067      	beq.n	40291e <__sflush_r+0x106>
  40284e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402850:	075f      	lsls	r7, r3, #29
  402852:	d505      	bpl.n	402860 <__sflush_r+0x48>
  402854:	6869      	ldr	r1, [r5, #4]
  402856:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402858:	1a52      	subs	r2, r2, r1
  40285a:	b10b      	cbz	r3, 402860 <__sflush_r+0x48>
  40285c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40285e:	1ad2      	subs	r2, r2, r3
  402860:	2300      	movs	r3, #0
  402862:	69e9      	ldr	r1, [r5, #28]
  402864:	4640      	mov	r0, r8
  402866:	47a0      	blx	r4
  402868:	1c44      	adds	r4, r0, #1
  40286a:	d03c      	beq.n	4028e6 <__sflush_r+0xce>
  40286c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402870:	692a      	ldr	r2, [r5, #16]
  402872:	602a      	str	r2, [r5, #0]
  402874:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402878:	2200      	movs	r2, #0
  40287a:	81ab      	strh	r3, [r5, #12]
  40287c:	04db      	lsls	r3, r3, #19
  40287e:	606a      	str	r2, [r5, #4]
  402880:	d447      	bmi.n	402912 <__sflush_r+0xfa>
  402882:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402884:	f8c8 6000 	str.w	r6, [r8]
  402888:	b311      	cbz	r1, 4028d0 <__sflush_r+0xb8>
  40288a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40288e:	4299      	cmp	r1, r3
  402890:	d002      	beq.n	402898 <__sflush_r+0x80>
  402892:	4640      	mov	r0, r8
  402894:	f000 f9de 	bl	402c54 <_free_r>
  402898:	2000      	movs	r0, #0
  40289a:	6328      	str	r0, [r5, #48]	; 0x30
  40289c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4028a0:	692e      	ldr	r6, [r5, #16]
  4028a2:	b1ae      	cbz	r6, 4028d0 <__sflush_r+0xb8>
  4028a4:	682c      	ldr	r4, [r5, #0]
  4028a6:	602e      	str	r6, [r5, #0]
  4028a8:	0791      	lsls	r1, r2, #30
  4028aa:	bf0c      	ite	eq
  4028ac:	696b      	ldreq	r3, [r5, #20]
  4028ae:	2300      	movne	r3, #0
  4028b0:	1ba4      	subs	r4, r4, r6
  4028b2:	60ab      	str	r3, [r5, #8]
  4028b4:	e00a      	b.n	4028cc <__sflush_r+0xb4>
  4028b6:	4623      	mov	r3, r4
  4028b8:	4632      	mov	r2, r6
  4028ba:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4028bc:	69e9      	ldr	r1, [r5, #28]
  4028be:	4640      	mov	r0, r8
  4028c0:	47b8      	blx	r7
  4028c2:	2800      	cmp	r0, #0
  4028c4:	eba4 0400 	sub.w	r4, r4, r0
  4028c8:	4406      	add	r6, r0
  4028ca:	dd04      	ble.n	4028d6 <__sflush_r+0xbe>
  4028cc:	2c00      	cmp	r4, #0
  4028ce:	dcf2      	bgt.n	4028b6 <__sflush_r+0x9e>
  4028d0:	2000      	movs	r0, #0
  4028d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4028d6:	89ab      	ldrh	r3, [r5, #12]
  4028d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4028dc:	81ab      	strh	r3, [r5, #12]
  4028de:	f04f 30ff 	mov.w	r0, #4294967295
  4028e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4028e6:	f8d8 4000 	ldr.w	r4, [r8]
  4028ea:	2c1d      	cmp	r4, #29
  4028ec:	d8f3      	bhi.n	4028d6 <__sflush_r+0xbe>
  4028ee:	4b19      	ldr	r3, [pc, #100]	; (402954 <__sflush_r+0x13c>)
  4028f0:	40e3      	lsrs	r3, r4
  4028f2:	43db      	mvns	r3, r3
  4028f4:	f013 0301 	ands.w	r3, r3, #1
  4028f8:	d1ed      	bne.n	4028d6 <__sflush_r+0xbe>
  4028fa:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4028fe:	606b      	str	r3, [r5, #4]
  402900:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402904:	6929      	ldr	r1, [r5, #16]
  402906:	81ab      	strh	r3, [r5, #12]
  402908:	04da      	lsls	r2, r3, #19
  40290a:	6029      	str	r1, [r5, #0]
  40290c:	d5b9      	bpl.n	402882 <__sflush_r+0x6a>
  40290e:	2c00      	cmp	r4, #0
  402910:	d1b7      	bne.n	402882 <__sflush_r+0x6a>
  402912:	6528      	str	r0, [r5, #80]	; 0x50
  402914:	e7b5      	b.n	402882 <__sflush_r+0x6a>
  402916:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402918:	2a00      	cmp	r2, #0
  40291a:	dc8c      	bgt.n	402836 <__sflush_r+0x1e>
  40291c:	e7d8      	b.n	4028d0 <__sflush_r+0xb8>
  40291e:	2301      	movs	r3, #1
  402920:	69e9      	ldr	r1, [r5, #28]
  402922:	4640      	mov	r0, r8
  402924:	47a0      	blx	r4
  402926:	1c43      	adds	r3, r0, #1
  402928:	4602      	mov	r2, r0
  40292a:	d002      	beq.n	402932 <__sflush_r+0x11a>
  40292c:	89ab      	ldrh	r3, [r5, #12]
  40292e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402930:	e78e      	b.n	402850 <__sflush_r+0x38>
  402932:	f8d8 3000 	ldr.w	r3, [r8]
  402936:	2b00      	cmp	r3, #0
  402938:	d0f8      	beq.n	40292c <__sflush_r+0x114>
  40293a:	2b1d      	cmp	r3, #29
  40293c:	d001      	beq.n	402942 <__sflush_r+0x12a>
  40293e:	2b16      	cmp	r3, #22
  402940:	d102      	bne.n	402948 <__sflush_r+0x130>
  402942:	f8c8 6000 	str.w	r6, [r8]
  402946:	e7c3      	b.n	4028d0 <__sflush_r+0xb8>
  402948:	89ab      	ldrh	r3, [r5, #12]
  40294a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40294e:	81ab      	strh	r3, [r5, #12]
  402950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402954:	20400001 	.word	0x20400001

00402958 <_fflush_r>:
  402958:	b538      	push	{r3, r4, r5, lr}
  40295a:	460d      	mov	r5, r1
  40295c:	4604      	mov	r4, r0
  40295e:	b108      	cbz	r0, 402964 <_fflush_r+0xc>
  402960:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402962:	b1bb      	cbz	r3, 402994 <_fflush_r+0x3c>
  402964:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  402968:	b188      	cbz	r0, 40298e <_fflush_r+0x36>
  40296a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40296c:	07db      	lsls	r3, r3, #31
  40296e:	d401      	bmi.n	402974 <_fflush_r+0x1c>
  402970:	0581      	lsls	r1, r0, #22
  402972:	d517      	bpl.n	4029a4 <_fflush_r+0x4c>
  402974:	4620      	mov	r0, r4
  402976:	4629      	mov	r1, r5
  402978:	f7ff ff4e 	bl	402818 <__sflush_r>
  40297c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40297e:	07da      	lsls	r2, r3, #31
  402980:	4604      	mov	r4, r0
  402982:	d402      	bmi.n	40298a <_fflush_r+0x32>
  402984:	89ab      	ldrh	r3, [r5, #12]
  402986:	059b      	lsls	r3, r3, #22
  402988:	d507      	bpl.n	40299a <_fflush_r+0x42>
  40298a:	4620      	mov	r0, r4
  40298c:	bd38      	pop	{r3, r4, r5, pc}
  40298e:	4604      	mov	r4, r0
  402990:	4620      	mov	r0, r4
  402992:	bd38      	pop	{r3, r4, r5, pc}
  402994:	f000 f838 	bl	402a08 <__sinit>
  402998:	e7e4      	b.n	402964 <_fflush_r+0xc>
  40299a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40299c:	f000 fbf6 	bl	40318c <__retarget_lock_release_recursive>
  4029a0:	4620      	mov	r0, r4
  4029a2:	bd38      	pop	{r3, r4, r5, pc}
  4029a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4029a6:	f000 fbef 	bl	403188 <__retarget_lock_acquire_recursive>
  4029aa:	e7e3      	b.n	402974 <_fflush_r+0x1c>

004029ac <_cleanup_r>:
  4029ac:	4901      	ldr	r1, [pc, #4]	; (4029b4 <_cleanup_r+0x8>)
  4029ae:	f000 bbaf 	b.w	403110 <_fwalk_reent>
  4029b2:	bf00      	nop
  4029b4:	00404101 	.word	0x00404101

004029b8 <std.isra.0>:
  4029b8:	b510      	push	{r4, lr}
  4029ba:	2300      	movs	r3, #0
  4029bc:	4604      	mov	r4, r0
  4029be:	8181      	strh	r1, [r0, #12]
  4029c0:	81c2      	strh	r2, [r0, #14]
  4029c2:	6003      	str	r3, [r0, #0]
  4029c4:	6043      	str	r3, [r0, #4]
  4029c6:	6083      	str	r3, [r0, #8]
  4029c8:	6643      	str	r3, [r0, #100]	; 0x64
  4029ca:	6103      	str	r3, [r0, #16]
  4029cc:	6143      	str	r3, [r0, #20]
  4029ce:	6183      	str	r3, [r0, #24]
  4029d0:	4619      	mov	r1, r3
  4029d2:	2208      	movs	r2, #8
  4029d4:	305c      	adds	r0, #92	; 0x5c
  4029d6:	f7fe fdfb 	bl	4015d0 <memset>
  4029da:	4807      	ldr	r0, [pc, #28]	; (4029f8 <std.isra.0+0x40>)
  4029dc:	4907      	ldr	r1, [pc, #28]	; (4029fc <std.isra.0+0x44>)
  4029de:	4a08      	ldr	r2, [pc, #32]	; (402a00 <std.isra.0+0x48>)
  4029e0:	4b08      	ldr	r3, [pc, #32]	; (402a04 <std.isra.0+0x4c>)
  4029e2:	6220      	str	r0, [r4, #32]
  4029e4:	61e4      	str	r4, [r4, #28]
  4029e6:	6261      	str	r1, [r4, #36]	; 0x24
  4029e8:	62a2      	str	r2, [r4, #40]	; 0x28
  4029ea:	62e3      	str	r3, [r4, #44]	; 0x2c
  4029ec:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4029f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4029f4:	f000 bbc4 	b.w	403180 <__retarget_lock_init_recursive>
  4029f8:	00403e45 	.word	0x00403e45
  4029fc:	00403e69 	.word	0x00403e69
  402a00:	00403ea5 	.word	0x00403ea5
  402a04:	00403ec5 	.word	0x00403ec5

00402a08 <__sinit>:
  402a08:	b510      	push	{r4, lr}
  402a0a:	4604      	mov	r4, r0
  402a0c:	4812      	ldr	r0, [pc, #72]	; (402a58 <__sinit+0x50>)
  402a0e:	f000 fbbb 	bl	403188 <__retarget_lock_acquire_recursive>
  402a12:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402a14:	b9d2      	cbnz	r2, 402a4c <__sinit+0x44>
  402a16:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  402a1a:	4810      	ldr	r0, [pc, #64]	; (402a5c <__sinit+0x54>)
  402a1c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  402a20:	2103      	movs	r1, #3
  402a22:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  402a26:	63e0      	str	r0, [r4, #60]	; 0x3c
  402a28:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  402a2c:	6860      	ldr	r0, [r4, #4]
  402a2e:	2104      	movs	r1, #4
  402a30:	f7ff ffc2 	bl	4029b8 <std.isra.0>
  402a34:	2201      	movs	r2, #1
  402a36:	2109      	movs	r1, #9
  402a38:	68a0      	ldr	r0, [r4, #8]
  402a3a:	f7ff ffbd 	bl	4029b8 <std.isra.0>
  402a3e:	2202      	movs	r2, #2
  402a40:	2112      	movs	r1, #18
  402a42:	68e0      	ldr	r0, [r4, #12]
  402a44:	f7ff ffb8 	bl	4029b8 <std.isra.0>
  402a48:	2301      	movs	r3, #1
  402a4a:	63a3      	str	r3, [r4, #56]	; 0x38
  402a4c:	4802      	ldr	r0, [pc, #8]	; (402a58 <__sinit+0x50>)
  402a4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402a52:	f000 bb9b 	b.w	40318c <__retarget_lock_release_recursive>
  402a56:	bf00      	nop
  402a58:	20400b30 	.word	0x20400b30
  402a5c:	004029ad 	.word	0x004029ad

00402a60 <__sfp_lock_acquire>:
  402a60:	4801      	ldr	r0, [pc, #4]	; (402a68 <__sfp_lock_acquire+0x8>)
  402a62:	f000 bb91 	b.w	403188 <__retarget_lock_acquire_recursive>
  402a66:	bf00      	nop
  402a68:	20400b44 	.word	0x20400b44

00402a6c <__sfp_lock_release>:
  402a6c:	4801      	ldr	r0, [pc, #4]	; (402a74 <__sfp_lock_release+0x8>)
  402a6e:	f000 bb8d 	b.w	40318c <__retarget_lock_release_recursive>
  402a72:	bf00      	nop
  402a74:	20400b44 	.word	0x20400b44

00402a78 <__libc_fini_array>:
  402a78:	b538      	push	{r3, r4, r5, lr}
  402a7a:	4c0a      	ldr	r4, [pc, #40]	; (402aa4 <__libc_fini_array+0x2c>)
  402a7c:	4d0a      	ldr	r5, [pc, #40]	; (402aa8 <__libc_fini_array+0x30>)
  402a7e:	1b64      	subs	r4, r4, r5
  402a80:	10a4      	asrs	r4, r4, #2
  402a82:	d00a      	beq.n	402a9a <__libc_fini_array+0x22>
  402a84:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402a88:	3b01      	subs	r3, #1
  402a8a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402a8e:	3c01      	subs	r4, #1
  402a90:	f855 3904 	ldr.w	r3, [r5], #-4
  402a94:	4798      	blx	r3
  402a96:	2c00      	cmp	r4, #0
  402a98:	d1f9      	bne.n	402a8e <__libc_fini_array+0x16>
  402a9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402a9e:	f001 be65 	b.w	40476c <_fini>
  402aa2:	bf00      	nop
  402aa4:	0040477c 	.word	0x0040477c
  402aa8:	00404778 	.word	0x00404778

00402aac <__fputwc>:
  402aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402ab0:	b082      	sub	sp, #8
  402ab2:	4680      	mov	r8, r0
  402ab4:	4689      	mov	r9, r1
  402ab6:	4614      	mov	r4, r2
  402ab8:	f000 fb54 	bl	403164 <__locale_mb_cur_max>
  402abc:	2801      	cmp	r0, #1
  402abe:	d036      	beq.n	402b2e <__fputwc+0x82>
  402ac0:	464a      	mov	r2, r9
  402ac2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402ac6:	a901      	add	r1, sp, #4
  402ac8:	4640      	mov	r0, r8
  402aca:	f001 fa57 	bl	403f7c <_wcrtomb_r>
  402ace:	1c42      	adds	r2, r0, #1
  402ad0:	4606      	mov	r6, r0
  402ad2:	d025      	beq.n	402b20 <__fputwc+0x74>
  402ad4:	b3a8      	cbz	r0, 402b42 <__fputwc+0x96>
  402ad6:	f89d e004 	ldrb.w	lr, [sp, #4]
  402ada:	2500      	movs	r5, #0
  402adc:	f10d 0a04 	add.w	sl, sp, #4
  402ae0:	e009      	b.n	402af6 <__fputwc+0x4a>
  402ae2:	6823      	ldr	r3, [r4, #0]
  402ae4:	1c5a      	adds	r2, r3, #1
  402ae6:	6022      	str	r2, [r4, #0]
  402ae8:	f883 e000 	strb.w	lr, [r3]
  402aec:	3501      	adds	r5, #1
  402aee:	42b5      	cmp	r5, r6
  402af0:	d227      	bcs.n	402b42 <__fputwc+0x96>
  402af2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  402af6:	68a3      	ldr	r3, [r4, #8]
  402af8:	3b01      	subs	r3, #1
  402afa:	2b00      	cmp	r3, #0
  402afc:	60a3      	str	r3, [r4, #8]
  402afe:	daf0      	bge.n	402ae2 <__fputwc+0x36>
  402b00:	69a7      	ldr	r7, [r4, #24]
  402b02:	42bb      	cmp	r3, r7
  402b04:	4671      	mov	r1, lr
  402b06:	4622      	mov	r2, r4
  402b08:	4640      	mov	r0, r8
  402b0a:	db02      	blt.n	402b12 <__fputwc+0x66>
  402b0c:	f1be 0f0a 	cmp.w	lr, #10
  402b10:	d1e7      	bne.n	402ae2 <__fputwc+0x36>
  402b12:	f001 f9db 	bl	403ecc <__swbuf_r>
  402b16:	1c43      	adds	r3, r0, #1
  402b18:	d1e8      	bne.n	402aec <__fputwc+0x40>
  402b1a:	b002      	add	sp, #8
  402b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b20:	89a3      	ldrh	r3, [r4, #12]
  402b22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402b26:	81a3      	strh	r3, [r4, #12]
  402b28:	b002      	add	sp, #8
  402b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b2e:	f109 33ff 	add.w	r3, r9, #4294967295
  402b32:	2bfe      	cmp	r3, #254	; 0xfe
  402b34:	d8c4      	bhi.n	402ac0 <__fputwc+0x14>
  402b36:	fa5f fe89 	uxtb.w	lr, r9
  402b3a:	4606      	mov	r6, r0
  402b3c:	f88d e004 	strb.w	lr, [sp, #4]
  402b40:	e7cb      	b.n	402ada <__fputwc+0x2e>
  402b42:	4648      	mov	r0, r9
  402b44:	b002      	add	sp, #8
  402b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b4a:	bf00      	nop

00402b4c <_fputwc_r>:
  402b4c:	b530      	push	{r4, r5, lr}
  402b4e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402b50:	f013 0f01 	tst.w	r3, #1
  402b54:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402b58:	4614      	mov	r4, r2
  402b5a:	b083      	sub	sp, #12
  402b5c:	4605      	mov	r5, r0
  402b5e:	b29a      	uxth	r2, r3
  402b60:	d101      	bne.n	402b66 <_fputwc_r+0x1a>
  402b62:	0590      	lsls	r0, r2, #22
  402b64:	d51c      	bpl.n	402ba0 <_fputwc_r+0x54>
  402b66:	0490      	lsls	r0, r2, #18
  402b68:	d406      	bmi.n	402b78 <_fputwc_r+0x2c>
  402b6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402b6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402b70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402b74:	81a3      	strh	r3, [r4, #12]
  402b76:	6662      	str	r2, [r4, #100]	; 0x64
  402b78:	4628      	mov	r0, r5
  402b7a:	4622      	mov	r2, r4
  402b7c:	f7ff ff96 	bl	402aac <__fputwc>
  402b80:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402b82:	07da      	lsls	r2, r3, #31
  402b84:	4605      	mov	r5, r0
  402b86:	d402      	bmi.n	402b8e <_fputwc_r+0x42>
  402b88:	89a3      	ldrh	r3, [r4, #12]
  402b8a:	059b      	lsls	r3, r3, #22
  402b8c:	d502      	bpl.n	402b94 <_fputwc_r+0x48>
  402b8e:	4628      	mov	r0, r5
  402b90:	b003      	add	sp, #12
  402b92:	bd30      	pop	{r4, r5, pc}
  402b94:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402b96:	f000 faf9 	bl	40318c <__retarget_lock_release_recursive>
  402b9a:	4628      	mov	r0, r5
  402b9c:	b003      	add	sp, #12
  402b9e:	bd30      	pop	{r4, r5, pc}
  402ba0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402ba2:	9101      	str	r1, [sp, #4]
  402ba4:	f000 faf0 	bl	403188 <__retarget_lock_acquire_recursive>
  402ba8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402bac:	9901      	ldr	r1, [sp, #4]
  402bae:	b29a      	uxth	r2, r3
  402bb0:	e7d9      	b.n	402b66 <_fputwc_r+0x1a>
  402bb2:	bf00      	nop

00402bb4 <_malloc_trim_r>:
  402bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402bb6:	4f24      	ldr	r7, [pc, #144]	; (402c48 <_malloc_trim_r+0x94>)
  402bb8:	460c      	mov	r4, r1
  402bba:	4606      	mov	r6, r0
  402bbc:	f000 ff7e 	bl	403abc <__malloc_lock>
  402bc0:	68bb      	ldr	r3, [r7, #8]
  402bc2:	685d      	ldr	r5, [r3, #4]
  402bc4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402bc8:	310f      	adds	r1, #15
  402bca:	f025 0503 	bic.w	r5, r5, #3
  402bce:	4429      	add	r1, r5
  402bd0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402bd4:	f021 010f 	bic.w	r1, r1, #15
  402bd8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402bdc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402be0:	db07      	blt.n	402bf2 <_malloc_trim_r+0x3e>
  402be2:	2100      	movs	r1, #0
  402be4:	4630      	mov	r0, r6
  402be6:	f001 f91b 	bl	403e20 <_sbrk_r>
  402bea:	68bb      	ldr	r3, [r7, #8]
  402bec:	442b      	add	r3, r5
  402bee:	4298      	cmp	r0, r3
  402bf0:	d004      	beq.n	402bfc <_malloc_trim_r+0x48>
  402bf2:	4630      	mov	r0, r6
  402bf4:	f000 ff68 	bl	403ac8 <__malloc_unlock>
  402bf8:	2000      	movs	r0, #0
  402bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402bfc:	4261      	negs	r1, r4
  402bfe:	4630      	mov	r0, r6
  402c00:	f001 f90e 	bl	403e20 <_sbrk_r>
  402c04:	3001      	adds	r0, #1
  402c06:	d00d      	beq.n	402c24 <_malloc_trim_r+0x70>
  402c08:	4b10      	ldr	r3, [pc, #64]	; (402c4c <_malloc_trim_r+0x98>)
  402c0a:	68ba      	ldr	r2, [r7, #8]
  402c0c:	6819      	ldr	r1, [r3, #0]
  402c0e:	1b2d      	subs	r5, r5, r4
  402c10:	f045 0501 	orr.w	r5, r5, #1
  402c14:	4630      	mov	r0, r6
  402c16:	1b09      	subs	r1, r1, r4
  402c18:	6055      	str	r5, [r2, #4]
  402c1a:	6019      	str	r1, [r3, #0]
  402c1c:	f000 ff54 	bl	403ac8 <__malloc_unlock>
  402c20:	2001      	movs	r0, #1
  402c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402c24:	2100      	movs	r1, #0
  402c26:	4630      	mov	r0, r6
  402c28:	f001 f8fa 	bl	403e20 <_sbrk_r>
  402c2c:	68ba      	ldr	r2, [r7, #8]
  402c2e:	1a83      	subs	r3, r0, r2
  402c30:	2b0f      	cmp	r3, #15
  402c32:	ddde      	ble.n	402bf2 <_malloc_trim_r+0x3e>
  402c34:	4c06      	ldr	r4, [pc, #24]	; (402c50 <_malloc_trim_r+0x9c>)
  402c36:	4905      	ldr	r1, [pc, #20]	; (402c4c <_malloc_trim_r+0x98>)
  402c38:	6824      	ldr	r4, [r4, #0]
  402c3a:	f043 0301 	orr.w	r3, r3, #1
  402c3e:	1b00      	subs	r0, r0, r4
  402c40:	6053      	str	r3, [r2, #4]
  402c42:	6008      	str	r0, [r1, #0]
  402c44:	e7d5      	b.n	402bf2 <_malloc_trim_r+0x3e>
  402c46:	bf00      	nop
  402c48:	204005a8 	.word	0x204005a8
  402c4c:	20400a5c 	.word	0x20400a5c
  402c50:	204009b0 	.word	0x204009b0

00402c54 <_free_r>:
  402c54:	2900      	cmp	r1, #0
  402c56:	d044      	beq.n	402ce2 <_free_r+0x8e>
  402c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402c5c:	460d      	mov	r5, r1
  402c5e:	4680      	mov	r8, r0
  402c60:	f000 ff2c 	bl	403abc <__malloc_lock>
  402c64:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402c68:	4969      	ldr	r1, [pc, #420]	; (402e10 <_free_r+0x1bc>)
  402c6a:	f027 0301 	bic.w	r3, r7, #1
  402c6e:	f1a5 0408 	sub.w	r4, r5, #8
  402c72:	18e2      	adds	r2, r4, r3
  402c74:	688e      	ldr	r6, [r1, #8]
  402c76:	6850      	ldr	r0, [r2, #4]
  402c78:	42b2      	cmp	r2, r6
  402c7a:	f020 0003 	bic.w	r0, r0, #3
  402c7e:	d05e      	beq.n	402d3e <_free_r+0xea>
  402c80:	07fe      	lsls	r6, r7, #31
  402c82:	6050      	str	r0, [r2, #4]
  402c84:	d40b      	bmi.n	402c9e <_free_r+0x4a>
  402c86:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402c8a:	1be4      	subs	r4, r4, r7
  402c8c:	f101 0e08 	add.w	lr, r1, #8
  402c90:	68a5      	ldr	r5, [r4, #8]
  402c92:	4575      	cmp	r5, lr
  402c94:	443b      	add	r3, r7
  402c96:	d06d      	beq.n	402d74 <_free_r+0x120>
  402c98:	68e7      	ldr	r7, [r4, #12]
  402c9a:	60ef      	str	r7, [r5, #12]
  402c9c:	60bd      	str	r5, [r7, #8]
  402c9e:	1815      	adds	r5, r2, r0
  402ca0:	686d      	ldr	r5, [r5, #4]
  402ca2:	07ed      	lsls	r5, r5, #31
  402ca4:	d53e      	bpl.n	402d24 <_free_r+0xd0>
  402ca6:	f043 0201 	orr.w	r2, r3, #1
  402caa:	6062      	str	r2, [r4, #4]
  402cac:	50e3      	str	r3, [r4, r3]
  402cae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402cb2:	d217      	bcs.n	402ce4 <_free_r+0x90>
  402cb4:	08db      	lsrs	r3, r3, #3
  402cb6:	1c58      	adds	r0, r3, #1
  402cb8:	109a      	asrs	r2, r3, #2
  402cba:	684d      	ldr	r5, [r1, #4]
  402cbc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402cc0:	60a7      	str	r7, [r4, #8]
  402cc2:	2301      	movs	r3, #1
  402cc4:	4093      	lsls	r3, r2
  402cc6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402cca:	432b      	orrs	r3, r5
  402ccc:	3a08      	subs	r2, #8
  402cce:	60e2      	str	r2, [r4, #12]
  402cd0:	604b      	str	r3, [r1, #4]
  402cd2:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402cd6:	60fc      	str	r4, [r7, #12]
  402cd8:	4640      	mov	r0, r8
  402cda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402cde:	f000 bef3 	b.w	403ac8 <__malloc_unlock>
  402ce2:	4770      	bx	lr
  402ce4:	0a5a      	lsrs	r2, r3, #9
  402ce6:	2a04      	cmp	r2, #4
  402ce8:	d852      	bhi.n	402d90 <_free_r+0x13c>
  402cea:	099a      	lsrs	r2, r3, #6
  402cec:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402cf0:	00ff      	lsls	r7, r7, #3
  402cf2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402cf6:	19c8      	adds	r0, r1, r7
  402cf8:	59ca      	ldr	r2, [r1, r7]
  402cfa:	3808      	subs	r0, #8
  402cfc:	4290      	cmp	r0, r2
  402cfe:	d04f      	beq.n	402da0 <_free_r+0x14c>
  402d00:	6851      	ldr	r1, [r2, #4]
  402d02:	f021 0103 	bic.w	r1, r1, #3
  402d06:	428b      	cmp	r3, r1
  402d08:	d232      	bcs.n	402d70 <_free_r+0x11c>
  402d0a:	6892      	ldr	r2, [r2, #8]
  402d0c:	4290      	cmp	r0, r2
  402d0e:	d1f7      	bne.n	402d00 <_free_r+0xac>
  402d10:	68c3      	ldr	r3, [r0, #12]
  402d12:	60a0      	str	r0, [r4, #8]
  402d14:	60e3      	str	r3, [r4, #12]
  402d16:	609c      	str	r4, [r3, #8]
  402d18:	60c4      	str	r4, [r0, #12]
  402d1a:	4640      	mov	r0, r8
  402d1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402d20:	f000 bed2 	b.w	403ac8 <__malloc_unlock>
  402d24:	6895      	ldr	r5, [r2, #8]
  402d26:	4f3b      	ldr	r7, [pc, #236]	; (402e14 <_free_r+0x1c0>)
  402d28:	42bd      	cmp	r5, r7
  402d2a:	4403      	add	r3, r0
  402d2c:	d040      	beq.n	402db0 <_free_r+0x15c>
  402d2e:	68d0      	ldr	r0, [r2, #12]
  402d30:	60e8      	str	r0, [r5, #12]
  402d32:	f043 0201 	orr.w	r2, r3, #1
  402d36:	6085      	str	r5, [r0, #8]
  402d38:	6062      	str	r2, [r4, #4]
  402d3a:	50e3      	str	r3, [r4, r3]
  402d3c:	e7b7      	b.n	402cae <_free_r+0x5a>
  402d3e:	07ff      	lsls	r7, r7, #31
  402d40:	4403      	add	r3, r0
  402d42:	d407      	bmi.n	402d54 <_free_r+0x100>
  402d44:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402d48:	1aa4      	subs	r4, r4, r2
  402d4a:	4413      	add	r3, r2
  402d4c:	68a0      	ldr	r0, [r4, #8]
  402d4e:	68e2      	ldr	r2, [r4, #12]
  402d50:	60c2      	str	r2, [r0, #12]
  402d52:	6090      	str	r0, [r2, #8]
  402d54:	4a30      	ldr	r2, [pc, #192]	; (402e18 <_free_r+0x1c4>)
  402d56:	6812      	ldr	r2, [r2, #0]
  402d58:	f043 0001 	orr.w	r0, r3, #1
  402d5c:	4293      	cmp	r3, r2
  402d5e:	6060      	str	r0, [r4, #4]
  402d60:	608c      	str	r4, [r1, #8]
  402d62:	d3b9      	bcc.n	402cd8 <_free_r+0x84>
  402d64:	4b2d      	ldr	r3, [pc, #180]	; (402e1c <_free_r+0x1c8>)
  402d66:	4640      	mov	r0, r8
  402d68:	6819      	ldr	r1, [r3, #0]
  402d6a:	f7ff ff23 	bl	402bb4 <_malloc_trim_r>
  402d6e:	e7b3      	b.n	402cd8 <_free_r+0x84>
  402d70:	4610      	mov	r0, r2
  402d72:	e7cd      	b.n	402d10 <_free_r+0xbc>
  402d74:	1811      	adds	r1, r2, r0
  402d76:	6849      	ldr	r1, [r1, #4]
  402d78:	07c9      	lsls	r1, r1, #31
  402d7a:	d444      	bmi.n	402e06 <_free_r+0x1b2>
  402d7c:	6891      	ldr	r1, [r2, #8]
  402d7e:	68d2      	ldr	r2, [r2, #12]
  402d80:	60ca      	str	r2, [r1, #12]
  402d82:	4403      	add	r3, r0
  402d84:	f043 0001 	orr.w	r0, r3, #1
  402d88:	6091      	str	r1, [r2, #8]
  402d8a:	6060      	str	r0, [r4, #4]
  402d8c:	50e3      	str	r3, [r4, r3]
  402d8e:	e7a3      	b.n	402cd8 <_free_r+0x84>
  402d90:	2a14      	cmp	r2, #20
  402d92:	d816      	bhi.n	402dc2 <_free_r+0x16e>
  402d94:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402d98:	00ff      	lsls	r7, r7, #3
  402d9a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402d9e:	e7aa      	b.n	402cf6 <_free_r+0xa2>
  402da0:	10aa      	asrs	r2, r5, #2
  402da2:	2301      	movs	r3, #1
  402da4:	684d      	ldr	r5, [r1, #4]
  402da6:	4093      	lsls	r3, r2
  402da8:	432b      	orrs	r3, r5
  402daa:	604b      	str	r3, [r1, #4]
  402dac:	4603      	mov	r3, r0
  402dae:	e7b0      	b.n	402d12 <_free_r+0xbe>
  402db0:	f043 0201 	orr.w	r2, r3, #1
  402db4:	614c      	str	r4, [r1, #20]
  402db6:	610c      	str	r4, [r1, #16]
  402db8:	60e5      	str	r5, [r4, #12]
  402dba:	60a5      	str	r5, [r4, #8]
  402dbc:	6062      	str	r2, [r4, #4]
  402dbe:	50e3      	str	r3, [r4, r3]
  402dc0:	e78a      	b.n	402cd8 <_free_r+0x84>
  402dc2:	2a54      	cmp	r2, #84	; 0x54
  402dc4:	d806      	bhi.n	402dd4 <_free_r+0x180>
  402dc6:	0b1a      	lsrs	r2, r3, #12
  402dc8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402dcc:	00ff      	lsls	r7, r7, #3
  402dce:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402dd2:	e790      	b.n	402cf6 <_free_r+0xa2>
  402dd4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402dd8:	d806      	bhi.n	402de8 <_free_r+0x194>
  402dda:	0bda      	lsrs	r2, r3, #15
  402ddc:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402de0:	00ff      	lsls	r7, r7, #3
  402de2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402de6:	e786      	b.n	402cf6 <_free_r+0xa2>
  402de8:	f240 5054 	movw	r0, #1364	; 0x554
  402dec:	4282      	cmp	r2, r0
  402dee:	d806      	bhi.n	402dfe <_free_r+0x1aa>
  402df0:	0c9a      	lsrs	r2, r3, #18
  402df2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402df6:	00ff      	lsls	r7, r7, #3
  402df8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402dfc:	e77b      	b.n	402cf6 <_free_r+0xa2>
  402dfe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402e02:	257e      	movs	r5, #126	; 0x7e
  402e04:	e777      	b.n	402cf6 <_free_r+0xa2>
  402e06:	f043 0101 	orr.w	r1, r3, #1
  402e0a:	6061      	str	r1, [r4, #4]
  402e0c:	6013      	str	r3, [r2, #0]
  402e0e:	e763      	b.n	402cd8 <_free_r+0x84>
  402e10:	204005a8 	.word	0x204005a8
  402e14:	204005b0 	.word	0x204005b0
  402e18:	204009b4 	.word	0x204009b4
  402e1c:	20400a8c 	.word	0x20400a8c

00402e20 <__sfvwrite_r>:
  402e20:	6893      	ldr	r3, [r2, #8]
  402e22:	2b00      	cmp	r3, #0
  402e24:	d073      	beq.n	402f0e <__sfvwrite_r+0xee>
  402e26:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e2a:	898b      	ldrh	r3, [r1, #12]
  402e2c:	b083      	sub	sp, #12
  402e2e:	460c      	mov	r4, r1
  402e30:	0719      	lsls	r1, r3, #28
  402e32:	9000      	str	r0, [sp, #0]
  402e34:	4616      	mov	r6, r2
  402e36:	d526      	bpl.n	402e86 <__sfvwrite_r+0x66>
  402e38:	6922      	ldr	r2, [r4, #16]
  402e3a:	b322      	cbz	r2, 402e86 <__sfvwrite_r+0x66>
  402e3c:	f013 0002 	ands.w	r0, r3, #2
  402e40:	6835      	ldr	r5, [r6, #0]
  402e42:	d02c      	beq.n	402e9e <__sfvwrite_r+0x7e>
  402e44:	f04f 0900 	mov.w	r9, #0
  402e48:	4fb0      	ldr	r7, [pc, #704]	; (40310c <__sfvwrite_r+0x2ec>)
  402e4a:	46c8      	mov	r8, r9
  402e4c:	46b2      	mov	sl, r6
  402e4e:	45b8      	cmp	r8, r7
  402e50:	4643      	mov	r3, r8
  402e52:	464a      	mov	r2, r9
  402e54:	bf28      	it	cs
  402e56:	463b      	movcs	r3, r7
  402e58:	9800      	ldr	r0, [sp, #0]
  402e5a:	f1b8 0f00 	cmp.w	r8, #0
  402e5e:	d050      	beq.n	402f02 <__sfvwrite_r+0xe2>
  402e60:	69e1      	ldr	r1, [r4, #28]
  402e62:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402e64:	47b0      	blx	r6
  402e66:	2800      	cmp	r0, #0
  402e68:	dd58      	ble.n	402f1c <__sfvwrite_r+0xfc>
  402e6a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402e6e:	1a1b      	subs	r3, r3, r0
  402e70:	4481      	add	r9, r0
  402e72:	eba8 0800 	sub.w	r8, r8, r0
  402e76:	f8ca 3008 	str.w	r3, [sl, #8]
  402e7a:	2b00      	cmp	r3, #0
  402e7c:	d1e7      	bne.n	402e4e <__sfvwrite_r+0x2e>
  402e7e:	2000      	movs	r0, #0
  402e80:	b003      	add	sp, #12
  402e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e86:	4621      	mov	r1, r4
  402e88:	9800      	ldr	r0, [sp, #0]
  402e8a:	f7ff fc51 	bl	402730 <__swsetup_r>
  402e8e:	2800      	cmp	r0, #0
  402e90:	f040 8133 	bne.w	4030fa <__sfvwrite_r+0x2da>
  402e94:	89a3      	ldrh	r3, [r4, #12]
  402e96:	6835      	ldr	r5, [r6, #0]
  402e98:	f013 0002 	ands.w	r0, r3, #2
  402e9c:	d1d2      	bne.n	402e44 <__sfvwrite_r+0x24>
  402e9e:	f013 0901 	ands.w	r9, r3, #1
  402ea2:	d145      	bne.n	402f30 <__sfvwrite_r+0x110>
  402ea4:	464f      	mov	r7, r9
  402ea6:	9601      	str	r6, [sp, #4]
  402ea8:	b337      	cbz	r7, 402ef8 <__sfvwrite_r+0xd8>
  402eaa:	059a      	lsls	r2, r3, #22
  402eac:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402eb0:	f140 8083 	bpl.w	402fba <__sfvwrite_r+0x19a>
  402eb4:	4547      	cmp	r7, r8
  402eb6:	46c3      	mov	fp, r8
  402eb8:	f0c0 80ab 	bcc.w	403012 <__sfvwrite_r+0x1f2>
  402ebc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402ec0:	f040 80ac 	bne.w	40301c <__sfvwrite_r+0x1fc>
  402ec4:	6820      	ldr	r0, [r4, #0]
  402ec6:	46ba      	mov	sl, r7
  402ec8:	465a      	mov	r2, fp
  402eca:	4649      	mov	r1, r9
  402ecc:	f000 fd92 	bl	4039f4 <memmove>
  402ed0:	68a2      	ldr	r2, [r4, #8]
  402ed2:	6823      	ldr	r3, [r4, #0]
  402ed4:	eba2 0208 	sub.w	r2, r2, r8
  402ed8:	445b      	add	r3, fp
  402eda:	60a2      	str	r2, [r4, #8]
  402edc:	6023      	str	r3, [r4, #0]
  402ede:	9a01      	ldr	r2, [sp, #4]
  402ee0:	6893      	ldr	r3, [r2, #8]
  402ee2:	eba3 030a 	sub.w	r3, r3, sl
  402ee6:	44d1      	add	r9, sl
  402ee8:	eba7 070a 	sub.w	r7, r7, sl
  402eec:	6093      	str	r3, [r2, #8]
  402eee:	2b00      	cmp	r3, #0
  402ef0:	d0c5      	beq.n	402e7e <__sfvwrite_r+0x5e>
  402ef2:	89a3      	ldrh	r3, [r4, #12]
  402ef4:	2f00      	cmp	r7, #0
  402ef6:	d1d8      	bne.n	402eaa <__sfvwrite_r+0x8a>
  402ef8:	f8d5 9000 	ldr.w	r9, [r5]
  402efc:	686f      	ldr	r7, [r5, #4]
  402efe:	3508      	adds	r5, #8
  402f00:	e7d2      	b.n	402ea8 <__sfvwrite_r+0x88>
  402f02:	f8d5 9000 	ldr.w	r9, [r5]
  402f06:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402f0a:	3508      	adds	r5, #8
  402f0c:	e79f      	b.n	402e4e <__sfvwrite_r+0x2e>
  402f0e:	2000      	movs	r0, #0
  402f10:	4770      	bx	lr
  402f12:	4621      	mov	r1, r4
  402f14:	9800      	ldr	r0, [sp, #0]
  402f16:	f7ff fd1f 	bl	402958 <_fflush_r>
  402f1a:	b370      	cbz	r0, 402f7a <__sfvwrite_r+0x15a>
  402f1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402f24:	f04f 30ff 	mov.w	r0, #4294967295
  402f28:	81a3      	strh	r3, [r4, #12]
  402f2a:	b003      	add	sp, #12
  402f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f30:	4681      	mov	r9, r0
  402f32:	4633      	mov	r3, r6
  402f34:	464e      	mov	r6, r9
  402f36:	46a8      	mov	r8, r5
  402f38:	469a      	mov	sl, r3
  402f3a:	464d      	mov	r5, r9
  402f3c:	b34e      	cbz	r6, 402f92 <__sfvwrite_r+0x172>
  402f3e:	b380      	cbz	r0, 402fa2 <__sfvwrite_r+0x182>
  402f40:	6820      	ldr	r0, [r4, #0]
  402f42:	6923      	ldr	r3, [r4, #16]
  402f44:	6962      	ldr	r2, [r4, #20]
  402f46:	45b1      	cmp	r9, r6
  402f48:	46cb      	mov	fp, r9
  402f4a:	bf28      	it	cs
  402f4c:	46b3      	movcs	fp, r6
  402f4e:	4298      	cmp	r0, r3
  402f50:	465f      	mov	r7, fp
  402f52:	d904      	bls.n	402f5e <__sfvwrite_r+0x13e>
  402f54:	68a3      	ldr	r3, [r4, #8]
  402f56:	4413      	add	r3, r2
  402f58:	459b      	cmp	fp, r3
  402f5a:	f300 80a6 	bgt.w	4030aa <__sfvwrite_r+0x28a>
  402f5e:	4593      	cmp	fp, r2
  402f60:	db4b      	blt.n	402ffa <__sfvwrite_r+0x1da>
  402f62:	4613      	mov	r3, r2
  402f64:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402f66:	69e1      	ldr	r1, [r4, #28]
  402f68:	9800      	ldr	r0, [sp, #0]
  402f6a:	462a      	mov	r2, r5
  402f6c:	47b8      	blx	r7
  402f6e:	1e07      	subs	r7, r0, #0
  402f70:	ddd4      	ble.n	402f1c <__sfvwrite_r+0xfc>
  402f72:	ebb9 0907 	subs.w	r9, r9, r7
  402f76:	d0cc      	beq.n	402f12 <__sfvwrite_r+0xf2>
  402f78:	2001      	movs	r0, #1
  402f7a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402f7e:	1bdb      	subs	r3, r3, r7
  402f80:	443d      	add	r5, r7
  402f82:	1bf6      	subs	r6, r6, r7
  402f84:	f8ca 3008 	str.w	r3, [sl, #8]
  402f88:	2b00      	cmp	r3, #0
  402f8a:	f43f af78 	beq.w	402e7e <__sfvwrite_r+0x5e>
  402f8e:	2e00      	cmp	r6, #0
  402f90:	d1d5      	bne.n	402f3e <__sfvwrite_r+0x11e>
  402f92:	f108 0308 	add.w	r3, r8, #8
  402f96:	e913 0060 	ldmdb	r3, {r5, r6}
  402f9a:	4698      	mov	r8, r3
  402f9c:	3308      	adds	r3, #8
  402f9e:	2e00      	cmp	r6, #0
  402fa0:	d0f9      	beq.n	402f96 <__sfvwrite_r+0x176>
  402fa2:	4632      	mov	r2, r6
  402fa4:	210a      	movs	r1, #10
  402fa6:	4628      	mov	r0, r5
  402fa8:	f000 fc3a 	bl	403820 <memchr>
  402fac:	2800      	cmp	r0, #0
  402fae:	f000 80a1 	beq.w	4030f4 <__sfvwrite_r+0x2d4>
  402fb2:	3001      	adds	r0, #1
  402fb4:	eba0 0905 	sub.w	r9, r0, r5
  402fb8:	e7c2      	b.n	402f40 <__sfvwrite_r+0x120>
  402fba:	6820      	ldr	r0, [r4, #0]
  402fbc:	6923      	ldr	r3, [r4, #16]
  402fbe:	4298      	cmp	r0, r3
  402fc0:	d802      	bhi.n	402fc8 <__sfvwrite_r+0x1a8>
  402fc2:	6963      	ldr	r3, [r4, #20]
  402fc4:	429f      	cmp	r7, r3
  402fc6:	d25d      	bcs.n	403084 <__sfvwrite_r+0x264>
  402fc8:	45b8      	cmp	r8, r7
  402fca:	bf28      	it	cs
  402fcc:	46b8      	movcs	r8, r7
  402fce:	4642      	mov	r2, r8
  402fd0:	4649      	mov	r1, r9
  402fd2:	f000 fd0f 	bl	4039f4 <memmove>
  402fd6:	68a3      	ldr	r3, [r4, #8]
  402fd8:	6822      	ldr	r2, [r4, #0]
  402fda:	eba3 0308 	sub.w	r3, r3, r8
  402fde:	4442      	add	r2, r8
  402fe0:	60a3      	str	r3, [r4, #8]
  402fe2:	6022      	str	r2, [r4, #0]
  402fe4:	b10b      	cbz	r3, 402fea <__sfvwrite_r+0x1ca>
  402fe6:	46c2      	mov	sl, r8
  402fe8:	e779      	b.n	402ede <__sfvwrite_r+0xbe>
  402fea:	4621      	mov	r1, r4
  402fec:	9800      	ldr	r0, [sp, #0]
  402fee:	f7ff fcb3 	bl	402958 <_fflush_r>
  402ff2:	2800      	cmp	r0, #0
  402ff4:	d192      	bne.n	402f1c <__sfvwrite_r+0xfc>
  402ff6:	46c2      	mov	sl, r8
  402ff8:	e771      	b.n	402ede <__sfvwrite_r+0xbe>
  402ffa:	465a      	mov	r2, fp
  402ffc:	4629      	mov	r1, r5
  402ffe:	f000 fcf9 	bl	4039f4 <memmove>
  403002:	68a2      	ldr	r2, [r4, #8]
  403004:	6823      	ldr	r3, [r4, #0]
  403006:	eba2 020b 	sub.w	r2, r2, fp
  40300a:	445b      	add	r3, fp
  40300c:	60a2      	str	r2, [r4, #8]
  40300e:	6023      	str	r3, [r4, #0]
  403010:	e7af      	b.n	402f72 <__sfvwrite_r+0x152>
  403012:	6820      	ldr	r0, [r4, #0]
  403014:	46b8      	mov	r8, r7
  403016:	46ba      	mov	sl, r7
  403018:	46bb      	mov	fp, r7
  40301a:	e755      	b.n	402ec8 <__sfvwrite_r+0xa8>
  40301c:	6962      	ldr	r2, [r4, #20]
  40301e:	6820      	ldr	r0, [r4, #0]
  403020:	6921      	ldr	r1, [r4, #16]
  403022:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  403026:	eba0 0a01 	sub.w	sl, r0, r1
  40302a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40302e:	f10a 0001 	add.w	r0, sl, #1
  403032:	ea4f 0868 	mov.w	r8, r8, asr #1
  403036:	4438      	add	r0, r7
  403038:	4540      	cmp	r0, r8
  40303a:	4642      	mov	r2, r8
  40303c:	bf84      	itt	hi
  40303e:	4680      	movhi	r8, r0
  403040:	4642      	movhi	r2, r8
  403042:	055b      	lsls	r3, r3, #21
  403044:	d544      	bpl.n	4030d0 <__sfvwrite_r+0x2b0>
  403046:	4611      	mov	r1, r2
  403048:	9800      	ldr	r0, [sp, #0]
  40304a:	f000 f921 	bl	403290 <_malloc_r>
  40304e:	4683      	mov	fp, r0
  403050:	2800      	cmp	r0, #0
  403052:	d055      	beq.n	403100 <__sfvwrite_r+0x2e0>
  403054:	4652      	mov	r2, sl
  403056:	6921      	ldr	r1, [r4, #16]
  403058:	f000 fc32 	bl	4038c0 <memcpy>
  40305c:	89a3      	ldrh	r3, [r4, #12]
  40305e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  403062:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403066:	81a3      	strh	r3, [r4, #12]
  403068:	eb0b 000a 	add.w	r0, fp, sl
  40306c:	eba8 030a 	sub.w	r3, r8, sl
  403070:	f8c4 b010 	str.w	fp, [r4, #16]
  403074:	f8c4 8014 	str.w	r8, [r4, #20]
  403078:	6020      	str	r0, [r4, #0]
  40307a:	60a3      	str	r3, [r4, #8]
  40307c:	46b8      	mov	r8, r7
  40307e:	46ba      	mov	sl, r7
  403080:	46bb      	mov	fp, r7
  403082:	e721      	b.n	402ec8 <__sfvwrite_r+0xa8>
  403084:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  403088:	42b9      	cmp	r1, r7
  40308a:	bf28      	it	cs
  40308c:	4639      	movcs	r1, r7
  40308e:	464a      	mov	r2, r9
  403090:	fb91 f1f3 	sdiv	r1, r1, r3
  403094:	9800      	ldr	r0, [sp, #0]
  403096:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403098:	fb03 f301 	mul.w	r3, r3, r1
  40309c:	69e1      	ldr	r1, [r4, #28]
  40309e:	47b0      	blx	r6
  4030a0:	f1b0 0a00 	subs.w	sl, r0, #0
  4030a4:	f73f af1b 	bgt.w	402ede <__sfvwrite_r+0xbe>
  4030a8:	e738      	b.n	402f1c <__sfvwrite_r+0xfc>
  4030aa:	461a      	mov	r2, r3
  4030ac:	4629      	mov	r1, r5
  4030ae:	9301      	str	r3, [sp, #4]
  4030b0:	f000 fca0 	bl	4039f4 <memmove>
  4030b4:	6822      	ldr	r2, [r4, #0]
  4030b6:	9b01      	ldr	r3, [sp, #4]
  4030b8:	9800      	ldr	r0, [sp, #0]
  4030ba:	441a      	add	r2, r3
  4030bc:	6022      	str	r2, [r4, #0]
  4030be:	4621      	mov	r1, r4
  4030c0:	f7ff fc4a 	bl	402958 <_fflush_r>
  4030c4:	9b01      	ldr	r3, [sp, #4]
  4030c6:	2800      	cmp	r0, #0
  4030c8:	f47f af28 	bne.w	402f1c <__sfvwrite_r+0xfc>
  4030cc:	461f      	mov	r7, r3
  4030ce:	e750      	b.n	402f72 <__sfvwrite_r+0x152>
  4030d0:	9800      	ldr	r0, [sp, #0]
  4030d2:	f000 fcff 	bl	403ad4 <_realloc_r>
  4030d6:	4683      	mov	fp, r0
  4030d8:	2800      	cmp	r0, #0
  4030da:	d1c5      	bne.n	403068 <__sfvwrite_r+0x248>
  4030dc:	9d00      	ldr	r5, [sp, #0]
  4030de:	6921      	ldr	r1, [r4, #16]
  4030e0:	4628      	mov	r0, r5
  4030e2:	f7ff fdb7 	bl	402c54 <_free_r>
  4030e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4030ea:	220c      	movs	r2, #12
  4030ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4030f0:	602a      	str	r2, [r5, #0]
  4030f2:	e715      	b.n	402f20 <__sfvwrite_r+0x100>
  4030f4:	f106 0901 	add.w	r9, r6, #1
  4030f8:	e722      	b.n	402f40 <__sfvwrite_r+0x120>
  4030fa:	f04f 30ff 	mov.w	r0, #4294967295
  4030fe:	e6bf      	b.n	402e80 <__sfvwrite_r+0x60>
  403100:	9a00      	ldr	r2, [sp, #0]
  403102:	230c      	movs	r3, #12
  403104:	6013      	str	r3, [r2, #0]
  403106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40310a:	e709      	b.n	402f20 <__sfvwrite_r+0x100>
  40310c:	7ffffc00 	.word	0x7ffffc00

00403110 <_fwalk_reent>:
  403110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403114:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403118:	d01f      	beq.n	40315a <_fwalk_reent+0x4a>
  40311a:	4688      	mov	r8, r1
  40311c:	4606      	mov	r6, r0
  40311e:	f04f 0900 	mov.w	r9, #0
  403122:	687d      	ldr	r5, [r7, #4]
  403124:	68bc      	ldr	r4, [r7, #8]
  403126:	3d01      	subs	r5, #1
  403128:	d411      	bmi.n	40314e <_fwalk_reent+0x3e>
  40312a:	89a3      	ldrh	r3, [r4, #12]
  40312c:	2b01      	cmp	r3, #1
  40312e:	f105 35ff 	add.w	r5, r5, #4294967295
  403132:	d908      	bls.n	403146 <_fwalk_reent+0x36>
  403134:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403138:	3301      	adds	r3, #1
  40313a:	4621      	mov	r1, r4
  40313c:	4630      	mov	r0, r6
  40313e:	d002      	beq.n	403146 <_fwalk_reent+0x36>
  403140:	47c0      	blx	r8
  403142:	ea49 0900 	orr.w	r9, r9, r0
  403146:	1c6b      	adds	r3, r5, #1
  403148:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40314c:	d1ed      	bne.n	40312a <_fwalk_reent+0x1a>
  40314e:	683f      	ldr	r7, [r7, #0]
  403150:	2f00      	cmp	r7, #0
  403152:	d1e6      	bne.n	403122 <_fwalk_reent+0x12>
  403154:	4648      	mov	r0, r9
  403156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40315a:	46b9      	mov	r9, r7
  40315c:	4648      	mov	r0, r9
  40315e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403162:	bf00      	nop

00403164 <__locale_mb_cur_max>:
  403164:	4b04      	ldr	r3, [pc, #16]	; (403178 <__locale_mb_cur_max+0x14>)
  403166:	4a05      	ldr	r2, [pc, #20]	; (40317c <__locale_mb_cur_max+0x18>)
  403168:	681b      	ldr	r3, [r3, #0]
  40316a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40316c:	2b00      	cmp	r3, #0
  40316e:	bf08      	it	eq
  403170:	4613      	moveq	r3, r2
  403172:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  403176:	4770      	bx	lr
  403178:	20400008 	.word	0x20400008
  40317c:	2040043c 	.word	0x2040043c

00403180 <__retarget_lock_init_recursive>:
  403180:	4770      	bx	lr
  403182:	bf00      	nop

00403184 <__retarget_lock_close_recursive>:
  403184:	4770      	bx	lr
  403186:	bf00      	nop

00403188 <__retarget_lock_acquire_recursive>:
  403188:	4770      	bx	lr
  40318a:	bf00      	nop

0040318c <__retarget_lock_release_recursive>:
  40318c:	4770      	bx	lr
  40318e:	bf00      	nop

00403190 <__swhatbuf_r>:
  403190:	b570      	push	{r4, r5, r6, lr}
  403192:	460c      	mov	r4, r1
  403194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403198:	2900      	cmp	r1, #0
  40319a:	b090      	sub	sp, #64	; 0x40
  40319c:	4615      	mov	r5, r2
  40319e:	461e      	mov	r6, r3
  4031a0:	db14      	blt.n	4031cc <__swhatbuf_r+0x3c>
  4031a2:	aa01      	add	r2, sp, #4
  4031a4:	f001 f80e 	bl	4041c4 <_fstat_r>
  4031a8:	2800      	cmp	r0, #0
  4031aa:	db0f      	blt.n	4031cc <__swhatbuf_r+0x3c>
  4031ac:	9a02      	ldr	r2, [sp, #8]
  4031ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4031b2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4031b6:	fab2 f282 	clz	r2, r2
  4031ba:	0952      	lsrs	r2, r2, #5
  4031bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4031c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4031c4:	6032      	str	r2, [r6, #0]
  4031c6:	602b      	str	r3, [r5, #0]
  4031c8:	b010      	add	sp, #64	; 0x40
  4031ca:	bd70      	pop	{r4, r5, r6, pc}
  4031cc:	89a2      	ldrh	r2, [r4, #12]
  4031ce:	2300      	movs	r3, #0
  4031d0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4031d4:	6033      	str	r3, [r6, #0]
  4031d6:	d004      	beq.n	4031e2 <__swhatbuf_r+0x52>
  4031d8:	2240      	movs	r2, #64	; 0x40
  4031da:	4618      	mov	r0, r3
  4031dc:	602a      	str	r2, [r5, #0]
  4031de:	b010      	add	sp, #64	; 0x40
  4031e0:	bd70      	pop	{r4, r5, r6, pc}
  4031e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4031e6:	602b      	str	r3, [r5, #0]
  4031e8:	b010      	add	sp, #64	; 0x40
  4031ea:	bd70      	pop	{r4, r5, r6, pc}

004031ec <__smakebuf_r>:
  4031ec:	898a      	ldrh	r2, [r1, #12]
  4031ee:	0792      	lsls	r2, r2, #30
  4031f0:	460b      	mov	r3, r1
  4031f2:	d506      	bpl.n	403202 <__smakebuf_r+0x16>
  4031f4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4031f8:	2101      	movs	r1, #1
  4031fa:	601a      	str	r2, [r3, #0]
  4031fc:	611a      	str	r2, [r3, #16]
  4031fe:	6159      	str	r1, [r3, #20]
  403200:	4770      	bx	lr
  403202:	b5f0      	push	{r4, r5, r6, r7, lr}
  403204:	b083      	sub	sp, #12
  403206:	ab01      	add	r3, sp, #4
  403208:	466a      	mov	r2, sp
  40320a:	460c      	mov	r4, r1
  40320c:	4606      	mov	r6, r0
  40320e:	f7ff ffbf 	bl	403190 <__swhatbuf_r>
  403212:	9900      	ldr	r1, [sp, #0]
  403214:	4605      	mov	r5, r0
  403216:	4630      	mov	r0, r6
  403218:	f000 f83a 	bl	403290 <_malloc_r>
  40321c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403220:	b1d8      	cbz	r0, 40325a <__smakebuf_r+0x6e>
  403222:	9a01      	ldr	r2, [sp, #4]
  403224:	4f15      	ldr	r7, [pc, #84]	; (40327c <__smakebuf_r+0x90>)
  403226:	9900      	ldr	r1, [sp, #0]
  403228:	63f7      	str	r7, [r6, #60]	; 0x3c
  40322a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40322e:	81a3      	strh	r3, [r4, #12]
  403230:	6020      	str	r0, [r4, #0]
  403232:	6120      	str	r0, [r4, #16]
  403234:	6161      	str	r1, [r4, #20]
  403236:	b91a      	cbnz	r2, 403240 <__smakebuf_r+0x54>
  403238:	432b      	orrs	r3, r5
  40323a:	81a3      	strh	r3, [r4, #12]
  40323c:	b003      	add	sp, #12
  40323e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403240:	4630      	mov	r0, r6
  403242:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403246:	f000 ffd1 	bl	4041ec <_isatty_r>
  40324a:	b1a0      	cbz	r0, 403276 <__smakebuf_r+0x8a>
  40324c:	89a3      	ldrh	r3, [r4, #12]
  40324e:	f023 0303 	bic.w	r3, r3, #3
  403252:	f043 0301 	orr.w	r3, r3, #1
  403256:	b21b      	sxth	r3, r3
  403258:	e7ee      	b.n	403238 <__smakebuf_r+0x4c>
  40325a:	059a      	lsls	r2, r3, #22
  40325c:	d4ee      	bmi.n	40323c <__smakebuf_r+0x50>
  40325e:	f023 0303 	bic.w	r3, r3, #3
  403262:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403266:	f043 0302 	orr.w	r3, r3, #2
  40326a:	2101      	movs	r1, #1
  40326c:	81a3      	strh	r3, [r4, #12]
  40326e:	6022      	str	r2, [r4, #0]
  403270:	6122      	str	r2, [r4, #16]
  403272:	6161      	str	r1, [r4, #20]
  403274:	e7e2      	b.n	40323c <__smakebuf_r+0x50>
  403276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40327a:	e7dd      	b.n	403238 <__smakebuf_r+0x4c>
  40327c:	004029ad 	.word	0x004029ad

00403280 <malloc>:
  403280:	4b02      	ldr	r3, [pc, #8]	; (40328c <malloc+0xc>)
  403282:	4601      	mov	r1, r0
  403284:	6818      	ldr	r0, [r3, #0]
  403286:	f000 b803 	b.w	403290 <_malloc_r>
  40328a:	bf00      	nop
  40328c:	20400008 	.word	0x20400008

00403290 <_malloc_r>:
  403290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403294:	f101 060b 	add.w	r6, r1, #11
  403298:	2e16      	cmp	r6, #22
  40329a:	b083      	sub	sp, #12
  40329c:	4605      	mov	r5, r0
  40329e:	f240 809e 	bls.w	4033de <_malloc_r+0x14e>
  4032a2:	f036 0607 	bics.w	r6, r6, #7
  4032a6:	f100 80bd 	bmi.w	403424 <_malloc_r+0x194>
  4032aa:	42b1      	cmp	r1, r6
  4032ac:	f200 80ba 	bhi.w	403424 <_malloc_r+0x194>
  4032b0:	f000 fc04 	bl	403abc <__malloc_lock>
  4032b4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4032b8:	f0c0 8293 	bcc.w	4037e2 <_malloc_r+0x552>
  4032bc:	0a73      	lsrs	r3, r6, #9
  4032be:	f000 80b8 	beq.w	403432 <_malloc_r+0x1a2>
  4032c2:	2b04      	cmp	r3, #4
  4032c4:	f200 8179 	bhi.w	4035ba <_malloc_r+0x32a>
  4032c8:	09b3      	lsrs	r3, r6, #6
  4032ca:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4032ce:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4032d2:	00c3      	lsls	r3, r0, #3
  4032d4:	4fbf      	ldr	r7, [pc, #764]	; (4035d4 <_malloc_r+0x344>)
  4032d6:	443b      	add	r3, r7
  4032d8:	f1a3 0108 	sub.w	r1, r3, #8
  4032dc:	685c      	ldr	r4, [r3, #4]
  4032de:	42a1      	cmp	r1, r4
  4032e0:	d106      	bne.n	4032f0 <_malloc_r+0x60>
  4032e2:	e00c      	b.n	4032fe <_malloc_r+0x6e>
  4032e4:	2a00      	cmp	r2, #0
  4032e6:	f280 80aa 	bge.w	40343e <_malloc_r+0x1ae>
  4032ea:	68e4      	ldr	r4, [r4, #12]
  4032ec:	42a1      	cmp	r1, r4
  4032ee:	d006      	beq.n	4032fe <_malloc_r+0x6e>
  4032f0:	6863      	ldr	r3, [r4, #4]
  4032f2:	f023 0303 	bic.w	r3, r3, #3
  4032f6:	1b9a      	subs	r2, r3, r6
  4032f8:	2a0f      	cmp	r2, #15
  4032fa:	ddf3      	ble.n	4032e4 <_malloc_r+0x54>
  4032fc:	4670      	mov	r0, lr
  4032fe:	693c      	ldr	r4, [r7, #16]
  403300:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4035e8 <_malloc_r+0x358>
  403304:	4574      	cmp	r4, lr
  403306:	f000 81ab 	beq.w	403660 <_malloc_r+0x3d0>
  40330a:	6863      	ldr	r3, [r4, #4]
  40330c:	f023 0303 	bic.w	r3, r3, #3
  403310:	1b9a      	subs	r2, r3, r6
  403312:	2a0f      	cmp	r2, #15
  403314:	f300 8190 	bgt.w	403638 <_malloc_r+0x3a8>
  403318:	2a00      	cmp	r2, #0
  40331a:	f8c7 e014 	str.w	lr, [r7, #20]
  40331e:	f8c7 e010 	str.w	lr, [r7, #16]
  403322:	f280 809d 	bge.w	403460 <_malloc_r+0x1d0>
  403326:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40332a:	f080 8161 	bcs.w	4035f0 <_malloc_r+0x360>
  40332e:	08db      	lsrs	r3, r3, #3
  403330:	f103 0c01 	add.w	ip, r3, #1
  403334:	1099      	asrs	r1, r3, #2
  403336:	687a      	ldr	r2, [r7, #4]
  403338:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40333c:	f8c4 8008 	str.w	r8, [r4, #8]
  403340:	2301      	movs	r3, #1
  403342:	408b      	lsls	r3, r1
  403344:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403348:	4313      	orrs	r3, r2
  40334a:	3908      	subs	r1, #8
  40334c:	60e1      	str	r1, [r4, #12]
  40334e:	607b      	str	r3, [r7, #4]
  403350:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403354:	f8c8 400c 	str.w	r4, [r8, #12]
  403358:	1082      	asrs	r2, r0, #2
  40335a:	2401      	movs	r4, #1
  40335c:	4094      	lsls	r4, r2
  40335e:	429c      	cmp	r4, r3
  403360:	f200 808b 	bhi.w	40347a <_malloc_r+0x1ea>
  403364:	421c      	tst	r4, r3
  403366:	d106      	bne.n	403376 <_malloc_r+0xe6>
  403368:	f020 0003 	bic.w	r0, r0, #3
  40336c:	0064      	lsls	r4, r4, #1
  40336e:	421c      	tst	r4, r3
  403370:	f100 0004 	add.w	r0, r0, #4
  403374:	d0fa      	beq.n	40336c <_malloc_r+0xdc>
  403376:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40337a:	46cc      	mov	ip, r9
  40337c:	4680      	mov	r8, r0
  40337e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403382:	459c      	cmp	ip, r3
  403384:	d107      	bne.n	403396 <_malloc_r+0x106>
  403386:	e16d      	b.n	403664 <_malloc_r+0x3d4>
  403388:	2a00      	cmp	r2, #0
  40338a:	f280 817b 	bge.w	403684 <_malloc_r+0x3f4>
  40338e:	68db      	ldr	r3, [r3, #12]
  403390:	459c      	cmp	ip, r3
  403392:	f000 8167 	beq.w	403664 <_malloc_r+0x3d4>
  403396:	6859      	ldr	r1, [r3, #4]
  403398:	f021 0103 	bic.w	r1, r1, #3
  40339c:	1b8a      	subs	r2, r1, r6
  40339e:	2a0f      	cmp	r2, #15
  4033a0:	ddf2      	ble.n	403388 <_malloc_r+0xf8>
  4033a2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4033a6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4033aa:	9300      	str	r3, [sp, #0]
  4033ac:	199c      	adds	r4, r3, r6
  4033ae:	4628      	mov	r0, r5
  4033b0:	f046 0601 	orr.w	r6, r6, #1
  4033b4:	f042 0501 	orr.w	r5, r2, #1
  4033b8:	605e      	str	r6, [r3, #4]
  4033ba:	f8c8 c00c 	str.w	ip, [r8, #12]
  4033be:	f8cc 8008 	str.w	r8, [ip, #8]
  4033c2:	617c      	str	r4, [r7, #20]
  4033c4:	613c      	str	r4, [r7, #16]
  4033c6:	f8c4 e00c 	str.w	lr, [r4, #12]
  4033ca:	f8c4 e008 	str.w	lr, [r4, #8]
  4033ce:	6065      	str	r5, [r4, #4]
  4033d0:	505a      	str	r2, [r3, r1]
  4033d2:	f000 fb79 	bl	403ac8 <__malloc_unlock>
  4033d6:	9b00      	ldr	r3, [sp, #0]
  4033d8:	f103 0408 	add.w	r4, r3, #8
  4033dc:	e01e      	b.n	40341c <_malloc_r+0x18c>
  4033de:	2910      	cmp	r1, #16
  4033e0:	d820      	bhi.n	403424 <_malloc_r+0x194>
  4033e2:	f000 fb6b 	bl	403abc <__malloc_lock>
  4033e6:	2610      	movs	r6, #16
  4033e8:	2318      	movs	r3, #24
  4033ea:	2002      	movs	r0, #2
  4033ec:	4f79      	ldr	r7, [pc, #484]	; (4035d4 <_malloc_r+0x344>)
  4033ee:	443b      	add	r3, r7
  4033f0:	f1a3 0208 	sub.w	r2, r3, #8
  4033f4:	685c      	ldr	r4, [r3, #4]
  4033f6:	4294      	cmp	r4, r2
  4033f8:	f000 813d 	beq.w	403676 <_malloc_r+0x3e6>
  4033fc:	6863      	ldr	r3, [r4, #4]
  4033fe:	68e1      	ldr	r1, [r4, #12]
  403400:	68a6      	ldr	r6, [r4, #8]
  403402:	f023 0303 	bic.w	r3, r3, #3
  403406:	4423      	add	r3, r4
  403408:	4628      	mov	r0, r5
  40340a:	685a      	ldr	r2, [r3, #4]
  40340c:	60f1      	str	r1, [r6, #12]
  40340e:	f042 0201 	orr.w	r2, r2, #1
  403412:	608e      	str	r6, [r1, #8]
  403414:	605a      	str	r2, [r3, #4]
  403416:	f000 fb57 	bl	403ac8 <__malloc_unlock>
  40341a:	3408      	adds	r4, #8
  40341c:	4620      	mov	r0, r4
  40341e:	b003      	add	sp, #12
  403420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403424:	2400      	movs	r4, #0
  403426:	230c      	movs	r3, #12
  403428:	4620      	mov	r0, r4
  40342a:	602b      	str	r3, [r5, #0]
  40342c:	b003      	add	sp, #12
  40342e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403432:	2040      	movs	r0, #64	; 0x40
  403434:	f44f 7300 	mov.w	r3, #512	; 0x200
  403438:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40343c:	e74a      	b.n	4032d4 <_malloc_r+0x44>
  40343e:	4423      	add	r3, r4
  403440:	68e1      	ldr	r1, [r4, #12]
  403442:	685a      	ldr	r2, [r3, #4]
  403444:	68a6      	ldr	r6, [r4, #8]
  403446:	f042 0201 	orr.w	r2, r2, #1
  40344a:	60f1      	str	r1, [r6, #12]
  40344c:	4628      	mov	r0, r5
  40344e:	608e      	str	r6, [r1, #8]
  403450:	605a      	str	r2, [r3, #4]
  403452:	f000 fb39 	bl	403ac8 <__malloc_unlock>
  403456:	3408      	adds	r4, #8
  403458:	4620      	mov	r0, r4
  40345a:	b003      	add	sp, #12
  40345c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403460:	4423      	add	r3, r4
  403462:	4628      	mov	r0, r5
  403464:	685a      	ldr	r2, [r3, #4]
  403466:	f042 0201 	orr.w	r2, r2, #1
  40346a:	605a      	str	r2, [r3, #4]
  40346c:	f000 fb2c 	bl	403ac8 <__malloc_unlock>
  403470:	3408      	adds	r4, #8
  403472:	4620      	mov	r0, r4
  403474:	b003      	add	sp, #12
  403476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40347a:	68bc      	ldr	r4, [r7, #8]
  40347c:	6863      	ldr	r3, [r4, #4]
  40347e:	f023 0803 	bic.w	r8, r3, #3
  403482:	45b0      	cmp	r8, r6
  403484:	d304      	bcc.n	403490 <_malloc_r+0x200>
  403486:	eba8 0306 	sub.w	r3, r8, r6
  40348a:	2b0f      	cmp	r3, #15
  40348c:	f300 8085 	bgt.w	40359a <_malloc_r+0x30a>
  403490:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4035ec <_malloc_r+0x35c>
  403494:	4b50      	ldr	r3, [pc, #320]	; (4035d8 <_malloc_r+0x348>)
  403496:	f8d9 2000 	ldr.w	r2, [r9]
  40349a:	681b      	ldr	r3, [r3, #0]
  40349c:	3201      	adds	r2, #1
  40349e:	4433      	add	r3, r6
  4034a0:	eb04 0a08 	add.w	sl, r4, r8
  4034a4:	f000 8155 	beq.w	403752 <_malloc_r+0x4c2>
  4034a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4034ac:	330f      	adds	r3, #15
  4034ae:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4034b2:	f02b 0b0f 	bic.w	fp, fp, #15
  4034b6:	4659      	mov	r1, fp
  4034b8:	4628      	mov	r0, r5
  4034ba:	f000 fcb1 	bl	403e20 <_sbrk_r>
  4034be:	1c41      	adds	r1, r0, #1
  4034c0:	4602      	mov	r2, r0
  4034c2:	f000 80fc 	beq.w	4036be <_malloc_r+0x42e>
  4034c6:	4582      	cmp	sl, r0
  4034c8:	f200 80f7 	bhi.w	4036ba <_malloc_r+0x42a>
  4034cc:	4b43      	ldr	r3, [pc, #268]	; (4035dc <_malloc_r+0x34c>)
  4034ce:	6819      	ldr	r1, [r3, #0]
  4034d0:	4459      	add	r1, fp
  4034d2:	6019      	str	r1, [r3, #0]
  4034d4:	f000 814d 	beq.w	403772 <_malloc_r+0x4e2>
  4034d8:	f8d9 0000 	ldr.w	r0, [r9]
  4034dc:	3001      	adds	r0, #1
  4034de:	bf1b      	ittet	ne
  4034e0:	eba2 0a0a 	subne.w	sl, r2, sl
  4034e4:	4451      	addne	r1, sl
  4034e6:	f8c9 2000 	streq.w	r2, [r9]
  4034ea:	6019      	strne	r1, [r3, #0]
  4034ec:	f012 0107 	ands.w	r1, r2, #7
  4034f0:	f000 8115 	beq.w	40371e <_malloc_r+0x48e>
  4034f4:	f1c1 0008 	rsb	r0, r1, #8
  4034f8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4034fc:	4402      	add	r2, r0
  4034fe:	3108      	adds	r1, #8
  403500:	eb02 090b 	add.w	r9, r2, fp
  403504:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403508:	eba1 0909 	sub.w	r9, r1, r9
  40350c:	4649      	mov	r1, r9
  40350e:	4628      	mov	r0, r5
  403510:	9301      	str	r3, [sp, #4]
  403512:	9200      	str	r2, [sp, #0]
  403514:	f000 fc84 	bl	403e20 <_sbrk_r>
  403518:	1c43      	adds	r3, r0, #1
  40351a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40351e:	f000 8143 	beq.w	4037a8 <_malloc_r+0x518>
  403522:	1a80      	subs	r0, r0, r2
  403524:	4448      	add	r0, r9
  403526:	f040 0001 	orr.w	r0, r0, #1
  40352a:	6819      	ldr	r1, [r3, #0]
  40352c:	60ba      	str	r2, [r7, #8]
  40352e:	4449      	add	r1, r9
  403530:	42bc      	cmp	r4, r7
  403532:	6050      	str	r0, [r2, #4]
  403534:	6019      	str	r1, [r3, #0]
  403536:	d017      	beq.n	403568 <_malloc_r+0x2d8>
  403538:	f1b8 0f0f 	cmp.w	r8, #15
  40353c:	f240 80fb 	bls.w	403736 <_malloc_r+0x4a6>
  403540:	6860      	ldr	r0, [r4, #4]
  403542:	f1a8 020c 	sub.w	r2, r8, #12
  403546:	f022 0207 	bic.w	r2, r2, #7
  40354a:	eb04 0e02 	add.w	lr, r4, r2
  40354e:	f000 0001 	and.w	r0, r0, #1
  403552:	f04f 0c05 	mov.w	ip, #5
  403556:	4310      	orrs	r0, r2
  403558:	2a0f      	cmp	r2, #15
  40355a:	6060      	str	r0, [r4, #4]
  40355c:	f8ce c004 	str.w	ip, [lr, #4]
  403560:	f8ce c008 	str.w	ip, [lr, #8]
  403564:	f200 8117 	bhi.w	403796 <_malloc_r+0x506>
  403568:	4b1d      	ldr	r3, [pc, #116]	; (4035e0 <_malloc_r+0x350>)
  40356a:	68bc      	ldr	r4, [r7, #8]
  40356c:	681a      	ldr	r2, [r3, #0]
  40356e:	4291      	cmp	r1, r2
  403570:	bf88      	it	hi
  403572:	6019      	strhi	r1, [r3, #0]
  403574:	4b1b      	ldr	r3, [pc, #108]	; (4035e4 <_malloc_r+0x354>)
  403576:	681a      	ldr	r2, [r3, #0]
  403578:	4291      	cmp	r1, r2
  40357a:	6862      	ldr	r2, [r4, #4]
  40357c:	bf88      	it	hi
  40357e:	6019      	strhi	r1, [r3, #0]
  403580:	f022 0203 	bic.w	r2, r2, #3
  403584:	4296      	cmp	r6, r2
  403586:	eba2 0306 	sub.w	r3, r2, r6
  40358a:	d801      	bhi.n	403590 <_malloc_r+0x300>
  40358c:	2b0f      	cmp	r3, #15
  40358e:	dc04      	bgt.n	40359a <_malloc_r+0x30a>
  403590:	4628      	mov	r0, r5
  403592:	f000 fa99 	bl	403ac8 <__malloc_unlock>
  403596:	2400      	movs	r4, #0
  403598:	e740      	b.n	40341c <_malloc_r+0x18c>
  40359a:	19a2      	adds	r2, r4, r6
  40359c:	f043 0301 	orr.w	r3, r3, #1
  4035a0:	f046 0601 	orr.w	r6, r6, #1
  4035a4:	6066      	str	r6, [r4, #4]
  4035a6:	4628      	mov	r0, r5
  4035a8:	60ba      	str	r2, [r7, #8]
  4035aa:	6053      	str	r3, [r2, #4]
  4035ac:	f000 fa8c 	bl	403ac8 <__malloc_unlock>
  4035b0:	3408      	adds	r4, #8
  4035b2:	4620      	mov	r0, r4
  4035b4:	b003      	add	sp, #12
  4035b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035ba:	2b14      	cmp	r3, #20
  4035bc:	d971      	bls.n	4036a2 <_malloc_r+0x412>
  4035be:	2b54      	cmp	r3, #84	; 0x54
  4035c0:	f200 80a3 	bhi.w	40370a <_malloc_r+0x47a>
  4035c4:	0b33      	lsrs	r3, r6, #12
  4035c6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4035ca:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4035ce:	00c3      	lsls	r3, r0, #3
  4035d0:	e680      	b.n	4032d4 <_malloc_r+0x44>
  4035d2:	bf00      	nop
  4035d4:	204005a8 	.word	0x204005a8
  4035d8:	20400a8c 	.word	0x20400a8c
  4035dc:	20400a5c 	.word	0x20400a5c
  4035e0:	20400a84 	.word	0x20400a84
  4035e4:	20400a88 	.word	0x20400a88
  4035e8:	204005b0 	.word	0x204005b0
  4035ec:	204009b0 	.word	0x204009b0
  4035f0:	0a5a      	lsrs	r2, r3, #9
  4035f2:	2a04      	cmp	r2, #4
  4035f4:	d95b      	bls.n	4036ae <_malloc_r+0x41e>
  4035f6:	2a14      	cmp	r2, #20
  4035f8:	f200 80ae 	bhi.w	403758 <_malloc_r+0x4c8>
  4035fc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403600:	00c9      	lsls	r1, r1, #3
  403602:	325b      	adds	r2, #91	; 0x5b
  403604:	eb07 0c01 	add.w	ip, r7, r1
  403608:	5879      	ldr	r1, [r7, r1]
  40360a:	f1ac 0c08 	sub.w	ip, ip, #8
  40360e:	458c      	cmp	ip, r1
  403610:	f000 8088 	beq.w	403724 <_malloc_r+0x494>
  403614:	684a      	ldr	r2, [r1, #4]
  403616:	f022 0203 	bic.w	r2, r2, #3
  40361a:	4293      	cmp	r3, r2
  40361c:	d273      	bcs.n	403706 <_malloc_r+0x476>
  40361e:	6889      	ldr	r1, [r1, #8]
  403620:	458c      	cmp	ip, r1
  403622:	d1f7      	bne.n	403614 <_malloc_r+0x384>
  403624:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403628:	687b      	ldr	r3, [r7, #4]
  40362a:	60e2      	str	r2, [r4, #12]
  40362c:	f8c4 c008 	str.w	ip, [r4, #8]
  403630:	6094      	str	r4, [r2, #8]
  403632:	f8cc 400c 	str.w	r4, [ip, #12]
  403636:	e68f      	b.n	403358 <_malloc_r+0xc8>
  403638:	19a1      	adds	r1, r4, r6
  40363a:	f046 0c01 	orr.w	ip, r6, #1
  40363e:	f042 0601 	orr.w	r6, r2, #1
  403642:	f8c4 c004 	str.w	ip, [r4, #4]
  403646:	4628      	mov	r0, r5
  403648:	6179      	str	r1, [r7, #20]
  40364a:	6139      	str	r1, [r7, #16]
  40364c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403650:	f8c1 e008 	str.w	lr, [r1, #8]
  403654:	604e      	str	r6, [r1, #4]
  403656:	50e2      	str	r2, [r4, r3]
  403658:	f000 fa36 	bl	403ac8 <__malloc_unlock>
  40365c:	3408      	adds	r4, #8
  40365e:	e6dd      	b.n	40341c <_malloc_r+0x18c>
  403660:	687b      	ldr	r3, [r7, #4]
  403662:	e679      	b.n	403358 <_malloc_r+0xc8>
  403664:	f108 0801 	add.w	r8, r8, #1
  403668:	f018 0f03 	tst.w	r8, #3
  40366c:	f10c 0c08 	add.w	ip, ip, #8
  403670:	f47f ae85 	bne.w	40337e <_malloc_r+0xee>
  403674:	e02d      	b.n	4036d2 <_malloc_r+0x442>
  403676:	68dc      	ldr	r4, [r3, #12]
  403678:	42a3      	cmp	r3, r4
  40367a:	bf08      	it	eq
  40367c:	3002      	addeq	r0, #2
  40367e:	f43f ae3e 	beq.w	4032fe <_malloc_r+0x6e>
  403682:	e6bb      	b.n	4033fc <_malloc_r+0x16c>
  403684:	4419      	add	r1, r3
  403686:	461c      	mov	r4, r3
  403688:	684a      	ldr	r2, [r1, #4]
  40368a:	68db      	ldr	r3, [r3, #12]
  40368c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403690:	f042 0201 	orr.w	r2, r2, #1
  403694:	604a      	str	r2, [r1, #4]
  403696:	4628      	mov	r0, r5
  403698:	60f3      	str	r3, [r6, #12]
  40369a:	609e      	str	r6, [r3, #8]
  40369c:	f000 fa14 	bl	403ac8 <__malloc_unlock>
  4036a0:	e6bc      	b.n	40341c <_malloc_r+0x18c>
  4036a2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4036a6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4036aa:	00c3      	lsls	r3, r0, #3
  4036ac:	e612      	b.n	4032d4 <_malloc_r+0x44>
  4036ae:	099a      	lsrs	r2, r3, #6
  4036b0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4036b4:	00c9      	lsls	r1, r1, #3
  4036b6:	3238      	adds	r2, #56	; 0x38
  4036b8:	e7a4      	b.n	403604 <_malloc_r+0x374>
  4036ba:	42bc      	cmp	r4, r7
  4036bc:	d054      	beq.n	403768 <_malloc_r+0x4d8>
  4036be:	68bc      	ldr	r4, [r7, #8]
  4036c0:	6862      	ldr	r2, [r4, #4]
  4036c2:	f022 0203 	bic.w	r2, r2, #3
  4036c6:	e75d      	b.n	403584 <_malloc_r+0x2f4>
  4036c8:	f859 3908 	ldr.w	r3, [r9], #-8
  4036cc:	4599      	cmp	r9, r3
  4036ce:	f040 8086 	bne.w	4037de <_malloc_r+0x54e>
  4036d2:	f010 0f03 	tst.w	r0, #3
  4036d6:	f100 30ff 	add.w	r0, r0, #4294967295
  4036da:	d1f5      	bne.n	4036c8 <_malloc_r+0x438>
  4036dc:	687b      	ldr	r3, [r7, #4]
  4036de:	ea23 0304 	bic.w	r3, r3, r4
  4036e2:	607b      	str	r3, [r7, #4]
  4036e4:	0064      	lsls	r4, r4, #1
  4036e6:	429c      	cmp	r4, r3
  4036e8:	f63f aec7 	bhi.w	40347a <_malloc_r+0x1ea>
  4036ec:	2c00      	cmp	r4, #0
  4036ee:	f43f aec4 	beq.w	40347a <_malloc_r+0x1ea>
  4036f2:	421c      	tst	r4, r3
  4036f4:	4640      	mov	r0, r8
  4036f6:	f47f ae3e 	bne.w	403376 <_malloc_r+0xe6>
  4036fa:	0064      	lsls	r4, r4, #1
  4036fc:	421c      	tst	r4, r3
  4036fe:	f100 0004 	add.w	r0, r0, #4
  403702:	d0fa      	beq.n	4036fa <_malloc_r+0x46a>
  403704:	e637      	b.n	403376 <_malloc_r+0xe6>
  403706:	468c      	mov	ip, r1
  403708:	e78c      	b.n	403624 <_malloc_r+0x394>
  40370a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40370e:	d815      	bhi.n	40373c <_malloc_r+0x4ac>
  403710:	0bf3      	lsrs	r3, r6, #15
  403712:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403716:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40371a:	00c3      	lsls	r3, r0, #3
  40371c:	e5da      	b.n	4032d4 <_malloc_r+0x44>
  40371e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403722:	e6ed      	b.n	403500 <_malloc_r+0x270>
  403724:	687b      	ldr	r3, [r7, #4]
  403726:	1092      	asrs	r2, r2, #2
  403728:	2101      	movs	r1, #1
  40372a:	fa01 f202 	lsl.w	r2, r1, r2
  40372e:	4313      	orrs	r3, r2
  403730:	607b      	str	r3, [r7, #4]
  403732:	4662      	mov	r2, ip
  403734:	e779      	b.n	40362a <_malloc_r+0x39a>
  403736:	2301      	movs	r3, #1
  403738:	6053      	str	r3, [r2, #4]
  40373a:	e729      	b.n	403590 <_malloc_r+0x300>
  40373c:	f240 5254 	movw	r2, #1364	; 0x554
  403740:	4293      	cmp	r3, r2
  403742:	d822      	bhi.n	40378a <_malloc_r+0x4fa>
  403744:	0cb3      	lsrs	r3, r6, #18
  403746:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40374a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40374e:	00c3      	lsls	r3, r0, #3
  403750:	e5c0      	b.n	4032d4 <_malloc_r+0x44>
  403752:	f103 0b10 	add.w	fp, r3, #16
  403756:	e6ae      	b.n	4034b6 <_malloc_r+0x226>
  403758:	2a54      	cmp	r2, #84	; 0x54
  40375a:	d829      	bhi.n	4037b0 <_malloc_r+0x520>
  40375c:	0b1a      	lsrs	r2, r3, #12
  40375e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403762:	00c9      	lsls	r1, r1, #3
  403764:	326e      	adds	r2, #110	; 0x6e
  403766:	e74d      	b.n	403604 <_malloc_r+0x374>
  403768:	4b20      	ldr	r3, [pc, #128]	; (4037ec <_malloc_r+0x55c>)
  40376a:	6819      	ldr	r1, [r3, #0]
  40376c:	4459      	add	r1, fp
  40376e:	6019      	str	r1, [r3, #0]
  403770:	e6b2      	b.n	4034d8 <_malloc_r+0x248>
  403772:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403776:	2800      	cmp	r0, #0
  403778:	f47f aeae 	bne.w	4034d8 <_malloc_r+0x248>
  40377c:	eb08 030b 	add.w	r3, r8, fp
  403780:	68ba      	ldr	r2, [r7, #8]
  403782:	f043 0301 	orr.w	r3, r3, #1
  403786:	6053      	str	r3, [r2, #4]
  403788:	e6ee      	b.n	403568 <_malloc_r+0x2d8>
  40378a:	207f      	movs	r0, #127	; 0x7f
  40378c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403790:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403794:	e59e      	b.n	4032d4 <_malloc_r+0x44>
  403796:	f104 0108 	add.w	r1, r4, #8
  40379a:	4628      	mov	r0, r5
  40379c:	9300      	str	r3, [sp, #0]
  40379e:	f7ff fa59 	bl	402c54 <_free_r>
  4037a2:	9b00      	ldr	r3, [sp, #0]
  4037a4:	6819      	ldr	r1, [r3, #0]
  4037a6:	e6df      	b.n	403568 <_malloc_r+0x2d8>
  4037a8:	2001      	movs	r0, #1
  4037aa:	f04f 0900 	mov.w	r9, #0
  4037ae:	e6bc      	b.n	40352a <_malloc_r+0x29a>
  4037b0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4037b4:	d805      	bhi.n	4037c2 <_malloc_r+0x532>
  4037b6:	0bda      	lsrs	r2, r3, #15
  4037b8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4037bc:	00c9      	lsls	r1, r1, #3
  4037be:	3277      	adds	r2, #119	; 0x77
  4037c0:	e720      	b.n	403604 <_malloc_r+0x374>
  4037c2:	f240 5154 	movw	r1, #1364	; 0x554
  4037c6:	428a      	cmp	r2, r1
  4037c8:	d805      	bhi.n	4037d6 <_malloc_r+0x546>
  4037ca:	0c9a      	lsrs	r2, r3, #18
  4037cc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4037d0:	00c9      	lsls	r1, r1, #3
  4037d2:	327c      	adds	r2, #124	; 0x7c
  4037d4:	e716      	b.n	403604 <_malloc_r+0x374>
  4037d6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4037da:	227e      	movs	r2, #126	; 0x7e
  4037dc:	e712      	b.n	403604 <_malloc_r+0x374>
  4037de:	687b      	ldr	r3, [r7, #4]
  4037e0:	e780      	b.n	4036e4 <_malloc_r+0x454>
  4037e2:	08f0      	lsrs	r0, r6, #3
  4037e4:	f106 0308 	add.w	r3, r6, #8
  4037e8:	e600      	b.n	4033ec <_malloc_r+0x15c>
  4037ea:	bf00      	nop
  4037ec:	20400a5c 	.word	0x20400a5c

004037f0 <__ascii_mbtowc>:
  4037f0:	b082      	sub	sp, #8
  4037f2:	b149      	cbz	r1, 403808 <__ascii_mbtowc+0x18>
  4037f4:	b15a      	cbz	r2, 40380e <__ascii_mbtowc+0x1e>
  4037f6:	b16b      	cbz	r3, 403814 <__ascii_mbtowc+0x24>
  4037f8:	7813      	ldrb	r3, [r2, #0]
  4037fa:	600b      	str	r3, [r1, #0]
  4037fc:	7812      	ldrb	r2, [r2, #0]
  4037fe:	1c10      	adds	r0, r2, #0
  403800:	bf18      	it	ne
  403802:	2001      	movne	r0, #1
  403804:	b002      	add	sp, #8
  403806:	4770      	bx	lr
  403808:	a901      	add	r1, sp, #4
  40380a:	2a00      	cmp	r2, #0
  40380c:	d1f3      	bne.n	4037f6 <__ascii_mbtowc+0x6>
  40380e:	4610      	mov	r0, r2
  403810:	b002      	add	sp, #8
  403812:	4770      	bx	lr
  403814:	f06f 0001 	mvn.w	r0, #1
  403818:	e7f4      	b.n	403804 <__ascii_mbtowc+0x14>
  40381a:	bf00      	nop
  40381c:	0000      	movs	r0, r0
	...

00403820 <memchr>:
  403820:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403824:	2a10      	cmp	r2, #16
  403826:	db2b      	blt.n	403880 <memchr+0x60>
  403828:	f010 0f07 	tst.w	r0, #7
  40382c:	d008      	beq.n	403840 <memchr+0x20>
  40382e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403832:	3a01      	subs	r2, #1
  403834:	428b      	cmp	r3, r1
  403836:	d02d      	beq.n	403894 <memchr+0x74>
  403838:	f010 0f07 	tst.w	r0, #7
  40383c:	b342      	cbz	r2, 403890 <memchr+0x70>
  40383e:	d1f6      	bne.n	40382e <memchr+0xe>
  403840:	b4f0      	push	{r4, r5, r6, r7}
  403842:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403846:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40384a:	f022 0407 	bic.w	r4, r2, #7
  40384e:	f07f 0700 	mvns.w	r7, #0
  403852:	2300      	movs	r3, #0
  403854:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403858:	3c08      	subs	r4, #8
  40385a:	ea85 0501 	eor.w	r5, r5, r1
  40385e:	ea86 0601 	eor.w	r6, r6, r1
  403862:	fa85 f547 	uadd8	r5, r5, r7
  403866:	faa3 f587 	sel	r5, r3, r7
  40386a:	fa86 f647 	uadd8	r6, r6, r7
  40386e:	faa5 f687 	sel	r6, r5, r7
  403872:	b98e      	cbnz	r6, 403898 <memchr+0x78>
  403874:	d1ee      	bne.n	403854 <memchr+0x34>
  403876:	bcf0      	pop	{r4, r5, r6, r7}
  403878:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40387c:	f002 0207 	and.w	r2, r2, #7
  403880:	b132      	cbz	r2, 403890 <memchr+0x70>
  403882:	f810 3b01 	ldrb.w	r3, [r0], #1
  403886:	3a01      	subs	r2, #1
  403888:	ea83 0301 	eor.w	r3, r3, r1
  40388c:	b113      	cbz	r3, 403894 <memchr+0x74>
  40388e:	d1f8      	bne.n	403882 <memchr+0x62>
  403890:	2000      	movs	r0, #0
  403892:	4770      	bx	lr
  403894:	3801      	subs	r0, #1
  403896:	4770      	bx	lr
  403898:	2d00      	cmp	r5, #0
  40389a:	bf06      	itte	eq
  40389c:	4635      	moveq	r5, r6
  40389e:	3803      	subeq	r0, #3
  4038a0:	3807      	subne	r0, #7
  4038a2:	f015 0f01 	tst.w	r5, #1
  4038a6:	d107      	bne.n	4038b8 <memchr+0x98>
  4038a8:	3001      	adds	r0, #1
  4038aa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4038ae:	bf02      	ittt	eq
  4038b0:	3001      	addeq	r0, #1
  4038b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4038b6:	3001      	addeq	r0, #1
  4038b8:	bcf0      	pop	{r4, r5, r6, r7}
  4038ba:	3801      	subs	r0, #1
  4038bc:	4770      	bx	lr
  4038be:	bf00      	nop

004038c0 <memcpy>:
  4038c0:	4684      	mov	ip, r0
  4038c2:	ea41 0300 	orr.w	r3, r1, r0
  4038c6:	f013 0303 	ands.w	r3, r3, #3
  4038ca:	d16d      	bne.n	4039a8 <memcpy+0xe8>
  4038cc:	3a40      	subs	r2, #64	; 0x40
  4038ce:	d341      	bcc.n	403954 <memcpy+0x94>
  4038d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4038d4:	f840 3b04 	str.w	r3, [r0], #4
  4038d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4038dc:	f840 3b04 	str.w	r3, [r0], #4
  4038e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4038e4:	f840 3b04 	str.w	r3, [r0], #4
  4038e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4038ec:	f840 3b04 	str.w	r3, [r0], #4
  4038f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4038f4:	f840 3b04 	str.w	r3, [r0], #4
  4038f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4038fc:	f840 3b04 	str.w	r3, [r0], #4
  403900:	f851 3b04 	ldr.w	r3, [r1], #4
  403904:	f840 3b04 	str.w	r3, [r0], #4
  403908:	f851 3b04 	ldr.w	r3, [r1], #4
  40390c:	f840 3b04 	str.w	r3, [r0], #4
  403910:	f851 3b04 	ldr.w	r3, [r1], #4
  403914:	f840 3b04 	str.w	r3, [r0], #4
  403918:	f851 3b04 	ldr.w	r3, [r1], #4
  40391c:	f840 3b04 	str.w	r3, [r0], #4
  403920:	f851 3b04 	ldr.w	r3, [r1], #4
  403924:	f840 3b04 	str.w	r3, [r0], #4
  403928:	f851 3b04 	ldr.w	r3, [r1], #4
  40392c:	f840 3b04 	str.w	r3, [r0], #4
  403930:	f851 3b04 	ldr.w	r3, [r1], #4
  403934:	f840 3b04 	str.w	r3, [r0], #4
  403938:	f851 3b04 	ldr.w	r3, [r1], #4
  40393c:	f840 3b04 	str.w	r3, [r0], #4
  403940:	f851 3b04 	ldr.w	r3, [r1], #4
  403944:	f840 3b04 	str.w	r3, [r0], #4
  403948:	f851 3b04 	ldr.w	r3, [r1], #4
  40394c:	f840 3b04 	str.w	r3, [r0], #4
  403950:	3a40      	subs	r2, #64	; 0x40
  403952:	d2bd      	bcs.n	4038d0 <memcpy+0x10>
  403954:	3230      	adds	r2, #48	; 0x30
  403956:	d311      	bcc.n	40397c <memcpy+0xbc>
  403958:	f851 3b04 	ldr.w	r3, [r1], #4
  40395c:	f840 3b04 	str.w	r3, [r0], #4
  403960:	f851 3b04 	ldr.w	r3, [r1], #4
  403964:	f840 3b04 	str.w	r3, [r0], #4
  403968:	f851 3b04 	ldr.w	r3, [r1], #4
  40396c:	f840 3b04 	str.w	r3, [r0], #4
  403970:	f851 3b04 	ldr.w	r3, [r1], #4
  403974:	f840 3b04 	str.w	r3, [r0], #4
  403978:	3a10      	subs	r2, #16
  40397a:	d2ed      	bcs.n	403958 <memcpy+0x98>
  40397c:	320c      	adds	r2, #12
  40397e:	d305      	bcc.n	40398c <memcpy+0xcc>
  403980:	f851 3b04 	ldr.w	r3, [r1], #4
  403984:	f840 3b04 	str.w	r3, [r0], #4
  403988:	3a04      	subs	r2, #4
  40398a:	d2f9      	bcs.n	403980 <memcpy+0xc0>
  40398c:	3204      	adds	r2, #4
  40398e:	d008      	beq.n	4039a2 <memcpy+0xe2>
  403990:	07d2      	lsls	r2, r2, #31
  403992:	bf1c      	itt	ne
  403994:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403998:	f800 3b01 	strbne.w	r3, [r0], #1
  40399c:	d301      	bcc.n	4039a2 <memcpy+0xe2>
  40399e:	880b      	ldrh	r3, [r1, #0]
  4039a0:	8003      	strh	r3, [r0, #0]
  4039a2:	4660      	mov	r0, ip
  4039a4:	4770      	bx	lr
  4039a6:	bf00      	nop
  4039a8:	2a08      	cmp	r2, #8
  4039aa:	d313      	bcc.n	4039d4 <memcpy+0x114>
  4039ac:	078b      	lsls	r3, r1, #30
  4039ae:	d08d      	beq.n	4038cc <memcpy+0xc>
  4039b0:	f010 0303 	ands.w	r3, r0, #3
  4039b4:	d08a      	beq.n	4038cc <memcpy+0xc>
  4039b6:	f1c3 0304 	rsb	r3, r3, #4
  4039ba:	1ad2      	subs	r2, r2, r3
  4039bc:	07db      	lsls	r3, r3, #31
  4039be:	bf1c      	itt	ne
  4039c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4039c4:	f800 3b01 	strbne.w	r3, [r0], #1
  4039c8:	d380      	bcc.n	4038cc <memcpy+0xc>
  4039ca:	f831 3b02 	ldrh.w	r3, [r1], #2
  4039ce:	f820 3b02 	strh.w	r3, [r0], #2
  4039d2:	e77b      	b.n	4038cc <memcpy+0xc>
  4039d4:	3a04      	subs	r2, #4
  4039d6:	d3d9      	bcc.n	40398c <memcpy+0xcc>
  4039d8:	3a01      	subs	r2, #1
  4039da:	f811 3b01 	ldrb.w	r3, [r1], #1
  4039de:	f800 3b01 	strb.w	r3, [r0], #1
  4039e2:	d2f9      	bcs.n	4039d8 <memcpy+0x118>
  4039e4:	780b      	ldrb	r3, [r1, #0]
  4039e6:	7003      	strb	r3, [r0, #0]
  4039e8:	784b      	ldrb	r3, [r1, #1]
  4039ea:	7043      	strb	r3, [r0, #1]
  4039ec:	788b      	ldrb	r3, [r1, #2]
  4039ee:	7083      	strb	r3, [r0, #2]
  4039f0:	4660      	mov	r0, ip
  4039f2:	4770      	bx	lr

004039f4 <memmove>:
  4039f4:	4288      	cmp	r0, r1
  4039f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4039f8:	d90d      	bls.n	403a16 <memmove+0x22>
  4039fa:	188b      	adds	r3, r1, r2
  4039fc:	4298      	cmp	r0, r3
  4039fe:	d20a      	bcs.n	403a16 <memmove+0x22>
  403a00:	1884      	adds	r4, r0, r2
  403a02:	2a00      	cmp	r2, #0
  403a04:	d051      	beq.n	403aaa <memmove+0xb6>
  403a06:	4622      	mov	r2, r4
  403a08:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403a0c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403a10:	4299      	cmp	r1, r3
  403a12:	d1f9      	bne.n	403a08 <memmove+0x14>
  403a14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403a16:	2a0f      	cmp	r2, #15
  403a18:	d948      	bls.n	403aac <memmove+0xb8>
  403a1a:	ea41 0300 	orr.w	r3, r1, r0
  403a1e:	079b      	lsls	r3, r3, #30
  403a20:	d146      	bne.n	403ab0 <memmove+0xbc>
  403a22:	f100 0410 	add.w	r4, r0, #16
  403a26:	f101 0310 	add.w	r3, r1, #16
  403a2a:	4615      	mov	r5, r2
  403a2c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403a30:	f844 6c10 	str.w	r6, [r4, #-16]
  403a34:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403a38:	f844 6c0c 	str.w	r6, [r4, #-12]
  403a3c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403a40:	f844 6c08 	str.w	r6, [r4, #-8]
  403a44:	3d10      	subs	r5, #16
  403a46:	f853 6c04 	ldr.w	r6, [r3, #-4]
  403a4a:	f844 6c04 	str.w	r6, [r4, #-4]
  403a4e:	2d0f      	cmp	r5, #15
  403a50:	f103 0310 	add.w	r3, r3, #16
  403a54:	f104 0410 	add.w	r4, r4, #16
  403a58:	d8e8      	bhi.n	403a2c <memmove+0x38>
  403a5a:	f1a2 0310 	sub.w	r3, r2, #16
  403a5e:	f023 030f 	bic.w	r3, r3, #15
  403a62:	f002 0e0f 	and.w	lr, r2, #15
  403a66:	3310      	adds	r3, #16
  403a68:	f1be 0f03 	cmp.w	lr, #3
  403a6c:	4419      	add	r1, r3
  403a6e:	4403      	add	r3, r0
  403a70:	d921      	bls.n	403ab6 <memmove+0xc2>
  403a72:	1f1e      	subs	r6, r3, #4
  403a74:	460d      	mov	r5, r1
  403a76:	4674      	mov	r4, lr
  403a78:	3c04      	subs	r4, #4
  403a7a:	f855 7b04 	ldr.w	r7, [r5], #4
  403a7e:	f846 7f04 	str.w	r7, [r6, #4]!
  403a82:	2c03      	cmp	r4, #3
  403a84:	d8f8      	bhi.n	403a78 <memmove+0x84>
  403a86:	f1ae 0404 	sub.w	r4, lr, #4
  403a8a:	f024 0403 	bic.w	r4, r4, #3
  403a8e:	3404      	adds	r4, #4
  403a90:	4421      	add	r1, r4
  403a92:	4423      	add	r3, r4
  403a94:	f002 0203 	and.w	r2, r2, #3
  403a98:	b162      	cbz	r2, 403ab4 <memmove+0xc0>
  403a9a:	3b01      	subs	r3, #1
  403a9c:	440a      	add	r2, r1
  403a9e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403aa2:	f803 4f01 	strb.w	r4, [r3, #1]!
  403aa6:	428a      	cmp	r2, r1
  403aa8:	d1f9      	bne.n	403a9e <memmove+0xaa>
  403aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403aac:	4603      	mov	r3, r0
  403aae:	e7f3      	b.n	403a98 <memmove+0xa4>
  403ab0:	4603      	mov	r3, r0
  403ab2:	e7f2      	b.n	403a9a <memmove+0xa6>
  403ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403ab6:	4672      	mov	r2, lr
  403ab8:	e7ee      	b.n	403a98 <memmove+0xa4>
  403aba:	bf00      	nop

00403abc <__malloc_lock>:
  403abc:	4801      	ldr	r0, [pc, #4]	; (403ac4 <__malloc_lock+0x8>)
  403abe:	f7ff bb63 	b.w	403188 <__retarget_lock_acquire_recursive>
  403ac2:	bf00      	nop
  403ac4:	20400b34 	.word	0x20400b34

00403ac8 <__malloc_unlock>:
  403ac8:	4801      	ldr	r0, [pc, #4]	; (403ad0 <__malloc_unlock+0x8>)
  403aca:	f7ff bb5f 	b.w	40318c <__retarget_lock_release_recursive>
  403ace:	bf00      	nop
  403ad0:	20400b34 	.word	0x20400b34

00403ad4 <_realloc_r>:
  403ad4:	2900      	cmp	r1, #0
  403ad6:	f000 8095 	beq.w	403c04 <_realloc_r+0x130>
  403ada:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ade:	460d      	mov	r5, r1
  403ae0:	4616      	mov	r6, r2
  403ae2:	b083      	sub	sp, #12
  403ae4:	4680      	mov	r8, r0
  403ae6:	f106 070b 	add.w	r7, r6, #11
  403aea:	f7ff ffe7 	bl	403abc <__malloc_lock>
  403aee:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403af2:	2f16      	cmp	r7, #22
  403af4:	f02e 0403 	bic.w	r4, lr, #3
  403af8:	f1a5 0908 	sub.w	r9, r5, #8
  403afc:	d83c      	bhi.n	403b78 <_realloc_r+0xa4>
  403afe:	2210      	movs	r2, #16
  403b00:	4617      	mov	r7, r2
  403b02:	42be      	cmp	r6, r7
  403b04:	d83d      	bhi.n	403b82 <_realloc_r+0xae>
  403b06:	4294      	cmp	r4, r2
  403b08:	da43      	bge.n	403b92 <_realloc_r+0xbe>
  403b0a:	4bc4      	ldr	r3, [pc, #784]	; (403e1c <_realloc_r+0x348>)
  403b0c:	6899      	ldr	r1, [r3, #8]
  403b0e:	eb09 0004 	add.w	r0, r9, r4
  403b12:	4288      	cmp	r0, r1
  403b14:	f000 80b4 	beq.w	403c80 <_realloc_r+0x1ac>
  403b18:	6843      	ldr	r3, [r0, #4]
  403b1a:	f023 0101 	bic.w	r1, r3, #1
  403b1e:	4401      	add	r1, r0
  403b20:	6849      	ldr	r1, [r1, #4]
  403b22:	07c9      	lsls	r1, r1, #31
  403b24:	d54c      	bpl.n	403bc0 <_realloc_r+0xec>
  403b26:	f01e 0f01 	tst.w	lr, #1
  403b2a:	f000 809b 	beq.w	403c64 <_realloc_r+0x190>
  403b2e:	4631      	mov	r1, r6
  403b30:	4640      	mov	r0, r8
  403b32:	f7ff fbad 	bl	403290 <_malloc_r>
  403b36:	4606      	mov	r6, r0
  403b38:	2800      	cmp	r0, #0
  403b3a:	d03a      	beq.n	403bb2 <_realloc_r+0xde>
  403b3c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403b40:	f023 0301 	bic.w	r3, r3, #1
  403b44:	444b      	add	r3, r9
  403b46:	f1a0 0208 	sub.w	r2, r0, #8
  403b4a:	429a      	cmp	r2, r3
  403b4c:	f000 8121 	beq.w	403d92 <_realloc_r+0x2be>
  403b50:	1f22      	subs	r2, r4, #4
  403b52:	2a24      	cmp	r2, #36	; 0x24
  403b54:	f200 8107 	bhi.w	403d66 <_realloc_r+0x292>
  403b58:	2a13      	cmp	r2, #19
  403b5a:	f200 80db 	bhi.w	403d14 <_realloc_r+0x240>
  403b5e:	4603      	mov	r3, r0
  403b60:	462a      	mov	r2, r5
  403b62:	6811      	ldr	r1, [r2, #0]
  403b64:	6019      	str	r1, [r3, #0]
  403b66:	6851      	ldr	r1, [r2, #4]
  403b68:	6059      	str	r1, [r3, #4]
  403b6a:	6892      	ldr	r2, [r2, #8]
  403b6c:	609a      	str	r2, [r3, #8]
  403b6e:	4629      	mov	r1, r5
  403b70:	4640      	mov	r0, r8
  403b72:	f7ff f86f 	bl	402c54 <_free_r>
  403b76:	e01c      	b.n	403bb2 <_realloc_r+0xde>
  403b78:	f027 0707 	bic.w	r7, r7, #7
  403b7c:	2f00      	cmp	r7, #0
  403b7e:	463a      	mov	r2, r7
  403b80:	dabf      	bge.n	403b02 <_realloc_r+0x2e>
  403b82:	2600      	movs	r6, #0
  403b84:	230c      	movs	r3, #12
  403b86:	4630      	mov	r0, r6
  403b88:	f8c8 3000 	str.w	r3, [r8]
  403b8c:	b003      	add	sp, #12
  403b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b92:	462e      	mov	r6, r5
  403b94:	1be3      	subs	r3, r4, r7
  403b96:	2b0f      	cmp	r3, #15
  403b98:	d81e      	bhi.n	403bd8 <_realloc_r+0x104>
  403b9a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  403b9e:	f003 0301 	and.w	r3, r3, #1
  403ba2:	4323      	orrs	r3, r4
  403ba4:	444c      	add	r4, r9
  403ba6:	f8c9 3004 	str.w	r3, [r9, #4]
  403baa:	6863      	ldr	r3, [r4, #4]
  403bac:	f043 0301 	orr.w	r3, r3, #1
  403bb0:	6063      	str	r3, [r4, #4]
  403bb2:	4640      	mov	r0, r8
  403bb4:	f7ff ff88 	bl	403ac8 <__malloc_unlock>
  403bb8:	4630      	mov	r0, r6
  403bba:	b003      	add	sp, #12
  403bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bc0:	f023 0303 	bic.w	r3, r3, #3
  403bc4:	18e1      	adds	r1, r4, r3
  403bc6:	4291      	cmp	r1, r2
  403bc8:	db1f      	blt.n	403c0a <_realloc_r+0x136>
  403bca:	68c3      	ldr	r3, [r0, #12]
  403bcc:	6882      	ldr	r2, [r0, #8]
  403bce:	462e      	mov	r6, r5
  403bd0:	60d3      	str	r3, [r2, #12]
  403bd2:	460c      	mov	r4, r1
  403bd4:	609a      	str	r2, [r3, #8]
  403bd6:	e7dd      	b.n	403b94 <_realloc_r+0xc0>
  403bd8:	f8d9 2004 	ldr.w	r2, [r9, #4]
  403bdc:	eb09 0107 	add.w	r1, r9, r7
  403be0:	f002 0201 	and.w	r2, r2, #1
  403be4:	444c      	add	r4, r9
  403be6:	f043 0301 	orr.w	r3, r3, #1
  403bea:	4317      	orrs	r7, r2
  403bec:	f8c9 7004 	str.w	r7, [r9, #4]
  403bf0:	604b      	str	r3, [r1, #4]
  403bf2:	6863      	ldr	r3, [r4, #4]
  403bf4:	f043 0301 	orr.w	r3, r3, #1
  403bf8:	3108      	adds	r1, #8
  403bfa:	6063      	str	r3, [r4, #4]
  403bfc:	4640      	mov	r0, r8
  403bfe:	f7ff f829 	bl	402c54 <_free_r>
  403c02:	e7d6      	b.n	403bb2 <_realloc_r+0xde>
  403c04:	4611      	mov	r1, r2
  403c06:	f7ff bb43 	b.w	403290 <_malloc_r>
  403c0a:	f01e 0f01 	tst.w	lr, #1
  403c0e:	d18e      	bne.n	403b2e <_realloc_r+0x5a>
  403c10:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403c14:	eba9 0a01 	sub.w	sl, r9, r1
  403c18:	f8da 1004 	ldr.w	r1, [sl, #4]
  403c1c:	f021 0103 	bic.w	r1, r1, #3
  403c20:	440b      	add	r3, r1
  403c22:	4423      	add	r3, r4
  403c24:	4293      	cmp	r3, r2
  403c26:	db25      	blt.n	403c74 <_realloc_r+0x1a0>
  403c28:	68c2      	ldr	r2, [r0, #12]
  403c2a:	6881      	ldr	r1, [r0, #8]
  403c2c:	4656      	mov	r6, sl
  403c2e:	60ca      	str	r2, [r1, #12]
  403c30:	6091      	str	r1, [r2, #8]
  403c32:	f8da 100c 	ldr.w	r1, [sl, #12]
  403c36:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403c3a:	1f22      	subs	r2, r4, #4
  403c3c:	2a24      	cmp	r2, #36	; 0x24
  403c3e:	60c1      	str	r1, [r0, #12]
  403c40:	6088      	str	r0, [r1, #8]
  403c42:	f200 8094 	bhi.w	403d6e <_realloc_r+0x29a>
  403c46:	2a13      	cmp	r2, #19
  403c48:	d96f      	bls.n	403d2a <_realloc_r+0x256>
  403c4a:	6829      	ldr	r1, [r5, #0]
  403c4c:	f8ca 1008 	str.w	r1, [sl, #8]
  403c50:	6869      	ldr	r1, [r5, #4]
  403c52:	f8ca 100c 	str.w	r1, [sl, #12]
  403c56:	2a1b      	cmp	r2, #27
  403c58:	f200 80a2 	bhi.w	403da0 <_realloc_r+0x2cc>
  403c5c:	3508      	adds	r5, #8
  403c5e:	f10a 0210 	add.w	r2, sl, #16
  403c62:	e063      	b.n	403d2c <_realloc_r+0x258>
  403c64:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403c68:	eba9 0a03 	sub.w	sl, r9, r3
  403c6c:	f8da 1004 	ldr.w	r1, [sl, #4]
  403c70:	f021 0103 	bic.w	r1, r1, #3
  403c74:	1863      	adds	r3, r4, r1
  403c76:	4293      	cmp	r3, r2
  403c78:	f6ff af59 	blt.w	403b2e <_realloc_r+0x5a>
  403c7c:	4656      	mov	r6, sl
  403c7e:	e7d8      	b.n	403c32 <_realloc_r+0x15e>
  403c80:	6841      	ldr	r1, [r0, #4]
  403c82:	f021 0b03 	bic.w	fp, r1, #3
  403c86:	44a3      	add	fp, r4
  403c88:	f107 0010 	add.w	r0, r7, #16
  403c8c:	4583      	cmp	fp, r0
  403c8e:	da56      	bge.n	403d3e <_realloc_r+0x26a>
  403c90:	f01e 0f01 	tst.w	lr, #1
  403c94:	f47f af4b 	bne.w	403b2e <_realloc_r+0x5a>
  403c98:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403c9c:	eba9 0a01 	sub.w	sl, r9, r1
  403ca0:	f8da 1004 	ldr.w	r1, [sl, #4]
  403ca4:	f021 0103 	bic.w	r1, r1, #3
  403ca8:	448b      	add	fp, r1
  403caa:	4558      	cmp	r0, fp
  403cac:	dce2      	bgt.n	403c74 <_realloc_r+0x1a0>
  403cae:	4656      	mov	r6, sl
  403cb0:	f8da 100c 	ldr.w	r1, [sl, #12]
  403cb4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403cb8:	1f22      	subs	r2, r4, #4
  403cba:	2a24      	cmp	r2, #36	; 0x24
  403cbc:	60c1      	str	r1, [r0, #12]
  403cbe:	6088      	str	r0, [r1, #8]
  403cc0:	f200 808f 	bhi.w	403de2 <_realloc_r+0x30e>
  403cc4:	2a13      	cmp	r2, #19
  403cc6:	f240 808a 	bls.w	403dde <_realloc_r+0x30a>
  403cca:	6829      	ldr	r1, [r5, #0]
  403ccc:	f8ca 1008 	str.w	r1, [sl, #8]
  403cd0:	6869      	ldr	r1, [r5, #4]
  403cd2:	f8ca 100c 	str.w	r1, [sl, #12]
  403cd6:	2a1b      	cmp	r2, #27
  403cd8:	f200 808a 	bhi.w	403df0 <_realloc_r+0x31c>
  403cdc:	3508      	adds	r5, #8
  403cde:	f10a 0210 	add.w	r2, sl, #16
  403ce2:	6829      	ldr	r1, [r5, #0]
  403ce4:	6011      	str	r1, [r2, #0]
  403ce6:	6869      	ldr	r1, [r5, #4]
  403ce8:	6051      	str	r1, [r2, #4]
  403cea:	68a9      	ldr	r1, [r5, #8]
  403cec:	6091      	str	r1, [r2, #8]
  403cee:	eb0a 0107 	add.w	r1, sl, r7
  403cf2:	ebab 0207 	sub.w	r2, fp, r7
  403cf6:	f042 0201 	orr.w	r2, r2, #1
  403cfa:	6099      	str	r1, [r3, #8]
  403cfc:	604a      	str	r2, [r1, #4]
  403cfe:	f8da 3004 	ldr.w	r3, [sl, #4]
  403d02:	f003 0301 	and.w	r3, r3, #1
  403d06:	431f      	orrs	r7, r3
  403d08:	4640      	mov	r0, r8
  403d0a:	f8ca 7004 	str.w	r7, [sl, #4]
  403d0e:	f7ff fedb 	bl	403ac8 <__malloc_unlock>
  403d12:	e751      	b.n	403bb8 <_realloc_r+0xe4>
  403d14:	682b      	ldr	r3, [r5, #0]
  403d16:	6003      	str	r3, [r0, #0]
  403d18:	686b      	ldr	r3, [r5, #4]
  403d1a:	6043      	str	r3, [r0, #4]
  403d1c:	2a1b      	cmp	r2, #27
  403d1e:	d82d      	bhi.n	403d7c <_realloc_r+0x2a8>
  403d20:	f100 0308 	add.w	r3, r0, #8
  403d24:	f105 0208 	add.w	r2, r5, #8
  403d28:	e71b      	b.n	403b62 <_realloc_r+0x8e>
  403d2a:	4632      	mov	r2, r6
  403d2c:	6829      	ldr	r1, [r5, #0]
  403d2e:	6011      	str	r1, [r2, #0]
  403d30:	6869      	ldr	r1, [r5, #4]
  403d32:	6051      	str	r1, [r2, #4]
  403d34:	68a9      	ldr	r1, [r5, #8]
  403d36:	6091      	str	r1, [r2, #8]
  403d38:	461c      	mov	r4, r3
  403d3a:	46d1      	mov	r9, sl
  403d3c:	e72a      	b.n	403b94 <_realloc_r+0xc0>
  403d3e:	eb09 0107 	add.w	r1, r9, r7
  403d42:	ebab 0b07 	sub.w	fp, fp, r7
  403d46:	f04b 0201 	orr.w	r2, fp, #1
  403d4a:	6099      	str	r1, [r3, #8]
  403d4c:	604a      	str	r2, [r1, #4]
  403d4e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403d52:	f003 0301 	and.w	r3, r3, #1
  403d56:	431f      	orrs	r7, r3
  403d58:	4640      	mov	r0, r8
  403d5a:	f845 7c04 	str.w	r7, [r5, #-4]
  403d5e:	f7ff feb3 	bl	403ac8 <__malloc_unlock>
  403d62:	462e      	mov	r6, r5
  403d64:	e728      	b.n	403bb8 <_realloc_r+0xe4>
  403d66:	4629      	mov	r1, r5
  403d68:	f7ff fe44 	bl	4039f4 <memmove>
  403d6c:	e6ff      	b.n	403b6e <_realloc_r+0x9a>
  403d6e:	4629      	mov	r1, r5
  403d70:	4630      	mov	r0, r6
  403d72:	461c      	mov	r4, r3
  403d74:	46d1      	mov	r9, sl
  403d76:	f7ff fe3d 	bl	4039f4 <memmove>
  403d7a:	e70b      	b.n	403b94 <_realloc_r+0xc0>
  403d7c:	68ab      	ldr	r3, [r5, #8]
  403d7e:	6083      	str	r3, [r0, #8]
  403d80:	68eb      	ldr	r3, [r5, #12]
  403d82:	60c3      	str	r3, [r0, #12]
  403d84:	2a24      	cmp	r2, #36	; 0x24
  403d86:	d017      	beq.n	403db8 <_realloc_r+0x2e4>
  403d88:	f100 0310 	add.w	r3, r0, #16
  403d8c:	f105 0210 	add.w	r2, r5, #16
  403d90:	e6e7      	b.n	403b62 <_realloc_r+0x8e>
  403d92:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403d96:	f023 0303 	bic.w	r3, r3, #3
  403d9a:	441c      	add	r4, r3
  403d9c:	462e      	mov	r6, r5
  403d9e:	e6f9      	b.n	403b94 <_realloc_r+0xc0>
  403da0:	68a9      	ldr	r1, [r5, #8]
  403da2:	f8ca 1010 	str.w	r1, [sl, #16]
  403da6:	68e9      	ldr	r1, [r5, #12]
  403da8:	f8ca 1014 	str.w	r1, [sl, #20]
  403dac:	2a24      	cmp	r2, #36	; 0x24
  403dae:	d00c      	beq.n	403dca <_realloc_r+0x2f6>
  403db0:	3510      	adds	r5, #16
  403db2:	f10a 0218 	add.w	r2, sl, #24
  403db6:	e7b9      	b.n	403d2c <_realloc_r+0x258>
  403db8:	692b      	ldr	r3, [r5, #16]
  403dba:	6103      	str	r3, [r0, #16]
  403dbc:	696b      	ldr	r3, [r5, #20]
  403dbe:	6143      	str	r3, [r0, #20]
  403dc0:	f105 0218 	add.w	r2, r5, #24
  403dc4:	f100 0318 	add.w	r3, r0, #24
  403dc8:	e6cb      	b.n	403b62 <_realloc_r+0x8e>
  403dca:	692a      	ldr	r2, [r5, #16]
  403dcc:	f8ca 2018 	str.w	r2, [sl, #24]
  403dd0:	696a      	ldr	r2, [r5, #20]
  403dd2:	f8ca 201c 	str.w	r2, [sl, #28]
  403dd6:	3518      	adds	r5, #24
  403dd8:	f10a 0220 	add.w	r2, sl, #32
  403ddc:	e7a6      	b.n	403d2c <_realloc_r+0x258>
  403dde:	4632      	mov	r2, r6
  403de0:	e77f      	b.n	403ce2 <_realloc_r+0x20e>
  403de2:	4629      	mov	r1, r5
  403de4:	4630      	mov	r0, r6
  403de6:	9301      	str	r3, [sp, #4]
  403de8:	f7ff fe04 	bl	4039f4 <memmove>
  403dec:	9b01      	ldr	r3, [sp, #4]
  403dee:	e77e      	b.n	403cee <_realloc_r+0x21a>
  403df0:	68a9      	ldr	r1, [r5, #8]
  403df2:	f8ca 1010 	str.w	r1, [sl, #16]
  403df6:	68e9      	ldr	r1, [r5, #12]
  403df8:	f8ca 1014 	str.w	r1, [sl, #20]
  403dfc:	2a24      	cmp	r2, #36	; 0x24
  403dfe:	d003      	beq.n	403e08 <_realloc_r+0x334>
  403e00:	3510      	adds	r5, #16
  403e02:	f10a 0218 	add.w	r2, sl, #24
  403e06:	e76c      	b.n	403ce2 <_realloc_r+0x20e>
  403e08:	692a      	ldr	r2, [r5, #16]
  403e0a:	f8ca 2018 	str.w	r2, [sl, #24]
  403e0e:	696a      	ldr	r2, [r5, #20]
  403e10:	f8ca 201c 	str.w	r2, [sl, #28]
  403e14:	3518      	adds	r5, #24
  403e16:	f10a 0220 	add.w	r2, sl, #32
  403e1a:	e762      	b.n	403ce2 <_realloc_r+0x20e>
  403e1c:	204005a8 	.word	0x204005a8

00403e20 <_sbrk_r>:
  403e20:	b538      	push	{r3, r4, r5, lr}
  403e22:	4c07      	ldr	r4, [pc, #28]	; (403e40 <_sbrk_r+0x20>)
  403e24:	2300      	movs	r3, #0
  403e26:	4605      	mov	r5, r0
  403e28:	4608      	mov	r0, r1
  403e2a:	6023      	str	r3, [r4, #0]
  403e2c:	f7fd fb6c 	bl	401508 <_sbrk>
  403e30:	1c43      	adds	r3, r0, #1
  403e32:	d000      	beq.n	403e36 <_sbrk_r+0x16>
  403e34:	bd38      	pop	{r3, r4, r5, pc}
  403e36:	6823      	ldr	r3, [r4, #0]
  403e38:	2b00      	cmp	r3, #0
  403e3a:	d0fb      	beq.n	403e34 <_sbrk_r+0x14>
  403e3c:	602b      	str	r3, [r5, #0]
  403e3e:	bd38      	pop	{r3, r4, r5, pc}
  403e40:	20400b48 	.word	0x20400b48

00403e44 <__sread>:
  403e44:	b510      	push	{r4, lr}
  403e46:	460c      	mov	r4, r1
  403e48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403e4c:	f000 f9f6 	bl	40423c <_read_r>
  403e50:	2800      	cmp	r0, #0
  403e52:	db03      	blt.n	403e5c <__sread+0x18>
  403e54:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403e56:	4403      	add	r3, r0
  403e58:	6523      	str	r3, [r4, #80]	; 0x50
  403e5a:	bd10      	pop	{r4, pc}
  403e5c:	89a3      	ldrh	r3, [r4, #12]
  403e5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403e62:	81a3      	strh	r3, [r4, #12]
  403e64:	bd10      	pop	{r4, pc}
  403e66:	bf00      	nop

00403e68 <__swrite>:
  403e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403e6c:	4616      	mov	r6, r2
  403e6e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403e72:	461f      	mov	r7, r3
  403e74:	05d3      	lsls	r3, r2, #23
  403e76:	460c      	mov	r4, r1
  403e78:	4605      	mov	r5, r0
  403e7a:	d507      	bpl.n	403e8c <__swrite+0x24>
  403e7c:	2200      	movs	r2, #0
  403e7e:	2302      	movs	r3, #2
  403e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403e84:	f000 f9c4 	bl	404210 <_lseek_r>
  403e88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403e8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403e90:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403e94:	81a2      	strh	r2, [r4, #12]
  403e96:	463b      	mov	r3, r7
  403e98:	4632      	mov	r2, r6
  403e9a:	4628      	mov	r0, r5
  403e9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403ea0:	f000 b8a4 	b.w	403fec <_write_r>

00403ea4 <__sseek>:
  403ea4:	b510      	push	{r4, lr}
  403ea6:	460c      	mov	r4, r1
  403ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403eac:	f000 f9b0 	bl	404210 <_lseek_r>
  403eb0:	89a3      	ldrh	r3, [r4, #12]
  403eb2:	1c42      	adds	r2, r0, #1
  403eb4:	bf0e      	itee	eq
  403eb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403eba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403ebe:	6520      	strne	r0, [r4, #80]	; 0x50
  403ec0:	81a3      	strh	r3, [r4, #12]
  403ec2:	bd10      	pop	{r4, pc}

00403ec4 <__sclose>:
  403ec4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403ec8:	f000 b908 	b.w	4040dc <_close_r>

00403ecc <__swbuf_r>:
  403ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403ece:	460d      	mov	r5, r1
  403ed0:	4614      	mov	r4, r2
  403ed2:	4606      	mov	r6, r0
  403ed4:	b110      	cbz	r0, 403edc <__swbuf_r+0x10>
  403ed6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ed8:	2b00      	cmp	r3, #0
  403eda:	d04b      	beq.n	403f74 <__swbuf_r+0xa8>
  403edc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403ee0:	69a3      	ldr	r3, [r4, #24]
  403ee2:	60a3      	str	r3, [r4, #8]
  403ee4:	b291      	uxth	r1, r2
  403ee6:	0708      	lsls	r0, r1, #28
  403ee8:	d539      	bpl.n	403f5e <__swbuf_r+0x92>
  403eea:	6923      	ldr	r3, [r4, #16]
  403eec:	2b00      	cmp	r3, #0
  403eee:	d036      	beq.n	403f5e <__swbuf_r+0x92>
  403ef0:	b2ed      	uxtb	r5, r5
  403ef2:	0489      	lsls	r1, r1, #18
  403ef4:	462f      	mov	r7, r5
  403ef6:	d515      	bpl.n	403f24 <__swbuf_r+0x58>
  403ef8:	6822      	ldr	r2, [r4, #0]
  403efa:	6961      	ldr	r1, [r4, #20]
  403efc:	1ad3      	subs	r3, r2, r3
  403efe:	428b      	cmp	r3, r1
  403f00:	da1c      	bge.n	403f3c <__swbuf_r+0x70>
  403f02:	3301      	adds	r3, #1
  403f04:	68a1      	ldr	r1, [r4, #8]
  403f06:	1c50      	adds	r0, r2, #1
  403f08:	3901      	subs	r1, #1
  403f0a:	60a1      	str	r1, [r4, #8]
  403f0c:	6020      	str	r0, [r4, #0]
  403f0e:	7015      	strb	r5, [r2, #0]
  403f10:	6962      	ldr	r2, [r4, #20]
  403f12:	429a      	cmp	r2, r3
  403f14:	d01a      	beq.n	403f4c <__swbuf_r+0x80>
  403f16:	89a3      	ldrh	r3, [r4, #12]
  403f18:	07db      	lsls	r3, r3, #31
  403f1a:	d501      	bpl.n	403f20 <__swbuf_r+0x54>
  403f1c:	2d0a      	cmp	r5, #10
  403f1e:	d015      	beq.n	403f4c <__swbuf_r+0x80>
  403f20:	4638      	mov	r0, r7
  403f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403f24:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403f26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403f2a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403f2e:	81a2      	strh	r2, [r4, #12]
  403f30:	6822      	ldr	r2, [r4, #0]
  403f32:	6661      	str	r1, [r4, #100]	; 0x64
  403f34:	6961      	ldr	r1, [r4, #20]
  403f36:	1ad3      	subs	r3, r2, r3
  403f38:	428b      	cmp	r3, r1
  403f3a:	dbe2      	blt.n	403f02 <__swbuf_r+0x36>
  403f3c:	4621      	mov	r1, r4
  403f3e:	4630      	mov	r0, r6
  403f40:	f7fe fd0a 	bl	402958 <_fflush_r>
  403f44:	b940      	cbnz	r0, 403f58 <__swbuf_r+0x8c>
  403f46:	6822      	ldr	r2, [r4, #0]
  403f48:	2301      	movs	r3, #1
  403f4a:	e7db      	b.n	403f04 <__swbuf_r+0x38>
  403f4c:	4621      	mov	r1, r4
  403f4e:	4630      	mov	r0, r6
  403f50:	f7fe fd02 	bl	402958 <_fflush_r>
  403f54:	2800      	cmp	r0, #0
  403f56:	d0e3      	beq.n	403f20 <__swbuf_r+0x54>
  403f58:	f04f 37ff 	mov.w	r7, #4294967295
  403f5c:	e7e0      	b.n	403f20 <__swbuf_r+0x54>
  403f5e:	4621      	mov	r1, r4
  403f60:	4630      	mov	r0, r6
  403f62:	f7fe fbe5 	bl	402730 <__swsetup_r>
  403f66:	2800      	cmp	r0, #0
  403f68:	d1f6      	bne.n	403f58 <__swbuf_r+0x8c>
  403f6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403f6e:	6923      	ldr	r3, [r4, #16]
  403f70:	b291      	uxth	r1, r2
  403f72:	e7bd      	b.n	403ef0 <__swbuf_r+0x24>
  403f74:	f7fe fd48 	bl	402a08 <__sinit>
  403f78:	e7b0      	b.n	403edc <__swbuf_r+0x10>
  403f7a:	bf00      	nop

00403f7c <_wcrtomb_r>:
  403f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403f7e:	4606      	mov	r6, r0
  403f80:	b085      	sub	sp, #20
  403f82:	461f      	mov	r7, r3
  403f84:	b189      	cbz	r1, 403faa <_wcrtomb_r+0x2e>
  403f86:	4c10      	ldr	r4, [pc, #64]	; (403fc8 <_wcrtomb_r+0x4c>)
  403f88:	4d10      	ldr	r5, [pc, #64]	; (403fcc <_wcrtomb_r+0x50>)
  403f8a:	6824      	ldr	r4, [r4, #0]
  403f8c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403f8e:	2c00      	cmp	r4, #0
  403f90:	bf08      	it	eq
  403f92:	462c      	moveq	r4, r5
  403f94:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403f98:	47a0      	blx	r4
  403f9a:	1c43      	adds	r3, r0, #1
  403f9c:	d103      	bne.n	403fa6 <_wcrtomb_r+0x2a>
  403f9e:	2200      	movs	r2, #0
  403fa0:	238a      	movs	r3, #138	; 0x8a
  403fa2:	603a      	str	r2, [r7, #0]
  403fa4:	6033      	str	r3, [r6, #0]
  403fa6:	b005      	add	sp, #20
  403fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403faa:	460c      	mov	r4, r1
  403fac:	4906      	ldr	r1, [pc, #24]	; (403fc8 <_wcrtomb_r+0x4c>)
  403fae:	4a07      	ldr	r2, [pc, #28]	; (403fcc <_wcrtomb_r+0x50>)
  403fb0:	6809      	ldr	r1, [r1, #0]
  403fb2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403fb4:	2900      	cmp	r1, #0
  403fb6:	bf08      	it	eq
  403fb8:	4611      	moveq	r1, r2
  403fba:	4622      	mov	r2, r4
  403fbc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403fc0:	a901      	add	r1, sp, #4
  403fc2:	47a0      	blx	r4
  403fc4:	e7e9      	b.n	403f9a <_wcrtomb_r+0x1e>
  403fc6:	bf00      	nop
  403fc8:	20400008 	.word	0x20400008
  403fcc:	2040043c 	.word	0x2040043c

00403fd0 <__ascii_wctomb>:
  403fd0:	b121      	cbz	r1, 403fdc <__ascii_wctomb+0xc>
  403fd2:	2aff      	cmp	r2, #255	; 0xff
  403fd4:	d804      	bhi.n	403fe0 <__ascii_wctomb+0x10>
  403fd6:	700a      	strb	r2, [r1, #0]
  403fd8:	2001      	movs	r0, #1
  403fda:	4770      	bx	lr
  403fdc:	4608      	mov	r0, r1
  403fde:	4770      	bx	lr
  403fe0:	238a      	movs	r3, #138	; 0x8a
  403fe2:	6003      	str	r3, [r0, #0]
  403fe4:	f04f 30ff 	mov.w	r0, #4294967295
  403fe8:	4770      	bx	lr
  403fea:	bf00      	nop

00403fec <_write_r>:
  403fec:	b570      	push	{r4, r5, r6, lr}
  403fee:	460d      	mov	r5, r1
  403ff0:	4c08      	ldr	r4, [pc, #32]	; (404014 <_write_r+0x28>)
  403ff2:	4611      	mov	r1, r2
  403ff4:	4606      	mov	r6, r0
  403ff6:	461a      	mov	r2, r3
  403ff8:	4628      	mov	r0, r5
  403ffa:	2300      	movs	r3, #0
  403ffc:	6023      	str	r3, [r4, #0]
  403ffe:	f7fc fbc9 	bl	400794 <_write>
  404002:	1c43      	adds	r3, r0, #1
  404004:	d000      	beq.n	404008 <_write_r+0x1c>
  404006:	bd70      	pop	{r4, r5, r6, pc}
  404008:	6823      	ldr	r3, [r4, #0]
  40400a:	2b00      	cmp	r3, #0
  40400c:	d0fb      	beq.n	404006 <_write_r+0x1a>
  40400e:	6033      	str	r3, [r6, #0]
  404010:	bd70      	pop	{r4, r5, r6, pc}
  404012:	bf00      	nop
  404014:	20400b48 	.word	0x20400b48

00404018 <__register_exitproc>:
  404018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40401c:	4d2c      	ldr	r5, [pc, #176]	; (4040d0 <__register_exitproc+0xb8>)
  40401e:	4606      	mov	r6, r0
  404020:	6828      	ldr	r0, [r5, #0]
  404022:	4698      	mov	r8, r3
  404024:	460f      	mov	r7, r1
  404026:	4691      	mov	r9, r2
  404028:	f7ff f8ae 	bl	403188 <__retarget_lock_acquire_recursive>
  40402c:	4b29      	ldr	r3, [pc, #164]	; (4040d4 <__register_exitproc+0xbc>)
  40402e:	681c      	ldr	r4, [r3, #0]
  404030:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  404034:	2b00      	cmp	r3, #0
  404036:	d03e      	beq.n	4040b6 <__register_exitproc+0x9e>
  404038:	685a      	ldr	r2, [r3, #4]
  40403a:	2a1f      	cmp	r2, #31
  40403c:	dc1c      	bgt.n	404078 <__register_exitproc+0x60>
  40403e:	f102 0e01 	add.w	lr, r2, #1
  404042:	b176      	cbz	r6, 404062 <__register_exitproc+0x4a>
  404044:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  404048:	2401      	movs	r4, #1
  40404a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40404e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  404052:	4094      	lsls	r4, r2
  404054:	4320      	orrs	r0, r4
  404056:	2e02      	cmp	r6, #2
  404058:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40405c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  404060:	d023      	beq.n	4040aa <__register_exitproc+0x92>
  404062:	3202      	adds	r2, #2
  404064:	f8c3 e004 	str.w	lr, [r3, #4]
  404068:	6828      	ldr	r0, [r5, #0]
  40406a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40406e:	f7ff f88d 	bl	40318c <__retarget_lock_release_recursive>
  404072:	2000      	movs	r0, #0
  404074:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404078:	4b17      	ldr	r3, [pc, #92]	; (4040d8 <__register_exitproc+0xc0>)
  40407a:	b30b      	cbz	r3, 4040c0 <__register_exitproc+0xa8>
  40407c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404080:	f7ff f8fe 	bl	403280 <malloc>
  404084:	4603      	mov	r3, r0
  404086:	b1d8      	cbz	r0, 4040c0 <__register_exitproc+0xa8>
  404088:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40408c:	6002      	str	r2, [r0, #0]
  40408e:	2100      	movs	r1, #0
  404090:	6041      	str	r1, [r0, #4]
  404092:	460a      	mov	r2, r1
  404094:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  404098:	f04f 0e01 	mov.w	lr, #1
  40409c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4040a0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4040a4:	2e00      	cmp	r6, #0
  4040a6:	d0dc      	beq.n	404062 <__register_exitproc+0x4a>
  4040a8:	e7cc      	b.n	404044 <__register_exitproc+0x2c>
  4040aa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4040ae:	430c      	orrs	r4, r1
  4040b0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4040b4:	e7d5      	b.n	404062 <__register_exitproc+0x4a>
  4040b6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4040ba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4040be:	e7bb      	b.n	404038 <__register_exitproc+0x20>
  4040c0:	6828      	ldr	r0, [r5, #0]
  4040c2:	f7ff f863 	bl	40318c <__retarget_lock_release_recursive>
  4040c6:	f04f 30ff 	mov.w	r0, #4294967295
  4040ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4040ce:	bf00      	nop
  4040d0:	20400438 	.word	0x20400438
  4040d4:	004045ec 	.word	0x004045ec
  4040d8:	00403281 	.word	0x00403281

004040dc <_close_r>:
  4040dc:	b538      	push	{r3, r4, r5, lr}
  4040de:	4c07      	ldr	r4, [pc, #28]	; (4040fc <_close_r+0x20>)
  4040e0:	2300      	movs	r3, #0
  4040e2:	4605      	mov	r5, r0
  4040e4:	4608      	mov	r0, r1
  4040e6:	6023      	str	r3, [r4, #0]
  4040e8:	f7fd fa2a 	bl	401540 <_close>
  4040ec:	1c43      	adds	r3, r0, #1
  4040ee:	d000      	beq.n	4040f2 <_close_r+0x16>
  4040f0:	bd38      	pop	{r3, r4, r5, pc}
  4040f2:	6823      	ldr	r3, [r4, #0]
  4040f4:	2b00      	cmp	r3, #0
  4040f6:	d0fb      	beq.n	4040f0 <_close_r+0x14>
  4040f8:	602b      	str	r3, [r5, #0]
  4040fa:	bd38      	pop	{r3, r4, r5, pc}
  4040fc:	20400b48 	.word	0x20400b48

00404100 <_fclose_r>:
  404100:	b570      	push	{r4, r5, r6, lr}
  404102:	b159      	cbz	r1, 40411c <_fclose_r+0x1c>
  404104:	4605      	mov	r5, r0
  404106:	460c      	mov	r4, r1
  404108:	b110      	cbz	r0, 404110 <_fclose_r+0x10>
  40410a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40410c:	2b00      	cmp	r3, #0
  40410e:	d03c      	beq.n	40418a <_fclose_r+0x8a>
  404110:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404112:	07d8      	lsls	r0, r3, #31
  404114:	d505      	bpl.n	404122 <_fclose_r+0x22>
  404116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40411a:	b92b      	cbnz	r3, 404128 <_fclose_r+0x28>
  40411c:	2600      	movs	r6, #0
  40411e:	4630      	mov	r0, r6
  404120:	bd70      	pop	{r4, r5, r6, pc}
  404122:	89a3      	ldrh	r3, [r4, #12]
  404124:	0599      	lsls	r1, r3, #22
  404126:	d53c      	bpl.n	4041a2 <_fclose_r+0xa2>
  404128:	4621      	mov	r1, r4
  40412a:	4628      	mov	r0, r5
  40412c:	f7fe fb74 	bl	402818 <__sflush_r>
  404130:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404132:	4606      	mov	r6, r0
  404134:	b133      	cbz	r3, 404144 <_fclose_r+0x44>
  404136:	69e1      	ldr	r1, [r4, #28]
  404138:	4628      	mov	r0, r5
  40413a:	4798      	blx	r3
  40413c:	2800      	cmp	r0, #0
  40413e:	bfb8      	it	lt
  404140:	f04f 36ff 	movlt.w	r6, #4294967295
  404144:	89a3      	ldrh	r3, [r4, #12]
  404146:	061a      	lsls	r2, r3, #24
  404148:	d422      	bmi.n	404190 <_fclose_r+0x90>
  40414a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40414c:	b141      	cbz	r1, 404160 <_fclose_r+0x60>
  40414e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404152:	4299      	cmp	r1, r3
  404154:	d002      	beq.n	40415c <_fclose_r+0x5c>
  404156:	4628      	mov	r0, r5
  404158:	f7fe fd7c 	bl	402c54 <_free_r>
  40415c:	2300      	movs	r3, #0
  40415e:	6323      	str	r3, [r4, #48]	; 0x30
  404160:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404162:	b121      	cbz	r1, 40416e <_fclose_r+0x6e>
  404164:	4628      	mov	r0, r5
  404166:	f7fe fd75 	bl	402c54 <_free_r>
  40416a:	2300      	movs	r3, #0
  40416c:	6463      	str	r3, [r4, #68]	; 0x44
  40416e:	f7fe fc77 	bl	402a60 <__sfp_lock_acquire>
  404172:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404174:	2200      	movs	r2, #0
  404176:	07db      	lsls	r3, r3, #31
  404178:	81a2      	strh	r2, [r4, #12]
  40417a:	d50e      	bpl.n	40419a <_fclose_r+0x9a>
  40417c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40417e:	f7ff f801 	bl	403184 <__retarget_lock_close_recursive>
  404182:	f7fe fc73 	bl	402a6c <__sfp_lock_release>
  404186:	4630      	mov	r0, r6
  404188:	bd70      	pop	{r4, r5, r6, pc}
  40418a:	f7fe fc3d 	bl	402a08 <__sinit>
  40418e:	e7bf      	b.n	404110 <_fclose_r+0x10>
  404190:	6921      	ldr	r1, [r4, #16]
  404192:	4628      	mov	r0, r5
  404194:	f7fe fd5e 	bl	402c54 <_free_r>
  404198:	e7d7      	b.n	40414a <_fclose_r+0x4a>
  40419a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40419c:	f7fe fff6 	bl	40318c <__retarget_lock_release_recursive>
  4041a0:	e7ec      	b.n	40417c <_fclose_r+0x7c>
  4041a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4041a4:	f7fe fff0 	bl	403188 <__retarget_lock_acquire_recursive>
  4041a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4041ac:	2b00      	cmp	r3, #0
  4041ae:	d1bb      	bne.n	404128 <_fclose_r+0x28>
  4041b0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4041b2:	f016 0601 	ands.w	r6, r6, #1
  4041b6:	d1b1      	bne.n	40411c <_fclose_r+0x1c>
  4041b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4041ba:	f7fe ffe7 	bl	40318c <__retarget_lock_release_recursive>
  4041be:	4630      	mov	r0, r6
  4041c0:	bd70      	pop	{r4, r5, r6, pc}
  4041c2:	bf00      	nop

004041c4 <_fstat_r>:
  4041c4:	b538      	push	{r3, r4, r5, lr}
  4041c6:	460b      	mov	r3, r1
  4041c8:	4c07      	ldr	r4, [pc, #28]	; (4041e8 <_fstat_r+0x24>)
  4041ca:	4605      	mov	r5, r0
  4041cc:	4611      	mov	r1, r2
  4041ce:	4618      	mov	r0, r3
  4041d0:	2300      	movs	r3, #0
  4041d2:	6023      	str	r3, [r4, #0]
  4041d4:	f7fd f9b7 	bl	401546 <_fstat>
  4041d8:	1c43      	adds	r3, r0, #1
  4041da:	d000      	beq.n	4041de <_fstat_r+0x1a>
  4041dc:	bd38      	pop	{r3, r4, r5, pc}
  4041de:	6823      	ldr	r3, [r4, #0]
  4041e0:	2b00      	cmp	r3, #0
  4041e2:	d0fb      	beq.n	4041dc <_fstat_r+0x18>
  4041e4:	602b      	str	r3, [r5, #0]
  4041e6:	bd38      	pop	{r3, r4, r5, pc}
  4041e8:	20400b48 	.word	0x20400b48

004041ec <_isatty_r>:
  4041ec:	b538      	push	{r3, r4, r5, lr}
  4041ee:	4c07      	ldr	r4, [pc, #28]	; (40420c <_isatty_r+0x20>)
  4041f0:	2300      	movs	r3, #0
  4041f2:	4605      	mov	r5, r0
  4041f4:	4608      	mov	r0, r1
  4041f6:	6023      	str	r3, [r4, #0]
  4041f8:	f7fd f9aa 	bl	401550 <_isatty>
  4041fc:	1c43      	adds	r3, r0, #1
  4041fe:	d000      	beq.n	404202 <_isatty_r+0x16>
  404200:	bd38      	pop	{r3, r4, r5, pc}
  404202:	6823      	ldr	r3, [r4, #0]
  404204:	2b00      	cmp	r3, #0
  404206:	d0fb      	beq.n	404200 <_isatty_r+0x14>
  404208:	602b      	str	r3, [r5, #0]
  40420a:	bd38      	pop	{r3, r4, r5, pc}
  40420c:	20400b48 	.word	0x20400b48

00404210 <_lseek_r>:
  404210:	b570      	push	{r4, r5, r6, lr}
  404212:	460d      	mov	r5, r1
  404214:	4c08      	ldr	r4, [pc, #32]	; (404238 <_lseek_r+0x28>)
  404216:	4611      	mov	r1, r2
  404218:	4606      	mov	r6, r0
  40421a:	461a      	mov	r2, r3
  40421c:	4628      	mov	r0, r5
  40421e:	2300      	movs	r3, #0
  404220:	6023      	str	r3, [r4, #0]
  404222:	f7fd f997 	bl	401554 <_lseek>
  404226:	1c43      	adds	r3, r0, #1
  404228:	d000      	beq.n	40422c <_lseek_r+0x1c>
  40422a:	bd70      	pop	{r4, r5, r6, pc}
  40422c:	6823      	ldr	r3, [r4, #0]
  40422e:	2b00      	cmp	r3, #0
  404230:	d0fb      	beq.n	40422a <_lseek_r+0x1a>
  404232:	6033      	str	r3, [r6, #0]
  404234:	bd70      	pop	{r4, r5, r6, pc}
  404236:	bf00      	nop
  404238:	20400b48 	.word	0x20400b48

0040423c <_read_r>:
  40423c:	b570      	push	{r4, r5, r6, lr}
  40423e:	460d      	mov	r5, r1
  404240:	4c08      	ldr	r4, [pc, #32]	; (404264 <_read_r+0x28>)
  404242:	4611      	mov	r1, r2
  404244:	4606      	mov	r6, r0
  404246:	461a      	mov	r2, r3
  404248:	4628      	mov	r0, r5
  40424a:	2300      	movs	r3, #0
  40424c:	6023      	str	r3, [r4, #0]
  40424e:	f7fc fa83 	bl	400758 <_read>
  404252:	1c43      	adds	r3, r0, #1
  404254:	d000      	beq.n	404258 <_read_r+0x1c>
  404256:	bd70      	pop	{r4, r5, r6, pc}
  404258:	6823      	ldr	r3, [r4, #0]
  40425a:	2b00      	cmp	r3, #0
  40425c:	d0fb      	beq.n	404256 <_read_r+0x1a>
  40425e:	6033      	str	r3, [r6, #0]
  404260:	bd70      	pop	{r4, r5, r6, pc}
  404262:	bf00      	nop
  404264:	20400b48 	.word	0x20400b48

00404268 <__aeabi_uldivmod>:
  404268:	b953      	cbnz	r3, 404280 <__aeabi_uldivmod+0x18>
  40426a:	b94a      	cbnz	r2, 404280 <__aeabi_uldivmod+0x18>
  40426c:	2900      	cmp	r1, #0
  40426e:	bf08      	it	eq
  404270:	2800      	cmpeq	r0, #0
  404272:	bf1c      	itt	ne
  404274:	f04f 31ff 	movne.w	r1, #4294967295
  404278:	f04f 30ff 	movne.w	r0, #4294967295
  40427c:	f000 b97a 	b.w	404574 <__aeabi_idiv0>
  404280:	f1ad 0c08 	sub.w	ip, sp, #8
  404284:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404288:	f000 f806 	bl	404298 <__udivmoddi4>
  40428c:	f8dd e004 	ldr.w	lr, [sp, #4]
  404290:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404294:	b004      	add	sp, #16
  404296:	4770      	bx	lr

00404298 <__udivmoddi4>:
  404298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40429c:	468c      	mov	ip, r1
  40429e:	460d      	mov	r5, r1
  4042a0:	4604      	mov	r4, r0
  4042a2:	9e08      	ldr	r6, [sp, #32]
  4042a4:	2b00      	cmp	r3, #0
  4042a6:	d151      	bne.n	40434c <__udivmoddi4+0xb4>
  4042a8:	428a      	cmp	r2, r1
  4042aa:	4617      	mov	r7, r2
  4042ac:	d96d      	bls.n	40438a <__udivmoddi4+0xf2>
  4042ae:	fab2 fe82 	clz	lr, r2
  4042b2:	f1be 0f00 	cmp.w	lr, #0
  4042b6:	d00b      	beq.n	4042d0 <__udivmoddi4+0x38>
  4042b8:	f1ce 0c20 	rsb	ip, lr, #32
  4042bc:	fa01 f50e 	lsl.w	r5, r1, lr
  4042c0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4042c4:	fa02 f70e 	lsl.w	r7, r2, lr
  4042c8:	ea4c 0c05 	orr.w	ip, ip, r5
  4042cc:	fa00 f40e 	lsl.w	r4, r0, lr
  4042d0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4042d4:	0c25      	lsrs	r5, r4, #16
  4042d6:	fbbc f8fa 	udiv	r8, ip, sl
  4042da:	fa1f f987 	uxth.w	r9, r7
  4042de:	fb0a cc18 	mls	ip, sl, r8, ip
  4042e2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4042e6:	fb08 f309 	mul.w	r3, r8, r9
  4042ea:	42ab      	cmp	r3, r5
  4042ec:	d90a      	bls.n	404304 <__udivmoddi4+0x6c>
  4042ee:	19ed      	adds	r5, r5, r7
  4042f0:	f108 32ff 	add.w	r2, r8, #4294967295
  4042f4:	f080 8123 	bcs.w	40453e <__udivmoddi4+0x2a6>
  4042f8:	42ab      	cmp	r3, r5
  4042fa:	f240 8120 	bls.w	40453e <__udivmoddi4+0x2a6>
  4042fe:	f1a8 0802 	sub.w	r8, r8, #2
  404302:	443d      	add	r5, r7
  404304:	1aed      	subs	r5, r5, r3
  404306:	b2a4      	uxth	r4, r4
  404308:	fbb5 f0fa 	udiv	r0, r5, sl
  40430c:	fb0a 5510 	mls	r5, sl, r0, r5
  404310:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  404314:	fb00 f909 	mul.w	r9, r0, r9
  404318:	45a1      	cmp	r9, r4
  40431a:	d909      	bls.n	404330 <__udivmoddi4+0x98>
  40431c:	19e4      	adds	r4, r4, r7
  40431e:	f100 33ff 	add.w	r3, r0, #4294967295
  404322:	f080 810a 	bcs.w	40453a <__udivmoddi4+0x2a2>
  404326:	45a1      	cmp	r9, r4
  404328:	f240 8107 	bls.w	40453a <__udivmoddi4+0x2a2>
  40432c:	3802      	subs	r0, #2
  40432e:	443c      	add	r4, r7
  404330:	eba4 0409 	sub.w	r4, r4, r9
  404334:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404338:	2100      	movs	r1, #0
  40433a:	2e00      	cmp	r6, #0
  40433c:	d061      	beq.n	404402 <__udivmoddi4+0x16a>
  40433e:	fa24 f40e 	lsr.w	r4, r4, lr
  404342:	2300      	movs	r3, #0
  404344:	6034      	str	r4, [r6, #0]
  404346:	6073      	str	r3, [r6, #4]
  404348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40434c:	428b      	cmp	r3, r1
  40434e:	d907      	bls.n	404360 <__udivmoddi4+0xc8>
  404350:	2e00      	cmp	r6, #0
  404352:	d054      	beq.n	4043fe <__udivmoddi4+0x166>
  404354:	2100      	movs	r1, #0
  404356:	e886 0021 	stmia.w	r6, {r0, r5}
  40435a:	4608      	mov	r0, r1
  40435c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404360:	fab3 f183 	clz	r1, r3
  404364:	2900      	cmp	r1, #0
  404366:	f040 808e 	bne.w	404486 <__udivmoddi4+0x1ee>
  40436a:	42ab      	cmp	r3, r5
  40436c:	d302      	bcc.n	404374 <__udivmoddi4+0xdc>
  40436e:	4282      	cmp	r2, r0
  404370:	f200 80fa 	bhi.w	404568 <__udivmoddi4+0x2d0>
  404374:	1a84      	subs	r4, r0, r2
  404376:	eb65 0503 	sbc.w	r5, r5, r3
  40437a:	2001      	movs	r0, #1
  40437c:	46ac      	mov	ip, r5
  40437e:	2e00      	cmp	r6, #0
  404380:	d03f      	beq.n	404402 <__udivmoddi4+0x16a>
  404382:	e886 1010 	stmia.w	r6, {r4, ip}
  404386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40438a:	b912      	cbnz	r2, 404392 <__udivmoddi4+0xfa>
  40438c:	2701      	movs	r7, #1
  40438e:	fbb7 f7f2 	udiv	r7, r7, r2
  404392:	fab7 fe87 	clz	lr, r7
  404396:	f1be 0f00 	cmp.w	lr, #0
  40439a:	d134      	bne.n	404406 <__udivmoddi4+0x16e>
  40439c:	1beb      	subs	r3, r5, r7
  40439e:	0c3a      	lsrs	r2, r7, #16
  4043a0:	fa1f fc87 	uxth.w	ip, r7
  4043a4:	2101      	movs	r1, #1
  4043a6:	fbb3 f8f2 	udiv	r8, r3, r2
  4043aa:	0c25      	lsrs	r5, r4, #16
  4043ac:	fb02 3318 	mls	r3, r2, r8, r3
  4043b0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4043b4:	fb0c f308 	mul.w	r3, ip, r8
  4043b8:	42ab      	cmp	r3, r5
  4043ba:	d907      	bls.n	4043cc <__udivmoddi4+0x134>
  4043bc:	19ed      	adds	r5, r5, r7
  4043be:	f108 30ff 	add.w	r0, r8, #4294967295
  4043c2:	d202      	bcs.n	4043ca <__udivmoddi4+0x132>
  4043c4:	42ab      	cmp	r3, r5
  4043c6:	f200 80d1 	bhi.w	40456c <__udivmoddi4+0x2d4>
  4043ca:	4680      	mov	r8, r0
  4043cc:	1aed      	subs	r5, r5, r3
  4043ce:	b2a3      	uxth	r3, r4
  4043d0:	fbb5 f0f2 	udiv	r0, r5, r2
  4043d4:	fb02 5510 	mls	r5, r2, r0, r5
  4043d8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4043dc:	fb0c fc00 	mul.w	ip, ip, r0
  4043e0:	45a4      	cmp	ip, r4
  4043e2:	d907      	bls.n	4043f4 <__udivmoddi4+0x15c>
  4043e4:	19e4      	adds	r4, r4, r7
  4043e6:	f100 33ff 	add.w	r3, r0, #4294967295
  4043ea:	d202      	bcs.n	4043f2 <__udivmoddi4+0x15a>
  4043ec:	45a4      	cmp	ip, r4
  4043ee:	f200 80b8 	bhi.w	404562 <__udivmoddi4+0x2ca>
  4043f2:	4618      	mov	r0, r3
  4043f4:	eba4 040c 	sub.w	r4, r4, ip
  4043f8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4043fc:	e79d      	b.n	40433a <__udivmoddi4+0xa2>
  4043fe:	4631      	mov	r1, r6
  404400:	4630      	mov	r0, r6
  404402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404406:	f1ce 0420 	rsb	r4, lr, #32
  40440a:	fa05 f30e 	lsl.w	r3, r5, lr
  40440e:	fa07 f70e 	lsl.w	r7, r7, lr
  404412:	fa20 f804 	lsr.w	r8, r0, r4
  404416:	0c3a      	lsrs	r2, r7, #16
  404418:	fa25 f404 	lsr.w	r4, r5, r4
  40441c:	ea48 0803 	orr.w	r8, r8, r3
  404420:	fbb4 f1f2 	udiv	r1, r4, r2
  404424:	ea4f 4518 	mov.w	r5, r8, lsr #16
  404428:	fb02 4411 	mls	r4, r2, r1, r4
  40442c:	fa1f fc87 	uxth.w	ip, r7
  404430:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  404434:	fb01 f30c 	mul.w	r3, r1, ip
  404438:	42ab      	cmp	r3, r5
  40443a:	fa00 f40e 	lsl.w	r4, r0, lr
  40443e:	d909      	bls.n	404454 <__udivmoddi4+0x1bc>
  404440:	19ed      	adds	r5, r5, r7
  404442:	f101 30ff 	add.w	r0, r1, #4294967295
  404446:	f080 808a 	bcs.w	40455e <__udivmoddi4+0x2c6>
  40444a:	42ab      	cmp	r3, r5
  40444c:	f240 8087 	bls.w	40455e <__udivmoddi4+0x2c6>
  404450:	3902      	subs	r1, #2
  404452:	443d      	add	r5, r7
  404454:	1aeb      	subs	r3, r5, r3
  404456:	fa1f f588 	uxth.w	r5, r8
  40445a:	fbb3 f0f2 	udiv	r0, r3, r2
  40445e:	fb02 3310 	mls	r3, r2, r0, r3
  404462:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404466:	fb00 f30c 	mul.w	r3, r0, ip
  40446a:	42ab      	cmp	r3, r5
  40446c:	d907      	bls.n	40447e <__udivmoddi4+0x1e6>
  40446e:	19ed      	adds	r5, r5, r7
  404470:	f100 38ff 	add.w	r8, r0, #4294967295
  404474:	d26f      	bcs.n	404556 <__udivmoddi4+0x2be>
  404476:	42ab      	cmp	r3, r5
  404478:	d96d      	bls.n	404556 <__udivmoddi4+0x2be>
  40447a:	3802      	subs	r0, #2
  40447c:	443d      	add	r5, r7
  40447e:	1aeb      	subs	r3, r5, r3
  404480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404484:	e78f      	b.n	4043a6 <__udivmoddi4+0x10e>
  404486:	f1c1 0720 	rsb	r7, r1, #32
  40448a:	fa22 f807 	lsr.w	r8, r2, r7
  40448e:	408b      	lsls	r3, r1
  404490:	fa05 f401 	lsl.w	r4, r5, r1
  404494:	ea48 0303 	orr.w	r3, r8, r3
  404498:	fa20 fe07 	lsr.w	lr, r0, r7
  40449c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4044a0:	40fd      	lsrs	r5, r7
  4044a2:	ea4e 0e04 	orr.w	lr, lr, r4
  4044a6:	fbb5 f9fc 	udiv	r9, r5, ip
  4044aa:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4044ae:	fb0c 5519 	mls	r5, ip, r9, r5
  4044b2:	fa1f f883 	uxth.w	r8, r3
  4044b6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4044ba:	fb09 f408 	mul.w	r4, r9, r8
  4044be:	42ac      	cmp	r4, r5
  4044c0:	fa02 f201 	lsl.w	r2, r2, r1
  4044c4:	fa00 fa01 	lsl.w	sl, r0, r1
  4044c8:	d908      	bls.n	4044dc <__udivmoddi4+0x244>
  4044ca:	18ed      	adds	r5, r5, r3
  4044cc:	f109 30ff 	add.w	r0, r9, #4294967295
  4044d0:	d243      	bcs.n	40455a <__udivmoddi4+0x2c2>
  4044d2:	42ac      	cmp	r4, r5
  4044d4:	d941      	bls.n	40455a <__udivmoddi4+0x2c2>
  4044d6:	f1a9 0902 	sub.w	r9, r9, #2
  4044da:	441d      	add	r5, r3
  4044dc:	1b2d      	subs	r5, r5, r4
  4044de:	fa1f fe8e 	uxth.w	lr, lr
  4044e2:	fbb5 f0fc 	udiv	r0, r5, ip
  4044e6:	fb0c 5510 	mls	r5, ip, r0, r5
  4044ea:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4044ee:	fb00 f808 	mul.w	r8, r0, r8
  4044f2:	45a0      	cmp	r8, r4
  4044f4:	d907      	bls.n	404506 <__udivmoddi4+0x26e>
  4044f6:	18e4      	adds	r4, r4, r3
  4044f8:	f100 35ff 	add.w	r5, r0, #4294967295
  4044fc:	d229      	bcs.n	404552 <__udivmoddi4+0x2ba>
  4044fe:	45a0      	cmp	r8, r4
  404500:	d927      	bls.n	404552 <__udivmoddi4+0x2ba>
  404502:	3802      	subs	r0, #2
  404504:	441c      	add	r4, r3
  404506:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40450a:	eba4 0408 	sub.w	r4, r4, r8
  40450e:	fba0 8902 	umull	r8, r9, r0, r2
  404512:	454c      	cmp	r4, r9
  404514:	46c6      	mov	lr, r8
  404516:	464d      	mov	r5, r9
  404518:	d315      	bcc.n	404546 <__udivmoddi4+0x2ae>
  40451a:	d012      	beq.n	404542 <__udivmoddi4+0x2aa>
  40451c:	b156      	cbz	r6, 404534 <__udivmoddi4+0x29c>
  40451e:	ebba 030e 	subs.w	r3, sl, lr
  404522:	eb64 0405 	sbc.w	r4, r4, r5
  404526:	fa04 f707 	lsl.w	r7, r4, r7
  40452a:	40cb      	lsrs	r3, r1
  40452c:	431f      	orrs	r7, r3
  40452e:	40cc      	lsrs	r4, r1
  404530:	6037      	str	r7, [r6, #0]
  404532:	6074      	str	r4, [r6, #4]
  404534:	2100      	movs	r1, #0
  404536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40453a:	4618      	mov	r0, r3
  40453c:	e6f8      	b.n	404330 <__udivmoddi4+0x98>
  40453e:	4690      	mov	r8, r2
  404540:	e6e0      	b.n	404304 <__udivmoddi4+0x6c>
  404542:	45c2      	cmp	sl, r8
  404544:	d2ea      	bcs.n	40451c <__udivmoddi4+0x284>
  404546:	ebb8 0e02 	subs.w	lr, r8, r2
  40454a:	eb69 0503 	sbc.w	r5, r9, r3
  40454e:	3801      	subs	r0, #1
  404550:	e7e4      	b.n	40451c <__udivmoddi4+0x284>
  404552:	4628      	mov	r0, r5
  404554:	e7d7      	b.n	404506 <__udivmoddi4+0x26e>
  404556:	4640      	mov	r0, r8
  404558:	e791      	b.n	40447e <__udivmoddi4+0x1e6>
  40455a:	4681      	mov	r9, r0
  40455c:	e7be      	b.n	4044dc <__udivmoddi4+0x244>
  40455e:	4601      	mov	r1, r0
  404560:	e778      	b.n	404454 <__udivmoddi4+0x1bc>
  404562:	3802      	subs	r0, #2
  404564:	443c      	add	r4, r7
  404566:	e745      	b.n	4043f4 <__udivmoddi4+0x15c>
  404568:	4608      	mov	r0, r1
  40456a:	e708      	b.n	40437e <__udivmoddi4+0xe6>
  40456c:	f1a8 0802 	sub.w	r8, r8, #2
  404570:	443d      	add	r5, r7
  404572:	e72b      	b.n	4043cc <__udivmoddi4+0x134>

00404574 <__aeabi_idiv0>:
  404574:	4770      	bx	lr
  404576:	bf00      	nop
  404578:	0000696f 	.word	0x0000696f
  40457c:	706d6554 	.word	0x706d6554
  404580:	25203a20 	.word	0x25203a20
  404584:	0a0d2064 	.word	0x0a0d2064
  404588:	00000000 	.word	0x00000000
  40458c:	41202d2d 	.word	0x41202d2d
  404590:	20434546 	.word	0x20434546
  404594:	706d6554 	.word	0x706d6554
  404598:	74617265 	.word	0x74617265
  40459c:	20657275 	.word	0x20657275
  4045a0:	736e6553 	.word	0x736e6553
  4045a4:	4520726f 	.word	0x4520726f
  4045a8:	706d6178 	.word	0x706d6178
  4045ac:	2d20656c 	.word	0x2d20656c
  4045b0:	2d0a0d2d 	.word	0x2d0a0d2d
  4045b4:	4153202d 	.word	0x4153202d
  4045b8:	3037454d 	.word	0x3037454d
  4045bc:	4c50582d 	.word	0x4c50582d
  4045c0:	2d2d2044 	.word	0x2d2d2044
  4045c4:	2d2d0a0d 	.word	0x2d2d0a0d
  4045c8:	6d6f4320 	.word	0x6d6f4320
  4045cc:	656c6970 	.word	0x656c6970
  4045d0:	4d203a64 	.word	0x4d203a64
  4045d4:	32207261 	.word	0x32207261
  4045d8:	30322038 	.word	0x30322038
  4045dc:	31203931 	.word	0x31203931
  4045e0:	39333a31 	.word	0x39333a31
  4045e4:	2034323a 	.word	0x2034323a
  4045e8:	000d2d2d 	.word	0x000d2d2d

004045ec <_global_impure_ptr>:
  4045ec:	20400010 0000000a 33323130 37363534     ..@ ....01234567
  4045fc:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  40460c:	37363534 62613938 66656463 00000000     456789abcdef....
  40461c:	6c756e28 0000296c                       (null)..

00404624 <blanks.7217>:
  404624:	20202020 20202020 20202020 20202020                     

00404634 <zeroes.7218>:
  404634:	30303030 30303030 30303030 30303030     0000000000000000
  404644:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00404654 <_ctype_>:
  404654:	20202000 20202020 28282020 20282828     .         ((((( 
  404664:	20202020 20202020 20202020 20202020                     
  404674:	10108820 10101010 10101010 10101010      ...............
  404684:	04040410 04040404 10040404 10101010     ................
  404694:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4046a4:	01010101 01010101 01010101 10101010     ................
  4046b4:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4046c4:	02020202 02020202 02020202 10101010     ................
  4046d4:	00000020 00000000 00000000 00000000      ...............
	...

00404758 <_init>:
  404758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40475a:	bf00      	nop
  40475c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40475e:	bc08      	pop	{r3}
  404760:	469e      	mov	lr, r3
  404762:	4770      	bx	lr

00404764 <__init_array_start>:
  404764:	004027f9 	.word	0x004027f9

00404768 <__frame_dummy_init_array_entry>:
  404768:	00400165                                e.@.

0040476c <_fini>:
  40476c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40476e:	bf00      	nop
  404770:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404772:	bc08      	pop	{r3}
  404774:	469e      	mov	lr, r3
  404776:	4770      	bx	lr

00404778 <__fini_array_start>:
  404778:	00400141 	.word	0x00400141
