# Active SVF file /home/IC/FINAL_PROJECT/DFT/dft/system_TOP.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/FINAL_PROJECT/DFT/dft/system_TOP.svf
# Timestamp : Thu Aug 29 00:21:24 2024
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/FINAL_PROJECT/DFT/rtl /home/IC/FINAL_PROJECT/DFT/std_cells } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/FINAL_PROJECT/DFT/dft } \
    { analyze { -format verilog -library WORK \{ /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_data_sampling.v /home/IC/FINAL_PROJECT/DFT/rtl/data_sync_top_module.v /home/IC/FINAL_PROJECT/DFT/rtl/system_TOP.v /home/IC/FINAL_PROJECT/DFT/rtl/Register_File.v /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_stop_check.v /home/IC/FINAL_PROJECT/DFT/rtl/ALU.v /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_start_check.v /home/IC/FINAL_PROJECT/DFT/rtl/clock_divider.v /home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_fsm_control.v /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_TOP_MODULE.v /home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_serializer.v /home/IC/FINAL_PROJECT/DFT/rtl/sys_ctrl.v /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_deserializer.v /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_double_ synchronizer.v /home/IC/FINAL_PROJECT/DFT/rtl/data_sync_enabled_ff.v /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_grey_coding_gen.v /home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_TOP_MODULE.v /home/IC/FINAL_PROJECT/DFT/rtl/clock_gating_cell.v /home/IC/FINAL_PROJECT/DFT/rtl/reset_synchronizer.v /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_fifo_memory.v /home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_mux.v /home/IC/FINAL_PROJECT/DFT/rtl/mux_2x1.v /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_rdptr_and_empty_flag_generation.v /home/IC/FINAL_PROJECT/DFT/rtl/data_sync_enable_synchronizer.v /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_wrptr_and_full_flag_generation.v /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_top_module.v /home/IC/FINAL_PROJECT/DFT/rtl/pulse_gen.v /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_parity_check.v /home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_parity_calc.v /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_fsm.v /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_edge_bit_counter.v \} } } } 

guide_instance_map \
  -design { system_TOP } \
  -instance { scan_clk_uart_clk_mux } \
  -linked { mux_2x1 } 

guide_instance_map \
  -design { system_TOP } \
  -instance { sys_ctrl } \
  -linked { sys_ctrl } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/FINAL_PROJECT/DFT/rtl/sys_ctrl.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { system_TOP } \
  -instance { data_sync } \
  -linked { data_sync_top_module } 

guide_instance_map \
  -design { system_TOP } \
  -instance { uart_RX } \
  -linked { RX_TOP_MODULE } 

guide_instance_map \
  -design { system_TOP } \
  -instance { register_file } \
  -linked { RF } 

guide_instance_map \
  -design { system_TOP } \
  -instance { alu } \
  -linked { bit16_alu } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/FINAL_PROJECT/DFT/rtl/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { system_TOP } \
  -instance { async_fifo } \
  -linked { fifo_top } 

guide_instance_map \
  -design { system_TOP } \
  -instance { UART_tx } \
  -linked { UART_tx_TOP_MODULE } 

guide_instance_map \
  -design { system_TOP } \
  -instance { ref_clk_rst_sync } \
  -linked { rst_synchronizer } 

guide_instance_map \
  -design { system_TOP } \
  -instance { clock_gating_cell } \
  -linked { clock_gating } 

guide_instance_map \
  -design { system_TOP } \
  -instance { tx_div } \
  -linked { clk_div } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/FINAL_PROJECT/DFT/rtl/clock_divider.v 12.309 } 

guide_replace \
  -origin { Presto_aco } \
  -type { svfReplacePrestoConditionalAccumulation } \
  -design { clk_div } \
  -input { 1 src_1 } \
  -input { 1 src_2 } \
  -input { 8 src_3 } \
  -output { 8 aco_out } \
  -pre_resource { { 8 } add_21 = ADD { { src_3 ZERO 8 } { U`b00000001 } } } \
  -pre_resource { { 8 }  C121 = SELECT { { src_1 } { src_2 } { U`b00000001 } { add_21 ZERO 8 } } } \
  -pre_assign { aco_out = {  C121 ZERO 8 } } \
  -post_resource { { 8 } mult_add_21_aco = MULT { { src_3 ZERO 8 } { src_2 ZERO 8 } } } \
  -post_resource { { 8 } add_21_aco = ADD { { mult_add_21_aco ZERO 8 } { U`b00000001 } } } \
  -post_assign { aco_out = { add_21_aco ZERO 8 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { system_TOP } \
  -instance { pulse_gen } \
  -linked { pulse_gen } 

guide_instance_map \
  -design { data_sync_top_module } \
  -instance { dut1 } \
  -linked { enable_sync } 

guide_instance_map \
  -design { data_sync_top_module } \
  -instance { dut3 } \
  -linked { enabled_ff } 

guide_instance_map \
  -design { RX_TOP_MODULE } \
  -instance { dut0 } \
  -linked { data_sampler } 

guide_instance_map \
  -design { RX_TOP_MODULE } \
  -instance { dut1 } \
  -linked { edge_bit_counter } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_edge_bit_counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { RX_TOP_MODULE } \
  -instance { dut2 } \
  -linked { fsm } 

guide_instance_map \
  -design { RX_TOP_MODULE } \
  -instance { dut3 } \
  -linked { deserializer } 

guide_instance_map \
  -design { RX_TOP_MODULE } \
  -instance { dut4 } \
  -linked { parity_check } 

guide_instance_map \
  -design { RX_TOP_MODULE } \
  -instance { dut5 } \
  -linked { start_check } 

guide_instance_map \
  -design { RX_TOP_MODULE } \
  -instance { dut6 } \
  -linked { stop_check } 

guide_instance_map \
  -design { fifo_top } \
  -instance { dut1 } \
  -linked { full_gen } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_wrptr_and_full_flag_generation.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { fifo_top } \
  -instance { dut2 } \
  -linked { fifo_memory } 

guide_instance_map \
  -design { fifo_top } \
  -instance { dut3 } \
  -linked { empty_gen } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_rdptr_and_empty_flag_generation.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { fifo_top } \
  -instance { dut4 } \
  -linked { synchronizer } 

guide_instance_map \
  -design { UART_tx_TOP_MODULE } \
  -instance { uut0 } \
  -linked { fsm_controller } 

guide_instance_map \
  -design { UART_tx_TOP_MODULE } \
  -instance { uut1 } \
  -linked { serilaizer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_tx_TOP_MODULE } \
  -instance { uut2 } \
  -linked { parity_calc } 

guide_instance_map \
  -design { UART_tx_TOP_MODULE } \
  -instance { uu3 } \
  -linked { mux } 

guide_instance_map \
  -design { full_gen } \
  -instance { wr_ptr_gc } \
  -linked { grey_code_gen } 

guide_environment \
  { { elaborate { -library WORK system_TOP } } \
    { current_design system_TOP } } 

guide_uniquify \
  -design { system_TOP } \
  { { pulse_gen pulse_gen_0 } \
    { data_sync/dut2 pulse_gen_0 } \
    { tx_div clk_div_0 } \
    { rx_div clk_div_0 } \
    { ref_clk_rst_sync rst_synchronizer_0 } \
    { uart_clk_rst_sync rst_synchronizer_0 } \
    { async_fifo/dut4 synchronizer_0 } \
    { async_fifo/dut5 synchronizer_0 } \
    { async_fifo/dut1/wr_ptr_gc grey_code_gen_0 } \
    { async_fifo/dut3/rd_ptr_gc grey_code_gen_0 } \
    { scan_clk_uart_clk_mux mux_2x1_0 } \
    { scan_clk_ref_clk_mux mux_2x1_0 } \
    { scan_clk_uart_tx_clk_mux mux_2x1_0 } \
    { scan_clk_uart_rx_clk_mux mux_2x1_0 } \
    { scan_rst_mux mux_2x1_0 } \
    { scan_rst1_mux mux_2x1_0 } \
    { scan_rst2_mux mux_2x1_0 } } 

guide_transformation \
  -design { clk_div_0 } \
  -type { share } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 1 src3 } \
  -output { 1 src6 } \
  -pre_resource { { 1 } eq_21 = EQ { { src1 } { src2 } } } \
  -pre_resource { { 1 } eq_22_2 = EQ { { src1 } { src2 } } } \
  -pre_assign { src3 = { eq_21.out.1 } } \
  -pre_assign { src6 = { eq_22_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r61 = CMP6 { { src1 } { src2 } { 0 } } } \
  -post_assign { src3 = { r61.out.5 } } \
  -post_assign { src6 = { r61.out.5 } } 

guide_transformation \
  -design { clk_div_0 } \
  -type { map } \
  -input { 8 src8 } \
  -output { 8 src10 } \
  -pre_resource { { 8 } add_21_aco = UADD { { src8 } { `b00000001 } } } \
  -pre_assign { src10 = { add_21_aco.out.1 } } \
  -post_resource { { 8 } add_21_aco = ADD { { src8 } { `b00000001 } } } \
  -post_assign { src10 = { add_21_aco.out.1 } } 

guide_transformation \
  -design { clk_div_0 } \
  -type { map } \
  -input { 8 src1 } \
  -input { 7 src4 } \
  -output { 1 src5 } \
  -pre_resource { { 1 } eq_22 = EQ { { src1 } { src4 ZERO 8 } } } \
  -pre_assign { src5 = { eq_22.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_22 = CMP6 { { src1 } { src4 ZERO 8 } { 0 } } } \
  -post_assign { src5 = { eq_22.out.5 } } 

guide_transformation \
  -design { clk_div_0 } \
  -type { map } \
  -input { 8 src1 } \
  -input { 1 src7 } \
  -output { 9 src8 } \
  -pre_resource { { 9 } mult_add_21_aco = MULT_TC { { src1 } { src7 } { 0 } } } \
  -pre_assign { src8 = { mult_add_21_aco.out.1 } } \
  -post_resource { { 9 } mult_add_21_aco = MULT_TC { { src1 } { src7 } { 0 } } } \
  -post_assign { src8 = { mult_add_21_aco.out.1 } } 

guide_transformation \
  -design { serilaizer } \
  -type { map } \
  -input { 3 src30 } \
  -output { 3 src32 } \
  -pre_resource { { 3 } add_29 = UADD { { src30 } { `b001 } } } \
  -pre_assign { src32 = { add_29.out.1 } } \
  -post_resource { { 3 } add_29 = ADD { { src30 } { `b001 } } } \
  -post_assign { src32 = { add_29.out.1 } } 

guide_transformation \
  -design { empty_gen } \
  -type { map } \
  -input { 5 src56 } \
  -input { 5 src57 } \
  -output { 1 src58 } \
  -pre_resource { { 1 } eq_10 = EQ { { src56 } { src57 } } } \
  -pre_assign { src58 = { eq_10.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_10 = CMP6 { { src56 } { src57 } { 0 } } } \
  -post_assign { src58 = { eq_10.out.5 } } 

guide_transformation \
  -design { empty_gen } \
  -type { map } \
  -input { 4 src59 } \
  -output { 4 src61 } \
  -pre_resource { { 4 } add_22 = UADD { { src59 } { `b0001 } } } \
  -pre_assign { src61 = { add_22.out.1 } } \
  -post_resource { { 4 } add_22 = ADD { { src59 } { `b0001 } } } \
  -post_assign { src61 = { add_22.out.1 } } 

guide_transformation \
  -design { empty_gen } \
  -type { map } \
  -input { 5 src62 } \
  -output { 5 src63 } \
  -pre_resource { { 5 } add_23 = UADD { { src62 } { `b00001 } } } \
  -pre_assign { src63 = { add_23.out.1 } } \
  -post_resource { { 5 } add_23 = ADD { { src62 } { `b00001 } } } \
  -post_assign { src63 = { add_23.out.1 } } 

guide_transformation \
  -design { full_gen } \
  -type { map } \
  -input { 3 src67 } \
  -input { 3 src68 } \
  -output { 1 src69 } \
  -pre_resource { { 1 } eq_10 = EQ { { src67 } { src68 } } } \
  -pre_assign { src69 = { eq_10.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_10 = CMP6 { { src67 } { src68 } { 0 } } } \
  -post_assign { src69 = { eq_10.out.5 } } 

guide_transformation \
  -design { full_gen } \
  -type { map } \
  -input { 4 src70 } \
  -output { 4 src72 } \
  -pre_resource { { 4 } add_20 = UADD { { src70 } { `b0001 } } } \
  -pre_assign { src72 = { add_20.out.1 } } \
  -post_resource { { 4 } add_20 = ADD { { src70 } { `b0001 } } } \
  -post_assign { src72 = { add_20.out.1 } } 

guide_transformation \
  -design { full_gen } \
  -type { map } \
  -input { 5 src73 } \
  -output { 5 src74 } \
  -pre_resource { { 5 } add_21 = UADD { { src73 } { `b00001 } } } \
  -pre_assign { src74 = { add_21.out.1 } } \
  -post_resource { { 5 } add_21 = ADD { { src73 } { `b00001 } } } \
  -post_assign { src74 = { add_21.out.1 } } 

guide_transformation \
  -design { bit16_alu } \
  -type { share } \
  -input { 8 src75 } \
  -input { 8 src76 } \
  -output { 1 src80 } \
  -output { 1 src79 } \
  -output { 1 src78 } \
  -pre_resource { { 1 } eq_51 = EQ { { src75 } { src76 } } } \
  -pre_resource { { 1 } gt_57 = UGT { { src75 } { src76 } } } \
  -pre_resource { { 1 } lt_63 = ULT { { src75 } { src76 } } } \
  -pre_assign { src80 = { eq_51.out.1 } } \
  -pre_assign { src79 = { gt_57.out.1 } } \
  -pre_assign { src78 = { lt_63.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r70 = CMP6 { { src75 } { src76 } { 0 } } } \
  -post_assign { src80 = { r70.out.5 } } \
  -post_assign { src79 = { r70.out.3 } } \
  -post_assign { src78 = { r70.out.1 } } 

guide_transformation \
  -design { bit16_alu } \
  -type { map } \
  -input { 8 src75 } \
  -input { 8 src76 } \
  -output { 9 src77 } \
  -pre_resource { { 9 } add_21 = UADD { { src75 ZERO 9 } { src76 ZERO 9 } } } \
  -pre_assign { src77 = { add_21.out.1 } } \
  -post_resource { { 9 } add_21 = ADD { { src75 ZERO 9 } { src76 ZERO 9 } } } \
  -post_assign { src77 = { add_21.out.1 } } 

guide_transformation \
  -design { bit16_alu } \
  -type { map } \
  -input { 8 src75 } \
  -input { 8 src76 } \
  -output { 9 src83 } \
  -pre_resource { { 9 } sub_24 = USUB { { src75 ZERO 9 } { src76 ZERO 9 } } } \
  -pre_assign { src83 = { sub_24.out.1 } } \
  -post_resource { { 9 } sub_24 = SUB { { src75 ZERO 9 } { src76 ZERO 9 } } } \
  -post_assign { src83 = { sub_24.out.1 } } 

guide_transformation \
  -design { bit16_alu } \
  -type { map } \
  -input { 8 src75 } \
  -input { 8 src76 } \
  -output { 16 src82 } \
  -pre_resource { { 16 } mult_27 = MULT_TC { { src75 } { src76 } { 0 } } } \
  -pre_assign { src82 = { mult_27.out.1 } } \
  -post_resource { { 16 } mult_27 = MULT_TC { { src75 } { src76 } { 0 } } } \
  -post_assign { src82 = { mult_27.out.1 } } 

guide_transformation \
  -design { bit16_alu } \
  -type { map } \
  -input { 8 src75 } \
  -input { 8 src76 } \
  -output { 8 src81 } \
  -pre_resource { { 8 } div_30 = UDIV { { src75 } { src76 } } } \
  -pre_assign { src81 = { div_30.out.1 } } \
  -post_resource { { 8 } div_30 = UDIV { { src75 } { src76 } } } \
  -post_assign { src81 = { div_30.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src154 } \
  -output { 7 src155 } \
  -pre_resource { { 7 } sub_15 = USUB { { src154 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src155 = { sub_15.out.1 } } \
  -post_resource { { 7 } sub_15 = SUB { { src154 ZERO 7 } { `b0000001 } } } \
  -post_assign { src155 = { sub_15.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src156 } \
  -input { 32 src161 } \
  -output { 1 src162 } \
  -pre_resource { { 1 } eq_15 = EQ { { src156 ZERO 32 } { src161 } } } \
  -pre_assign { src162 = { eq_15.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_15 = CMP6 { { src156 ZERO 32 } { src161 } { 0 } } } \
  -post_assign { src162 = { eq_15.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src156 } \
  -input { 5 src150 } \
  -output { 1 src157 } \
  -pre_resource { { 1 } eq_17 = EQ { { src156 } { src150 ZERO 6 } } } \
  -pre_assign { src157 = { eq_17.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_17 = CMP6 { { src156 } { src150 ZERO 6 } { 0 } } } \
  -post_assign { src157 = { eq_17.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 5 src150 } \
  -output { 6 src153 } \
  -pre_resource { { 6 } sub_17 = USUB { { src150 ZERO 6 } { `b000001 } } } \
  -pre_assign { src153 = { sub_17.out.1 } } \
  -post_resource { { 6 } sub_17 = SUB { { src150 ZERO 6 } { `b000001 } } } \
  -post_assign { src153 = { sub_17.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src156 } \
  -input { 32 src159 } \
  -output { 1 src160 } \
  -pre_resource { { 1 } eq_17_2 = EQ { { src156 ZERO 32 } { src159 } } } \
  -pre_assign { src160 = { eq_17_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_17_2 = CMP6 { { src156 ZERO 32 } { src159 } { 0 } } } \
  -post_assign { src160 = { eq_17_2.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 5 src150 } \
  -output { 6 src152 } \
  -pre_resource { { 6 } add_17 = UADD { { src150 ZERO 6 } { `b000001 } } } \
  -pre_assign { src152 = { add_17.out.1 } } \
  -post_resource { { 6 } add_17 = ADD { { src150 ZERO 6 } { `b000001 } } } \
  -post_assign { src152 = { add_17.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src156 } \
  -input { 6 src152 } \
  -output { 1 src158 } \
  -pre_resource { { 1 } eq_17_3 = EQ { { src156 } { src152 } } } \
  -pre_assign { src158 = { eq_17_3.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_17_3 = CMP6 { { src156 } { src152 } { 0 } } } \
  -post_assign { src158 = { eq_17_3.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src156 } \
  -output { 6 src165 } \
  -pre_resource { { 6 } add_24 = UADD { { src156 } { `b000001 } } } \
  -pre_assign { src165 = { add_24.out.1 } } \
  -post_resource { { 6 } add_24 = ADD { { src156 } { `b000001 } } } \
  -post_assign { src165 = { add_24.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 3 src163 } \
  -output { 3 src164 } \
  -pre_resource { { 3 } add_33 = UADD { { src163 } { `b001 } } } \
  -pre_assign { src164 = { add_33.out.1 } } \
  -post_resource { { 3 } add_33 = ADD { { src163 } { `b001 } } } \
  -post_assign { src164 = { add_33.out.1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { scan_rst2_mux mux_2x1_1 } \
    { scan_rst1_mux mux_2x1_2 } \
    { scan_rst_mux mux_2x1_3 } \
    { scan_clk_uart_rx_clk_mux mux_2x1_4 } \
    { scan_clk_uart_tx_clk_mux mux_2x1_5 } \
    { scan_clk_ref_clk_mux mux_2x1_6 } \
    { uart_clk_rst_sync rst_synchronizer_1 } \
    { rx_div clk_div_1 } \
    { data_sync/dut2 pulse_gen_1 } \
    { async_fifo/dut5 synchronizer_1 } \
    { async_fifo/dut3/rd_ptr_gc grey_code_gen_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { alu/div_30 bit16_alu_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { bit16_alu } \
  -type { map } \
  -input { 8 src104 } \
  -input { 8 src105 } \
  -output { 16 src106 } \
  -pre_resource { { 16 } mult_27 = MULT_TC { { src104 } { src105 } { 0 } } } \
  -pre_assign { src106 = { mult_27.out.1 } } \
  -post_resource { { 16 } mult_27 = MULT_TC { { src104 } { src105 } { 0 } } } \
  -post_assign { src106 = { mult_27.out.1 } } 

guide_transformation \
  -design { clk_div_0 } \
  -type { map } \
  -input { 8 src19 } \
  -input { 1 src20 } \
  -output { 9 src21 } \
  -pre_resource { { 9 } mult_add_21_aco = MULT_TC { { src19 } { src20 } { 0 } } } \
  -pre_assign { src21 = { mult_add_21_aco.out.1 } } \
  -post_resource { { 9 } mult_add_21_aco = MULT_TC { { src19 } { src20 } { 0 } } } \
  -post_assign { src21 = { mult_add_21_aco.out.1 } } 

guide_transformation \
  -design { clk_div_0 } \
  -type { map } \
  -input { 8 src16 } \
  -output { 8 src18 } \
  -pre_resource { { 8 } add_21_aco = UADD { { src16 } { `b00000001 } } } \
  -pre_assign { src18 = { add_21_aco.out.1 } } \
  -post_resource { { 8 } add_21_aco = ADD { { src16 } { `b00000001 } } } \
  -post_assign { src18 = { add_21_aco.out.1 } } 

guide_transformation \
  -design { clk_div_1 } \
  -type { map } \
  -input { 8 src19 } \
  -input { 1 src20 } \
  -output { 9 src21 } \
  -pre_resource { { 9 } mult_add_21_aco = MULT_TC { { src19 } { src20 } { 0 } } } \
  -pre_assign { src21 = { mult_add_21_aco.out.1 } } \
  -post_resource { { 9 } mult_add_21_aco = MULT_TC { { src19 } { src20 } { 0 } } } \
  -post_assign { src21 = { mult_add_21_aco.out.1 } } 

guide_transformation \
  -design { clk_div_1 } \
  -type { map } \
  -input { 8 src16 } \
  -output { 8 src18 } \
  -pre_resource { { 8 } add_21_aco = UADD { { src16 } { `b00000001 } } } \
  -pre_assign { src18 = { add_21_aco.out.1 } } \
  -post_resource { { 8 } add_21_aco = ADD { { src16 } { `b00000001 } } } \
  -post_assign { src18 = { add_21_aco.out.1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { alu/dp_cluster_0/mult_27 bit16_alu_DW02_mult_0 } } 

guide_uniquify \
  -design { system_TOP } \
  { { tx_div/dp_cluster_0/mult_add_21_aco clk_div_0_DW02_mult_0 } } 

guide_uniquify \
  -design { system_TOP } \
  { { rx_div/dp_cluster_0/mult_add_21_aco clk_div_1_DW02_mult_0 } } 

guide_multiplier \
  -design { system_TOP } \
  -instance { alu/div_30 } \
  -arch { rpl } 

guide_multiplier \
  -design { system_TOP } \
  -instance { alu/mult_27 } \
  -arch { csa } 

guide_multiplier \
  -design { system_TOP } \
  -instance { tx_div/mult_add_21_aco } \
  -arch { csa } 

guide_multiplier \
  -design { system_TOP } \
  -instance { rx_div/mult_add_21_aco } \
  -arch { csa } 

guide_uniquify \
  -design { system_TOP } \
  { { UART_tx/uut1 serilaizer_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { UART_tx/uut2 parity_calc_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { alu bit16_alu_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { async_fifo fifo_top_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { async_fifo/dut1 full_gen_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { async_fifo/dut2 fifo_memory_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { async_fifo/dut3 empty_gen_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { async_fifo/dut4 synchronizer_test_0 } } 

guide_uniquify \
  -design { system_TOP } \
  { { async_fifo/dut5 synchronizer_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { data_sync data_sync_top_module_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { data_sync/dut1 enable_sync_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { data_sync/dut2 pulse_gen_test_0 } } 

guide_uniquify \
  -design { system_TOP } \
  { { data_sync/dut3 enabled_ff_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { pulse_gen pulse_gen_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { ref_clk_rst_sync rst_synchronizer_test_0 } } 

guide_uniquify \
  -design { system_TOP } \
  { { register_file RF_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { rx_div clk_div_test_0 } } 

guide_uniquify \
  -design { system_TOP } \
  { { sys_ctrl sys_ctrl_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { tx_div clk_div_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { uart_RX RX_TOP_MODULE_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { uart_RX/dut0 data_sampler_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { uart_RX/dut1 edge_bit_counter_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { uart_RX/dut2 fsm_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { uart_RX/dut3 deserializer_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { uart_RX/dut4 parity_check_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { uart_clk_rst_sync rst_synchronizer_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { uart_RX/dut6 stop_check_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { UART_tx/uut0 fsm_controller_test_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { UART_tx UART_tx_TOP_MODULE_test_1 } } 

guide_scan_input \
  -design { system_TOP } \
  -disable_value { 0 } \
  -ports { SE } 

guide_scan_input \
  -design { system_TOP } \
  -disable_value { 1 } \
  -ports { TESTMODE } 

guide_ununiquify \
  -design { system_TOP } \
  { { data_sync/dut2 pulse_gen_test_1 } \
    { ref_clk_rst_sync rst_synchronizer_test_1 } \
    { scan_rst1_mux mux_2x1_1 } \
    { scan_rst_mux mux_2x1_1 } \
    { scan_clk_uart_rx_clk_mux mux_2x1_1 } \
    { scan_clk_uart_tx_clk_mux mux_2x1_1 } \
    { scan_clk_uart_clk_mux mux_2x1_1 } } 

guide_uniquify \
  -design { system_TOP } \
  { { scan_rst2_mux mux_2x1_1 } \
    { scan_rst1_mux mux_2x1_2 } \
    { scan_rst_mux mux_2x1_3 } \
    { scan_clk_uart_rx_clk_mux mux_2x1_4 } \
    { scan_clk_uart_tx_clk_mux mux_2x1_5 } \
    { scan_clk_uart_clk_mux mux_2x1_0 } \
    { data_sync/dut2 pulse_gen_test_0 } \
    { uart_clk_rst_sync rst_synchronizer_test_1 } \
    { ref_clk_rst_sync rst_synchronizer_test_0 } } 

#---- Recording stopped at Thu Aug 29 00:22:04 2024

setup
