[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem",
    "duplicate":"~SMatMul|SMatMul/ProcElem:ProcElem",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_1",
    "duplicate":"~SMatMul|SMatMul/ProcElem_1:ProcElem",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_2",
    "duplicate":"~SMatMul|SMatMul/ProcElem_2:ProcElem",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_3",
    "duplicate":"~SMatMul|SMatMul/ProcElem_3:ProcElem",
    "index":0.75
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"SMatMul_build"
  }
]