SHORT  TLB miss rate/ratio

EVENTSET
FIXC0 INSTR_RETIRED_ANY
FIXC1 CPU_CLK_UNHALTED_CORE
FIXC2 CPU_CLK_UNHALTED_REF
PMC0  DTLB_LOAD_MISSES_CAUSES_A_WALK

METRICS
Runtime (RDTSC) [s] time
Runtime unhalted [s] FIXC1*inverseClock
Clock [MHz]  1.E-06*(FIXC1/FIXC2)/inverseClock
CPI  FIXC1/FIXC0
L1 DTLB miss rate  PMC0/FIXC0

LONG
Formulas:
DTLB miss rate  LOAD_MISSES_CAUSES_A_WALK / INSTR_RETIRED_ANY
-
The DTLB miss rate gives a measure how often a TLB miss occured per instruction
in average. TLB misses increase if many pages (4kB data chunks) are accessed in
a short time period.

