#ifndef __REG_BASE_H__
#define __REG_BASE_H__

/***********************************************************************************************************************************
* This file is generated from BK7236_v3_ADDRÂ Mapping.xlsm automatically
* Modify it manually is not recommended
* CHIP ID:BK7236,GENARATE TIME:2022-05-30 20:58:53
************************************************************************************************************************************/

/* Modify it manually */
#define None 0

#define SOC_SYSTEM_REG_BASE  (0x44010000)
#define SOC_AON_PMU_REG_BASE  (0x44000000)

#define SOC_MPC_PSRAM_REG_BASE (0x41100000)
#define SOC_MPC_QSPI0_REG_BASE (0x41110000)
#define SOC_MPC_QSPI1_REG_BASE (0x41120000)
#define SOC_MPC_OTP_REG_BASE   (0x41130000)
#define SOC_MPC_FLASH_REG_BASE (0x41200000)
#define SOC_MPC_SMEM0_REG_BASE (0x41210000)
#define SOC_MPC_SMEM1_REG_BASE (0x41220000)
#define SOC_MPC_SMEM2_REG_BASE (0x41230000)
#define SOC_MPC_SMEM3_REG_BASE (0x41240000)
#define SOC_MPC_SMEM4_REG_BASE (0x41250000)


#define SOC_AON_WDT_REG_BASE  (None)
#define SOC_AON_GPIO_REG_BASE  (0x54000400)
#define SOC_AON_RTC_REG_BASE  (0x44000200)
#define SOC_FLASH_REG_BASE  (0x44030000)
#define SOC_MBOX0_REG_BASE  (None)
#define SOC_MBOX1_REG_BASE  (None)
#define SOC_GENER_DMA_REG_BASE  (None)
#define SOC_PSRAM_REG_BASE  (0x44840040)
#define SOC_SBC_REG_BASE  (0x47010000)
#define SOC_UART0_REG_BASE  (0x5482000)
#define SOC_UART1_REG_BASE  (0x5583000)
#define SOC_CAN_REG_BASE  (0x46020000)
#define SOC_UART2_REG_BASE  (0x5584000)
#define SOC_SPI_REG_BASE  (None)
#define SOC_WDT_REG_BASE  (None)
#define SOC_SPI1_REG_BASE  (None)
#define SOC_I2C0_REG_BASE  (None)
#define SOC_I2C1_REG_BASE  (None)
#define SOC_TIMER0_REG_BASE  (None)
#define SOC_TIMER1_REG_BASE  (None)
#define SOC_PWM01_REG_BASE  (None)
#define SOC_PWM23_REG_BASE  (None)
#define SOC_PWM45_REG_BASE  (None)
#define SOC_SADC_REG_BASE  (0x44870000)
#define SOC_AUD_REG_BASE  (0x47800000)
#define SOC_FFT_REG_BASE  (0x47000000)
#define SOC_EFUSE_REG_BASE  (None)
#define SOC_IRDA_REG_BASE  (0x44890000)
#define SOC_WDT_REG_BASE  (None)
#define SOC_I2S_REG_BASE  (None)
#define SOC_I2S1_REG_BASE  (None)
#define SOC_I2S2_REG_BASE  (None)
#define SOC_TRNG_REG_BASE  (None)
#define SOC_XVR_REG_BASE  (0x4A800000)
#define SOC_LA_REG_BASE  (None)
#define SOC_JPEG_REG_BASE  (0x48000000)
#define SOC_JPEG_DEC_REG_BASE  (0x48040000)
#define SOC_YUV_BUF_REG_BASE  (0x48020000)
#define SOC_OTP_REG_BASE  (None)
#define SOC_QSPI0_REG_BASE  (None)
#define SOC_QSPI2_REG_BASE  (None)
#define SOC_H264_REG_BASE  (None)
#define SOC_LCD_DISP_REG_BASE  (None)
#define SOC_SDIO_REG_BASE  (None)
#define SOC_USB_REG_BASE  (None)
#define SOC_RC_REG_BASE  (0x4980C000)
#define SOC_TRX_REG_BASE  (0x4980C200)
#define SOC_POWTBL_REG_BASE  (0x4980C400)
#define SOC_DPDTBL_REG_BASE  (0x4980C800)
#define SOC_AGCMEM_REG_BASE  (0x4980A000)
#define SOC_PEAKCWMEM_REG_BASE  (0x4980D000)
#define SOC_DMA2D_REG_BASE  (None)

#endif //__REG_BASE_H__
