
*** Running vivado
    with args -log exp_1q.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source exp_1q.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Sun Jan 11 17:55:54 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source exp_1q.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 529.574 ; gain = 220.480
Command: read_checkpoint -auto_incremental -incremental G:/projects/CPE233_Projects/lab1q/lab1q.srcs/utils_1/imports/synth_1/exp_1q.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from G:/projects/CPE233_Projects/lab1q/lab1q.srcs/utils_1/imports/synth_1/exp_1q.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top exp_1q -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1267.148 ; gain = 541.840
---------------------------------------------------------------------------------
WARNING: [Synth 8-9400] empty statement in sequential block [G:/projects/CPE233_Projects/MODULES/prime_num_check_v1_00.v:143]
INFO: [Synth 8-11241] undeclared symbol 'sclk', assumed default net type 'wire' [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:120]
INFO: [Synth 8-6157] synthesizing module 'exp_1q' [G:/projects/CPE233_Projects/lab1q/lab1q.srcs/sources_1/new/main.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_2n_div_test' [G:/projects/CPE233_Projects/MODULES/clk_2n_div_test_v1_01.v:39]
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_2n_div_test' (0#1) [G:/projects/CPE233_Projects/MODULES/clk_2n_div_test_v1_01.v:39]
INFO: [Synth 8-6157] synthesizing module 'lab1q_fsm' [G:/projects/CPE233_Projects/lab1q/lab1q_fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab1q_fsm' (0#1) [G:/projects/CPE233_Projects/lab1q/lab1q_fsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROM_16x32_exp1q_a' [G:/projects/CPE233_Projects/MODULES/exp1q_roma.v:31]
INFO: [Synth 8-3876] $readmem data file 'exp1q_roma.mem' is read successfully [G:/projects/CPE233_Projects/MODULES/exp1q_roma.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ROM_16x32_exp1q_a' (0#1) [G:/projects/CPE233_Projects/MODULES/exp1q_roma.v:31]
INFO: [Synth 8-6157] synthesizing module 'ROM_16x32_exp1q_b' [G:/projects/CPE233_Projects/MODULES/exp1q_romb.v:31]
INFO: [Synth 8-3876] $readmem data file 'exp1q_romb.mem' is read successfully [G:/projects/CPE233_Projects/MODULES/exp1q_romb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ROM_16x32_exp1q_b' (0#1) [G:/projects/CPE233_Projects/MODULES/exp1q_romb.v:31]
INFO: [Synth 8-6157] synthesizing module 'cntr_up_clr_nb' [G:/projects/CPE233_Projects/MODULES/cntr_up_clr_nb_v1_03.v:38]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cntr_up_clr_nb' (0#1) [G:/projects/CPE233_Projects/MODULES/cntr_up_clr_nb_v1_03.v:38]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb' [G:/projects/CPE233_Projects/MODULES/mux_2t1_nb_v1_04.v:36]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb' (0#1) [G:/projects/CPE233_Projects/MODULES/mux_2t1_nb_v1_04.v:36]
INFO: [Synth 8-6157] synthesizing module 'prime_num_check' [G:/projects/CPE233_Projects/MODULES/prime_num_check_v1_00.v:42]
WARNING: [Synth 8-567] referenced signal 'q_nprime' should be on the sensitivity list [G:/projects/CPE233_Projects/MODULES/prime_num_check_v1_00.v:169]
INFO: [Synth 8-6155] done synthesizing module 'prime_num_check' (0#1) [G:/projects/CPE233_Projects/MODULES/prime_num_check_v1_00.v:42]
INFO: [Synth 8-6157] synthesizing module 'ram_single_port' [G:/projects/CPE233_Projects/MODULES/n_x_m_single_port_ram_v_1_01.v:37]
	Parameter n bound to: 5 - type: integer 
	Parameter m bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_single_port' (0#1) [G:/projects/CPE233_Projects/MODULES/n_x_m_single_port_ram_v_1_01.v:37]
INFO: [Synth 8-6157] synthesizing module 'comp_nb' [G:/projects/CPE233_Projects/MODULES/comp_nb_v1_02.v:39]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comp_nb' (0#1) [G:/projects/CPE233_Projects/MODULES/comp_nb_v1_02.v:39]
INFO: [Synth 8-6157] synthesizing module 'reg_nb' [G:/projects/CPE233_Projects/MODULES/reg_nb_v1_04.v:39]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_nb' (0#1) [G:/projects/CPE233_Projects/MODULES/reg_nb_v1_04.v:39]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb__parameterized0' [G:/projects/CPE233_Projects/MODULES/mux_2t1_nb_v1_04.v:36]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb__parameterized0' (0#1) [G:/projects/CPE233_Projects/MODULES/mux_2t1_nb_v1_04.v:36]
INFO: [Synth 8-6157] synthesizing module 'univ_sseg' [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:82]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_14b' [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:275]
INFO: [Synth 8-226] default block is never used [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:294]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_14b' (0#1) [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:275]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_7b' [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:373]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_7b' (0#1) [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:373]
INFO: [Synth 8-6157] synthesizing module 'clk_divder' [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:258]
INFO: [Synth 8-6155] done synthesizing module 'clk_divder' (0#1) [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:258]
INFO: [Synth 8-226] default block is never used [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:129]
INFO: [Synth 8-226] default block is never used [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:145]
INFO: [Synth 8-226] default block is never used [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:157]
INFO: [Synth 8-226] default block is never used [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:169]
INFO: [Synth 8-226] default block is never used [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:181]
INFO: [Synth 8-226] default block is never used [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:193]
INFO: [Synth 8-6155] done synthesizing module 'univ_sseg' (0#1) [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:82]
INFO: [Synth 8-6155] done synthesizing module 'exp_1q' (0#1) [G:/projects/CPE233_Projects/lab1q/lab1q.srcs/sources_1/new/main.v:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_new_w_reg' and it is trimmed from '8' to '4' bits. [G:/projects/CPE233_Projects/MODULES/univ_sseg_v1_05.v:391]
WARNING: [Synth 8-7129] Port led[10] in module exp_1q is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module exp_1q is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module exp_1q is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module exp_1q is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module exp_1q is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module exp_1q is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.320 ; gain = 665.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1390.320 ; gain = 665.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1390.320 ; gain = 665.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1390.320 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/projects/CPE233_Projects/MODULES/Basys3_Master_v1_03.xdc]
Finished Parsing XDC File [G:/projects/CPE233_Projects/MODULES/Basys3_Master_v1_03.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/projects/CPE233_Projects/MODULES/Basys3_Master_v1_03.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exp_1q_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exp_1q_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1460.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1460.809 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1460.809 ; gain = 735.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1460.809 ; gain = 735.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1460.809 ; gain = 735.500
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'lab1q_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'prime_num_check'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                            00001 |                              000
             st_read_rom |                            00010 |                              001
           st_wait_prime |                            00100 |                              010
            st_write_ram |                            01000 |                              011
             st_find_big |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'lab1q_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  st_nPR |                               00 |                               00
                 st_work |                               01 |                               11
                   st_PR |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'prime_num_check'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1460.809 ; gain = 735.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 18    
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 15    
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	  17 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 5     
	  11 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port led[10] in module exp_1q is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module exp_1q is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module exp_1q is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module exp_1q is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module exp_1q is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module exp_1q is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1713.324 ; gain = 988.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+-----------+----------------------+---------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------+-----------+----------------------+---------------+
|exp_1q      | PRIME_RAM/memory_reg | Implied   | 32 x 7               | RAM32X1S x 7  | 
+------------+----------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1814.770 ; gain = 1089.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1848.020 ; gain = 1122.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+----------------------+-----------+----------------------+---------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------+-----------+----------------------+---------------+
|exp_1q      | PRIME_RAM/memory_reg | Implied   | 32 x 7               | RAM32X1S x 7  | 
+------------+----------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1866.082 ; gain = 1140.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2075.867 ; gain = 1350.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2075.867 ; gain = 1350.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2075.867 ; gain = 1350.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2075.867 ; gain = 1350.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2075.867 ; gain = 1350.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2075.867 ; gain = 1350.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    25|
|3     |LUT1     |    10|
|4     |LUT2     |    39|
|5     |LUT3     |    18|
|6     |LUT4     |    52|
|7     |LUT5     |    42|
|8     |LUT6     |    52|
|9     |MUXF7    |     1|
|10    |RAM32X1S |     7|
|11    |FDCE     |    20|
|12    |FDRE     |    87|
|13    |FDSE     |     1|
|14    |IBUF     |     2|
|15    |OBUF     |    22|
|16    |OBUFT    |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2075.867 ; gain = 1350.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 2075.867 ; gain = 1280.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2075.867 ; gain = 1350.559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2085.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2088.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 7 instances

Synth Design complete | Checksum: b44de160
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2088.773 ; gain = 1550.680
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2088.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/projects/CPE233_Projects/lab1q/lab1q.runs/synth_1/exp_1q.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file exp_1q_utilization_synth.rpt -pb exp_1q_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 11 17:56:58 2026...
