Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Mar 16 16:38:51 2021
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/axi_algorithm_timing_synth.rpt
| Design       : axi_algorithm
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 5.705ns (87.584%)  route 0.809ns (12.416%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.973     0.973    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/ap_clk
                         DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     4.982 r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/P[11]
                         net (fo=4, unplaced)         0.800     5.782    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/D[1]
                         LUT3 (Prop_lut3_I0_O)        0.124     5.906 r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p_Val2_i1_fu_457_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.906    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11_n_81
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.439 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     6.448    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.565 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     6.565    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__0_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.682 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.682    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.799 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.799    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__2_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     6.916    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__3_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.033    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__4_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     7.150    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__5_n_5
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.487 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__6/O[1]
                         net (fo=1, unplaced)         0.000     7.487    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2[29]
                         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.924    10.924    sweep_algorithm_DECM_U0/ap_clk
                         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.017    10.872    sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[29]
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  3.385    




