m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA/20.1
vfifo
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1631223892
!i10b 1
!s100 f=RNMRT1GZNleEBYan9?20
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IEgb3JM8z<e<P9?iQh;bE@3
Z2 VDg1SIo80bB@j0V0VzS_@n1
S1
Z3 dC:/Users/front/OneDrive/Documents/GitHub/ece554_miniproject/hw
w1631223863
8C:/Users/front/OneDrive/Documents/GitHub/ece554_miniproject/hw/fifo.sv
FC:/Users/front/OneDrive/Documents/GitHub/ece554_miniproject/hw/fifo.sv
!i122 6
L0 6 34
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1631223892.000000
!s107 C:/Users/front/OneDrive/Documents/GitHub/ece554_miniproject/hw/fifo.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/front/OneDrive/Documents/GitHub/ece554_miniproject/hw/fifo.sv|
!i113 1
Z5 o-work work -sv
Z6 tCvgOpt 0
vfifo_tb
R0
!s110 1631223893
!i10b 1
!s100 J`J:jF?4e0c>Y]JOTf_U00
R1
IIH[UZ9N_^DEOjX7G6h84@2
R2
S1
R3
w1631220120
8C:/Users/front/OneDrive/Documents/GitHub/ece554_miniproject/hw/fifo_tb.sv
FC:/Users/front/OneDrive/Documents/GitHub/ece554_miniproject/hw/fifo_tb.sv
!i122 7
L0 3 95
R4
r1
!s85 0
31
!s108 1631223893.000000
!s107 C:/Users/front/OneDrive/Documents/GitHub/ece554_miniproject/hw/fifo_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/front/OneDrive/Documents/GitHub/ece554_miniproject/hw/fifo_tb.sv|
!i113 1
R5
R6
