# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jul 22 2025 01:40:49

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
Maximum Operating Frequency is: N/A


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
i_Switch_2         o_LED_1             7732        
i_Switch_1         o_LED_1             7648        
i_Switch_2         o_LED_2             7732        
i_Switch_3         o_LED_2             6946        
i_Switch_4         o_LED_3             7928        
i_Switch_3         o_LED_3             7080        
i_Switch_4         o_LED_4             8426        
i_Switch_1         o_LED_4             8279        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
i_Switch_1         o_LED_1             6926                
i_Switch_2         o_LED_1             7017                
i_Switch_3         o_LED_2             6182                
i_Switch_2         o_LED_2             7017                
i_Switch_3         o_LED_3             6280                
i_Switch_4         o_LED_3             7262                
i_Switch_1         o_LED_4             7536                
i_Switch_4         o_LED_4             7774                

 =====================================================================
                    End of Datasheet Report
 #####################################################################

 #####################################################################
                    6::Path Details for DataSheet
 =====================================================================


6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_1
Input Port       : i_Switch_2
Pad to Pad Delay : 7732

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_2                           And_Gate_Project           0      0                  RISE  1       
i_Switch_2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_Switch_2_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
i_Switch_2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__27/I                              Odrv4                      0      1127               RISE  1       
I__27/O                              Odrv4                      351    1478               RISE  1       
I__28/I                              Span4Mux_v                 0      1478               RISE  1       
I__28/O                              Span4Mux_v                 351    1829               RISE  1       
I__29/I                              LocalMux                   0      1829               RISE  1       
I__29/O                              LocalMux                   330    2158               RISE  1       
I__30/I                              InMux                      0      2158               RISE  1       
I__30/O                              InMux                      259    2418               RISE  1       
o_LED_1_obuf_RNO_LC_12_6_0/in1       LogicCell40_SEQ_MODE_0000  0      2418               RISE  1       
o_LED_1_obuf_RNO_LC_12_6_0/lcout     LogicCell40_SEQ_MODE_0000  400    2817               RISE  1       
I__41/I                              LocalMux                   0      2817               RISE  1       
I__41/O                              LocalMux                   330    3147               RISE  1       
I__42/I                              IoInMux                    0      3147               RISE  1       
I__42/O                              IoInMux                    259    3407               RISE  1       
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3407               RISE  1       
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5644               FALL  1       
o_LED_1_obuf_iopad/DIN               IO_PAD                     0      5644               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7732               FALL  1       
o_LED_1                              And_Gate_Project           0      7732               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_1
Input Port       : i_Switch_1
Pad to Pad Delay : 7648

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           And_Gate_Project           0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__36/I                              Odrv4                      0      1127               RISE  1       
I__36/O                              Odrv4                      351    1478               RISE  1       
I__37/I                              Span4Mux_v                 0      1478               RISE  1       
I__37/O                              Span4Mux_v                 351    1829               RISE  1       
I__38/I                              LocalMux                   0      1829               RISE  1       
I__38/O                              LocalMux                   330    2158               RISE  1       
I__39/I                              InMux                      0      2158               RISE  1       
I__39/O                              InMux                      259    2418               RISE  1       
o_LED_1_obuf_RNO_LC_12_6_0/in3       LogicCell40_SEQ_MODE_0000  0      2418               RISE  1       
o_LED_1_obuf_RNO_LC_12_6_0/lcout     LogicCell40_SEQ_MODE_0000  316    2733               RISE  1       
I__41/I                              LocalMux                   0      2733               RISE  1       
I__41/O                              LocalMux                   330    3063               RISE  1       
I__42/I                              IoInMux                    0      3063               RISE  1       
I__42/O                              IoInMux                    259    3322               RISE  1       
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3322               RISE  1       
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5560               FALL  1       
o_LED_1_obuf_iopad/DIN               IO_PAD                     0      5560               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7648               FALL  1       
o_LED_1                              And_Gate_Project           0      7648               FALL  1       

6.3.2::Path details for port: o_LED_2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_2
Input Port       : i_Switch_2
Pad to Pad Delay : 7732

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_2                           And_Gate_Project           0      0                  RISE  1       
i_Switch_2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_Switch_2_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
i_Switch_2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__27/I                              Odrv4                      0      1127               RISE  1       
I__27/O                              Odrv4                      351    1478               RISE  1       
I__28/I                              Span4Mux_v                 0      1478               RISE  1       
I__28/O                              Span4Mux_v                 351    1829               RISE  1       
I__29/I                              LocalMux                   0      1829               RISE  1       
I__29/O                              LocalMux                   330    2158               RISE  1       
I__31/I                              InMux                      0      2158               RISE  1       
I__31/O                              InMux                      259    2418               RISE  1       
o_LED_2_obuf_RNO_LC_12_6_2/in1       LogicCell40_SEQ_MODE_0000  0      2418               RISE  1       
o_LED_2_obuf_RNO_LC_12_6_2/lcout     LogicCell40_SEQ_MODE_0000  400    2817               RISE  1       
I__25/I                              LocalMux                   0      2817               RISE  1       
I__25/O                              LocalMux                   330    3147               RISE  1       
I__26/I                              IoInMux                    0      3147               RISE  1       
I__26/O                              IoInMux                    259    3407               RISE  1       
o_LED_2_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3407               RISE  1       
o_LED_2_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5644               FALL  1       
o_LED_2_obuf_iopad/DIN               IO_PAD                     0      5644               FALL  1       
o_LED_2_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7732               FALL  1       
o_LED_2                              And_Gate_Project           0      7732               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_2
Input Port       : i_Switch_3
Pad to Pad Delay : 6946

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_3                           And_Gate_Project           0      0                  RISE  1       
i_Switch_3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_Switch_3_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
i_Switch_3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__22/I                              LocalMux                   0      1127               RISE  1       
I__22/O                              LocalMux                   330    1457               RISE  1       
I__23/I                              InMux                      0      1457               RISE  1       
I__23/O                              InMux                      259    1716               RISE  1       
o_LED_2_obuf_RNO_LC_12_6_2/in3       LogicCell40_SEQ_MODE_0000  0      1716               RISE  1       
o_LED_2_obuf_RNO_LC_12_6_2/lcout     LogicCell40_SEQ_MODE_0000  316    2032               RISE  1       
I__25/I                              LocalMux                   0      2032               RISE  1       
I__25/O                              LocalMux                   330    2362               RISE  1       
I__26/I                              IoInMux                    0      2362               RISE  1       
I__26/O                              IoInMux                    259    2621               RISE  1       
o_LED_2_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      2621               RISE  1       
o_LED_2_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   4858               FALL  1       
o_LED_2_obuf_iopad/DIN               IO_PAD                     0      4858               FALL  1       
o_LED_2_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   6946               FALL  1       
o_LED_2                              And_Gate_Project           0      6946               FALL  1       

6.3.3::Path details for port: o_LED_3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_3
Input Port       : i_Switch_4
Pad to Pad Delay : 7928

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_4                           And_Gate_Project           0      0                  RISE  1       
i_Switch_4_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_Switch_4_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
i_Switch_4_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_4_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__17/I                              Odrv12                     0      1127               RISE  1       
I__17/O                              Odrv12                     491    1618               RISE  1       
I__18/I                              Span12Mux_v                0      1618               RISE  1       
I__18/O                              Span12Mux_v                491    2109               RISE  1       
I__19/I                              LocalMux                   0      2109               RISE  1       
I__19/O                              LocalMux                   330    2439               RISE  1       
I__20/I                              InMux                      0      2439               RISE  1       
I__20/O                              InMux                      259    2698               RISE  1       
o_LED_3_obuf_RNO_LC_12_6_3/in3       LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
o_LED_3_obuf_RNO_LC_12_6_3/lcout     LogicCell40_SEQ_MODE_0000  316    3014               RISE  1       
I__15/I                              LocalMux                   0      3014               RISE  1       
I__15/O                              LocalMux                   330    3343               RISE  1       
I__16/I                              IoInMux                    0      3343               RISE  1       
I__16/O                              IoInMux                    259    3603               RISE  1       
o_LED_3_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3603               RISE  1       
o_LED_3_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   5840               FALL  1       
o_LED_3_obuf_iopad/DIN               IO_PAD                     0      5840               FALL  1       
o_LED_3_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7928               FALL  1       
o_LED_3                              And_Gate_Project           0      7928               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_3
Input Port       : i_Switch_3
Pad to Pad Delay : 7080

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_3                           And_Gate_Project           0      0                  RISE  1       
i_Switch_3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_Switch_3_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
i_Switch_3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__22/I                              LocalMux                   0      1127               RISE  1       
I__22/O                              LocalMux                   330    1457               RISE  1       
I__24/I                              InMux                      0      1457               RISE  1       
I__24/O                              InMux                      259    1716               RISE  1       
o_LED_3_obuf_RNO_LC_12_6_3/in0       LogicCell40_SEQ_MODE_0000  0      1716               RISE  1       
o_LED_3_obuf_RNO_LC_12_6_3/lcout     LogicCell40_SEQ_MODE_0000  449    2165               RISE  1       
I__15/I                              LocalMux                   0      2165               RISE  1       
I__15/O                              LocalMux                   330    2495               RISE  1       
I__16/I                              IoInMux                    0      2495               RISE  1       
I__16/O                              IoInMux                    259    2754               RISE  1       
o_LED_3_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      2754               RISE  1       
o_LED_3_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   4992               FALL  1       
o_LED_3_obuf_iopad/DIN               IO_PAD                     0      4992               FALL  1       
o_LED_3_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   7080               FALL  1       
o_LED_3                              And_Gate_Project           0      7080               FALL  1       

6.3.4::Path details for port: o_LED_4   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_4
Input Port       : i_Switch_4
Pad to Pad Delay : 8426

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_4                           And_Gate_Project           0      0                  RISE  1       
i_Switch_4_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_Switch_4_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
i_Switch_4_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_4_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__17/I                              Odrv12                     0      1127               RISE  1       
I__17/O                              Odrv12                     491    1618               RISE  1       
I__18/I                              Span12Mux_v                0      1618               RISE  1       
I__18/O                              Span12Mux_v                491    2109               RISE  1       
I__19/I                              LocalMux                   0      2109               RISE  1       
I__19/O                              LocalMux                   330    2439               RISE  1       
I__21/I                              InMux                      0      2439               RISE  1       
I__21/O                              InMux                      259    2698               RISE  1       
o_LED_4_obuf_RNO_LC_12_6_1/in3       LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
o_LED_4_obuf_RNO_LC_12_6_1/lcout     LogicCell40_SEQ_MODE_0000  316    3014               RISE  1       
I__32/I                              Odrv4                      0      3014               RISE  1       
I__32/O                              Odrv4                      351    3364               RISE  1       
I__33/I                              Span4Mux_s0_h              0      3364               RISE  1       
I__33/O                              Span4Mux_s0_h              147    3512               RISE  1       
I__34/I                              LocalMux                   0      3512               RISE  1       
I__34/O                              LocalMux                   330    3841               RISE  1       
I__35/I                              IoInMux                    0      3841               RISE  1       
I__35/O                              IoInMux                    259    4101               RISE  1       
o_LED_4_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      4101               RISE  1       
o_LED_4_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   6338               FALL  1       
o_LED_4_obuf_iopad/DIN               IO_PAD                     0      6338               FALL  1       
o_LED_4_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   8426               FALL  1       
o_LED_4                              And_Gate_Project           0      8426               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_4
Input Port       : i_Switch_1
Pad to Pad Delay : 8279

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           And_Gate_Project           0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__36/I                              Odrv4                      0      1127               RISE  1       
I__36/O                              Odrv4                      351    1478               RISE  1       
I__37/I                              Span4Mux_v                 0      1478               RISE  1       
I__37/O                              Span4Mux_v                 351    1829               RISE  1       
I__38/I                              LocalMux                   0      1829               RISE  1       
I__38/O                              LocalMux                   330    2158               RISE  1       
I__40/I                              InMux                      0      2158               RISE  1       
I__40/O                              InMux                      259    2418               RISE  1       
o_LED_4_obuf_RNO_LC_12_6_1/in0       LogicCell40_SEQ_MODE_0000  0      2418               RISE  1       
o_LED_4_obuf_RNO_LC_12_6_1/lcout     LogicCell40_SEQ_MODE_0000  449    2867               RISE  1       
I__32/I                              Odrv4                      0      2867               RISE  1       
I__32/O                              Odrv4                      351    3217               RISE  1       
I__33/I                              Span4Mux_s0_h              0      3217               RISE  1       
I__33/O                              Span4Mux_s0_h              147    3364               RISE  1       
I__34/I                              LocalMux                   0      3364               RISE  1       
I__34/O                              LocalMux                   330    3694               RISE  1       
I__35/I                              IoInMux                    0      3694               RISE  1       
I__35/O                              IoInMux                    259    3954               RISE  1       
o_LED_4_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3954               RISE  1       
o_LED_4_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   6191               FALL  1       
o_LED_4_obuf_iopad/DIN               IO_PAD                     0      6191               FALL  1       
o_LED_4_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2088   8279               FALL  1       
o_LED_4                              And_Gate_Project           0      8279               FALL  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_1
Input Port       : i_Switch_1
Pad to Pad Delay : 6926

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           And_Gate_Project           0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__36/I                              Odrv4                      0      923                FALL  1       
I__36/O                              Odrv4                      372    1295               FALL  1       
I__37/I                              Span4Mux_v                 0      1295               FALL  1       
I__37/O                              Span4Mux_v                 372    1666               FALL  1       
I__38/I                              LocalMux                   0      1666               FALL  1       
I__38/O                              LocalMux                   309    1975               FALL  1       
I__39/I                              InMux                      0      1975               FALL  1       
I__39/O                              InMux                      217    2192               FALL  1       
o_LED_1_obuf_RNO_LC_12_6_0/in3       LogicCell40_SEQ_MODE_0000  0      2192               FALL  1       
o_LED_1_obuf_RNO_LC_12_6_0/lcout     LogicCell40_SEQ_MODE_0000  288    2480               FALL  1       
I__41/I                              LocalMux                   0      2480               FALL  1       
I__41/O                              LocalMux                   309    2788               FALL  1       
I__42/I                              IoInMux                    0      2788               FALL  1       
I__42/O                              IoInMux                    217    3006               FALL  1       
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3006               FALL  1       
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5012               RISE  1       
o_LED_1_obuf_iopad/DIN               IO_PAD                     0      5012               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   6926               RISE  1       
o_LED_1                              And_Gate_Project           0      6926               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_1
Input Port       : i_Switch_2
Pad to Pad Delay : 7017

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_2                           And_Gate_Project           0      0                  FALL  1       
i_Switch_2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_2_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__27/I                              Odrv4                      0      923                FALL  1       
I__27/O                              Odrv4                      372    1295               FALL  1       
I__28/I                              Span4Mux_v                 0      1295               FALL  1       
I__28/O                              Span4Mux_v                 372    1666               FALL  1       
I__29/I                              LocalMux                   0      1666               FALL  1       
I__29/O                              LocalMux                   309    1975               FALL  1       
I__30/I                              InMux                      0      1975               FALL  1       
I__30/O                              InMux                      217    2192               FALL  1       
o_LED_1_obuf_RNO_LC_12_6_0/in1       LogicCell40_SEQ_MODE_0000  0      2192               FALL  1       
o_LED_1_obuf_RNO_LC_12_6_0/lcout     LogicCell40_SEQ_MODE_0000  379    2571               FALL  1       
I__41/I                              LocalMux                   0      2571               FALL  1       
I__41/O                              LocalMux                   309    2880               FALL  1       
I__42/I                              IoInMux                    0      2880               FALL  1       
I__42/O                              IoInMux                    217    3097               FALL  1       
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3097               FALL  1       
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5103               RISE  1       
o_LED_1_obuf_iopad/DIN               IO_PAD                     0      5103               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7017               RISE  1       
o_LED_1                              And_Gate_Project           0      7017               RISE  1       

6.6.2::Path details for port: o_LED_2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_2
Input Port       : i_Switch_3
Pad to Pad Delay : 6182

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_3                           And_Gate_Project           0      0                  FALL  1       
i_Switch_3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_3_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__22/I                              LocalMux                   0      923                FALL  1       
I__22/O                              LocalMux                   309    1231               FALL  1       
I__23/I                              InMux                      0      1231               FALL  1       
I__23/O                              InMux                      217    1449               FALL  1       
o_LED_2_obuf_RNO_LC_12_6_2/in3       LogicCell40_SEQ_MODE_0000  0      1449               FALL  1       
o_LED_2_obuf_RNO_LC_12_6_2/lcout     LogicCell40_SEQ_MODE_0000  288    1736               FALL  1       
I__25/I                              LocalMux                   0      1736               FALL  1       
I__25/O                              LocalMux                   309    2045               FALL  1       
I__26/I                              IoInMux                    0      2045               FALL  1       
I__26/O                              IoInMux                    217    2262               FALL  1       
o_LED_2_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      2262               FALL  1       
o_LED_2_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   4268               RISE  1       
o_LED_2_obuf_iopad/DIN               IO_PAD                     0      4268               RISE  1       
o_LED_2_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   6182               RISE  1       
o_LED_2                              And_Gate_Project           0      6182               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_2
Input Port       : i_Switch_2
Pad to Pad Delay : 7017

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_2                           And_Gate_Project           0      0                  FALL  1       
i_Switch_2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_2_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__27/I                              Odrv4                      0      923                FALL  1       
I__27/O                              Odrv4                      372    1295               FALL  1       
I__28/I                              Span4Mux_v                 0      1295               FALL  1       
I__28/O                              Span4Mux_v                 372    1666               FALL  1       
I__29/I                              LocalMux                   0      1666               FALL  1       
I__29/O                              LocalMux                   309    1975               FALL  1       
I__31/I                              InMux                      0      1975               FALL  1       
I__31/O                              InMux                      217    2192               FALL  1       
o_LED_2_obuf_RNO_LC_12_6_2/in1       LogicCell40_SEQ_MODE_0000  0      2192               FALL  1       
o_LED_2_obuf_RNO_LC_12_6_2/lcout     LogicCell40_SEQ_MODE_0000  379    2571               FALL  1       
I__25/I                              LocalMux                   0      2571               FALL  1       
I__25/O                              LocalMux                   309    2880               FALL  1       
I__26/I                              IoInMux                    0      2880               FALL  1       
I__26/O                              IoInMux                    217    3097               FALL  1       
o_LED_2_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3097               FALL  1       
o_LED_2_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5103               RISE  1       
o_LED_2_obuf_iopad/DIN               IO_PAD                     0      5103               RISE  1       
o_LED_2_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7017               RISE  1       
o_LED_2                              And_Gate_Project           0      7017               RISE  1       

6.6.3::Path details for port: o_LED_3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_3
Input Port       : i_Switch_3
Pad to Pad Delay : 6280

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_3                           And_Gate_Project           0      0                  FALL  1       
i_Switch_3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_3_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__22/I                              LocalMux                   0      923                FALL  1       
I__22/O                              LocalMux                   309    1231               FALL  1       
I__24/I                              InMux                      0      1231               FALL  1       
I__24/O                              InMux                      217    1449               FALL  1       
o_LED_3_obuf_RNO_LC_12_6_3/in0       LogicCell40_SEQ_MODE_0000  0      1449               FALL  1       
o_LED_3_obuf_RNO_LC_12_6_3/lcout     LogicCell40_SEQ_MODE_0000  386    1835               FALL  1       
I__15/I                              LocalMux                   0      1835               FALL  1       
I__15/O                              LocalMux                   309    2143               FALL  1       
I__16/I                              IoInMux                    0      2143               FALL  1       
I__16/O                              IoInMux                    217    2361               FALL  1       
o_LED_3_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      2361               FALL  1       
o_LED_3_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   4366               RISE  1       
o_LED_3_obuf_iopad/DIN               IO_PAD                     0      4366               RISE  1       
o_LED_3_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   6280               RISE  1       
o_LED_3                              And_Gate_Project           0      6280               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_3
Input Port       : i_Switch_4
Pad to Pad Delay : 7262

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_4                           And_Gate_Project           0      0                  FALL  1       
i_Switch_4_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_4_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_4_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_4_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__17/I                              Odrv12                     0      923                FALL  1       
I__17/O                              Odrv12                     540    1463               FALL  1       
I__18/I                              Span12Mux_v                0      1463               FALL  1       
I__18/O                              Span12Mux_v                540    2003               FALL  1       
I__19/I                              LocalMux                   0      2003               FALL  1       
I__19/O                              LocalMux                   309    2312               FALL  1       
I__20/I                              InMux                      0      2312               FALL  1       
I__20/O                              InMux                      217    2529               FALL  1       
o_LED_3_obuf_RNO_LC_12_6_3/in3       LogicCell40_SEQ_MODE_0000  0      2529               FALL  1       
o_LED_3_obuf_RNO_LC_12_6_3/lcout     LogicCell40_SEQ_MODE_0000  288    2817               FALL  1       
I__15/I                              LocalMux                   0      2817               FALL  1       
I__15/O                              LocalMux                   309    3125               FALL  1       
I__16/I                              IoInMux                    0      3125               FALL  1       
I__16/O                              IoInMux                    217    3343               FALL  1       
o_LED_3_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3343               FALL  1       
o_LED_3_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5348               RISE  1       
o_LED_3_obuf_iopad/DIN               IO_PAD                     0      5348               RISE  1       
o_LED_3_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7262               RISE  1       
o_LED_3                              And_Gate_Project           0      7262               RISE  1       

6.6.4::Path details for port: o_LED_4   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_4
Input Port       : i_Switch_1
Pad to Pad Delay : 7536

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           And_Gate_Project           0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__36/I                              Odrv4                      0      923                FALL  1       
I__36/O                              Odrv4                      372    1295               FALL  1       
I__37/I                              Span4Mux_v                 0      1295               FALL  1       
I__37/O                              Span4Mux_v                 372    1666               FALL  1       
I__38/I                              LocalMux                   0      1666               FALL  1       
I__38/O                              LocalMux                   309    1975               FALL  1       
I__40/I                              InMux                      0      1975               FALL  1       
I__40/O                              InMux                      217    2192               FALL  1       
o_LED_4_obuf_RNO_LC_12_6_1/in0       LogicCell40_SEQ_MODE_0000  0      2192               FALL  1       
o_LED_4_obuf_RNO_LC_12_6_1/lcout     LogicCell40_SEQ_MODE_0000  386    2578               FALL  1       
I__32/I                              Odrv4                      0      2578               FALL  1       
I__32/O                              Odrv4                      372    2950               FALL  1       
I__33/I                              Span4Mux_s0_h              0      2950               FALL  1       
I__33/O                              Span4Mux_s0_h              140    3090               FALL  1       
I__34/I                              LocalMux                   0      3090               FALL  1       
I__34/O                              LocalMux                   309    3399               FALL  1       
I__35/I                              IoInMux                    0      3399               FALL  1       
I__35/O                              IoInMux                    217    3616               FALL  1       
o_LED_4_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3616               FALL  1       
o_LED_4_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5622               RISE  1       
o_LED_4_obuf_iopad/DIN               IO_PAD                     0      5622               RISE  1       
o_LED_4_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7536               RISE  1       
o_LED_4                              And_Gate_Project           0      7536               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_4
Input Port       : i_Switch_4
Pad to Pad Delay : 7774

Pad to Pad Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_4                           And_Gate_Project           0      0                  FALL  1       
i_Switch_4_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_4_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_4_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_4_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__17/I                              Odrv12                     0      923                FALL  1       
I__17/O                              Odrv12                     540    1463               FALL  1       
I__18/I                              Span12Mux_v                0      1463               FALL  1       
I__18/O                              Span12Mux_v                540    2003               FALL  1       
I__19/I                              LocalMux                   0      2003               FALL  1       
I__19/O                              LocalMux                   309    2312               FALL  1       
I__21/I                              InMux                      0      2312               FALL  1       
I__21/O                              InMux                      217    2529               FALL  1       
o_LED_4_obuf_RNO_LC_12_6_1/in3       LogicCell40_SEQ_MODE_0000  0      2529               FALL  1       
o_LED_4_obuf_RNO_LC_12_6_1/lcout     LogicCell40_SEQ_MODE_0000  288    2817               FALL  1       
I__32/I                              Odrv4                      0      2817               FALL  1       
I__32/O                              Odrv4                      372    3188               FALL  1       
I__33/I                              Span4Mux_s0_h              0      3188               FALL  1       
I__33/O                              Span4Mux_s0_h              140    3329               FALL  1       
I__34/I                              LocalMux                   0      3329               FALL  1       
I__34/O                              LocalMux                   309    3637               FALL  1       
I__35/I                              IoInMux                    0      3637               FALL  1       
I__35/O                              IoInMux                    217    3855               FALL  1       
o_LED_4_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      3855               FALL  1       
o_LED_4_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   5860               RISE  1       
o_LED_4_obuf_iopad/DIN               IO_PAD                     0      5860               RISE  1       
o_LED_4_obuf_iopad/PACKAGEPIN:out    IO_PAD                     1914   7774               RISE  1       
o_LED_4                              And_Gate_Project           0      7774               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : o_LED_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7381
---------------------------------------   ---- 
End-of-path arrival time (ps)             7381
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           And_Gate_Project               0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__36/I                              Odrv4                          0               973   +INF  FALL       1
I__36/O                              Odrv4                        372              1345   +INF  FALL       1
I__37/I                              Span4Mux_v                     0              1345   +INF  FALL       1
I__37/O                              Span4Mux_v                   372              1716   +INF  FALL       1
I__38/I                              LocalMux                       0              1716   +INF  FALL       1
I__38/O                              LocalMux                     309              2025   +INF  FALL       1
I__39/I                              InMux                          0              2025   +INF  FALL       1
I__39/O                              InMux                        217              2242   +INF  FALL       1
o_LED_1_obuf_RNO_LC_12_6_0/in3       LogicCell40_SEQ_MODE_0000      0              2242   +INF  FALL       1
o_LED_1_obuf_RNO_LC_12_6_0/lcout     LogicCell40_SEQ_MODE_0000    288              2530   +INF  FALL       1
I__41/I                              LocalMux                       0              2530   +INF  FALL       1
I__41/O                              LocalMux                     309              2838   +INF  FALL       1
I__42/I                              IoInMux                        0              2838   +INF  FALL       1
I__42/O                              IoInMux                      217              3056   +INF  FALL       1
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3056   +INF  FALL       1
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5293   +INF  FALL       1
o_LED_1_obuf_iopad/DIN               IO_PAD                         0              5293   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7381   +INF  FALL       1
o_LED_1                              And_Gate_Project               0              7381   +INF  FALL       1


++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : o_LED_4
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7941
---------------------------------------   ---- 
End-of-path arrival time (ps)             7941
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           And_Gate_Project               0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__36/I                              Odrv4                          0               923   +INF  FALL       1
I__36/O                              Odrv4                        372              1295   +INF  FALL       1
I__37/I                              Span4Mux_v                     0              1295   +INF  FALL       1
I__37/O                              Span4Mux_v                   372              1666   +INF  FALL       1
I__38/I                              LocalMux                       0              1666   +INF  FALL       1
I__38/O                              LocalMux                     309              1975   +INF  FALL       1
I__40/I                              InMux                          0              1975   +INF  FALL       1
I__40/O                              InMux                        217              2192   +INF  FALL       1
o_LED_4_obuf_RNO_LC_12_6_1/in0       LogicCell40_SEQ_MODE_0000      0              2192   +INF  FALL       1
o_LED_4_obuf_RNO_LC_12_6_1/lcout     LogicCell40_SEQ_MODE_0000    386              2578   +INF  FALL       1
I__32/I                              Odrv4                          0              2578   +INF  FALL       1
I__32/O                              Odrv4                        372              2950   +INF  FALL       1
I__33/I                              Span4Mux_s0_h                  0              2950   +INF  FALL       1
I__33/O                              Span4Mux_s0_h                140              3090   +INF  FALL       1
I__34/I                              LocalMux                       0              3090   +INF  FALL       1
I__34/O                              LocalMux                     309              3399   +INF  FALL       1
I__35/I                              IoInMux                        0              3399   +INF  FALL       1
I__35/O                              IoInMux                      217              3616   +INF  FALL       1
o_LED_4_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3616   +INF  FALL       1
o_LED_4_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5853   +INF  FALL       1
o_LED_4_obuf_iopad/DIN               IO_PAD                         0              5853   +INF  FALL       1
o_LED_4_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7941   +INF  FALL       1
o_LED_4                              And_Gate_Project               0              7941   +INF  FALL       1


++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_3
Path End         : o_LED_2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6638
---------------------------------------   ---- 
End-of-path arrival time (ps)             6638
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_3                           And_Gate_Project               0                 0   +INF  RISE       1
i_Switch_3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_3_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__22/I                              LocalMux                       0               973   +INF  FALL       1
I__22/O                              LocalMux                     309              1281   +INF  FALL       1
I__23/I                              InMux                          0              1281   +INF  FALL       1
I__23/O                              InMux                        217              1499   +INF  FALL       1
o_LED_2_obuf_RNO_LC_12_6_2/in3       LogicCell40_SEQ_MODE_0000      0              1499   +INF  FALL       1
o_LED_2_obuf_RNO_LC_12_6_2/lcout     LogicCell40_SEQ_MODE_0000    288              1786   +INF  FALL       1
I__25/I                              LocalMux                       0              1786   +INF  FALL       1
I__25/O                              LocalMux                     309              2095   +INF  FALL       1
I__26/I                              IoInMux                        0              2095   +INF  FALL       1
I__26/O                              IoInMux                      217              2312   +INF  FALL       1
o_LED_2_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              2312   +INF  FALL       1
o_LED_2_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              4550   +INF  FALL       1
o_LED_2_obuf_iopad/DIN               IO_PAD                         0              4550   +INF  FALL       1
o_LED_2_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              6638   +INF  FALL       1
o_LED_2                              And_Gate_Project               0              6638   +INF  FALL       1


++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_3
Path End         : o_LED_3
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6686
---------------------------------------   ---- 
End-of-path arrival time (ps)             6686
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_3                           And_Gate_Project               0                 0   +INF  FALL       1
i_Switch_3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_3_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__22/I                              LocalMux                       0               923   +INF  FALL       1
I__22/O                              LocalMux                     309              1231   +INF  FALL       1
I__24/I                              InMux                          0              1231   +INF  FALL       1
I__24/O                              InMux                        217              1449   +INF  FALL       1
o_LED_3_obuf_RNO_LC_12_6_3/in0       LogicCell40_SEQ_MODE_0000      0              1449   +INF  FALL       1
o_LED_3_obuf_RNO_LC_12_6_3/lcout     LogicCell40_SEQ_MODE_0000    386              1835   +INF  FALL       1
I__15/I                              LocalMux                       0              1835   +INF  FALL       1
I__15/O                              LocalMux                     309              2143   +INF  FALL       1
I__16/I                              IoInMux                        0              2143   +INF  FALL       1
I__16/O                              IoInMux                      217              2361   +INF  FALL       1
o_LED_3_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              2361   +INF  FALL       1
o_LED_3_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              4598   +INF  FALL       1
o_LED_3_obuf_iopad/DIN               IO_PAD                         0              4598   +INF  FALL       1
o_LED_3_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              6686   +INF  FALL       1
o_LED_3                              And_Gate_Project               0              6686   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : o_LED_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7381
---------------------------------------   ---- 
End-of-path arrival time (ps)             7381
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           And_Gate_Project               0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__36/I                              Odrv4                          0               973   +INF  FALL       1
I__36/O                              Odrv4                        372              1345   +INF  FALL       1
I__37/I                              Span4Mux_v                     0              1345   +INF  FALL       1
I__37/O                              Span4Mux_v                   372              1716   +INF  FALL       1
I__38/I                              LocalMux                       0              1716   +INF  FALL       1
I__38/O                              LocalMux                     309              2025   +INF  FALL       1
I__39/I                              InMux                          0              2025   +INF  FALL       1
I__39/O                              InMux                        217              2242   +INF  FALL       1
o_LED_1_obuf_RNO_LC_12_6_0/in3       LogicCell40_SEQ_MODE_0000      0              2242   +INF  FALL       1
o_LED_1_obuf_RNO_LC_12_6_0/lcout     LogicCell40_SEQ_MODE_0000    288              2530   +INF  FALL       1
I__41/I                              LocalMux                       0              2530   +INF  FALL       1
I__41/O                              LocalMux                     309              2838   +INF  FALL       1
I__42/I                              IoInMux                        0              2838   +INF  FALL       1
I__42/O                              IoInMux                      217              3056   +INF  FALL       1
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3056   +INF  FALL       1
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5293   +INF  FALL       1
o_LED_1_obuf_iopad/DIN               IO_PAD                         0              5293   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7381   +INF  FALL       1
o_LED_1                              And_Gate_Project               0              7381   +INF  FALL       1


++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : o_LED_4
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7941
---------------------------------------   ---- 
End-of-path arrival time (ps)             7941
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           And_Gate_Project               0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__36/I                              Odrv4                          0               923   +INF  FALL       1
I__36/O                              Odrv4                        372              1295   +INF  FALL       1
I__37/I                              Span4Mux_v                     0              1295   +INF  FALL       1
I__37/O                              Span4Mux_v                   372              1666   +INF  FALL       1
I__38/I                              LocalMux                       0              1666   +INF  FALL       1
I__38/O                              LocalMux                     309              1975   +INF  FALL       1
I__40/I                              InMux                          0              1975   +INF  FALL       1
I__40/O                              InMux                        217              2192   +INF  FALL       1
o_LED_4_obuf_RNO_LC_12_6_1/in0       LogicCell40_SEQ_MODE_0000      0              2192   +INF  FALL       1
o_LED_4_obuf_RNO_LC_12_6_1/lcout     LogicCell40_SEQ_MODE_0000    386              2578   +INF  FALL       1
I__32/I                              Odrv4                          0              2578   +INF  FALL       1
I__32/O                              Odrv4                        372              2950   +INF  FALL       1
I__33/I                              Span4Mux_s0_h                  0              2950   +INF  FALL       1
I__33/O                              Span4Mux_s0_h                140              3090   +INF  FALL       1
I__34/I                              LocalMux                       0              3090   +INF  FALL       1
I__34/O                              LocalMux                     309              3399   +INF  FALL       1
I__35/I                              IoInMux                        0              3399   +INF  FALL       1
I__35/O                              IoInMux                      217              3616   +INF  FALL       1
o_LED_4_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              3616   +INF  FALL       1
o_LED_4_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              5853   +INF  FALL       1
o_LED_4_obuf_iopad/DIN               IO_PAD                         0              5853   +INF  FALL       1
o_LED_4_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              7941   +INF  FALL       1
o_LED_4                              And_Gate_Project               0              7941   +INF  FALL       1


++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_3
Path End         : o_LED_2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6638
---------------------------------------   ---- 
End-of-path arrival time (ps)             6638
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_3                           And_Gate_Project               0                 0   +INF  RISE       1
i_Switch_3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_3_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__22/I                              LocalMux                       0               973   +INF  FALL       1
I__22/O                              LocalMux                     309              1281   +INF  FALL       1
I__23/I                              InMux                          0              1281   +INF  FALL       1
I__23/O                              InMux                        217              1499   +INF  FALL       1
o_LED_2_obuf_RNO_LC_12_6_2/in3       LogicCell40_SEQ_MODE_0000      0              1499   +INF  FALL       1
o_LED_2_obuf_RNO_LC_12_6_2/lcout     LogicCell40_SEQ_MODE_0000    288              1786   +INF  FALL       1
I__25/I                              LocalMux                       0              1786   +INF  FALL       1
I__25/O                              LocalMux                     309              2095   +INF  FALL       1
I__26/I                              IoInMux                        0              2095   +INF  FALL       1
I__26/O                              IoInMux                      217              2312   +INF  FALL       1
o_LED_2_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              2312   +INF  FALL       1
o_LED_2_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              4550   +INF  FALL       1
o_LED_2_obuf_iopad/DIN               IO_PAD                         0              4550   +INF  FALL       1
o_LED_2_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              6638   +INF  FALL       1
o_LED_2                              And_Gate_Project               0              6638   +INF  FALL       1


++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_3
Path End         : o_LED_3
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6686
---------------------------------------   ---- 
End-of-path arrival time (ps)             6686
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_3                           And_Gate_Project               0                 0   +INF  FALL       1
i_Switch_3_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_3_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_3_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_3_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__22/I                              LocalMux                       0               923   +INF  FALL       1
I__22/O                              LocalMux                     309              1231   +INF  FALL       1
I__24/I                              InMux                          0              1231   +INF  FALL       1
I__24/O                              InMux                        217              1449   +INF  FALL       1
o_LED_3_obuf_RNO_LC_12_6_3/in0       LogicCell40_SEQ_MODE_0000      0              1449   +INF  FALL       1
o_LED_3_obuf_RNO_LC_12_6_3/lcout     LogicCell40_SEQ_MODE_0000    386              1835   +INF  FALL       1
I__15/I                              LocalMux                       0              1835   +INF  FALL       1
I__15/O                              LocalMux                     309              2143   +INF  FALL       1
I__16/I                              IoInMux                        0              2143   +INF  FALL       1
I__16/O                              IoInMux                      217              2361   +INF  FALL       1
o_LED_3_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              2361   +INF  FALL       1
o_LED_3_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              4598   +INF  FALL       1
o_LED_3_obuf_iopad/DIN               IO_PAD                         0              4598   +INF  FALL       1
o_LED_3_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2088              6686   +INF  FALL       1
o_LED_3                              And_Gate_Project               0              6686   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

