;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB 270, 21
	SUB 2, @0
	SUB -100, 800
	DJN -1, @-20
	DJN -1, @-20
	SPL -400, -600
	SUB @0, @2
	SUB 92, @600
	SPL 0, 91
	CMP #0, @2
	MOV <405, <-6
	SLT #0, 9
	SUB 0, -100
	SUB 0, -100
	SUB 0, -100
	ADD 210, 30
	SUB 700, 10
	ADD 210, 30
	MOV 725, 76
	SUB -100, 800
	SUB @-127, 100
	MOV -1, <-20
	ADD 0, -0
	SUB <621, 76
	SUB <621, 76
	CMP -207, <-120
	SUB <0, @2
	SUB #0, -0
	SUB @0, @2
	SLT #0, 9
	SUB 12, 40
	SUB -0, 235
	ADD 210, 60
	SUB -207, <-120
	SUB @121, 106
	SUB <621, 76
	SUB @121, 103
	SUB #0, -1
	SUB #0, -1
	SUB 72, 0
	SUB 27, 0
	SPL 0, 90
	SUB #12, @202
	SUB #0, 0
	MOV -4, <-20
	CMP -207, <-120
	MOV -1, <-20
