Library ieee;
use ieee.std_logic_1164.all;

entity Chen_Kevin_Shift_Left is
port(
			Chen_Kevin_a: in std_logic_vector(5 downto 0);
			Chen_Kevin_result: out std_logic_vector(5 downto 0)
			);
end Chen_Kevin_Shift_Left;

architecture arch of Chen_Kevin_Shift_Left is

begin
			Chen_Kevin_result <= to_stdlogicvector(to_bitvector(Chen_Kevin_a) sll 1);
end arch;