
*** Running vivado
    with args -log Uart_ETH_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_ila_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Uart_ETH_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 435.742 ; gain = 101.973
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_ila_0_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970220-UART16550_FIFO_Rx_16_Tx_1_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_ila_0_0/synth/Uart_ETH_ila_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_ila_0_0' (46#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970220-UART16550_FIFO_Rx_16_Tx_1_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_ila_0_0/synth/Uart_ETH_ila_0_0.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 756.184 ; gain = 422.414
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 756.184 ; gain = 422.414
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 834.328 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:08 ; elapsed = 00:02:21 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:08 ; elapsed = 00:02:21 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:21 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:25 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:39 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:02:58 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished Timing Optimization : Time (s): cpu = 00:02:43 ; elapsed = 00:02:59 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished Technology Mapping : Time (s): cpu = 00:02:45 ; elapsed = 00:03:01 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished IO Insertion : Time (s): cpu = 00:02:46 ; elapsed = 00:03:02 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished Renaming Generated Instances : Time (s): cpu = 00:02:46 ; elapsed = 00:03:02 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:47 ; elapsed = 00:03:03 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished Renaming Generated Ports : Time (s): cpu = 00:02:47 ; elapsed = 00:03:04 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:03:04 . Memory (MB): peak = 834.328 ; gain = 500.559
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:03:04 . Memory (MB): peak = 834.328 ; gain = 500.559

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    35|
|2     |CFGLUT5  |    95|
|3     |LUT1     |    37|
|4     |LUT2     |    59|
|5     |LUT3     |    94|
|6     |LUT4     |   166|
|7     |LUT5     |   105|
|8     |LUT6     |   488|
|9     |MUXF7    |    30|
|10    |RAMB18E1 |     1|
|11    |SRL16E   |    16|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1424|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:03:04 . Memory (MB): peak = 834.328 ; gain = 500.559
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:03:10 . Memory (MB): peak = 834.328 ; gain = 500.559
