{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 16:46:26 2019 " "Info: Processing started: Wed Dec 11 16:46:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info: Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Info: Found entity 1: UC" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:regX " "Info: Elaborating entity \"Register\" for hierarchy \"Register:regX\"" {  } { { "CPU.v" "regX" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:blockULA " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:blockULA\"" {  } { { "CPU.v" "blockULA" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:blockUC " "Info: Elaborating entity \"UC\" for hierarchy \"UC:blockUC\"" {  } { { "CPU.v" "blockUC" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(20) " "Warning (10270): Verilog HDL Case Statement warning at UC.v(20): incomplete case statement has no default case item" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tX UC.v(20) " "Warning (10240): Verilog HDL Always Construct warning at UC.v(20): inferring latch(es) for variable \"tX\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tY UC.v(20) " "Warning (10240): Verilog HDL Always Construct warning at UC.v(20): inferring latch(es) for variable \"tY\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tZ UC.v(20) " "Warning (10240): Verilog HDL Always Construct warning at UC.v(20): inferring latch(es) for variable \"tZ\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tULA UC.v(20) " "Warning (10240): Verilog HDL Always Construct warning at UC.v(20): inferring latch(es) for variable \"tULA\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tULA UC.v(20) " "Info (10041): Inferred latch for \"tULA\" at UC.v(20)" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tZ\[0\] UC.v(20) " "Info (10041): Inferred latch for \"tZ\[0\]\" at UC.v(20)" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tZ\[1\] UC.v(20) " "Info (10041): Inferred latch for \"tZ\[1\]\" at UC.v(20)" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[0\] UC.v(20) " "Info (10041): Inferred latch for \"tY\[0\]\" at UC.v(20)" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tY\[1\] UC.v(20) " "Info (10041): Inferred latch for \"tY\[1\]\" at UC.v(20)" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tX\[0\] UC.v(20) " "Info (10041): Inferred latch for \"tX\[0\]\" at UC.v(20)" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tX\[1\] UC.v(20) " "Info (10041): Inferred latch for \"tX\[1\]\" at UC.v(20)" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:blockPC " "Info: Elaborating entity \"PC\" for hierarchy \"PC:blockPC\"" {  } { { "CPU.v" "blockPC" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PC.v(7) " "Warning (10230): Verilog HDL assignment warning at PC.v(7): truncated value with size 32 to match size of target (4)" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/PC.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:blockMemory " "Info: Elaborating entity \"Memory\" for hierarchy \"Memory:blockMemory\"" {  } { { "CPU.v" "blockMemory" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Memory.v(19) " "Warning (10230): Verilog HDL assignment warning at Memory.v(19): truncated value with size 4 to match size of target (3)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Memory.v(24) " "Warning (10230): Verilog HDL assignment warning at Memory.v(24): truncated value with size 4 to match size of target (3)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Memory.v(25) " "Warning (10230): Verilog HDL assignment warning at Memory.v(25): truncated value with size 32 to match size of target (4)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Memory.v(29) " "Warning (10230): Verilog HDL assignment warning at Memory.v(29): truncated value with size 4 to match size of target (3)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Memory.v(30) " "Warning (10230): Verilog HDL assignment warning at Memory.v(30): truncated value with size 32 to match size of target (4)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Memory.v(34) " "Warning (10230): Verilog HDL assignment warning at Memory.v(34): truncated value with size 4 to match size of target (3)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Memory.v(39) " "Warning (10230): Verilog HDL assignment warning at Memory.v(39): truncated value with size 4 to match size of target (3)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Memory.v(44) " "Warning (10230): Verilog HDL assignment warning at Memory.v(44): truncated value with size 4 to match size of target (3)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Memory.v(49) " "Warning (10230): Verilog HDL assignment warning at Memory.v(49): truncated value with size 4 to match size of target (3)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Memory.v(16) " "Warning (10270): Verilog HDL Case Statement warning at Memory.v(16): incomplete case statement has no default case item" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func Memory.v(15) " "Warning (10240): Verilog HDL Always Construct warning at Memory.v(15): inferring latch(es) for variable \"func\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value Memory.v(15) " "Warning (10240): Verilog HDL Always Construct warning at Memory.v(15): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] Memory.v(15) " "Info (10041): Inferred latch for \"value\[0\]\" at Memory.v(15)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] Memory.v(15) " "Info (10041): Inferred latch for \"value\[1\]\" at Memory.v(15)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] Memory.v(15) " "Info (10041): Inferred latch for \"value\[2\]\" at Memory.v(15)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] Memory.v(15) " "Info (10041): Inferred latch for \"value\[3\]\" at Memory.v(15)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[0\] Memory.v(15) " "Info (10041): Inferred latch for \"func\[0\]\" at Memory.v(15)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[1\] Memory.v(15) " "Info (10041): Inferred latch for \"func\[1\]\" at Memory.v(15)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[2\] Memory.v(15) " "Info (10041): Inferred latch for \"func\[2\]\" at Memory.v(15)" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memoryFunction\[3\] " "Warning (12110): Net \"memoryFunction\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "memoryFunction\[3\]" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memoryFunction\[3\] " "Warning (12110): Net \"memoryFunction\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "memoryFunction\[3\]" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memoryFunction\[3\] " "Warning (12110): Net \"memoryFunction\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "memoryFunction\[3\]" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memoryFunction\[3\] " "Warning (12110): Net \"memoryFunction\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "memoryFunction\[3\]" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memoryFunction\[3\] " "Warning (12110): Net \"memoryFunction\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "memoryFunction\[3\]" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "UC:blockUC\|tZ\[1\] UC:blockUC\|tX\[1\] " "Info: Duplicate LATCH primitive \"UC:blockUC\|tZ\[1\]\" merged with LATCH primitive \"UC:blockUC\|tX\[1\]\"" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "UC:blockUC\|tULA " "Warning: Latch UC:blockUC\|tULA has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:blockMemory\|func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Memory:blockMemory\|func\[1\]" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 1 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "UC:blockUC\|tX\[0\] " "Warning: Latch UC:blockUC\|tX\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:blockMemory\|func\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Memory:blockMemory\|func\[2\]" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "UC:blockUC\|tX\[1\] " "Warning: Latch UC:blockUC\|tX\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:blockMemory\|func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Memory:blockMemory\|func\[0\]" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "UC:blockUC\|tY\[0\] " "Warning: Latch UC:blockUC\|tY\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:blockMemory\|func\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Memory:blockMemory\|func\[2\]" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "UC:blockUC\|tY\[1\] " "Warning: Latch UC:blockUC\|tY\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:blockMemory\|func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Memory:blockMemory\|func\[0\]" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "UC:blockUC\|tZ\[0\] " "Warning: Latch UC:blockUC\|tZ\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:blockMemory\|func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Memory:blockMemory\|func\[1\]" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/UC.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Memory:blockMemory\|value\[1\] " "Warning: Latch Memory:blockMemory\|value\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:blockPC\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:blockPC\|out\[1\]" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/PC.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Memory:blockMemory\|value\[2\] " "Warning: Latch Memory:blockMemory\|value\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:blockPC\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:blockPC\|out\[1\]" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/PC.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Memory:blockMemory\|func\[0\] " "Warning: Latch Memory:blockMemory\|func\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:blockPC\|out\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:blockPC\|out\[0\]" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/PC.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Memory:blockMemory\|func\[1\] " "Warning: Latch Memory:blockMemory\|func\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:blockPC\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:blockPC\|out\[1\]" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/PC.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Memory:blockMemory\|func\[2\] " "Warning: Latch Memory:blockMemory\|func\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:blockPC\|out\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:blockPC\|out\[2\]" {  } { { "PC.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/PC.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/Memory.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "outX\[3\] GND " "Warning (13410): Pin \"outX\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memoryValue\[0\] GND " "Warning (13410): Pin \"memoryValue\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memoryValue\[3\] GND " "Warning (13410): Pin \"memoryValue\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "memoryFunction\[3\] GND " "Warning (13410): Pin \"memoryFunction\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/CPU-Quartus-master/CPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Info: Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Info: Implemented 48 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4422 " "Info: Peak virtual memory: 4422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 16:46:28 2019 " "Info: Processing ended: Wed Dec 11 16:46:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
