;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	ADD @127, 106
	ADD @127, 106
	SUB @-127, 100
	SPL 0, <-2
	SUB -207, <-120
	SUB @-127, 100
	SUB #12, @7
	JMZ 130, 9
	MOV -3, <-520
	SUB @-127, 100
	DJN 0, 0
	CMP @-527, 100
	SPL 121, 105
	MOV 130, 9
	DAT #12, <10
	JMP -1, @-9
	DJN <13, 0
	SUB @121, 103
	SPL 121, 105
	ADD @127, 106
	JMZ -1, @-9
	CMP @127, 106
	ADD 130, 9
	SPL 0, <-2
	SPL 0, <-2
	ADD 130, 9
	SUB @127, 806
	SPL 0, <-2
	SUB <541, 203
	SUB 800, 93
	DAT #12, <10
	SPL 121, 105
	SUB @127, 806
	MOV 7, <-820
	MOV 7, <-820
	SUB @-127, 100
	DAT #12, <10
	DJN 0, 0
	MOV 0, -2
	ADD @127, 106
	ADD @127, 106
	ADD @127, 106
	ADD @127, 106
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-30
	MOV -1, <-30
