# system info address_decode_tx_xcvr_half_clk on 2018.09.21.11:07:59
system_info:
name,value
DEVICE,1SG280HU2F50E2VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for address_decode_tx_xcvr_half_clk on 2018.09.21.11:07:59
files:
filepath,kind,attributes,module,is_top
sim/address_decode_tx_xcvr_half_clk.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decode_tx_xcvr_half_clk,true
#
# Map from instance-path to kind of module
instances:
instancePath,module
