|DE0_SOC_NoHPS_Top_Level
FPGA_CLK1_50 => PLL1:system_pll.refclk
FPGA_CLK2_50 => ~NO_FANOUT~
FPGA_CLK3_50 => ~NO_FANOUT~
KEY[0] => AD1939:u1.reset
KEY[1] => PLL1:system_pll.rst
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
LED[0] <= AD1939:u1.state_monitor[0]
LED[1] <= AD1939:u1.state_monitor[1]
LED[2] <= AD1939:u1.state_monitor[2]
LED[3] <= AD1939:u1.state_monitor[3]
LED[4] <= switches[0].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= switches[1].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= switches[2].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= switches[3].DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> <UNC>
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> <UNC>
GPIO_1[11] <> GPIO_1[11]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> <UNC>
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> <UNC>
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <VCC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>


|DE0_SOC_NoHPS_Top_Level|PLL1:system_pll
refclk => PLL1_0002:pll1_inst.refclk
rst => PLL1_0002:pll1_inst.rst
outclk_0 <= PLL1_0002:pll1_inst.outclk_0
outclk_1 <= PLL1_0002:pll1_inst.outclk_1
outclk_2 <= PLL1_0002:pll1_inst.outclk_2
outclk_3 <= PLL1_0002:pll1_inst.outclk_3
locked <= PLL1_0002:pll1_inst.locked


|DE0_SOC_NoHPS_Top_Level|PLL1:system_pll|PLL1_0002:pll1_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
outclk_3 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|DE0_SOC_NoHPS_Top_Level|PLL1:system_pll|PLL1_0002:pll1_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk => general[3].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
rst => general[3].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
outclk[3] <= general[3].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
cascade_out[3] <= <GND>
zdbfbclk <> <GND>


|DE0_SOC_NoHPS_Top_Level|AD1939:u1
AD1939_SPI_CLK => AD1939_control:u1.AD1939_SPI_CLK
reset => AD1939_control:u1.reset
reset => AD1939_data:u2.reset
AD1939_MCLK <= AD1939_data:u2.AD1939_MCLK
state_monitor[0] <= AD1939_control:u1.state_monitor[0]
state_monitor[1] <= AD1939_control:u1.state_monitor[1]
state_monitor[2] <= AD1939_control:u1.state_monitor[2]
state_monitor[3] <= AD1939_control:u1.state_monitor[3]
AD1939_SPI_CIN <= AD1939_control:u1.AD1939_SPI_CIN
AD1939_SPI_COUT => AD1939_control:u1.AD1939_SPI_COUT
AD1939_SPI_CCLK <= AD1939_control:u1.AD1939_SPI_CCLK
AD1939_SPI_CLATCH_n <= AD1939_control:u1.AD1939_SPI_CLATCH_n
AD1939_ADC_SDATA1 => AD1939_data:u2.AD1939_ADC_SDATA1
AD1939_ADC_SDATA2 => AD1939_data:u2.AD1939_ADC_SDATA2
AD1939_ADC_BCLK => AD1939_data:u2.AD1939_ADC_BCLK
AD1939_ADC_LRCLK => AD1939_data:u2.AD1939_ADC_LRCLK
AD1939_DAC_SDATA1 <= AD1939_data:u2.AD1939_DAC_SDATA1
AD1939_DAC_SDATA2 <= AD1939_data:u2.AD1939_DAC_SDATA2
AD1939_DAC_SDATA3 <= AD1939_data:u2.AD1939_DAC_SDATA3
AD1939_DAC_SDATA4 <= AD1939_data:u2.AD1939_DAC_SDATA4
AD1939_DAC_BCLK <= AD1939_data:u2.AD1939_DAC_BCLK
AD1939_DAC_LRCLK <= AD1939_data:u2.AD1939_DAC_LRCLK
AD1939_Reg_Addr[0] => AD1939_control:u1.AD1939_Reg_Addr[0]
AD1939_Reg_Addr[1] => AD1939_control:u1.AD1939_Reg_Addr[1]
AD1939_Reg_Addr[2] => AD1939_control:u1.AD1939_Reg_Addr[2]
AD1939_Reg_Addr[3] => AD1939_control:u1.AD1939_Reg_Addr[3]
AD1939_Reg_Addr[4] => AD1939_control:u1.AD1939_Reg_Addr[4]
AD1939_Reg_Write_Data[0] => AD1939_control:u1.AD1939_Reg_Write_Data[0]
AD1939_Reg_Write_Data[1] => AD1939_control:u1.AD1939_Reg_Write_Data[1]
AD1939_Reg_Write_Data[2] => AD1939_control:u1.AD1939_Reg_Write_Data[2]
AD1939_Reg_Write_Data[3] => AD1939_control:u1.AD1939_Reg_Write_Data[3]
AD1939_Reg_Write_Data[4] => AD1939_control:u1.AD1939_Reg_Write_Data[4]
AD1939_Reg_Write_Data[5] => AD1939_control:u1.AD1939_Reg_Write_Data[5]
AD1939_Reg_Write_Data[6] => AD1939_control:u1.AD1939_Reg_Write_Data[6]
AD1939_Reg_Write_Data[7] => AD1939_control:u1.AD1939_Reg_Write_Data[7]
AD1939_Reg_Write_Start => AD1939_control:u1.AD1939_Reg_Write_Start
AD1939_Reg_Read_Data[0] <= AD1939_control:u1.AD1939_Reg_Read_Data[0]
AD1939_Reg_Read_Data[1] <= AD1939_control:u1.AD1939_Reg_Read_Data[1]
AD1939_Reg_Read_Data[2] <= AD1939_control:u1.AD1939_Reg_Read_Data[2]
AD1939_Reg_Read_Data[3] <= AD1939_control:u1.AD1939_Reg_Read_Data[3]
AD1939_Reg_Read_Data[4] <= AD1939_control:u1.AD1939_Reg_Read_Data[4]
AD1939_Reg_Read_Data[5] <= AD1939_control:u1.AD1939_Reg_Read_Data[5]
AD1939_Reg_Read_Data[6] <= AD1939_control:u1.AD1939_Reg_Read_Data[6]
AD1939_Reg_Read_Data[7] <= AD1939_control:u1.AD1939_Reg_Read_Data[7]
AD1939_Reg_Read_Start => AD1939_control:u1.AD1939_Reg_Read_Start
AD1939_Reg_Read_Data_Ready <= AD1939_control:u1.AD1939_Reg_Read_Data_Ready
AD1939_Reg_Busy <= AD1939_control:u1.AD1939_Reg_Busy
AD1939_Data_ADC1_Left[0] <= AD1939_data:u2.AD1939_Data_ADC1_Left[0]
AD1939_Data_ADC1_Left[1] <= AD1939_data:u2.AD1939_Data_ADC1_Left[1]
AD1939_Data_ADC1_Left[2] <= AD1939_data:u2.AD1939_Data_ADC1_Left[2]
AD1939_Data_ADC1_Left[3] <= AD1939_data:u2.AD1939_Data_ADC1_Left[3]
AD1939_Data_ADC1_Left[4] <= AD1939_data:u2.AD1939_Data_ADC1_Left[4]
AD1939_Data_ADC1_Left[5] <= AD1939_data:u2.AD1939_Data_ADC1_Left[5]
AD1939_Data_ADC1_Left[6] <= AD1939_data:u2.AD1939_Data_ADC1_Left[6]
AD1939_Data_ADC1_Left[7] <= AD1939_data:u2.AD1939_Data_ADC1_Left[7]
AD1939_Data_ADC1_Left[8] <= AD1939_data:u2.AD1939_Data_ADC1_Left[8]
AD1939_Data_ADC1_Left[9] <= AD1939_data:u2.AD1939_Data_ADC1_Left[9]
AD1939_Data_ADC1_Left[10] <= AD1939_data:u2.AD1939_Data_ADC1_Left[10]
AD1939_Data_ADC1_Left[11] <= AD1939_data:u2.AD1939_Data_ADC1_Left[11]
AD1939_Data_ADC1_Left[12] <= AD1939_data:u2.AD1939_Data_ADC1_Left[12]
AD1939_Data_ADC1_Left[13] <= AD1939_data:u2.AD1939_Data_ADC1_Left[13]
AD1939_Data_ADC1_Left[14] <= AD1939_data:u2.AD1939_Data_ADC1_Left[14]
AD1939_Data_ADC1_Left[15] <= AD1939_data:u2.AD1939_Data_ADC1_Left[15]
AD1939_Data_ADC1_Left[16] <= AD1939_data:u2.AD1939_Data_ADC1_Left[16]
AD1939_Data_ADC1_Left[17] <= AD1939_data:u2.AD1939_Data_ADC1_Left[17]
AD1939_Data_ADC1_Left[18] <= AD1939_data:u2.AD1939_Data_ADC1_Left[18]
AD1939_Data_ADC1_Left[19] <= AD1939_data:u2.AD1939_Data_ADC1_Left[19]
AD1939_Data_ADC1_Left[20] <= AD1939_data:u2.AD1939_Data_ADC1_Left[20]
AD1939_Data_ADC1_Left[21] <= AD1939_data:u2.AD1939_Data_ADC1_Left[21]
AD1939_Data_ADC1_Left[22] <= AD1939_data:u2.AD1939_Data_ADC1_Left[22]
AD1939_Data_ADC1_Left[23] <= AD1939_data:u2.AD1939_Data_ADC1_Left[23]
AD1939_Data_ADC1_Right[0] <= AD1939_data:u2.AD1939_Data_ADC1_Right[0]
AD1939_Data_ADC1_Right[1] <= AD1939_data:u2.AD1939_Data_ADC1_Right[1]
AD1939_Data_ADC1_Right[2] <= AD1939_data:u2.AD1939_Data_ADC1_Right[2]
AD1939_Data_ADC1_Right[3] <= AD1939_data:u2.AD1939_Data_ADC1_Right[3]
AD1939_Data_ADC1_Right[4] <= AD1939_data:u2.AD1939_Data_ADC1_Right[4]
AD1939_Data_ADC1_Right[5] <= AD1939_data:u2.AD1939_Data_ADC1_Right[5]
AD1939_Data_ADC1_Right[6] <= AD1939_data:u2.AD1939_Data_ADC1_Right[6]
AD1939_Data_ADC1_Right[7] <= AD1939_data:u2.AD1939_Data_ADC1_Right[7]
AD1939_Data_ADC1_Right[8] <= AD1939_data:u2.AD1939_Data_ADC1_Right[8]
AD1939_Data_ADC1_Right[9] <= AD1939_data:u2.AD1939_Data_ADC1_Right[9]
AD1939_Data_ADC1_Right[10] <= AD1939_data:u2.AD1939_Data_ADC1_Right[10]
AD1939_Data_ADC1_Right[11] <= AD1939_data:u2.AD1939_Data_ADC1_Right[11]
AD1939_Data_ADC1_Right[12] <= AD1939_data:u2.AD1939_Data_ADC1_Right[12]
AD1939_Data_ADC1_Right[13] <= AD1939_data:u2.AD1939_Data_ADC1_Right[13]
AD1939_Data_ADC1_Right[14] <= AD1939_data:u2.AD1939_Data_ADC1_Right[14]
AD1939_Data_ADC1_Right[15] <= AD1939_data:u2.AD1939_Data_ADC1_Right[15]
AD1939_Data_ADC1_Right[16] <= AD1939_data:u2.AD1939_Data_ADC1_Right[16]
AD1939_Data_ADC1_Right[17] <= AD1939_data:u2.AD1939_Data_ADC1_Right[17]
AD1939_Data_ADC1_Right[18] <= AD1939_data:u2.AD1939_Data_ADC1_Right[18]
AD1939_Data_ADC1_Right[19] <= AD1939_data:u2.AD1939_Data_ADC1_Right[19]
AD1939_Data_ADC1_Right[20] <= AD1939_data:u2.AD1939_Data_ADC1_Right[20]
AD1939_Data_ADC1_Right[21] <= AD1939_data:u2.AD1939_Data_ADC1_Right[21]
AD1939_Data_ADC1_Right[22] <= AD1939_data:u2.AD1939_Data_ADC1_Right[22]
AD1939_Data_ADC1_Right[23] <= AD1939_data:u2.AD1939_Data_ADC1_Right[23]
AD1939_Data_ADC2_Left[0] <= AD1939_data:u2.AD1939_Data_ADC2_Left[0]
AD1939_Data_ADC2_Left[1] <= AD1939_data:u2.AD1939_Data_ADC2_Left[1]
AD1939_Data_ADC2_Left[2] <= AD1939_data:u2.AD1939_Data_ADC2_Left[2]
AD1939_Data_ADC2_Left[3] <= AD1939_data:u2.AD1939_Data_ADC2_Left[3]
AD1939_Data_ADC2_Left[4] <= AD1939_data:u2.AD1939_Data_ADC2_Left[4]
AD1939_Data_ADC2_Left[5] <= AD1939_data:u2.AD1939_Data_ADC2_Left[5]
AD1939_Data_ADC2_Left[6] <= AD1939_data:u2.AD1939_Data_ADC2_Left[6]
AD1939_Data_ADC2_Left[7] <= AD1939_data:u2.AD1939_Data_ADC2_Left[7]
AD1939_Data_ADC2_Left[8] <= AD1939_data:u2.AD1939_Data_ADC2_Left[8]
AD1939_Data_ADC2_Left[9] <= AD1939_data:u2.AD1939_Data_ADC2_Left[9]
AD1939_Data_ADC2_Left[10] <= AD1939_data:u2.AD1939_Data_ADC2_Left[10]
AD1939_Data_ADC2_Left[11] <= AD1939_data:u2.AD1939_Data_ADC2_Left[11]
AD1939_Data_ADC2_Left[12] <= AD1939_data:u2.AD1939_Data_ADC2_Left[12]
AD1939_Data_ADC2_Left[13] <= AD1939_data:u2.AD1939_Data_ADC2_Left[13]
AD1939_Data_ADC2_Left[14] <= AD1939_data:u2.AD1939_Data_ADC2_Left[14]
AD1939_Data_ADC2_Left[15] <= AD1939_data:u2.AD1939_Data_ADC2_Left[15]
AD1939_Data_ADC2_Left[16] <= AD1939_data:u2.AD1939_Data_ADC2_Left[16]
AD1939_Data_ADC2_Left[17] <= AD1939_data:u2.AD1939_Data_ADC2_Left[17]
AD1939_Data_ADC2_Left[18] <= AD1939_data:u2.AD1939_Data_ADC2_Left[18]
AD1939_Data_ADC2_Left[19] <= AD1939_data:u2.AD1939_Data_ADC2_Left[19]
AD1939_Data_ADC2_Left[20] <= AD1939_data:u2.AD1939_Data_ADC2_Left[20]
AD1939_Data_ADC2_Left[21] <= AD1939_data:u2.AD1939_Data_ADC2_Left[21]
AD1939_Data_ADC2_Left[22] <= AD1939_data:u2.AD1939_Data_ADC2_Left[22]
AD1939_Data_ADC2_Left[23] <= AD1939_data:u2.AD1939_Data_ADC2_Left[23]
AD1939_Data_ADC2_Right[0] <= AD1939_data:u2.AD1939_Data_ADC2_Right[0]
AD1939_Data_ADC2_Right[1] <= AD1939_data:u2.AD1939_Data_ADC2_Right[1]
AD1939_Data_ADC2_Right[2] <= AD1939_data:u2.AD1939_Data_ADC2_Right[2]
AD1939_Data_ADC2_Right[3] <= AD1939_data:u2.AD1939_Data_ADC2_Right[3]
AD1939_Data_ADC2_Right[4] <= AD1939_data:u2.AD1939_Data_ADC2_Right[4]
AD1939_Data_ADC2_Right[5] <= AD1939_data:u2.AD1939_Data_ADC2_Right[5]
AD1939_Data_ADC2_Right[6] <= AD1939_data:u2.AD1939_Data_ADC2_Right[6]
AD1939_Data_ADC2_Right[7] <= AD1939_data:u2.AD1939_Data_ADC2_Right[7]
AD1939_Data_ADC2_Right[8] <= AD1939_data:u2.AD1939_Data_ADC2_Right[8]
AD1939_Data_ADC2_Right[9] <= AD1939_data:u2.AD1939_Data_ADC2_Right[9]
AD1939_Data_ADC2_Right[10] <= AD1939_data:u2.AD1939_Data_ADC2_Right[10]
AD1939_Data_ADC2_Right[11] <= AD1939_data:u2.AD1939_Data_ADC2_Right[11]
AD1939_Data_ADC2_Right[12] <= AD1939_data:u2.AD1939_Data_ADC2_Right[12]
AD1939_Data_ADC2_Right[13] <= AD1939_data:u2.AD1939_Data_ADC2_Right[13]
AD1939_Data_ADC2_Right[14] <= AD1939_data:u2.AD1939_Data_ADC2_Right[14]
AD1939_Data_ADC2_Right[15] <= AD1939_data:u2.AD1939_Data_ADC2_Right[15]
AD1939_Data_ADC2_Right[16] <= AD1939_data:u2.AD1939_Data_ADC2_Right[16]
AD1939_Data_ADC2_Right[17] <= AD1939_data:u2.AD1939_Data_ADC2_Right[17]
AD1939_Data_ADC2_Right[18] <= AD1939_data:u2.AD1939_Data_ADC2_Right[18]
AD1939_Data_ADC2_Right[19] <= AD1939_data:u2.AD1939_Data_ADC2_Right[19]
AD1939_Data_ADC2_Right[20] <= AD1939_data:u2.AD1939_Data_ADC2_Right[20]
AD1939_Data_ADC2_Right[21] <= AD1939_data:u2.AD1939_Data_ADC2_Right[21]
AD1939_Data_ADC2_Right[22] <= AD1939_data:u2.AD1939_Data_ADC2_Right[22]
AD1939_Data_ADC2_Right[23] <= AD1939_data:u2.AD1939_Data_ADC2_Right[23]
AD1939_Data_ADCs_ready <= AD1939_data:u2.AD1939_Data_ADCs_ready
AD1939_Data_DAC1_Left[0] => AD1939_data:u2.AD1939_Data_DAC1_Left[0]
AD1939_Data_DAC1_Left[1] => AD1939_data:u2.AD1939_Data_DAC1_Left[1]
AD1939_Data_DAC1_Left[2] => AD1939_data:u2.AD1939_Data_DAC1_Left[2]
AD1939_Data_DAC1_Left[3] => AD1939_data:u2.AD1939_Data_DAC1_Left[3]
AD1939_Data_DAC1_Left[4] => AD1939_data:u2.AD1939_Data_DAC1_Left[4]
AD1939_Data_DAC1_Left[5] => AD1939_data:u2.AD1939_Data_DAC1_Left[5]
AD1939_Data_DAC1_Left[6] => AD1939_data:u2.AD1939_Data_DAC1_Left[6]
AD1939_Data_DAC1_Left[7] => AD1939_data:u2.AD1939_Data_DAC1_Left[7]
AD1939_Data_DAC1_Left[8] => AD1939_data:u2.AD1939_Data_DAC1_Left[8]
AD1939_Data_DAC1_Left[9] => AD1939_data:u2.AD1939_Data_DAC1_Left[9]
AD1939_Data_DAC1_Left[10] => AD1939_data:u2.AD1939_Data_DAC1_Left[10]
AD1939_Data_DAC1_Left[11] => AD1939_data:u2.AD1939_Data_DAC1_Left[11]
AD1939_Data_DAC1_Left[12] => AD1939_data:u2.AD1939_Data_DAC1_Left[12]
AD1939_Data_DAC1_Left[13] => AD1939_data:u2.AD1939_Data_DAC1_Left[13]
AD1939_Data_DAC1_Left[14] => AD1939_data:u2.AD1939_Data_DAC1_Left[14]
AD1939_Data_DAC1_Left[15] => AD1939_data:u2.AD1939_Data_DAC1_Left[15]
AD1939_Data_DAC1_Left[16] => AD1939_data:u2.AD1939_Data_DAC1_Left[16]
AD1939_Data_DAC1_Left[17] => AD1939_data:u2.AD1939_Data_DAC1_Left[17]
AD1939_Data_DAC1_Left[18] => AD1939_data:u2.AD1939_Data_DAC1_Left[18]
AD1939_Data_DAC1_Left[19] => AD1939_data:u2.AD1939_Data_DAC1_Left[19]
AD1939_Data_DAC1_Left[20] => AD1939_data:u2.AD1939_Data_DAC1_Left[20]
AD1939_Data_DAC1_Left[21] => AD1939_data:u2.AD1939_Data_DAC1_Left[21]
AD1939_Data_DAC1_Left[22] => AD1939_data:u2.AD1939_Data_DAC1_Left[22]
AD1939_Data_DAC1_Left[23] => AD1939_data:u2.AD1939_Data_DAC1_Left[23]
AD1939_Data_DAC1_Right[0] => AD1939_data:u2.AD1939_Data_DAC1_Right[0]
AD1939_Data_DAC1_Right[1] => AD1939_data:u2.AD1939_Data_DAC1_Right[1]
AD1939_Data_DAC1_Right[2] => AD1939_data:u2.AD1939_Data_DAC1_Right[2]
AD1939_Data_DAC1_Right[3] => AD1939_data:u2.AD1939_Data_DAC1_Right[3]
AD1939_Data_DAC1_Right[4] => AD1939_data:u2.AD1939_Data_DAC1_Right[4]
AD1939_Data_DAC1_Right[5] => AD1939_data:u2.AD1939_Data_DAC1_Right[5]
AD1939_Data_DAC1_Right[6] => AD1939_data:u2.AD1939_Data_DAC1_Right[6]
AD1939_Data_DAC1_Right[7] => AD1939_data:u2.AD1939_Data_DAC1_Right[7]
AD1939_Data_DAC1_Right[8] => AD1939_data:u2.AD1939_Data_DAC1_Right[8]
AD1939_Data_DAC1_Right[9] => AD1939_data:u2.AD1939_Data_DAC1_Right[9]
AD1939_Data_DAC1_Right[10] => AD1939_data:u2.AD1939_Data_DAC1_Right[10]
AD1939_Data_DAC1_Right[11] => AD1939_data:u2.AD1939_Data_DAC1_Right[11]
AD1939_Data_DAC1_Right[12] => AD1939_data:u2.AD1939_Data_DAC1_Right[12]
AD1939_Data_DAC1_Right[13] => AD1939_data:u2.AD1939_Data_DAC1_Right[13]
AD1939_Data_DAC1_Right[14] => AD1939_data:u2.AD1939_Data_DAC1_Right[14]
AD1939_Data_DAC1_Right[15] => AD1939_data:u2.AD1939_Data_DAC1_Right[15]
AD1939_Data_DAC1_Right[16] => AD1939_data:u2.AD1939_Data_DAC1_Right[16]
AD1939_Data_DAC1_Right[17] => AD1939_data:u2.AD1939_Data_DAC1_Right[17]
AD1939_Data_DAC1_Right[18] => AD1939_data:u2.AD1939_Data_DAC1_Right[18]
AD1939_Data_DAC1_Right[19] => AD1939_data:u2.AD1939_Data_DAC1_Right[19]
AD1939_Data_DAC1_Right[20] => AD1939_data:u2.AD1939_Data_DAC1_Right[20]
AD1939_Data_DAC1_Right[21] => AD1939_data:u2.AD1939_Data_DAC1_Right[21]
AD1939_Data_DAC1_Right[22] => AD1939_data:u2.AD1939_Data_DAC1_Right[22]
AD1939_Data_DAC1_Right[23] => AD1939_data:u2.AD1939_Data_DAC1_Right[23]
AD1939_Data_DAC2_Left[0] => AD1939_data:u2.AD1939_Data_DAC2_Left[0]
AD1939_Data_DAC2_Left[1] => AD1939_data:u2.AD1939_Data_DAC2_Left[1]
AD1939_Data_DAC2_Left[2] => AD1939_data:u2.AD1939_Data_DAC2_Left[2]
AD1939_Data_DAC2_Left[3] => AD1939_data:u2.AD1939_Data_DAC2_Left[3]
AD1939_Data_DAC2_Left[4] => AD1939_data:u2.AD1939_Data_DAC2_Left[4]
AD1939_Data_DAC2_Left[5] => AD1939_data:u2.AD1939_Data_DAC2_Left[5]
AD1939_Data_DAC2_Left[6] => AD1939_data:u2.AD1939_Data_DAC2_Left[6]
AD1939_Data_DAC2_Left[7] => AD1939_data:u2.AD1939_Data_DAC2_Left[7]
AD1939_Data_DAC2_Left[8] => AD1939_data:u2.AD1939_Data_DAC2_Left[8]
AD1939_Data_DAC2_Left[9] => AD1939_data:u2.AD1939_Data_DAC2_Left[9]
AD1939_Data_DAC2_Left[10] => AD1939_data:u2.AD1939_Data_DAC2_Left[10]
AD1939_Data_DAC2_Left[11] => AD1939_data:u2.AD1939_Data_DAC2_Left[11]
AD1939_Data_DAC2_Left[12] => AD1939_data:u2.AD1939_Data_DAC2_Left[12]
AD1939_Data_DAC2_Left[13] => AD1939_data:u2.AD1939_Data_DAC2_Left[13]
AD1939_Data_DAC2_Left[14] => AD1939_data:u2.AD1939_Data_DAC2_Left[14]
AD1939_Data_DAC2_Left[15] => AD1939_data:u2.AD1939_Data_DAC2_Left[15]
AD1939_Data_DAC2_Left[16] => AD1939_data:u2.AD1939_Data_DAC2_Left[16]
AD1939_Data_DAC2_Left[17] => AD1939_data:u2.AD1939_Data_DAC2_Left[17]
AD1939_Data_DAC2_Left[18] => AD1939_data:u2.AD1939_Data_DAC2_Left[18]
AD1939_Data_DAC2_Left[19] => AD1939_data:u2.AD1939_Data_DAC2_Left[19]
AD1939_Data_DAC2_Left[20] => AD1939_data:u2.AD1939_Data_DAC2_Left[20]
AD1939_Data_DAC2_Left[21] => AD1939_data:u2.AD1939_Data_DAC2_Left[21]
AD1939_Data_DAC2_Left[22] => AD1939_data:u2.AD1939_Data_DAC2_Left[22]
AD1939_Data_DAC2_Left[23] => AD1939_data:u2.AD1939_Data_DAC2_Left[23]
AD1939_Data_DAC2_Right[0] => AD1939_data:u2.AD1939_Data_DAC2_Right[0]
AD1939_Data_DAC2_Right[1] => AD1939_data:u2.AD1939_Data_DAC2_Right[1]
AD1939_Data_DAC2_Right[2] => AD1939_data:u2.AD1939_Data_DAC2_Right[2]
AD1939_Data_DAC2_Right[3] => AD1939_data:u2.AD1939_Data_DAC2_Right[3]
AD1939_Data_DAC2_Right[4] => AD1939_data:u2.AD1939_Data_DAC2_Right[4]
AD1939_Data_DAC2_Right[5] => AD1939_data:u2.AD1939_Data_DAC2_Right[5]
AD1939_Data_DAC2_Right[6] => AD1939_data:u2.AD1939_Data_DAC2_Right[6]
AD1939_Data_DAC2_Right[7] => AD1939_data:u2.AD1939_Data_DAC2_Right[7]
AD1939_Data_DAC2_Right[8] => AD1939_data:u2.AD1939_Data_DAC2_Right[8]
AD1939_Data_DAC2_Right[9] => AD1939_data:u2.AD1939_Data_DAC2_Right[9]
AD1939_Data_DAC2_Right[10] => AD1939_data:u2.AD1939_Data_DAC2_Right[10]
AD1939_Data_DAC2_Right[11] => AD1939_data:u2.AD1939_Data_DAC2_Right[11]
AD1939_Data_DAC2_Right[12] => AD1939_data:u2.AD1939_Data_DAC2_Right[12]
AD1939_Data_DAC2_Right[13] => AD1939_data:u2.AD1939_Data_DAC2_Right[13]
AD1939_Data_DAC2_Right[14] => AD1939_data:u2.AD1939_Data_DAC2_Right[14]
AD1939_Data_DAC2_Right[15] => AD1939_data:u2.AD1939_Data_DAC2_Right[15]
AD1939_Data_DAC2_Right[16] => AD1939_data:u2.AD1939_Data_DAC2_Right[16]
AD1939_Data_DAC2_Right[17] => AD1939_data:u2.AD1939_Data_DAC2_Right[17]
AD1939_Data_DAC2_Right[18] => AD1939_data:u2.AD1939_Data_DAC2_Right[18]
AD1939_Data_DAC2_Right[19] => AD1939_data:u2.AD1939_Data_DAC2_Right[19]
AD1939_Data_DAC2_Right[20] => AD1939_data:u2.AD1939_Data_DAC2_Right[20]
AD1939_Data_DAC2_Right[21] => AD1939_data:u2.AD1939_Data_DAC2_Right[21]
AD1939_Data_DAC2_Right[22] => AD1939_data:u2.AD1939_Data_DAC2_Right[22]
AD1939_Data_DAC2_Right[23] => AD1939_data:u2.AD1939_Data_DAC2_Right[23]
AD1939_Data_DAC3_Left[0] => AD1939_data:u2.AD1939_Data_DAC3_Left[0]
AD1939_Data_DAC3_Left[1] => AD1939_data:u2.AD1939_Data_DAC3_Left[1]
AD1939_Data_DAC3_Left[2] => AD1939_data:u2.AD1939_Data_DAC3_Left[2]
AD1939_Data_DAC3_Left[3] => AD1939_data:u2.AD1939_Data_DAC3_Left[3]
AD1939_Data_DAC3_Left[4] => AD1939_data:u2.AD1939_Data_DAC3_Left[4]
AD1939_Data_DAC3_Left[5] => AD1939_data:u2.AD1939_Data_DAC3_Left[5]
AD1939_Data_DAC3_Left[6] => AD1939_data:u2.AD1939_Data_DAC3_Left[6]
AD1939_Data_DAC3_Left[7] => AD1939_data:u2.AD1939_Data_DAC3_Left[7]
AD1939_Data_DAC3_Left[8] => AD1939_data:u2.AD1939_Data_DAC3_Left[8]
AD1939_Data_DAC3_Left[9] => AD1939_data:u2.AD1939_Data_DAC3_Left[9]
AD1939_Data_DAC3_Left[10] => AD1939_data:u2.AD1939_Data_DAC3_Left[10]
AD1939_Data_DAC3_Left[11] => AD1939_data:u2.AD1939_Data_DAC3_Left[11]
AD1939_Data_DAC3_Left[12] => AD1939_data:u2.AD1939_Data_DAC3_Left[12]
AD1939_Data_DAC3_Left[13] => AD1939_data:u2.AD1939_Data_DAC3_Left[13]
AD1939_Data_DAC3_Left[14] => AD1939_data:u2.AD1939_Data_DAC3_Left[14]
AD1939_Data_DAC3_Left[15] => AD1939_data:u2.AD1939_Data_DAC3_Left[15]
AD1939_Data_DAC3_Left[16] => AD1939_data:u2.AD1939_Data_DAC3_Left[16]
AD1939_Data_DAC3_Left[17] => AD1939_data:u2.AD1939_Data_DAC3_Left[17]
AD1939_Data_DAC3_Left[18] => AD1939_data:u2.AD1939_Data_DAC3_Left[18]
AD1939_Data_DAC3_Left[19] => AD1939_data:u2.AD1939_Data_DAC3_Left[19]
AD1939_Data_DAC3_Left[20] => AD1939_data:u2.AD1939_Data_DAC3_Left[20]
AD1939_Data_DAC3_Left[21] => AD1939_data:u2.AD1939_Data_DAC3_Left[21]
AD1939_Data_DAC3_Left[22] => AD1939_data:u2.AD1939_Data_DAC3_Left[22]
AD1939_Data_DAC3_Left[23] => AD1939_data:u2.AD1939_Data_DAC3_Left[23]
AD1939_Data_DAC3_Right[0] => AD1939_data:u2.AD1939_Data_DAC3_Right[0]
AD1939_Data_DAC3_Right[1] => AD1939_data:u2.AD1939_Data_DAC3_Right[1]
AD1939_Data_DAC3_Right[2] => AD1939_data:u2.AD1939_Data_DAC3_Right[2]
AD1939_Data_DAC3_Right[3] => AD1939_data:u2.AD1939_Data_DAC3_Right[3]
AD1939_Data_DAC3_Right[4] => AD1939_data:u2.AD1939_Data_DAC3_Right[4]
AD1939_Data_DAC3_Right[5] => AD1939_data:u2.AD1939_Data_DAC3_Right[5]
AD1939_Data_DAC3_Right[6] => AD1939_data:u2.AD1939_Data_DAC3_Right[6]
AD1939_Data_DAC3_Right[7] => AD1939_data:u2.AD1939_Data_DAC3_Right[7]
AD1939_Data_DAC3_Right[8] => AD1939_data:u2.AD1939_Data_DAC3_Right[8]
AD1939_Data_DAC3_Right[9] => AD1939_data:u2.AD1939_Data_DAC3_Right[9]
AD1939_Data_DAC3_Right[10] => AD1939_data:u2.AD1939_Data_DAC3_Right[10]
AD1939_Data_DAC3_Right[11] => AD1939_data:u2.AD1939_Data_DAC3_Right[11]
AD1939_Data_DAC3_Right[12] => AD1939_data:u2.AD1939_Data_DAC3_Right[12]
AD1939_Data_DAC3_Right[13] => AD1939_data:u2.AD1939_Data_DAC3_Right[13]
AD1939_Data_DAC3_Right[14] => AD1939_data:u2.AD1939_Data_DAC3_Right[14]
AD1939_Data_DAC3_Right[15] => AD1939_data:u2.AD1939_Data_DAC3_Right[15]
AD1939_Data_DAC3_Right[16] => AD1939_data:u2.AD1939_Data_DAC3_Right[16]
AD1939_Data_DAC3_Right[17] => AD1939_data:u2.AD1939_Data_DAC3_Right[17]
AD1939_Data_DAC3_Right[18] => AD1939_data:u2.AD1939_Data_DAC3_Right[18]
AD1939_Data_DAC3_Right[19] => AD1939_data:u2.AD1939_Data_DAC3_Right[19]
AD1939_Data_DAC3_Right[20] => AD1939_data:u2.AD1939_Data_DAC3_Right[20]
AD1939_Data_DAC3_Right[21] => AD1939_data:u2.AD1939_Data_DAC3_Right[21]
AD1939_Data_DAC3_Right[22] => AD1939_data:u2.AD1939_Data_DAC3_Right[22]
AD1939_Data_DAC3_Right[23] => AD1939_data:u2.AD1939_Data_DAC3_Right[23]
AD1939_Data_DAC4_Left[0] => AD1939_data:u2.AD1939_Data_DAC4_Left[0]
AD1939_Data_DAC4_Left[1] => AD1939_data:u2.AD1939_Data_DAC4_Left[1]
AD1939_Data_DAC4_Left[2] => AD1939_data:u2.AD1939_Data_DAC4_Left[2]
AD1939_Data_DAC4_Left[3] => AD1939_data:u2.AD1939_Data_DAC4_Left[3]
AD1939_Data_DAC4_Left[4] => AD1939_data:u2.AD1939_Data_DAC4_Left[4]
AD1939_Data_DAC4_Left[5] => AD1939_data:u2.AD1939_Data_DAC4_Left[5]
AD1939_Data_DAC4_Left[6] => AD1939_data:u2.AD1939_Data_DAC4_Left[6]
AD1939_Data_DAC4_Left[7] => AD1939_data:u2.AD1939_Data_DAC4_Left[7]
AD1939_Data_DAC4_Left[8] => AD1939_data:u2.AD1939_Data_DAC4_Left[8]
AD1939_Data_DAC4_Left[9] => AD1939_data:u2.AD1939_Data_DAC4_Left[9]
AD1939_Data_DAC4_Left[10] => AD1939_data:u2.AD1939_Data_DAC4_Left[10]
AD1939_Data_DAC4_Left[11] => AD1939_data:u2.AD1939_Data_DAC4_Left[11]
AD1939_Data_DAC4_Left[12] => AD1939_data:u2.AD1939_Data_DAC4_Left[12]
AD1939_Data_DAC4_Left[13] => AD1939_data:u2.AD1939_Data_DAC4_Left[13]
AD1939_Data_DAC4_Left[14] => AD1939_data:u2.AD1939_Data_DAC4_Left[14]
AD1939_Data_DAC4_Left[15] => AD1939_data:u2.AD1939_Data_DAC4_Left[15]
AD1939_Data_DAC4_Left[16] => AD1939_data:u2.AD1939_Data_DAC4_Left[16]
AD1939_Data_DAC4_Left[17] => AD1939_data:u2.AD1939_Data_DAC4_Left[17]
AD1939_Data_DAC4_Left[18] => AD1939_data:u2.AD1939_Data_DAC4_Left[18]
AD1939_Data_DAC4_Left[19] => AD1939_data:u2.AD1939_Data_DAC4_Left[19]
AD1939_Data_DAC4_Left[20] => AD1939_data:u2.AD1939_Data_DAC4_Left[20]
AD1939_Data_DAC4_Left[21] => AD1939_data:u2.AD1939_Data_DAC4_Left[21]
AD1939_Data_DAC4_Left[22] => AD1939_data:u2.AD1939_Data_DAC4_Left[22]
AD1939_Data_DAC4_Left[23] => AD1939_data:u2.AD1939_Data_DAC4_Left[23]
AD1939_Data_DAC4_Right[0] => AD1939_data:u2.AD1939_Data_DAC4_Right[0]
AD1939_Data_DAC4_Right[1] => AD1939_data:u2.AD1939_Data_DAC4_Right[1]
AD1939_Data_DAC4_Right[2] => AD1939_data:u2.AD1939_Data_DAC4_Right[2]
AD1939_Data_DAC4_Right[3] => AD1939_data:u2.AD1939_Data_DAC4_Right[3]
AD1939_Data_DAC4_Right[4] => AD1939_data:u2.AD1939_Data_DAC4_Right[4]
AD1939_Data_DAC4_Right[5] => AD1939_data:u2.AD1939_Data_DAC4_Right[5]
AD1939_Data_DAC4_Right[6] => AD1939_data:u2.AD1939_Data_DAC4_Right[6]
AD1939_Data_DAC4_Right[7] => AD1939_data:u2.AD1939_Data_DAC4_Right[7]
AD1939_Data_DAC4_Right[8] => AD1939_data:u2.AD1939_Data_DAC4_Right[8]
AD1939_Data_DAC4_Right[9] => AD1939_data:u2.AD1939_Data_DAC4_Right[9]
AD1939_Data_DAC4_Right[10] => AD1939_data:u2.AD1939_Data_DAC4_Right[10]
AD1939_Data_DAC4_Right[11] => AD1939_data:u2.AD1939_Data_DAC4_Right[11]
AD1939_Data_DAC4_Right[12] => AD1939_data:u2.AD1939_Data_DAC4_Right[12]
AD1939_Data_DAC4_Right[13] => AD1939_data:u2.AD1939_Data_DAC4_Right[13]
AD1939_Data_DAC4_Right[14] => AD1939_data:u2.AD1939_Data_DAC4_Right[14]
AD1939_Data_DAC4_Right[15] => AD1939_data:u2.AD1939_Data_DAC4_Right[15]
AD1939_Data_DAC4_Right[16] => AD1939_data:u2.AD1939_Data_DAC4_Right[16]
AD1939_Data_DAC4_Right[17] => AD1939_data:u2.AD1939_Data_DAC4_Right[17]
AD1939_Data_DAC4_Right[18] => AD1939_data:u2.AD1939_Data_DAC4_Right[18]
AD1939_Data_DAC4_Right[19] => AD1939_data:u2.AD1939_Data_DAC4_Right[19]
AD1939_Data_DAC4_Right[20] => AD1939_data:u2.AD1939_Data_DAC4_Right[20]
AD1939_Data_DAC4_Right[21] => AD1939_data:u2.AD1939_Data_DAC4_Right[21]
AD1939_Data_DAC4_Right[22] => AD1939_data:u2.AD1939_Data_DAC4_Right[22]
AD1939_Data_DAC4_Right[23] => AD1939_data:u2.AD1939_Data_DAC4_Right[23]


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_control:u1
AD1939_SPI_CLK => reg_counter[0].CLK
AD1939_SPI_CLK => reg_counter[1].CLK
AD1939_SPI_CLK => reg_counter[2].CLK
AD1939_SPI_CLK => reg_counter[3].CLK
AD1939_SPI_CLK => reg_counter[4].CLK
AD1939_SPI_CLK => spi_commands:spi_AD1939.clk
AD1939_SPI_CLK => AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst.clock
AD1939_SPI_CLK => current_state~1.DATAIN
reset => reg_counter[0].ACLR
reset => reg_counter[1].ACLR
reset => reg_counter[2].ACLR
reset => reg_counter[3].ACLR
reset => reg_counter[4].ACLR
reset => current_state~3.DATAIN
reset => spi_commands:spi_AD1939.rst_n
state_monitor[0] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
state_monitor[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
state_monitor[2] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
state_monitor[3] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
AD1939_SPI_CIN <= spi_commands:spi_AD1939.mosi
AD1939_SPI_COUT => spi_commands:spi_AD1939.miso
AD1939_SPI_CCLK <= spi_commands:spi_AD1939.sclk
AD1939_SPI_CLATCH_n <= spi_commands:spi_AD1939.cs_n
AD1939_Reg_Addr[0] => Selector17.IN4
AD1939_Reg_Addr[1] => Selector16.IN4
AD1939_Reg_Addr[2] => Selector15.IN4
AD1939_Reg_Addr[3] => Selector14.IN4
AD1939_Reg_Addr[4] => Selector13.IN4
AD1939_Reg_Write_Data[0] => Selector25.IN3
AD1939_Reg_Write_Data[1] => Selector24.IN3
AD1939_Reg_Write_Data[2] => Selector23.IN3
AD1939_Reg_Write_Data[3] => Selector22.IN3
AD1939_Reg_Write_Data[4] => Selector21.IN3
AD1939_Reg_Write_Data[5] => Selector20.IN3
AD1939_Reg_Write_Data[6] => Selector19.IN3
AD1939_Reg_Write_Data[7] => Selector18.IN3
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => next_state.OUTPUTSELECT
AD1939_Reg_Write_Start => process_1.IN1
AD1939_Reg_Read_Data[0] <= AD1939_Reg_Read_Data.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Reg_Read_Data[1] <= AD1939_Reg_Read_Data.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Reg_Read_Data[2] <= AD1939_Reg_Read_Data.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Reg_Read_Data[3] <= AD1939_Reg_Read_Data.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Reg_Read_Data[4] <= AD1939_Reg_Read_Data.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Reg_Read_Data[5] <= AD1939_Reg_Read_Data.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Reg_Read_Data[6] <= AD1939_Reg_Read_Data.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Reg_Read_Data[7] <= AD1939_Reg_Read_Data.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Start => next_state.OUTPUTSELECT
AD1939_Reg_Read_Data_Ready <= AD1939_Reg_Read_Data_Ready.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Reg_Busy <= AD1939_Reg_Busy.DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_control:u1|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_control:u1|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1b54:auto_generated.address_a[0]
address_a[1] => altsyncram_1b54:auto_generated.address_a[1]
address_a[2] => altsyncram_1b54:auto_generated.address_a[2]
address_a[3] => altsyncram_1b54:auto_generated.address_a[3]
address_a[4] => altsyncram_1b54:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1b54:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1b54:auto_generated.q_a[0]
q_a[1] <= altsyncram_1b54:auto_generated.q_a[1]
q_a[2] <= altsyncram_1b54:auto_generated.q_a[2]
q_a[3] <= altsyncram_1b54:auto_generated.q_a[3]
q_a[4] <= altsyncram_1b54:auto_generated.q_a[4]
q_a[5] <= altsyncram_1b54:auto_generated.q_a[5]
q_a[6] <= altsyncram_1b54:auto_generated.q_a[6]
q_a[7] <= altsyncram_1b54:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_control:u1|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst|altsyncram:altsyncram_component|altsyncram_1b54:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_control:u1|spi_commands:spi_AD1939
clk => spi_abstract:spi_slave.clk
clk => slave_master_data_ack_out~reg0.CLK
clk => slave_master_data_ack_out_en.CLK
clk => miso_byte_ack_count[0].CLK
clk => miso_byte_ack_count[1].CLK
clk => miso_byte_ack_count[2].CLK
clk => miso_byte_ack_count[3].CLK
clk => miso_byte_ack_count[4].CLK
clk => miso_byte_ack_count[5].CLK
clk => miso_byte_ack_count[6].CLK
clk => miso_byte_ack_count[7].CLK
clk => byte_number[0].CLK
clk => byte_number[1].CLK
clk => byte_number[2].CLK
clk => byte_number[3].CLK
clk => byte_number[4].CLK
clk => byte_number[5].CLK
clk => byte_number[6].CLK
clk => byte_number[7].CLK
clk => byte_count[0].CLK
clk => byte_count[1].CLK
clk => byte_count[2].CLK
clk => byte_count[3].CLK
clk => byte_count[4].CLK
clk => byte_count[5].CLK
clk => byte_count[6].CLK
clk => byte_count[7].CLK
clk => cs_n_signal_follower.CLK
clk => master_slave_data_ack_out~reg0.CLK
clk => mosi_data_ack_spi_follower.CLK
clk => mosi_data_spi[0].CLK
clk => mosi_data_spi[1].CLK
clk => mosi_data_spi[2].CLK
clk => mosi_data_spi[3].CLK
clk => mosi_data_spi[4].CLK
clk => mosi_data_spi[5].CLK
clk => mosi_data_spi[6].CLK
clk => mosi_data_spi[7].CLK
clk => mosi_data_valid_spi.CLK
clk => data_length_signal[0].CLK
clk => data_length_signal[1].CLK
clk => data_length_signal[2].CLK
clk => data_length_signal[3].CLK
clk => data_length_signal[4].CLK
clk => data_length_signal[5].CLK
clk => data_length_signal[6].CLK
clk => data_length_signal[7].CLK
clk => data_signal[0].CLK
clk => data_signal[1].CLK
clk => data_signal[2].CLK
clk => data_signal[3].CLK
clk => data_signal[4].CLK
clk => data_signal[5].CLK
clk => data_signal[6].CLK
clk => data_signal[7].CLK
clk => address_signal[0].CLK
clk => address_signal[1].CLK
clk => address_signal[2].CLK
clk => address_signal[3].CLK
clk => address_signal[4].CLK
clk => address_signal[5].CLK
clk => address_signal[6].CLK
clk => address_signal[7].CLK
clk => command_signal[0].CLK
clk => command_signal[1].CLK
clk => command_signal[2].CLK
clk => command_signal[3].CLK
clk => command_signal[4].CLK
clk => command_signal[5].CLK
clk => command_signal[6].CLK
clk => command_signal[7].CLK
clk => cur_spi_state~7.DATAIN
rst_n => spi_abstract:spi_slave.rst_n
rst_n => cs_n_signal_follower.PRESET
rst_n => master_slave_data_ack_out~reg0.ACLR
rst_n => mosi_data_ack_spi_follower.ACLR
rst_n => mosi_data_spi[0].ACLR
rst_n => mosi_data_spi[1].ACLR
rst_n => mosi_data_spi[2].ACLR
rst_n => mosi_data_spi[3].ACLR
rst_n => mosi_data_spi[4].ACLR
rst_n => mosi_data_spi[5].ACLR
rst_n => mosi_data_spi[6].ACLR
rst_n => mosi_data_spi[7].ACLR
rst_n => mosi_data_valid_spi.ACLR
rst_n => data_length_signal[0].ACLR
rst_n => data_length_signal[1].ACLR
rst_n => data_length_signal[2].ACLR
rst_n => data_length_signal[3].ACLR
rst_n => data_length_signal[4].ACLR
rst_n => data_length_signal[5].ACLR
rst_n => data_length_signal[6].ACLR
rst_n => data_length_signal[7].ACLR
rst_n => data_signal[0].ACLR
rst_n => data_signal[1].ACLR
rst_n => data_signal[2].ACLR
rst_n => data_signal[3].ACLR
rst_n => data_signal[4].ACLR
rst_n => data_signal[5].ACLR
rst_n => data_signal[6].ACLR
rst_n => data_signal[7].ACLR
rst_n => address_signal[0].ACLR
rst_n => address_signal[1].ACLR
rst_n => address_signal[2].ACLR
rst_n => address_signal[3].ACLR
rst_n => address_signal[4].ACLR
rst_n => address_signal[5].ACLR
rst_n => address_signal[6].ACLR
rst_n => address_signal[7].ACLR
rst_n => command_signal[0].ACLR
rst_n => command_signal[1].ACLR
rst_n => command_signal[2].ACLR
rst_n => command_signal[3].ACLR
rst_n => command_signal[4].ACLR
rst_n => command_signal[5].ACLR
rst_n => command_signal[6].ACLR
rst_n => command_signal[7].ACLR
rst_n => slave_master_data_ack_out~reg0.ACLR
rst_n => slave_master_data_ack_out_en.ACLR
rst_n => miso_byte_ack_count[0].ACLR
rst_n => miso_byte_ack_count[1].ACLR
rst_n => miso_byte_ack_count[2].ACLR
rst_n => miso_byte_ack_count[3].ACLR
rst_n => miso_byte_ack_count[4].ACLR
rst_n => miso_byte_ack_count[5].ACLR
rst_n => miso_byte_ack_count[6].ACLR
rst_n => miso_byte_ack_count[7].ACLR
rst_n => cur_spi_state~9.DATAIN
rst_n => byte_count[7].ENA
rst_n => byte_count[6].ENA
rst_n => byte_count[5].ENA
rst_n => byte_count[4].ENA
rst_n => byte_count[3].ENA
rst_n => byte_count[2].ENA
rst_n => byte_count[1].ENA
rst_n => byte_count[0].ENA
rst_n => byte_number[7].ENA
rst_n => byte_number[6].ENA
rst_n => byte_number[5].ENA
rst_n => byte_number[4].ENA
rst_n => byte_number[3].ENA
rst_n => byte_number[2].ENA
rst_n => byte_number[1].ENA
rst_n => byte_number[0].ENA
command_in[0] => command_signal.DATAB
command_in[1] => command_signal.DATAB
command_in[2] => command_signal.DATAB
command_in[3] => command_signal.DATAB
command_in[4] => command_signal.DATAB
command_in[5] => command_signal.DATAB
command_in[6] => command_signal.DATAB
command_in[7] => command_signal.DATAB
address_in[0] => address_signal.DATAB
address_in[1] => address_signal.DATAB
address_in[2] => address_signal.DATAB
address_in[3] => address_signal.DATAB
address_in[4] => address_signal.DATAB
address_in[5] => address_signal.DATAB
address_in[6] => address_signal.DATAB
address_in[7] => address_signal.DATAB
address_en_in => cur_spi_state.OUTPUTSELECT
address_en_in => cur_spi_state.OUTPUTSELECT
address_en_in => byte_count.OUTPUTSELECT
address_en_in => byte_count.OUTPUTSELECT
address_en_in => byte_count.OUTPUTSELECT
address_en_in => byte_count.OUTPUTSELECT
address_en_in => byte_count.OUTPUTSELECT
address_en_in => byte_count.OUTPUTSELECT
address_en_in => byte_count.OUTPUTSELECT
address_en_in => byte_count.OUTPUTSELECT
address_en_in => byte_number.OUTPUTSELECT
address_en_in => byte_number.OUTPUTSELECT
address_en_in => byte_number.OUTPUTSELECT
address_en_in => byte_number.OUTPUTSELECT
address_en_in => byte_number.OUTPUTSELECT
address_en_in => byte_number.OUTPUTSELECT
address_en_in => byte_number.OUTPUTSELECT
address_en_in => byte_number.OUTPUTSELECT
address_en_in => cur_spi_state.DATAB
address_en_in => spi_command_state_machine.IN1
data_length_in[0] => data_length_signal.DATAB
data_length_in[1] => data_length_signal.DATAB
data_length_in[2] => data_length_signal.DATAB
data_length_in[3] => data_length_signal.DATAB
data_length_in[4] => data_length_signal.DATAB
data_length_in[5] => data_length_signal.DATAB
data_length_in[6] => data_length_signal.DATAB
data_length_in[7] => data_length_signal.DATAB
master_slave_data_in[0] => data_signal.DATAB
master_slave_data_in[0] => mosi_data_spi.DATAB
master_slave_data_in[1] => data_signal.DATAB
master_slave_data_in[1] => mosi_data_spi.DATAB
master_slave_data_in[2] => data_signal.DATAB
master_slave_data_in[2] => mosi_data_spi.DATAB
master_slave_data_in[3] => data_signal.DATAB
master_slave_data_in[3] => mosi_data_spi.DATAB
master_slave_data_in[4] => data_signal.DATAB
master_slave_data_in[4] => mosi_data_spi.DATAB
master_slave_data_in[5] => data_signal.DATAB
master_slave_data_in[5] => mosi_data_spi.DATAB
master_slave_data_in[6] => data_signal.DATAB
master_slave_data_in[6] => mosi_data_spi.DATAB
master_slave_data_in[7] => data_signal.DATAB
master_slave_data_in[7] => mosi_data_spi.DATAB
master_slave_data_rdy_in => command_signal.OUTPUTSELECT
master_slave_data_rdy_in => command_signal.OUTPUTSELECT
master_slave_data_rdy_in => command_signal.OUTPUTSELECT
master_slave_data_rdy_in => command_signal.OUTPUTSELECT
master_slave_data_rdy_in => command_signal.OUTPUTSELECT
master_slave_data_rdy_in => command_signal.OUTPUTSELECT
master_slave_data_rdy_in => command_signal.OUTPUTSELECT
master_slave_data_rdy_in => command_signal.OUTPUTSELECT
master_slave_data_rdy_in => address_signal.OUTPUTSELECT
master_slave_data_rdy_in => address_signal.OUTPUTSELECT
master_slave_data_rdy_in => address_signal.OUTPUTSELECT
master_slave_data_rdy_in => address_signal.OUTPUTSELECT
master_slave_data_rdy_in => address_signal.OUTPUTSELECT
master_slave_data_rdy_in => address_signal.OUTPUTSELECT
master_slave_data_rdy_in => address_signal.OUTPUTSELECT
master_slave_data_rdy_in => address_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_length_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_length_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_length_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_length_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_length_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_length_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_length_signal.OUTPUTSELECT
master_slave_data_rdy_in => data_length_signal.OUTPUTSELECT
master_slave_data_rdy_in => cur_spi_state.OUTPUTSELECT
master_slave_data_rdy_in => cur_spi_state.OUTPUTSELECT
master_slave_data_rdy_in => cur_spi_state.OUTPUTSELECT
master_slave_data_rdy_in => cur_spi_state.OUTPUTSELECT
master_slave_data_rdy_in => cur_spi_state.OUTPUTSELECT
master_slave_data_rdy_in => cur_spi_state.OUTPUTSELECT
master_slave_data_rdy_in => cur_spi_state.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_number.OUTPUTSELECT
master_slave_data_rdy_in => byte_number.OUTPUTSELECT
master_slave_data_rdy_in => byte_number.OUTPUTSELECT
master_slave_data_rdy_in => byte_number.OUTPUTSELECT
master_slave_data_rdy_in => byte_number.OUTPUTSELECT
master_slave_data_rdy_in => byte_number.OUTPUTSELECT
master_slave_data_rdy_in => byte_number.OUTPUTSELECT
master_slave_data_rdy_in => byte_number.OUTPUTSELECT
master_slave_data_rdy_in => mosi_data_spi.OUTPUTSELECT
master_slave_data_rdy_in => mosi_data_spi.OUTPUTSELECT
master_slave_data_rdy_in => mosi_data_spi.OUTPUTSELECT
master_slave_data_rdy_in => mosi_data_spi.OUTPUTSELECT
master_slave_data_rdy_in => mosi_data_spi.OUTPUTSELECT
master_slave_data_rdy_in => mosi_data_spi.OUTPUTSELECT
master_slave_data_rdy_in => mosi_data_spi.OUTPUTSELECT
master_slave_data_rdy_in => mosi_data_spi.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => byte_count.OUTPUTSELECT
master_slave_data_rdy_in => mosi_data_valid_spi.DATAA
master_slave_data_ack_out <= master_slave_data_ack_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
command_busy_out <= command_busy_out.DB_MAX_OUTPUT_PORT_TYPE
command_done <= command_done.DB_MAX_OUTPUT_PORT_TYPE
slave_master_data_out[0] <= spi_abstract:spi_slave.miso_data_o[0]
slave_master_data_out[1] <= spi_abstract:spi_slave.miso_data_o[1]
slave_master_data_out[2] <= spi_abstract:spi_slave.miso_data_o[2]
slave_master_data_out[3] <= spi_abstract:spi_slave.miso_data_o[3]
slave_master_data_out[4] <= spi_abstract:spi_slave.miso_data_o[4]
slave_master_data_out[5] <= spi_abstract:spi_slave.miso_data_o[5]
slave_master_data_out[6] <= spi_abstract:spi_slave.miso_data_o[6]
slave_master_data_out[7] <= spi_abstract:spi_slave.miso_data_o[7]
slave_master_data_ack_out <= slave_master_data_ack_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso => spi_abstract:spi_slave.miso
mosi <= spi_abstract:spi_slave.mosi
sclk <= spi_abstract:spi_slave.sclk
cs_n <= spi_abstract:spi_slave.cs_n


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_control:u1|spi_commands:spi_AD1939|spi_abstract:spi_slave
clk => send_shift_next[0].CLK
clk => send_shift_next[1].CLK
clk => send_shift_next[2].CLK
clk => send_shift_next[3].CLK
clk => send_shift_next[4].CLK
clk => send_shift_next[5].CLK
clk => send_shift_next[6].CLK
clk => send_shift_next[7].CLK
clk => mosi_data_ack_o~reg0.CLK
clk => new_data.CLK
clk => mosi_data_valid_i_follower.CLK
clk => data_read_follower.CLK
clk => send_shift[0].CLK
clk => send_shift[1].CLK
clk => send_shift[2].CLK
clk => send_shift[3].CLK
clk => send_shift[4].CLK
clk => send_shift[5].CLK
clk => send_shift[6].CLK
clk => send_shift[7].CLK
clk => bits_sent[0].CLK
clk => bits_sent[1].CLK
clk => bits_sent[2].CLK
clk => bits_sent[3].CLK
clk => bits_sent[4].CLK
clk => bits_sent[5].CLK
clk => bits_sent[6].CLK
clk => bits_sent[7].CLK
clk => miso_data_o[0]~reg0.CLK
clk => miso_data_o[1]~reg0.CLK
clk => miso_data_o[2]~reg0.CLK
clk => miso_data_o[3]~reg0.CLK
clk => miso_data_o[4]~reg0.CLK
clk => miso_data_o[5]~reg0.CLK
clk => miso_data_o[6]~reg0.CLK
clk => miso_data_o[7]~reg0.CLK
clk => reload.CLK
clk => data_read.CLK
clk => miso_data_valid_o~reg0.CLK
clk => cur_spi_state~6.DATAIN
clk => sclk.IN1
clk => read_shift[0].CLK
clk => read_shift[1].CLK
clk => read_shift[2].CLK
clk => read_shift[3].CLK
clk => read_shift[4].CLK
clk => read_shift[5].CLK
clk => read_shift[6].CLK
clk => read_shift[7].CLK
rst_n => bits_sent[0].ACLR
rst_n => bits_sent[1].ACLR
rst_n => bits_sent[2].ACLR
rst_n => bits_sent[3].ACLR
rst_n => bits_sent[4].ACLR
rst_n => bits_sent[5].ACLR
rst_n => bits_sent[6].ACLR
rst_n => bits_sent[7].ACLR
rst_n => miso_data_o[0]~reg0.ACLR
rst_n => miso_data_o[1]~reg0.ACLR
rst_n => miso_data_o[2]~reg0.ACLR
rst_n => miso_data_o[3]~reg0.ACLR
rst_n => miso_data_o[4]~reg0.ACLR
rst_n => miso_data_o[5]~reg0.ACLR
rst_n => miso_data_o[6]~reg0.ACLR
rst_n => miso_data_o[7]~reg0.ACLR
rst_n => reload.ACLR
rst_n => data_read.ACLR
rst_n => miso_data_valid_o~reg0.ACLR
rst_n => send_shift_next[0].ACLR
rst_n => send_shift_next[1].ACLR
rst_n => send_shift_next[2].ACLR
rst_n => send_shift_next[3].ACLR
rst_n => send_shift_next[4].ACLR
rst_n => send_shift_next[5].ACLR
rst_n => send_shift_next[6].ACLR
rst_n => send_shift_next[7].ACLR
rst_n => mosi_data_ack_o~reg0.PRESET
rst_n => new_data.ACLR
rst_n => mosi_data_valid_i_follower.ACLR
rst_n => data_read_follower.ACLR
rst_n => rd_en.OUTPUTSELECT
rst_n => wr_en.OUTPUTSELECT
rst_n => cs_n_signal.OUTPUTSELECT
rst_n => sclk_en.OUTPUTSELECT
rst_n => mosi_signal.OUTPUTSELECT
rst_n => read_shift[0].ACLR
rst_n => read_shift[1].ACLR
rst_n => read_shift[2].ACLR
rst_n => read_shift[3].ACLR
rst_n => read_shift[4].ACLR
rst_n => read_shift[5].ACLR
rst_n => read_shift[6].ACLR
rst_n => read_shift[7].ACLR
rst_n => send_shift[0].ACLR
rst_n => send_shift[1].ACLR
rst_n => send_shift[2].ACLR
rst_n => send_shift[3].ACLR
rst_n => send_shift[4].ACLR
rst_n => send_shift[5].ACLR
rst_n => send_shift[6].ACLR
rst_n => send_shift[7].ACLR
rst_n => cur_spi_state~8.DATAIN
mosi_data_i[0] => send_shift_next.DATAB
mosi_data_i[1] => send_shift_next.DATAB
mosi_data_i[2] => send_shift_next.DATAB
mosi_data_i[3] => send_shift_next.DATAB
mosi_data_i[4] => send_shift_next.DATAB
mosi_data_i[5] => send_shift_next.DATAB
mosi_data_i[6] => send_shift_next.DATAB
mosi_data_i[7] => send_shift_next.DATAB
miso_data_o[0] <= miso_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data_o[1] <= miso_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data_o[2] <= miso_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data_o[3] <= miso_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data_o[4] <= miso_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data_o[5] <= miso_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data_o[6] <= miso_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data_o[7] <= miso_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi_data_valid_i => mosi_data_valid_i_process.IN1
mosi_data_valid_i => send_shift_next.OUTPUTSELECT
mosi_data_valid_i => send_shift_next.OUTPUTSELECT
mosi_data_valid_i => send_shift_next.OUTPUTSELECT
mosi_data_valid_i => send_shift_next.OUTPUTSELECT
mosi_data_valid_i => send_shift_next.OUTPUTSELECT
mosi_data_valid_i => send_shift_next.OUTPUTSELECT
mosi_data_valid_i => send_shift_next.OUTPUTSELECT
mosi_data_valid_i => send_shift_next.OUTPUTSELECT
mosi_data_valid_i => new_data.OUTPUTSELECT
mosi_data_valid_i => mosi_data_ack_o.OUTPUTSELECT
mosi_data_valid_i => mosi_data_valid_i_follower.DATAIN
mosi_data_ack_o <= mosi_data_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data_valid_o <= miso_data_valid_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso => read_shift[0].DATAIN
mosi <= mosi_signal.DB_MAX_OUTPUT_PORT_TYPE
sclk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
cs_n <= cs_n_signal.DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2
reset => ~NO_FANOUT~
AD1939_MCLK <= AD1939_MCLK.DB_MAX_OUTPUT_PORT_TYPE
AD1939_ADC_SDATA1 => Serial2Parallel_32bits:S2P_ADC1_right.shiftin
AD1939_ADC_SDATA1 => Serial2Parallel_32bits:S2P_ADC1_left.shiftin
AD1939_ADC_SDATA2 => Serial2Parallel_32bits:S2P_ADC2_right.shiftin
AD1939_ADC_SDATA2 => Serial2Parallel_32bits:S2P_ADC2_left.shiftin
AD1939_ADC_BCLK => Serial2Parallel_32bits:S2P_ADC1_right.clock
AD1939_ADC_BCLK => Serial2Parallel_32bits:S2P_ADC1_left.clock
AD1939_ADC_BCLK => Serial2Parallel_32bits:S2P_ADC2_right.clock
AD1939_ADC_BCLK => Serial2Parallel_32bits:S2P_ADC2_left.clock
AD1939_ADC_BCLK => Parallel2Serial_32bits:P2S_DAC1_right.clock
AD1939_ADC_BCLK => Parallel2Serial_32bits:P2S_DAC1_left.clock
AD1939_ADC_BCLK => Parallel2Serial_32bits:P2S_DAC2_right.clock
AD1939_ADC_BCLK => Parallel2Serial_32bits:P2S_DAC2_left.clock
AD1939_ADC_BCLK => Parallel2Serial_32bits:P2S_DAC3_right.clock
AD1939_ADC_BCLK => Parallel2Serial_32bits:P2S_DAC3_left.clock
AD1939_ADC_BCLK => Parallel2Serial_32bits:P2S_DAC4_right.clock
AD1939_ADC_BCLK => Parallel2Serial_32bits:P2S_DAC4_left.clock
AD1939_ADC_LRCLK => AD1939_DAC_SDATA1.OUTPUTSELECT
AD1939_ADC_LRCLK => AD1939_DAC_SDATA2.OUTPUTSELECT
AD1939_ADC_LRCLK => AD1939_DAC_SDATA3.OUTPUTSELECT
AD1939_ADC_LRCLK => AD1939_DAC_SDATA4.OUTPUTSELECT
AD1939_ADC_LRCLK => Parallel2Serial_32bits:P2S_DAC1_left.load
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[0]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[1]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[2]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[3]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[4]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[5]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[6]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[7]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[8]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[9]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[10]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[11]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[12]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[13]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[14]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[15]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[16]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[17]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[18]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[19]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[20]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[21]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[22]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Left[23]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[0]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[1]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[2]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[3]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[4]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[5]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[6]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[7]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[8]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[9]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[10]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[11]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[12]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[13]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[14]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[15]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[16]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[17]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[18]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[19]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[20]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[21]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[22]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Left[23]~reg0.CLK
AD1939_ADC_LRCLK => Parallel2Serial_32bits:P2S_DAC2_left.load
AD1939_ADC_LRCLK => Parallel2Serial_32bits:P2S_DAC3_left.load
AD1939_ADC_LRCLK => Parallel2Serial_32bits:P2S_DAC4_left.load
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[0]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[1]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[2]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[3]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[4]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[5]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[6]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[7]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[8]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[9]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[10]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[11]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[12]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[13]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[14]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[15]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[16]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[17]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[18]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[19]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[20]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[21]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[22]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC1_Right[23]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[0]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[1]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[2]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[3]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[4]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[5]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[6]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[7]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[8]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[9]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[10]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[11]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[12]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[13]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[14]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[15]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[16]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[17]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[18]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[19]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[20]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[21]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[22]~reg0.CLK
AD1939_ADC_LRCLK => AD1939_Data_ADC2_Right[23]~reg0.CLK
AD1939_ADC_LRCLK => Parallel2Serial_32bits:P2S_DAC1_right.load
AD1939_ADC_LRCLK => Parallel2Serial_32bits:P2S_DAC2_right.load
AD1939_ADC_LRCLK => Parallel2Serial_32bits:P2S_DAC3_right.load
AD1939_ADC_LRCLK => Parallel2Serial_32bits:P2S_DAC4_right.load
AD1939_DAC_SDATA1 <= AD1939_DAC_SDATA1.DB_MAX_OUTPUT_PORT_TYPE
AD1939_DAC_SDATA2 <= AD1939_DAC_SDATA2.DB_MAX_OUTPUT_PORT_TYPE
AD1939_DAC_SDATA3 <= AD1939_DAC_SDATA3.DB_MAX_OUTPUT_PORT_TYPE
AD1939_DAC_SDATA4 <= AD1939_DAC_SDATA4.DB_MAX_OUTPUT_PORT_TYPE
AD1939_DAC_BCLK <= AD1939_DAC_BCLK.DB_MAX_OUTPUT_PORT_TYPE
AD1939_DAC_LRCLK <= AD1939_DAC_LRCLK.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[0] <= AD1939_Data_ADC1_Left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[1] <= AD1939_Data_ADC1_Left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[2] <= AD1939_Data_ADC1_Left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[3] <= AD1939_Data_ADC1_Left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[4] <= AD1939_Data_ADC1_Left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[5] <= AD1939_Data_ADC1_Left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[6] <= AD1939_Data_ADC1_Left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[7] <= AD1939_Data_ADC1_Left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[8] <= AD1939_Data_ADC1_Left[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[9] <= AD1939_Data_ADC1_Left[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[10] <= AD1939_Data_ADC1_Left[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[11] <= AD1939_Data_ADC1_Left[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[12] <= AD1939_Data_ADC1_Left[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[13] <= AD1939_Data_ADC1_Left[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[14] <= AD1939_Data_ADC1_Left[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[15] <= AD1939_Data_ADC1_Left[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[16] <= AD1939_Data_ADC1_Left[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[17] <= AD1939_Data_ADC1_Left[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[18] <= AD1939_Data_ADC1_Left[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[19] <= AD1939_Data_ADC1_Left[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[20] <= AD1939_Data_ADC1_Left[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[21] <= AD1939_Data_ADC1_Left[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[22] <= AD1939_Data_ADC1_Left[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Left[23] <= AD1939_Data_ADC1_Left[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[0] <= AD1939_Data_ADC1_Right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[1] <= AD1939_Data_ADC1_Right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[2] <= AD1939_Data_ADC1_Right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[3] <= AD1939_Data_ADC1_Right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[4] <= AD1939_Data_ADC1_Right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[5] <= AD1939_Data_ADC1_Right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[6] <= AD1939_Data_ADC1_Right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[7] <= AD1939_Data_ADC1_Right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[8] <= AD1939_Data_ADC1_Right[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[9] <= AD1939_Data_ADC1_Right[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[10] <= AD1939_Data_ADC1_Right[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[11] <= AD1939_Data_ADC1_Right[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[12] <= AD1939_Data_ADC1_Right[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[13] <= AD1939_Data_ADC1_Right[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[14] <= AD1939_Data_ADC1_Right[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[15] <= AD1939_Data_ADC1_Right[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[16] <= AD1939_Data_ADC1_Right[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[17] <= AD1939_Data_ADC1_Right[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[18] <= AD1939_Data_ADC1_Right[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[19] <= AD1939_Data_ADC1_Right[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[20] <= AD1939_Data_ADC1_Right[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[21] <= AD1939_Data_ADC1_Right[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[22] <= AD1939_Data_ADC1_Right[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC1_Right[23] <= AD1939_Data_ADC1_Right[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[0] <= AD1939_Data_ADC2_Left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[1] <= AD1939_Data_ADC2_Left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[2] <= AD1939_Data_ADC2_Left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[3] <= AD1939_Data_ADC2_Left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[4] <= AD1939_Data_ADC2_Left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[5] <= AD1939_Data_ADC2_Left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[6] <= AD1939_Data_ADC2_Left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[7] <= AD1939_Data_ADC2_Left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[8] <= AD1939_Data_ADC2_Left[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[9] <= AD1939_Data_ADC2_Left[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[10] <= AD1939_Data_ADC2_Left[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[11] <= AD1939_Data_ADC2_Left[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[12] <= AD1939_Data_ADC2_Left[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[13] <= AD1939_Data_ADC2_Left[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[14] <= AD1939_Data_ADC2_Left[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[15] <= AD1939_Data_ADC2_Left[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[16] <= AD1939_Data_ADC2_Left[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[17] <= AD1939_Data_ADC2_Left[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[18] <= AD1939_Data_ADC2_Left[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[19] <= AD1939_Data_ADC2_Left[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[20] <= AD1939_Data_ADC2_Left[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[21] <= AD1939_Data_ADC2_Left[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[22] <= AD1939_Data_ADC2_Left[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Left[23] <= AD1939_Data_ADC2_Left[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[0] <= AD1939_Data_ADC2_Right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[1] <= AD1939_Data_ADC2_Right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[2] <= AD1939_Data_ADC2_Right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[3] <= AD1939_Data_ADC2_Right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[4] <= AD1939_Data_ADC2_Right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[5] <= AD1939_Data_ADC2_Right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[6] <= AD1939_Data_ADC2_Right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[7] <= AD1939_Data_ADC2_Right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[8] <= AD1939_Data_ADC2_Right[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[9] <= AD1939_Data_ADC2_Right[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[10] <= AD1939_Data_ADC2_Right[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[11] <= AD1939_Data_ADC2_Right[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[12] <= AD1939_Data_ADC2_Right[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[13] <= AD1939_Data_ADC2_Right[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[14] <= AD1939_Data_ADC2_Right[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[15] <= AD1939_Data_ADC2_Right[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[16] <= AD1939_Data_ADC2_Right[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[17] <= AD1939_Data_ADC2_Right[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[18] <= AD1939_Data_ADC2_Right[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[19] <= AD1939_Data_ADC2_Right[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[20] <= AD1939_Data_ADC2_Right[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[21] <= AD1939_Data_ADC2_Right[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[22] <= AD1939_Data_ADC2_Right[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADC2_Right[23] <= AD1939_Data_ADC2_Right[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_ADCs_ready <= comb.DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[0] => Parallel2Serial_32bits:P2S_DAC1_left.data[7]
AD1939_Data_DAC1_Left[1] => Parallel2Serial_32bits:P2S_DAC1_left.data[8]
AD1939_Data_DAC1_Left[2] => Parallel2Serial_32bits:P2S_DAC1_left.data[9]
AD1939_Data_DAC1_Left[3] => Parallel2Serial_32bits:P2S_DAC1_left.data[10]
AD1939_Data_DAC1_Left[4] => Parallel2Serial_32bits:P2S_DAC1_left.data[11]
AD1939_Data_DAC1_Left[5] => Parallel2Serial_32bits:P2S_DAC1_left.data[12]
AD1939_Data_DAC1_Left[6] => Parallel2Serial_32bits:P2S_DAC1_left.data[13]
AD1939_Data_DAC1_Left[7] => Parallel2Serial_32bits:P2S_DAC1_left.data[14]
AD1939_Data_DAC1_Left[8] => Parallel2Serial_32bits:P2S_DAC1_left.data[15]
AD1939_Data_DAC1_Left[9] => Parallel2Serial_32bits:P2S_DAC1_left.data[16]
AD1939_Data_DAC1_Left[10] => Parallel2Serial_32bits:P2S_DAC1_left.data[17]
AD1939_Data_DAC1_Left[11] => Parallel2Serial_32bits:P2S_DAC1_left.data[18]
AD1939_Data_DAC1_Left[12] => Parallel2Serial_32bits:P2S_DAC1_left.data[19]
AD1939_Data_DAC1_Left[13] => Parallel2Serial_32bits:P2S_DAC1_left.data[20]
AD1939_Data_DAC1_Left[14] => Parallel2Serial_32bits:P2S_DAC1_left.data[21]
AD1939_Data_DAC1_Left[15] => Parallel2Serial_32bits:P2S_DAC1_left.data[22]
AD1939_Data_DAC1_Left[16] => Parallel2Serial_32bits:P2S_DAC1_left.data[23]
AD1939_Data_DAC1_Left[17] => Parallel2Serial_32bits:P2S_DAC1_left.data[24]
AD1939_Data_DAC1_Left[18] => Parallel2Serial_32bits:P2S_DAC1_left.data[25]
AD1939_Data_DAC1_Left[19] => Parallel2Serial_32bits:P2S_DAC1_left.data[26]
AD1939_Data_DAC1_Left[20] => Parallel2Serial_32bits:P2S_DAC1_left.data[27]
AD1939_Data_DAC1_Left[21] => Parallel2Serial_32bits:P2S_DAC1_left.data[28]
AD1939_Data_DAC1_Left[22] => Parallel2Serial_32bits:P2S_DAC1_left.data[29]
AD1939_Data_DAC1_Left[23] => Parallel2Serial_32bits:P2S_DAC1_left.data[30]
AD1939_Data_DAC1_Right[0] => Parallel2Serial_32bits:P2S_DAC1_right.data[7]
AD1939_Data_DAC1_Right[1] => Parallel2Serial_32bits:P2S_DAC1_right.data[8]
AD1939_Data_DAC1_Right[2] => Parallel2Serial_32bits:P2S_DAC1_right.data[9]
AD1939_Data_DAC1_Right[3] => Parallel2Serial_32bits:P2S_DAC1_right.data[10]
AD1939_Data_DAC1_Right[4] => Parallel2Serial_32bits:P2S_DAC1_right.data[11]
AD1939_Data_DAC1_Right[5] => Parallel2Serial_32bits:P2S_DAC1_right.data[12]
AD1939_Data_DAC1_Right[6] => Parallel2Serial_32bits:P2S_DAC1_right.data[13]
AD1939_Data_DAC1_Right[7] => Parallel2Serial_32bits:P2S_DAC1_right.data[14]
AD1939_Data_DAC1_Right[8] => Parallel2Serial_32bits:P2S_DAC1_right.data[15]
AD1939_Data_DAC1_Right[9] => Parallel2Serial_32bits:P2S_DAC1_right.data[16]
AD1939_Data_DAC1_Right[10] => Parallel2Serial_32bits:P2S_DAC1_right.data[17]
AD1939_Data_DAC1_Right[11] => Parallel2Serial_32bits:P2S_DAC1_right.data[18]
AD1939_Data_DAC1_Right[12] => Parallel2Serial_32bits:P2S_DAC1_right.data[19]
AD1939_Data_DAC1_Right[13] => Parallel2Serial_32bits:P2S_DAC1_right.data[20]
AD1939_Data_DAC1_Right[14] => Parallel2Serial_32bits:P2S_DAC1_right.data[21]
AD1939_Data_DAC1_Right[15] => Parallel2Serial_32bits:P2S_DAC1_right.data[22]
AD1939_Data_DAC1_Right[16] => Parallel2Serial_32bits:P2S_DAC1_right.data[23]
AD1939_Data_DAC1_Right[17] => Parallel2Serial_32bits:P2S_DAC1_right.data[24]
AD1939_Data_DAC1_Right[18] => Parallel2Serial_32bits:P2S_DAC1_right.data[25]
AD1939_Data_DAC1_Right[19] => Parallel2Serial_32bits:P2S_DAC1_right.data[26]
AD1939_Data_DAC1_Right[20] => Parallel2Serial_32bits:P2S_DAC1_right.data[27]
AD1939_Data_DAC1_Right[21] => Parallel2Serial_32bits:P2S_DAC1_right.data[28]
AD1939_Data_DAC1_Right[22] => Parallel2Serial_32bits:P2S_DAC1_right.data[29]
AD1939_Data_DAC1_Right[23] => Parallel2Serial_32bits:P2S_DAC1_right.data[30]
AD1939_Data_DAC2_Left[0] => Parallel2Serial_32bits:P2S_DAC2_left.data[7]
AD1939_Data_DAC2_Left[1] => Parallel2Serial_32bits:P2S_DAC2_left.data[8]
AD1939_Data_DAC2_Left[2] => Parallel2Serial_32bits:P2S_DAC2_left.data[9]
AD1939_Data_DAC2_Left[3] => Parallel2Serial_32bits:P2S_DAC2_left.data[10]
AD1939_Data_DAC2_Left[4] => Parallel2Serial_32bits:P2S_DAC2_left.data[11]
AD1939_Data_DAC2_Left[5] => Parallel2Serial_32bits:P2S_DAC2_left.data[12]
AD1939_Data_DAC2_Left[6] => Parallel2Serial_32bits:P2S_DAC2_left.data[13]
AD1939_Data_DAC2_Left[7] => Parallel2Serial_32bits:P2S_DAC2_left.data[14]
AD1939_Data_DAC2_Left[8] => Parallel2Serial_32bits:P2S_DAC2_left.data[15]
AD1939_Data_DAC2_Left[9] => Parallel2Serial_32bits:P2S_DAC2_left.data[16]
AD1939_Data_DAC2_Left[10] => Parallel2Serial_32bits:P2S_DAC2_left.data[17]
AD1939_Data_DAC2_Left[11] => Parallel2Serial_32bits:P2S_DAC2_left.data[18]
AD1939_Data_DAC2_Left[12] => Parallel2Serial_32bits:P2S_DAC2_left.data[19]
AD1939_Data_DAC2_Left[13] => Parallel2Serial_32bits:P2S_DAC2_left.data[20]
AD1939_Data_DAC2_Left[14] => Parallel2Serial_32bits:P2S_DAC2_left.data[21]
AD1939_Data_DAC2_Left[15] => Parallel2Serial_32bits:P2S_DAC2_left.data[22]
AD1939_Data_DAC2_Left[16] => Parallel2Serial_32bits:P2S_DAC2_left.data[23]
AD1939_Data_DAC2_Left[17] => Parallel2Serial_32bits:P2S_DAC2_left.data[24]
AD1939_Data_DAC2_Left[18] => Parallel2Serial_32bits:P2S_DAC2_left.data[25]
AD1939_Data_DAC2_Left[19] => Parallel2Serial_32bits:P2S_DAC2_left.data[26]
AD1939_Data_DAC2_Left[20] => Parallel2Serial_32bits:P2S_DAC2_left.data[27]
AD1939_Data_DAC2_Left[21] => Parallel2Serial_32bits:P2S_DAC2_left.data[28]
AD1939_Data_DAC2_Left[22] => Parallel2Serial_32bits:P2S_DAC2_left.data[29]
AD1939_Data_DAC2_Left[23] => Parallel2Serial_32bits:P2S_DAC2_left.data[30]
AD1939_Data_DAC2_Right[0] => Parallel2Serial_32bits:P2S_DAC2_right.data[7]
AD1939_Data_DAC2_Right[1] => Parallel2Serial_32bits:P2S_DAC2_right.data[8]
AD1939_Data_DAC2_Right[2] => Parallel2Serial_32bits:P2S_DAC2_right.data[9]
AD1939_Data_DAC2_Right[3] => Parallel2Serial_32bits:P2S_DAC2_right.data[10]
AD1939_Data_DAC2_Right[4] => Parallel2Serial_32bits:P2S_DAC2_right.data[11]
AD1939_Data_DAC2_Right[5] => Parallel2Serial_32bits:P2S_DAC2_right.data[12]
AD1939_Data_DAC2_Right[6] => Parallel2Serial_32bits:P2S_DAC2_right.data[13]
AD1939_Data_DAC2_Right[7] => Parallel2Serial_32bits:P2S_DAC2_right.data[14]
AD1939_Data_DAC2_Right[8] => Parallel2Serial_32bits:P2S_DAC2_right.data[15]
AD1939_Data_DAC2_Right[9] => Parallel2Serial_32bits:P2S_DAC2_right.data[16]
AD1939_Data_DAC2_Right[10] => Parallel2Serial_32bits:P2S_DAC2_right.data[17]
AD1939_Data_DAC2_Right[11] => Parallel2Serial_32bits:P2S_DAC2_right.data[18]
AD1939_Data_DAC2_Right[12] => Parallel2Serial_32bits:P2S_DAC2_right.data[19]
AD1939_Data_DAC2_Right[13] => Parallel2Serial_32bits:P2S_DAC2_right.data[20]
AD1939_Data_DAC2_Right[14] => Parallel2Serial_32bits:P2S_DAC2_right.data[21]
AD1939_Data_DAC2_Right[15] => Parallel2Serial_32bits:P2S_DAC2_right.data[22]
AD1939_Data_DAC2_Right[16] => Parallel2Serial_32bits:P2S_DAC2_right.data[23]
AD1939_Data_DAC2_Right[17] => Parallel2Serial_32bits:P2S_DAC2_right.data[24]
AD1939_Data_DAC2_Right[18] => Parallel2Serial_32bits:P2S_DAC2_right.data[25]
AD1939_Data_DAC2_Right[19] => Parallel2Serial_32bits:P2S_DAC2_right.data[26]
AD1939_Data_DAC2_Right[20] => Parallel2Serial_32bits:P2S_DAC2_right.data[27]
AD1939_Data_DAC2_Right[21] => Parallel2Serial_32bits:P2S_DAC2_right.data[28]
AD1939_Data_DAC2_Right[22] => Parallel2Serial_32bits:P2S_DAC2_right.data[29]
AD1939_Data_DAC2_Right[23] => Parallel2Serial_32bits:P2S_DAC2_right.data[30]
AD1939_Data_DAC3_Left[0] => Parallel2Serial_32bits:P2S_DAC3_left.data[7]
AD1939_Data_DAC3_Left[1] => Parallel2Serial_32bits:P2S_DAC3_left.data[8]
AD1939_Data_DAC3_Left[2] => Parallel2Serial_32bits:P2S_DAC3_left.data[9]
AD1939_Data_DAC3_Left[3] => Parallel2Serial_32bits:P2S_DAC3_left.data[10]
AD1939_Data_DAC3_Left[4] => Parallel2Serial_32bits:P2S_DAC3_left.data[11]
AD1939_Data_DAC3_Left[5] => Parallel2Serial_32bits:P2S_DAC3_left.data[12]
AD1939_Data_DAC3_Left[6] => Parallel2Serial_32bits:P2S_DAC3_left.data[13]
AD1939_Data_DAC3_Left[7] => Parallel2Serial_32bits:P2S_DAC3_left.data[14]
AD1939_Data_DAC3_Left[8] => Parallel2Serial_32bits:P2S_DAC3_left.data[15]
AD1939_Data_DAC3_Left[9] => Parallel2Serial_32bits:P2S_DAC3_left.data[16]
AD1939_Data_DAC3_Left[10] => Parallel2Serial_32bits:P2S_DAC3_left.data[17]
AD1939_Data_DAC3_Left[11] => Parallel2Serial_32bits:P2S_DAC3_left.data[18]
AD1939_Data_DAC3_Left[12] => Parallel2Serial_32bits:P2S_DAC3_left.data[19]
AD1939_Data_DAC3_Left[13] => Parallel2Serial_32bits:P2S_DAC3_left.data[20]
AD1939_Data_DAC3_Left[14] => Parallel2Serial_32bits:P2S_DAC3_left.data[21]
AD1939_Data_DAC3_Left[15] => Parallel2Serial_32bits:P2S_DAC3_left.data[22]
AD1939_Data_DAC3_Left[16] => Parallel2Serial_32bits:P2S_DAC3_left.data[23]
AD1939_Data_DAC3_Left[17] => Parallel2Serial_32bits:P2S_DAC3_left.data[24]
AD1939_Data_DAC3_Left[18] => Parallel2Serial_32bits:P2S_DAC3_left.data[25]
AD1939_Data_DAC3_Left[19] => Parallel2Serial_32bits:P2S_DAC3_left.data[26]
AD1939_Data_DAC3_Left[20] => Parallel2Serial_32bits:P2S_DAC3_left.data[27]
AD1939_Data_DAC3_Left[21] => Parallel2Serial_32bits:P2S_DAC3_left.data[28]
AD1939_Data_DAC3_Left[22] => Parallel2Serial_32bits:P2S_DAC3_left.data[29]
AD1939_Data_DAC3_Left[23] => Parallel2Serial_32bits:P2S_DAC3_left.data[30]
AD1939_Data_DAC3_Right[0] => Parallel2Serial_32bits:P2S_DAC3_right.data[7]
AD1939_Data_DAC3_Right[1] => Parallel2Serial_32bits:P2S_DAC3_right.data[8]
AD1939_Data_DAC3_Right[2] => Parallel2Serial_32bits:P2S_DAC3_right.data[9]
AD1939_Data_DAC3_Right[3] => Parallel2Serial_32bits:P2S_DAC3_right.data[10]
AD1939_Data_DAC3_Right[4] => Parallel2Serial_32bits:P2S_DAC3_right.data[11]
AD1939_Data_DAC3_Right[5] => Parallel2Serial_32bits:P2S_DAC3_right.data[12]
AD1939_Data_DAC3_Right[6] => Parallel2Serial_32bits:P2S_DAC3_right.data[13]
AD1939_Data_DAC3_Right[7] => Parallel2Serial_32bits:P2S_DAC3_right.data[14]
AD1939_Data_DAC3_Right[8] => Parallel2Serial_32bits:P2S_DAC3_right.data[15]
AD1939_Data_DAC3_Right[9] => Parallel2Serial_32bits:P2S_DAC3_right.data[16]
AD1939_Data_DAC3_Right[10] => Parallel2Serial_32bits:P2S_DAC3_right.data[17]
AD1939_Data_DAC3_Right[11] => Parallel2Serial_32bits:P2S_DAC3_right.data[18]
AD1939_Data_DAC3_Right[12] => Parallel2Serial_32bits:P2S_DAC3_right.data[19]
AD1939_Data_DAC3_Right[13] => Parallel2Serial_32bits:P2S_DAC3_right.data[20]
AD1939_Data_DAC3_Right[14] => Parallel2Serial_32bits:P2S_DAC3_right.data[21]
AD1939_Data_DAC3_Right[15] => Parallel2Serial_32bits:P2S_DAC3_right.data[22]
AD1939_Data_DAC3_Right[16] => Parallel2Serial_32bits:P2S_DAC3_right.data[23]
AD1939_Data_DAC3_Right[17] => Parallel2Serial_32bits:P2S_DAC3_right.data[24]
AD1939_Data_DAC3_Right[18] => Parallel2Serial_32bits:P2S_DAC3_right.data[25]
AD1939_Data_DAC3_Right[19] => Parallel2Serial_32bits:P2S_DAC3_right.data[26]
AD1939_Data_DAC3_Right[20] => Parallel2Serial_32bits:P2S_DAC3_right.data[27]
AD1939_Data_DAC3_Right[21] => Parallel2Serial_32bits:P2S_DAC3_right.data[28]
AD1939_Data_DAC3_Right[22] => Parallel2Serial_32bits:P2S_DAC3_right.data[29]
AD1939_Data_DAC3_Right[23] => Parallel2Serial_32bits:P2S_DAC3_right.data[30]
AD1939_Data_DAC4_Left[0] => Parallel2Serial_32bits:P2S_DAC4_left.data[7]
AD1939_Data_DAC4_Left[1] => Parallel2Serial_32bits:P2S_DAC4_left.data[8]
AD1939_Data_DAC4_Left[2] => Parallel2Serial_32bits:P2S_DAC4_left.data[9]
AD1939_Data_DAC4_Left[3] => Parallel2Serial_32bits:P2S_DAC4_left.data[10]
AD1939_Data_DAC4_Left[4] => Parallel2Serial_32bits:P2S_DAC4_left.data[11]
AD1939_Data_DAC4_Left[5] => Parallel2Serial_32bits:P2S_DAC4_left.data[12]
AD1939_Data_DAC4_Left[6] => Parallel2Serial_32bits:P2S_DAC4_left.data[13]
AD1939_Data_DAC4_Left[7] => Parallel2Serial_32bits:P2S_DAC4_left.data[14]
AD1939_Data_DAC4_Left[8] => Parallel2Serial_32bits:P2S_DAC4_left.data[15]
AD1939_Data_DAC4_Left[9] => Parallel2Serial_32bits:P2S_DAC4_left.data[16]
AD1939_Data_DAC4_Left[10] => Parallel2Serial_32bits:P2S_DAC4_left.data[17]
AD1939_Data_DAC4_Left[11] => Parallel2Serial_32bits:P2S_DAC4_left.data[18]
AD1939_Data_DAC4_Left[12] => Parallel2Serial_32bits:P2S_DAC4_left.data[19]
AD1939_Data_DAC4_Left[13] => Parallel2Serial_32bits:P2S_DAC4_left.data[20]
AD1939_Data_DAC4_Left[14] => Parallel2Serial_32bits:P2S_DAC4_left.data[21]
AD1939_Data_DAC4_Left[15] => Parallel2Serial_32bits:P2S_DAC4_left.data[22]
AD1939_Data_DAC4_Left[16] => Parallel2Serial_32bits:P2S_DAC4_left.data[23]
AD1939_Data_DAC4_Left[17] => Parallel2Serial_32bits:P2S_DAC4_left.data[24]
AD1939_Data_DAC4_Left[18] => Parallel2Serial_32bits:P2S_DAC4_left.data[25]
AD1939_Data_DAC4_Left[19] => Parallel2Serial_32bits:P2S_DAC4_left.data[26]
AD1939_Data_DAC4_Left[20] => Parallel2Serial_32bits:P2S_DAC4_left.data[27]
AD1939_Data_DAC4_Left[21] => Parallel2Serial_32bits:P2S_DAC4_left.data[28]
AD1939_Data_DAC4_Left[22] => Parallel2Serial_32bits:P2S_DAC4_left.data[29]
AD1939_Data_DAC4_Left[23] => Parallel2Serial_32bits:P2S_DAC4_left.data[30]
AD1939_Data_DAC4_Right[0] => Parallel2Serial_32bits:P2S_DAC4_right.data[7]
AD1939_Data_DAC4_Right[1] => Parallel2Serial_32bits:P2S_DAC4_right.data[8]
AD1939_Data_DAC4_Right[2] => Parallel2Serial_32bits:P2S_DAC4_right.data[9]
AD1939_Data_DAC4_Right[3] => Parallel2Serial_32bits:P2S_DAC4_right.data[10]
AD1939_Data_DAC4_Right[4] => Parallel2Serial_32bits:P2S_DAC4_right.data[11]
AD1939_Data_DAC4_Right[5] => Parallel2Serial_32bits:P2S_DAC4_right.data[12]
AD1939_Data_DAC4_Right[6] => Parallel2Serial_32bits:P2S_DAC4_right.data[13]
AD1939_Data_DAC4_Right[7] => Parallel2Serial_32bits:P2S_DAC4_right.data[14]
AD1939_Data_DAC4_Right[8] => Parallel2Serial_32bits:P2S_DAC4_right.data[15]
AD1939_Data_DAC4_Right[9] => Parallel2Serial_32bits:P2S_DAC4_right.data[16]
AD1939_Data_DAC4_Right[10] => Parallel2Serial_32bits:P2S_DAC4_right.data[17]
AD1939_Data_DAC4_Right[11] => Parallel2Serial_32bits:P2S_DAC4_right.data[18]
AD1939_Data_DAC4_Right[12] => Parallel2Serial_32bits:P2S_DAC4_right.data[19]
AD1939_Data_DAC4_Right[13] => Parallel2Serial_32bits:P2S_DAC4_right.data[20]
AD1939_Data_DAC4_Right[14] => Parallel2Serial_32bits:P2S_DAC4_right.data[21]
AD1939_Data_DAC4_Right[15] => Parallel2Serial_32bits:P2S_DAC4_right.data[22]
AD1939_Data_DAC4_Right[16] => Parallel2Serial_32bits:P2S_DAC4_right.data[23]
AD1939_Data_DAC4_Right[17] => Parallel2Serial_32bits:P2S_DAC4_right.data[24]
AD1939_Data_DAC4_Right[18] => Parallel2Serial_32bits:P2S_DAC4_right.data[25]
AD1939_Data_DAC4_Right[19] => Parallel2Serial_32bits:P2S_DAC4_right.data[26]
AD1939_Data_DAC4_Right[20] => Parallel2Serial_32bits:P2S_DAC4_right.data[27]
AD1939_Data_DAC4_Right[21] => Parallel2Serial_32bits:P2S_DAC4_right.data[28]
AD1939_Data_DAC4_Right[22] => Parallel2Serial_32bits:P2S_DAC4_right.data[29]
AD1939_Data_DAC4_Right[23] => Parallel2Serial_32bits:P2S_DAC4_right.data[30]


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Serial2Parallel_32bits:S2P_ADC1_right
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
shiftin => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
q[0] <= lpm_shiftreg:LPM_SHIFTREG_component.q[0]
q[1] <= lpm_shiftreg:LPM_SHIFTREG_component.q[1]
q[2] <= lpm_shiftreg:LPM_SHIFTREG_component.q[2]
q[3] <= lpm_shiftreg:LPM_SHIFTREG_component.q[3]
q[4] <= lpm_shiftreg:LPM_SHIFTREG_component.q[4]
q[5] <= lpm_shiftreg:LPM_SHIFTREG_component.q[5]
q[6] <= lpm_shiftreg:LPM_SHIFTREG_component.q[6]
q[7] <= lpm_shiftreg:LPM_SHIFTREG_component.q[7]
q[8] <= lpm_shiftreg:LPM_SHIFTREG_component.q[8]
q[9] <= lpm_shiftreg:LPM_SHIFTREG_component.q[9]
q[10] <= lpm_shiftreg:LPM_SHIFTREG_component.q[10]
q[11] <= lpm_shiftreg:LPM_SHIFTREG_component.q[11]
q[12] <= lpm_shiftreg:LPM_SHIFTREG_component.q[12]
q[13] <= lpm_shiftreg:LPM_SHIFTREG_component.q[13]
q[14] <= lpm_shiftreg:LPM_SHIFTREG_component.q[14]
q[15] <= lpm_shiftreg:LPM_SHIFTREG_component.q[15]
q[16] <= lpm_shiftreg:LPM_SHIFTREG_component.q[16]
q[17] <= lpm_shiftreg:LPM_SHIFTREG_component.q[17]
q[18] <= lpm_shiftreg:LPM_SHIFTREG_component.q[18]
q[19] <= lpm_shiftreg:LPM_SHIFTREG_component.q[19]
q[20] <= lpm_shiftreg:LPM_SHIFTREG_component.q[20]
q[21] <= lpm_shiftreg:LPM_SHIFTREG_component.q[21]
q[22] <= lpm_shiftreg:LPM_SHIFTREG_component.q[22]
q[23] <= lpm_shiftreg:LPM_SHIFTREG_component.q[23]
q[24] <= lpm_shiftreg:LPM_SHIFTREG_component.q[24]
q[25] <= lpm_shiftreg:LPM_SHIFTREG_component.q[25]
q[26] <= lpm_shiftreg:LPM_SHIFTREG_component.q[26]
q[27] <= lpm_shiftreg:LPM_SHIFTREG_component.q[27]
q[28] <= lpm_shiftreg:LPM_SHIFTREG_component.q[28]
q[29] <= lpm_shiftreg:LPM_SHIFTREG_component.q[29]
q[30] <= lpm_shiftreg:LPM_SHIFTREG_component.q[30]
q[31] <= lpm_shiftreg:LPM_SHIFTREG_component.q[31]


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Serial2Parallel_32bits:S2P_ADC1_right|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Serial2Parallel_32bits:S2P_ADC1_left
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
shiftin => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
q[0] <= lpm_shiftreg:LPM_SHIFTREG_component.q[0]
q[1] <= lpm_shiftreg:LPM_SHIFTREG_component.q[1]
q[2] <= lpm_shiftreg:LPM_SHIFTREG_component.q[2]
q[3] <= lpm_shiftreg:LPM_SHIFTREG_component.q[3]
q[4] <= lpm_shiftreg:LPM_SHIFTREG_component.q[4]
q[5] <= lpm_shiftreg:LPM_SHIFTREG_component.q[5]
q[6] <= lpm_shiftreg:LPM_SHIFTREG_component.q[6]
q[7] <= lpm_shiftreg:LPM_SHIFTREG_component.q[7]
q[8] <= lpm_shiftreg:LPM_SHIFTREG_component.q[8]
q[9] <= lpm_shiftreg:LPM_SHIFTREG_component.q[9]
q[10] <= lpm_shiftreg:LPM_SHIFTREG_component.q[10]
q[11] <= lpm_shiftreg:LPM_SHIFTREG_component.q[11]
q[12] <= lpm_shiftreg:LPM_SHIFTREG_component.q[12]
q[13] <= lpm_shiftreg:LPM_SHIFTREG_component.q[13]
q[14] <= lpm_shiftreg:LPM_SHIFTREG_component.q[14]
q[15] <= lpm_shiftreg:LPM_SHIFTREG_component.q[15]
q[16] <= lpm_shiftreg:LPM_SHIFTREG_component.q[16]
q[17] <= lpm_shiftreg:LPM_SHIFTREG_component.q[17]
q[18] <= lpm_shiftreg:LPM_SHIFTREG_component.q[18]
q[19] <= lpm_shiftreg:LPM_SHIFTREG_component.q[19]
q[20] <= lpm_shiftreg:LPM_SHIFTREG_component.q[20]
q[21] <= lpm_shiftreg:LPM_SHIFTREG_component.q[21]
q[22] <= lpm_shiftreg:LPM_SHIFTREG_component.q[22]
q[23] <= lpm_shiftreg:LPM_SHIFTREG_component.q[23]
q[24] <= lpm_shiftreg:LPM_SHIFTREG_component.q[24]
q[25] <= lpm_shiftreg:LPM_SHIFTREG_component.q[25]
q[26] <= lpm_shiftreg:LPM_SHIFTREG_component.q[26]
q[27] <= lpm_shiftreg:LPM_SHIFTREG_component.q[27]
q[28] <= lpm_shiftreg:LPM_SHIFTREG_component.q[28]
q[29] <= lpm_shiftreg:LPM_SHIFTREG_component.q[29]
q[30] <= lpm_shiftreg:LPM_SHIFTREG_component.q[30]
q[31] <= lpm_shiftreg:LPM_SHIFTREG_component.q[31]


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Serial2Parallel_32bits:S2P_ADC1_left|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Serial2Parallel_32bits:S2P_ADC2_right
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
shiftin => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
q[0] <= lpm_shiftreg:LPM_SHIFTREG_component.q[0]
q[1] <= lpm_shiftreg:LPM_SHIFTREG_component.q[1]
q[2] <= lpm_shiftreg:LPM_SHIFTREG_component.q[2]
q[3] <= lpm_shiftreg:LPM_SHIFTREG_component.q[3]
q[4] <= lpm_shiftreg:LPM_SHIFTREG_component.q[4]
q[5] <= lpm_shiftreg:LPM_SHIFTREG_component.q[5]
q[6] <= lpm_shiftreg:LPM_SHIFTREG_component.q[6]
q[7] <= lpm_shiftreg:LPM_SHIFTREG_component.q[7]
q[8] <= lpm_shiftreg:LPM_SHIFTREG_component.q[8]
q[9] <= lpm_shiftreg:LPM_SHIFTREG_component.q[9]
q[10] <= lpm_shiftreg:LPM_SHIFTREG_component.q[10]
q[11] <= lpm_shiftreg:LPM_SHIFTREG_component.q[11]
q[12] <= lpm_shiftreg:LPM_SHIFTREG_component.q[12]
q[13] <= lpm_shiftreg:LPM_SHIFTREG_component.q[13]
q[14] <= lpm_shiftreg:LPM_SHIFTREG_component.q[14]
q[15] <= lpm_shiftreg:LPM_SHIFTREG_component.q[15]
q[16] <= lpm_shiftreg:LPM_SHIFTREG_component.q[16]
q[17] <= lpm_shiftreg:LPM_SHIFTREG_component.q[17]
q[18] <= lpm_shiftreg:LPM_SHIFTREG_component.q[18]
q[19] <= lpm_shiftreg:LPM_SHIFTREG_component.q[19]
q[20] <= lpm_shiftreg:LPM_SHIFTREG_component.q[20]
q[21] <= lpm_shiftreg:LPM_SHIFTREG_component.q[21]
q[22] <= lpm_shiftreg:LPM_SHIFTREG_component.q[22]
q[23] <= lpm_shiftreg:LPM_SHIFTREG_component.q[23]
q[24] <= lpm_shiftreg:LPM_SHIFTREG_component.q[24]
q[25] <= lpm_shiftreg:LPM_SHIFTREG_component.q[25]
q[26] <= lpm_shiftreg:LPM_SHIFTREG_component.q[26]
q[27] <= lpm_shiftreg:LPM_SHIFTREG_component.q[27]
q[28] <= lpm_shiftreg:LPM_SHIFTREG_component.q[28]
q[29] <= lpm_shiftreg:LPM_SHIFTREG_component.q[29]
q[30] <= lpm_shiftreg:LPM_SHIFTREG_component.q[30]
q[31] <= lpm_shiftreg:LPM_SHIFTREG_component.q[31]


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Serial2Parallel_32bits:S2P_ADC2_right|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Serial2Parallel_32bits:S2P_ADC2_left
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
shiftin => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
q[0] <= lpm_shiftreg:LPM_SHIFTREG_component.q[0]
q[1] <= lpm_shiftreg:LPM_SHIFTREG_component.q[1]
q[2] <= lpm_shiftreg:LPM_SHIFTREG_component.q[2]
q[3] <= lpm_shiftreg:LPM_SHIFTREG_component.q[3]
q[4] <= lpm_shiftreg:LPM_SHIFTREG_component.q[4]
q[5] <= lpm_shiftreg:LPM_SHIFTREG_component.q[5]
q[6] <= lpm_shiftreg:LPM_SHIFTREG_component.q[6]
q[7] <= lpm_shiftreg:LPM_SHIFTREG_component.q[7]
q[8] <= lpm_shiftreg:LPM_SHIFTREG_component.q[8]
q[9] <= lpm_shiftreg:LPM_SHIFTREG_component.q[9]
q[10] <= lpm_shiftreg:LPM_SHIFTREG_component.q[10]
q[11] <= lpm_shiftreg:LPM_SHIFTREG_component.q[11]
q[12] <= lpm_shiftreg:LPM_SHIFTREG_component.q[12]
q[13] <= lpm_shiftreg:LPM_SHIFTREG_component.q[13]
q[14] <= lpm_shiftreg:LPM_SHIFTREG_component.q[14]
q[15] <= lpm_shiftreg:LPM_SHIFTREG_component.q[15]
q[16] <= lpm_shiftreg:LPM_SHIFTREG_component.q[16]
q[17] <= lpm_shiftreg:LPM_SHIFTREG_component.q[17]
q[18] <= lpm_shiftreg:LPM_SHIFTREG_component.q[18]
q[19] <= lpm_shiftreg:LPM_SHIFTREG_component.q[19]
q[20] <= lpm_shiftreg:LPM_SHIFTREG_component.q[20]
q[21] <= lpm_shiftreg:LPM_SHIFTREG_component.q[21]
q[22] <= lpm_shiftreg:LPM_SHIFTREG_component.q[22]
q[23] <= lpm_shiftreg:LPM_SHIFTREG_component.q[23]
q[24] <= lpm_shiftreg:LPM_SHIFTREG_component.q[24]
q[25] <= lpm_shiftreg:LPM_SHIFTREG_component.q[25]
q[26] <= lpm_shiftreg:LPM_SHIFTREG_component.q[26]
q[27] <= lpm_shiftreg:LPM_SHIFTREG_component.q[27]
q[28] <= lpm_shiftreg:LPM_SHIFTREG_component.q[28]
q[29] <= lpm_shiftreg:LPM_SHIFTREG_component.q[29]
q[30] <= lpm_shiftreg:LPM_SHIFTREG_component.q[30]
q[31] <= lpm_shiftreg:LPM_SHIFTREG_component.q[31]


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Serial2Parallel_32bits:S2P_ADC2_left|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC1_right
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC1_right|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC1_left
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC1_left|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC2_right
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC2_right|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC2_left
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC2_left|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC3_right
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC3_right|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC3_left
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC3_left|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC4_right
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC4_right|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC4_left
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|DE0_SOC_NoHPS_Top_Level|AD1939:u1|AD1939_data:u2|Parallel2Serial_32bits:P2S_DAC4_left|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|DE0_SOC_NoHPS_Top_Level|Audio_Processing:u2
AD1939_MCLK => ~NO_FANOUT~
AD1939_Data_ADC1_Left[0] => AD1939_Data_DAC4_Left[0].DATAIN
AD1939_Data_ADC1_Left[0] => AD1939_Data_DAC2_Left[0].DATAIN
AD1939_Data_ADC1_Left[0] => AD1939_Data_DAC3_Left[0].DATAIN
AD1939_Data_ADC1_Left[1] => AD1939_Data_DAC4_Left[1].DATAIN
AD1939_Data_ADC1_Left[1] => AD1939_Data_DAC2_Left[1].DATAIN
AD1939_Data_ADC1_Left[1] => AD1939_Data_DAC3_Left[1].DATAIN
AD1939_Data_ADC1_Left[2] => AD1939_Data_DAC4_Left[2].DATAIN
AD1939_Data_ADC1_Left[2] => AD1939_Data_DAC2_Left[2].DATAIN
AD1939_Data_ADC1_Left[2] => AD1939_Data_DAC3_Left[2].DATAIN
AD1939_Data_ADC1_Left[3] => AD1939_Data_DAC4_Left[3].DATAIN
AD1939_Data_ADC1_Left[3] => AD1939_Data_DAC2_Left[3].DATAIN
AD1939_Data_ADC1_Left[3] => AD1939_Data_DAC3_Left[3].DATAIN
AD1939_Data_ADC1_Left[4] => AD1939_Data_DAC4_Left[4].DATAIN
AD1939_Data_ADC1_Left[4] => AD1939_Data_DAC2_Left[4].DATAIN
AD1939_Data_ADC1_Left[4] => AD1939_Data_DAC3_Left[4].DATAIN
AD1939_Data_ADC1_Left[5] => AD1939_Data_DAC4_Left[5].DATAIN
AD1939_Data_ADC1_Left[5] => AD1939_Data_DAC2_Left[5].DATAIN
AD1939_Data_ADC1_Left[5] => AD1939_Data_DAC3_Left[5].DATAIN
AD1939_Data_ADC1_Left[6] => AD1939_Data_DAC4_Left[6].DATAIN
AD1939_Data_ADC1_Left[6] => AD1939_Data_DAC2_Left[6].DATAIN
AD1939_Data_ADC1_Left[6] => AD1939_Data_DAC3_Left[6].DATAIN
AD1939_Data_ADC1_Left[7] => AD1939_Data_DAC4_Left[7].DATAIN
AD1939_Data_ADC1_Left[7] => AD1939_Data_DAC2_Left[7].DATAIN
AD1939_Data_ADC1_Left[7] => AD1939_Data_DAC3_Left[7].DATAIN
AD1939_Data_ADC1_Left[8] => AD1939_Data_DAC4_Left[8].DATAIN
AD1939_Data_ADC1_Left[8] => AD1939_Data_DAC2_Left[8].DATAIN
AD1939_Data_ADC1_Left[8] => AD1939_Data_DAC3_Left[8].DATAIN
AD1939_Data_ADC1_Left[9] => AD1939_Data_DAC4_Left[9].DATAIN
AD1939_Data_ADC1_Left[9] => AD1939_Data_DAC2_Left[9].DATAIN
AD1939_Data_ADC1_Left[9] => AD1939_Data_DAC3_Left[9].DATAIN
AD1939_Data_ADC1_Left[10] => AD1939_Data_DAC4_Left[10].DATAIN
AD1939_Data_ADC1_Left[10] => AD1939_Data_DAC2_Left[10].DATAIN
AD1939_Data_ADC1_Left[10] => AD1939_Data_DAC3_Left[10].DATAIN
AD1939_Data_ADC1_Left[11] => AD1939_Data_DAC4_Left[11].DATAIN
AD1939_Data_ADC1_Left[11] => AD1939_Data_DAC2_Left[11].DATAIN
AD1939_Data_ADC1_Left[11] => AD1939_Data_DAC3_Left[11].DATAIN
AD1939_Data_ADC1_Left[12] => AD1939_Data_DAC4_Left[12].DATAIN
AD1939_Data_ADC1_Left[12] => AD1939_Data_DAC2_Left[12].DATAIN
AD1939_Data_ADC1_Left[12] => AD1939_Data_DAC3_Left[12].DATAIN
AD1939_Data_ADC1_Left[13] => AD1939_Data_DAC4_Left[13].DATAIN
AD1939_Data_ADC1_Left[13] => AD1939_Data_DAC2_Left[13].DATAIN
AD1939_Data_ADC1_Left[13] => AD1939_Data_DAC3_Left[13].DATAIN
AD1939_Data_ADC1_Left[14] => AD1939_Data_DAC4_Left[14].DATAIN
AD1939_Data_ADC1_Left[14] => AD1939_Data_DAC2_Left[14].DATAIN
AD1939_Data_ADC1_Left[14] => AD1939_Data_DAC3_Left[14].DATAIN
AD1939_Data_ADC1_Left[15] => AD1939_Data_DAC4_Left[15].DATAIN
AD1939_Data_ADC1_Left[15] => AD1939_Data_DAC2_Left[15].DATAIN
AD1939_Data_ADC1_Left[15] => AD1939_Data_DAC3_Left[15].DATAIN
AD1939_Data_ADC1_Left[16] => AD1939_Data_DAC4_Left[16].DATAIN
AD1939_Data_ADC1_Left[16] => AD1939_Data_DAC2_Left[16].DATAIN
AD1939_Data_ADC1_Left[16] => AD1939_Data_DAC3_Left[16].DATAIN
AD1939_Data_ADC1_Left[17] => AD1939_Data_DAC4_Left[17].DATAIN
AD1939_Data_ADC1_Left[17] => AD1939_Data_DAC2_Left[17].DATAIN
AD1939_Data_ADC1_Left[17] => AD1939_Data_DAC3_Left[17].DATAIN
AD1939_Data_ADC1_Left[18] => AD1939_Data_DAC4_Left[18].DATAIN
AD1939_Data_ADC1_Left[18] => AD1939_Data_DAC2_Left[18].DATAIN
AD1939_Data_ADC1_Left[18] => AD1939_Data_DAC3_Left[18].DATAIN
AD1939_Data_ADC1_Left[19] => AD1939_Data_DAC4_Left[19].DATAIN
AD1939_Data_ADC1_Left[19] => AD1939_Data_DAC2_Left[19].DATAIN
AD1939_Data_ADC1_Left[19] => AD1939_Data_DAC3_Left[19].DATAIN
AD1939_Data_ADC1_Left[20] => AD1939_Data_DAC4_Left[20].DATAIN
AD1939_Data_ADC1_Left[20] => AD1939_Data_DAC2_Left[20].DATAIN
AD1939_Data_ADC1_Left[20] => AD1939_Data_DAC3_Left[20].DATAIN
AD1939_Data_ADC1_Left[21] => AD1939_Data_DAC4_Left[21].DATAIN
AD1939_Data_ADC1_Left[21] => AD1939_Data_DAC2_Left[21].DATAIN
AD1939_Data_ADC1_Left[21] => AD1939_Data_DAC3_Left[21].DATAIN
AD1939_Data_ADC1_Left[22] => AD1939_Data_DAC4_Left[22].DATAIN
AD1939_Data_ADC1_Left[22] => AD1939_Data_DAC2_Left[22].DATAIN
AD1939_Data_ADC1_Left[22] => AD1939_Data_DAC3_Left[22].DATAIN
AD1939_Data_ADC1_Left[23] => AD1939_Data_DAC4_Left[23].DATAIN
AD1939_Data_ADC1_Left[23] => AD1939_Data_DAC2_Left[23].DATAIN
AD1939_Data_ADC1_Left[23] => AD1939_Data_DAC3_Left[23].DATAIN
AD1939_Data_ADC1_Right[0] => AD1939_Data_DAC4_Right[0].DATAIN
AD1939_Data_ADC1_Right[0] => AD1939_Data_DAC2_Right[0].DATAIN
AD1939_Data_ADC1_Right[0] => AD1939_Data_DAC3_Right[0].DATAIN
AD1939_Data_ADC1_Right[1] => AD1939_Data_DAC4_Right[1].DATAIN
AD1939_Data_ADC1_Right[1] => AD1939_Data_DAC2_Right[1].DATAIN
AD1939_Data_ADC1_Right[1] => AD1939_Data_DAC3_Right[1].DATAIN
AD1939_Data_ADC1_Right[2] => AD1939_Data_DAC4_Right[2].DATAIN
AD1939_Data_ADC1_Right[2] => AD1939_Data_DAC2_Right[2].DATAIN
AD1939_Data_ADC1_Right[2] => AD1939_Data_DAC3_Right[2].DATAIN
AD1939_Data_ADC1_Right[3] => AD1939_Data_DAC4_Right[3].DATAIN
AD1939_Data_ADC1_Right[3] => AD1939_Data_DAC2_Right[3].DATAIN
AD1939_Data_ADC1_Right[3] => AD1939_Data_DAC3_Right[3].DATAIN
AD1939_Data_ADC1_Right[4] => AD1939_Data_DAC4_Right[4].DATAIN
AD1939_Data_ADC1_Right[4] => AD1939_Data_DAC2_Right[4].DATAIN
AD1939_Data_ADC1_Right[4] => AD1939_Data_DAC3_Right[4].DATAIN
AD1939_Data_ADC1_Right[5] => AD1939_Data_DAC4_Right[5].DATAIN
AD1939_Data_ADC1_Right[5] => AD1939_Data_DAC2_Right[5].DATAIN
AD1939_Data_ADC1_Right[5] => AD1939_Data_DAC3_Right[5].DATAIN
AD1939_Data_ADC1_Right[6] => AD1939_Data_DAC4_Right[6].DATAIN
AD1939_Data_ADC1_Right[6] => AD1939_Data_DAC2_Right[6].DATAIN
AD1939_Data_ADC1_Right[6] => AD1939_Data_DAC3_Right[6].DATAIN
AD1939_Data_ADC1_Right[7] => AD1939_Data_DAC4_Right[7].DATAIN
AD1939_Data_ADC1_Right[7] => AD1939_Data_DAC2_Right[7].DATAIN
AD1939_Data_ADC1_Right[7] => AD1939_Data_DAC3_Right[7].DATAIN
AD1939_Data_ADC1_Right[8] => AD1939_Data_DAC4_Right[8].DATAIN
AD1939_Data_ADC1_Right[8] => AD1939_Data_DAC2_Right[8].DATAIN
AD1939_Data_ADC1_Right[8] => AD1939_Data_DAC3_Right[8].DATAIN
AD1939_Data_ADC1_Right[9] => AD1939_Data_DAC4_Right[9].DATAIN
AD1939_Data_ADC1_Right[9] => AD1939_Data_DAC2_Right[9].DATAIN
AD1939_Data_ADC1_Right[9] => AD1939_Data_DAC3_Right[9].DATAIN
AD1939_Data_ADC1_Right[10] => AD1939_Data_DAC4_Right[10].DATAIN
AD1939_Data_ADC1_Right[10] => AD1939_Data_DAC2_Right[10].DATAIN
AD1939_Data_ADC1_Right[10] => AD1939_Data_DAC3_Right[10].DATAIN
AD1939_Data_ADC1_Right[11] => AD1939_Data_DAC4_Right[11].DATAIN
AD1939_Data_ADC1_Right[11] => AD1939_Data_DAC2_Right[11].DATAIN
AD1939_Data_ADC1_Right[11] => AD1939_Data_DAC3_Right[11].DATAIN
AD1939_Data_ADC1_Right[12] => AD1939_Data_DAC4_Right[12].DATAIN
AD1939_Data_ADC1_Right[12] => AD1939_Data_DAC2_Right[12].DATAIN
AD1939_Data_ADC1_Right[12] => AD1939_Data_DAC3_Right[12].DATAIN
AD1939_Data_ADC1_Right[13] => AD1939_Data_DAC4_Right[13].DATAIN
AD1939_Data_ADC1_Right[13] => AD1939_Data_DAC2_Right[13].DATAIN
AD1939_Data_ADC1_Right[13] => AD1939_Data_DAC3_Right[13].DATAIN
AD1939_Data_ADC1_Right[14] => AD1939_Data_DAC4_Right[14].DATAIN
AD1939_Data_ADC1_Right[14] => AD1939_Data_DAC2_Right[14].DATAIN
AD1939_Data_ADC1_Right[14] => AD1939_Data_DAC3_Right[14].DATAIN
AD1939_Data_ADC1_Right[15] => AD1939_Data_DAC4_Right[15].DATAIN
AD1939_Data_ADC1_Right[15] => AD1939_Data_DAC2_Right[15].DATAIN
AD1939_Data_ADC1_Right[15] => AD1939_Data_DAC3_Right[15].DATAIN
AD1939_Data_ADC1_Right[16] => AD1939_Data_DAC4_Right[16].DATAIN
AD1939_Data_ADC1_Right[16] => AD1939_Data_DAC2_Right[16].DATAIN
AD1939_Data_ADC1_Right[16] => AD1939_Data_DAC3_Right[16].DATAIN
AD1939_Data_ADC1_Right[17] => AD1939_Data_DAC4_Right[17].DATAIN
AD1939_Data_ADC1_Right[17] => AD1939_Data_DAC2_Right[17].DATAIN
AD1939_Data_ADC1_Right[17] => AD1939_Data_DAC3_Right[17].DATAIN
AD1939_Data_ADC1_Right[18] => AD1939_Data_DAC4_Right[18].DATAIN
AD1939_Data_ADC1_Right[18] => AD1939_Data_DAC2_Right[18].DATAIN
AD1939_Data_ADC1_Right[18] => AD1939_Data_DAC3_Right[18].DATAIN
AD1939_Data_ADC1_Right[19] => AD1939_Data_DAC4_Right[19].DATAIN
AD1939_Data_ADC1_Right[19] => AD1939_Data_DAC2_Right[19].DATAIN
AD1939_Data_ADC1_Right[19] => AD1939_Data_DAC3_Right[19].DATAIN
AD1939_Data_ADC1_Right[20] => AD1939_Data_DAC4_Right[20].DATAIN
AD1939_Data_ADC1_Right[20] => AD1939_Data_DAC2_Right[20].DATAIN
AD1939_Data_ADC1_Right[20] => AD1939_Data_DAC3_Right[20].DATAIN
AD1939_Data_ADC1_Right[21] => AD1939_Data_DAC4_Right[21].DATAIN
AD1939_Data_ADC1_Right[21] => AD1939_Data_DAC2_Right[21].DATAIN
AD1939_Data_ADC1_Right[21] => AD1939_Data_DAC3_Right[21].DATAIN
AD1939_Data_ADC1_Right[22] => AD1939_Data_DAC4_Right[22].DATAIN
AD1939_Data_ADC1_Right[22] => AD1939_Data_DAC2_Right[22].DATAIN
AD1939_Data_ADC1_Right[22] => AD1939_Data_DAC3_Right[22].DATAIN
AD1939_Data_ADC1_Right[23] => AD1939_Data_DAC4_Right[23].DATAIN
AD1939_Data_ADC1_Right[23] => AD1939_Data_DAC2_Right[23].DATAIN
AD1939_Data_ADC1_Right[23] => AD1939_Data_DAC3_Right[23].DATAIN
AD1939_Data_ADC2_Left[0] => AD1939_Data_DAC1_Left[0].DATAIN
AD1939_Data_ADC2_Left[1] => AD1939_Data_DAC1_Left[1].DATAIN
AD1939_Data_ADC2_Left[2] => AD1939_Data_DAC1_Left[2].DATAIN
AD1939_Data_ADC2_Left[3] => AD1939_Data_DAC1_Left[3].DATAIN
AD1939_Data_ADC2_Left[4] => AD1939_Data_DAC1_Left[4].DATAIN
AD1939_Data_ADC2_Left[5] => AD1939_Data_DAC1_Left[5].DATAIN
AD1939_Data_ADC2_Left[6] => AD1939_Data_DAC1_Left[6].DATAIN
AD1939_Data_ADC2_Left[7] => AD1939_Data_DAC1_Left[7].DATAIN
AD1939_Data_ADC2_Left[8] => AD1939_Data_DAC1_Left[8].DATAIN
AD1939_Data_ADC2_Left[9] => AD1939_Data_DAC1_Left[9].DATAIN
AD1939_Data_ADC2_Left[10] => AD1939_Data_DAC1_Left[10].DATAIN
AD1939_Data_ADC2_Left[11] => AD1939_Data_DAC1_Left[11].DATAIN
AD1939_Data_ADC2_Left[12] => AD1939_Data_DAC1_Left[12].DATAIN
AD1939_Data_ADC2_Left[13] => AD1939_Data_DAC1_Left[13].DATAIN
AD1939_Data_ADC2_Left[14] => AD1939_Data_DAC1_Left[14].DATAIN
AD1939_Data_ADC2_Left[15] => AD1939_Data_DAC1_Left[15].DATAIN
AD1939_Data_ADC2_Left[16] => AD1939_Data_DAC1_Left[16].DATAIN
AD1939_Data_ADC2_Left[17] => AD1939_Data_DAC1_Left[17].DATAIN
AD1939_Data_ADC2_Left[18] => AD1939_Data_DAC1_Left[18].DATAIN
AD1939_Data_ADC2_Left[19] => AD1939_Data_DAC1_Left[19].DATAIN
AD1939_Data_ADC2_Left[20] => AD1939_Data_DAC1_Left[20].DATAIN
AD1939_Data_ADC2_Left[21] => AD1939_Data_DAC1_Left[21].DATAIN
AD1939_Data_ADC2_Left[22] => AD1939_Data_DAC1_Left[22].DATAIN
AD1939_Data_ADC2_Left[23] => AD1939_Data_DAC1_Left[23].DATAIN
AD1939_Data_ADC2_Right[0] => AD1939_Data_DAC1_Right[0].DATAIN
AD1939_Data_ADC2_Right[1] => AD1939_Data_DAC1_Right[1].DATAIN
AD1939_Data_ADC2_Right[2] => AD1939_Data_DAC1_Right[2].DATAIN
AD1939_Data_ADC2_Right[3] => AD1939_Data_DAC1_Right[3].DATAIN
AD1939_Data_ADC2_Right[4] => AD1939_Data_DAC1_Right[4].DATAIN
AD1939_Data_ADC2_Right[5] => AD1939_Data_DAC1_Right[5].DATAIN
AD1939_Data_ADC2_Right[6] => AD1939_Data_DAC1_Right[6].DATAIN
AD1939_Data_ADC2_Right[7] => AD1939_Data_DAC1_Right[7].DATAIN
AD1939_Data_ADC2_Right[8] => AD1939_Data_DAC1_Right[8].DATAIN
AD1939_Data_ADC2_Right[9] => AD1939_Data_DAC1_Right[9].DATAIN
AD1939_Data_ADC2_Right[10] => AD1939_Data_DAC1_Right[10].DATAIN
AD1939_Data_ADC2_Right[11] => AD1939_Data_DAC1_Right[11].DATAIN
AD1939_Data_ADC2_Right[12] => AD1939_Data_DAC1_Right[12].DATAIN
AD1939_Data_ADC2_Right[13] => AD1939_Data_DAC1_Right[13].DATAIN
AD1939_Data_ADC2_Right[14] => AD1939_Data_DAC1_Right[14].DATAIN
AD1939_Data_ADC2_Right[15] => AD1939_Data_DAC1_Right[15].DATAIN
AD1939_Data_ADC2_Right[16] => AD1939_Data_DAC1_Right[16].DATAIN
AD1939_Data_ADC2_Right[17] => AD1939_Data_DAC1_Right[17].DATAIN
AD1939_Data_ADC2_Right[18] => AD1939_Data_DAC1_Right[18].DATAIN
AD1939_Data_ADC2_Right[19] => AD1939_Data_DAC1_Right[19].DATAIN
AD1939_Data_ADC2_Right[20] => AD1939_Data_DAC1_Right[20].DATAIN
AD1939_Data_ADC2_Right[21] => AD1939_Data_DAC1_Right[21].DATAIN
AD1939_Data_ADC2_Right[22] => AD1939_Data_DAC1_Right[22].DATAIN
AD1939_Data_ADC2_Right[23] => AD1939_Data_DAC1_Right[23].DATAIN
AD1939_Data_ADCs_ready => ~NO_FANOUT~
AD1939_Data_DAC1_Left[0] <= AD1939_Data_ADC2_Left[0].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[1] <= AD1939_Data_ADC2_Left[1].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[2] <= AD1939_Data_ADC2_Left[2].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[3] <= AD1939_Data_ADC2_Left[3].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[4] <= AD1939_Data_ADC2_Left[4].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[5] <= AD1939_Data_ADC2_Left[5].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[6] <= AD1939_Data_ADC2_Left[6].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[7] <= AD1939_Data_ADC2_Left[7].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[8] <= AD1939_Data_ADC2_Left[8].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[9] <= AD1939_Data_ADC2_Left[9].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[10] <= AD1939_Data_ADC2_Left[10].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[11] <= AD1939_Data_ADC2_Left[11].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[12] <= AD1939_Data_ADC2_Left[12].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[13] <= AD1939_Data_ADC2_Left[13].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[14] <= AD1939_Data_ADC2_Left[14].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[15] <= AD1939_Data_ADC2_Left[15].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[16] <= AD1939_Data_ADC2_Left[16].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[17] <= AD1939_Data_ADC2_Left[17].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[18] <= AD1939_Data_ADC2_Left[18].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[19] <= AD1939_Data_ADC2_Left[19].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[20] <= AD1939_Data_ADC2_Left[20].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[21] <= AD1939_Data_ADC2_Left[21].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[22] <= AD1939_Data_ADC2_Left[22].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Left[23] <= AD1939_Data_ADC2_Left[23].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[0] <= AD1939_Data_ADC2_Right[0].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[1] <= AD1939_Data_ADC2_Right[1].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[2] <= AD1939_Data_ADC2_Right[2].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[3] <= AD1939_Data_ADC2_Right[3].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[4] <= AD1939_Data_ADC2_Right[4].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[5] <= AD1939_Data_ADC2_Right[5].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[6] <= AD1939_Data_ADC2_Right[6].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[7] <= AD1939_Data_ADC2_Right[7].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[8] <= AD1939_Data_ADC2_Right[8].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[9] <= AD1939_Data_ADC2_Right[9].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[10] <= AD1939_Data_ADC2_Right[10].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[11] <= AD1939_Data_ADC2_Right[11].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[12] <= AD1939_Data_ADC2_Right[12].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[13] <= AD1939_Data_ADC2_Right[13].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[14] <= AD1939_Data_ADC2_Right[14].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[15] <= AD1939_Data_ADC2_Right[15].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[16] <= AD1939_Data_ADC2_Right[16].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[17] <= AD1939_Data_ADC2_Right[17].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[18] <= AD1939_Data_ADC2_Right[18].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[19] <= AD1939_Data_ADC2_Right[19].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[20] <= AD1939_Data_ADC2_Right[20].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[21] <= AD1939_Data_ADC2_Right[21].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[22] <= AD1939_Data_ADC2_Right[22].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC1_Right[23] <= AD1939_Data_ADC2_Right[23].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[0] <= AD1939_Data_ADC1_Left[0].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[1] <= AD1939_Data_ADC1_Left[1].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[2] <= AD1939_Data_ADC1_Left[2].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[3] <= AD1939_Data_ADC1_Left[3].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[4] <= AD1939_Data_ADC1_Left[4].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[5] <= AD1939_Data_ADC1_Left[5].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[6] <= AD1939_Data_ADC1_Left[6].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[7] <= AD1939_Data_ADC1_Left[7].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[8] <= AD1939_Data_ADC1_Left[8].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[9] <= AD1939_Data_ADC1_Left[9].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[10] <= AD1939_Data_ADC1_Left[10].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[11] <= AD1939_Data_ADC1_Left[11].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[12] <= AD1939_Data_ADC1_Left[12].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[13] <= AD1939_Data_ADC1_Left[13].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[14] <= AD1939_Data_ADC1_Left[14].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[15] <= AD1939_Data_ADC1_Left[15].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[16] <= AD1939_Data_ADC1_Left[16].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[17] <= AD1939_Data_ADC1_Left[17].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[18] <= AD1939_Data_ADC1_Left[18].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[19] <= AD1939_Data_ADC1_Left[19].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[20] <= AD1939_Data_ADC1_Left[20].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[21] <= AD1939_Data_ADC1_Left[21].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[22] <= AD1939_Data_ADC1_Left[22].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Left[23] <= AD1939_Data_ADC1_Left[23].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[0] <= AD1939_Data_ADC1_Right[0].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[1] <= AD1939_Data_ADC1_Right[1].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[2] <= AD1939_Data_ADC1_Right[2].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[3] <= AD1939_Data_ADC1_Right[3].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[4] <= AD1939_Data_ADC1_Right[4].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[5] <= AD1939_Data_ADC1_Right[5].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[6] <= AD1939_Data_ADC1_Right[6].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[7] <= AD1939_Data_ADC1_Right[7].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[8] <= AD1939_Data_ADC1_Right[8].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[9] <= AD1939_Data_ADC1_Right[9].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[10] <= AD1939_Data_ADC1_Right[10].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[11] <= AD1939_Data_ADC1_Right[11].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[12] <= AD1939_Data_ADC1_Right[12].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[13] <= AD1939_Data_ADC1_Right[13].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[14] <= AD1939_Data_ADC1_Right[14].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[15] <= AD1939_Data_ADC1_Right[15].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[16] <= AD1939_Data_ADC1_Right[16].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[17] <= AD1939_Data_ADC1_Right[17].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[18] <= AD1939_Data_ADC1_Right[18].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[19] <= AD1939_Data_ADC1_Right[19].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[20] <= AD1939_Data_ADC1_Right[20].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[21] <= AD1939_Data_ADC1_Right[21].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[22] <= AD1939_Data_ADC1_Right[22].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC2_Right[23] <= AD1939_Data_ADC1_Right[23].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[0] <= AD1939_Data_ADC1_Left[0].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[1] <= AD1939_Data_ADC1_Left[1].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[2] <= AD1939_Data_ADC1_Left[2].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[3] <= AD1939_Data_ADC1_Left[3].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[4] <= AD1939_Data_ADC1_Left[4].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[5] <= AD1939_Data_ADC1_Left[5].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[6] <= AD1939_Data_ADC1_Left[6].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[7] <= AD1939_Data_ADC1_Left[7].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[8] <= AD1939_Data_ADC1_Left[8].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[9] <= AD1939_Data_ADC1_Left[9].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[10] <= AD1939_Data_ADC1_Left[10].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[11] <= AD1939_Data_ADC1_Left[11].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[12] <= AD1939_Data_ADC1_Left[12].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[13] <= AD1939_Data_ADC1_Left[13].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[14] <= AD1939_Data_ADC1_Left[14].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[15] <= AD1939_Data_ADC1_Left[15].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[16] <= AD1939_Data_ADC1_Left[16].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[17] <= AD1939_Data_ADC1_Left[17].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[18] <= AD1939_Data_ADC1_Left[18].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[19] <= AD1939_Data_ADC1_Left[19].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[20] <= AD1939_Data_ADC1_Left[20].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[21] <= AD1939_Data_ADC1_Left[21].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[22] <= AD1939_Data_ADC1_Left[22].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Left[23] <= AD1939_Data_ADC1_Left[23].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[0] <= AD1939_Data_ADC1_Right[0].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[1] <= AD1939_Data_ADC1_Right[1].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[2] <= AD1939_Data_ADC1_Right[2].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[3] <= AD1939_Data_ADC1_Right[3].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[4] <= AD1939_Data_ADC1_Right[4].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[5] <= AD1939_Data_ADC1_Right[5].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[6] <= AD1939_Data_ADC1_Right[6].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[7] <= AD1939_Data_ADC1_Right[7].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[8] <= AD1939_Data_ADC1_Right[8].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[9] <= AD1939_Data_ADC1_Right[9].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[10] <= AD1939_Data_ADC1_Right[10].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[11] <= AD1939_Data_ADC1_Right[11].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[12] <= AD1939_Data_ADC1_Right[12].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[13] <= AD1939_Data_ADC1_Right[13].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[14] <= AD1939_Data_ADC1_Right[14].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[15] <= AD1939_Data_ADC1_Right[15].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[16] <= AD1939_Data_ADC1_Right[16].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[17] <= AD1939_Data_ADC1_Right[17].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[18] <= AD1939_Data_ADC1_Right[18].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[19] <= AD1939_Data_ADC1_Right[19].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[20] <= AD1939_Data_ADC1_Right[20].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[21] <= AD1939_Data_ADC1_Right[21].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[22] <= AD1939_Data_ADC1_Right[22].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC3_Right[23] <= AD1939_Data_ADC1_Right[23].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[0] <= AD1939_Data_ADC1_Left[0].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[1] <= AD1939_Data_ADC1_Left[1].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[2] <= AD1939_Data_ADC1_Left[2].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[3] <= AD1939_Data_ADC1_Left[3].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[4] <= AD1939_Data_ADC1_Left[4].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[5] <= AD1939_Data_ADC1_Left[5].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[6] <= AD1939_Data_ADC1_Left[6].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[7] <= AD1939_Data_ADC1_Left[7].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[8] <= AD1939_Data_ADC1_Left[8].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[9] <= AD1939_Data_ADC1_Left[9].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[10] <= AD1939_Data_ADC1_Left[10].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[11] <= AD1939_Data_ADC1_Left[11].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[12] <= AD1939_Data_ADC1_Left[12].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[13] <= AD1939_Data_ADC1_Left[13].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[14] <= AD1939_Data_ADC1_Left[14].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[15] <= AD1939_Data_ADC1_Left[15].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[16] <= AD1939_Data_ADC1_Left[16].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[17] <= AD1939_Data_ADC1_Left[17].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[18] <= AD1939_Data_ADC1_Left[18].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[19] <= AD1939_Data_ADC1_Left[19].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[20] <= AD1939_Data_ADC1_Left[20].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[21] <= AD1939_Data_ADC1_Left[21].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[22] <= AD1939_Data_ADC1_Left[22].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Left[23] <= AD1939_Data_ADC1_Left[23].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[0] <= AD1939_Data_ADC1_Right[0].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[1] <= AD1939_Data_ADC1_Right[1].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[2] <= AD1939_Data_ADC1_Right[2].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[3] <= AD1939_Data_ADC1_Right[3].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[4] <= AD1939_Data_ADC1_Right[4].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[5] <= AD1939_Data_ADC1_Right[5].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[6] <= AD1939_Data_ADC1_Right[6].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[7] <= AD1939_Data_ADC1_Right[7].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[8] <= AD1939_Data_ADC1_Right[8].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[9] <= AD1939_Data_ADC1_Right[9].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[10] <= AD1939_Data_ADC1_Right[10].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[11] <= AD1939_Data_ADC1_Right[11].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[12] <= AD1939_Data_ADC1_Right[12].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[13] <= AD1939_Data_ADC1_Right[13].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[14] <= AD1939_Data_ADC1_Right[14].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[15] <= AD1939_Data_ADC1_Right[15].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[16] <= AD1939_Data_ADC1_Right[16].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[17] <= AD1939_Data_ADC1_Right[17].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[18] <= AD1939_Data_ADC1_Right[18].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[19] <= AD1939_Data_ADC1_Right[19].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[20] <= AD1939_Data_ADC1_Right[20].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[21] <= AD1939_Data_ADC1_Right[21].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[22] <= AD1939_Data_ADC1_Right[22].DB_MAX_OUTPUT_PORT_TYPE
AD1939_Data_DAC4_Right[23] <= AD1939_Data_ADC1_Right[23].DB_MAX_OUTPUT_PORT_TYPE


