--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ALU.twx ALU.ncd -o ALU.twr ALU.pcf

Design file:              ALU.ncd
Physical constraint file: ALU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
D<0>        |    4.603(R)|      SLOW  |   -0.406(R)|      SLOW  |clk_BUFGP         |   0.000|
D<1>        |    4.238(R)|      SLOW  |   -1.040(R)|      FAST  |clk_BUFGP         |   0.000|
D<2>        |    4.367(R)|      SLOW  |   -1.091(R)|      FAST  |clk_BUFGP         |   0.000|
D<3>        |    3.750(R)|      SLOW  |   -0.596(R)|      SLOW  |clk_BUFGP         |   0.000|
D<4>        |    4.314(R)|      SLOW  |   -1.236(R)|      FAST  |clk_BUFGP         |   0.000|
D<5>        |    4.221(R)|      SLOW  |   -0.520(R)|      SLOW  |clk_BUFGP         |   0.000|
D<6>        |    4.032(R)|      SLOW  |   -0.646(R)|      SLOW  |clk_BUFGP         |   0.000|
D<7>        |    3.946(R)|      SLOW  |   -0.261(R)|      SLOW  |clk_BUFGP         |   0.000|
R<0>        |    4.700(R)|      SLOW  |   -1.112(R)|      FAST  |clk_BUFGP         |   0.000|
R<1>        |    4.201(R)|      SLOW  |   -1.472(R)|      FAST  |clk_BUFGP         |   0.000|
R<2>        |    4.830(R)|      SLOW  |   -1.908(R)|      FAST  |clk_BUFGP         |   0.000|
R<3>        |    4.747(R)|      SLOW  |   -1.585(R)|      FAST  |clk_BUFGP         |   0.000|
R<4>        |    4.718(R)|      SLOW  |   -1.718(R)|      FAST  |clk_BUFGP         |   0.000|
R<5>        |    4.203(R)|      SLOW  |   -1.157(R)|      FAST  |clk_BUFGP         |   0.000|
R<6>        |    4.515(R)|      SLOW  |   -1.722(R)|      FAST  |clk_BUFGP         |   0.000|
R<7>        |    4.205(R)|      SLOW  |   -0.738(R)|      SLOW  |clk_BUFGP         |   0.000|
clr         |    1.234(R)|      SLOW  |   -0.107(R)|      SLOW  |clk_BUFGP         |   0.000|
s           |    3.037(R)|      SLOW  |   -0.250(R)|      SLOW  |clk_BUFGP         |   0.000|
sd<0>       |    1.632(R)|      SLOW  |    0.148(R)|      SLOW  |clk_BUFGP         |   0.000|
sd<1>       |    1.432(R)|      SLOW  |    0.039(R)|      SLOW  |clk_BUFGP         |   0.000|
se<0>       |    2.250(R)|      SLOW  |   -0.097(R)|      SLOW  |clk_BUFGP         |   0.000|
se<1>       |    1.529(R)|      SLOW  |   -0.188(R)|      SLOW  |clk_BUFGP         |   0.000|
sel<0>      |    4.886(R)|      SLOW  |   -0.592(R)|      SLOW  |clk_BUFGP         |   0.000|
sel<1>      |    3.730(R)|      SLOW  |   -0.881(R)|      FAST  |clk_BUFGP         |   0.000|
sel<2>      |    3.411(R)|      SLOW  |   -0.729(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
C           |         6.909(R)|      SLOW  |         3.561(R)|      FAST  |clk_BUFGP         |   0.000|
F<0>        |         6.946(R)|      SLOW  |         3.566(R)|      FAST  |clk_BUFGP         |   0.000|
F<1>        |         6.771(R)|      SLOW  |         3.496(R)|      FAST  |clk_BUFGP         |   0.000|
F<2>        |         6.890(R)|      SLOW  |         3.586(R)|      FAST  |clk_BUFGP         |   0.000|
F<3>        |         7.307(R)|      SLOW  |         3.896(R)|      FAST  |clk_BUFGP         |   0.000|
F<4>        |         6.999(R)|      SLOW  |         3.604(R)|      FAST  |clk_BUFGP         |   0.000|
F<5>        |         6.959(R)|      SLOW  |         3.597(R)|      FAST  |clk_BUFGP         |   0.000|
F<6>        |         7.144(R)|      SLOW  |         3.737(R)|      FAST  |clk_BUFGP         |   0.000|
F<7>        |         6.603(R)|      SLOW  |         3.396(R)|      FAST  |clk_BUFGP         |   0.000|
N           |         7.369(R)|      SLOW  |         3.877(R)|      FAST  |clk_BUFGP         |   0.000|
Z           |         7.308(R)|      SLOW  |         3.827(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.706|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 07 10:05:46 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



