C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\Applications\Simplicity Studio.app\Contents\Eclipse\developer\toolchains\keil_8051\9.53\BIN\C51.
                    -exe /Users/rafi/SimplicityStudio/v4_workspace/UARTisticFucK/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WA
                    -RNINGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(/Users/rafi/Simplicity
                    -Studio/v4_workspace/UARTisticFucK/inc;/Users/rafi/SimplicityStudio/v4_workspace/UARTisticFucK/inc/config;/Applications/S
                    -implicity Studio.app/Contents/Eclipse/developer/sdks/8051/v4.0.3//Device/EFM8BB3/peripheral_driver/inc;/Applications/Sim
                    -plicity Studio.app/Contents/Eclipse/developer/sdks/8051/v4.0.3//kits/common/bsp;/Applications/Simplicity Studio.app/Cont
                    -ents/Eclipse/developer/sdks/8051/v4.0.3//kits/EFM8BB3_SLSTK2022A/config;/Applications/Simplicity Studio.app/Contents/Ecl
                    -ipse/developer/sdks/8051/v4.0.3//kits/common/drivers/efm8_memory_lcd/inc;/Applications/Simplicity Studio.app/Contents/Ec
                    -lipse/developer/sdks/8051/v4.0.3//kits/common/drivers/efm8_memory_lcd/inc/graphics;/Applications/Simplicity Studio.app/C
                    -ontents/Eclipse/developer/sdks/8051/v4.0.3//kits/common/drivers/efm8_memory_lcd/inc/config;/Applications/Simplicity Stud
                    -io.app/Contents/Eclipse/developer/sdks/8051/v4.0.3//kits/common/drivers/efm8_joystick;/Applications/Simplicity Studio.ap
                    -p/Contents/Eclipse/developer/sdks/8051/v4.0.3//kits/common/drivers/efm8_rgb_led;/Applications/Simplicity Studio.app/Cont
                    -ents/Eclipse/developer/sdks/8051/v4.0.3//Device/shared/si8051base;/Applications/Simplicity Studio.app/Contents/Eclipse/d
                    -eveloper/sdks/8051/v4.0.3//Device/EFM8BB3/inc;/Applications/Simplicity Studio.app/Contents/Eclipse/developer/sdks/8051/v
                    -4.0.3//kits/common/drivers/efm8_retargetserial) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\
                    -src/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB3_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void enter_DefaultMode_from_RESET(void) {
  23   1              // $[Config Calls]
  24   1              // Save the SFRPAGE
  25   1              uint8_t SFRPAGE_save = SFRPAGE;
  26   1              WDT_0_enter_DefaultMode_from_RESET();
  27   1              PORTS_0_enter_DefaultMode_from_RESET();
  28   1              PORTS_1_enter_DefaultMode_from_RESET();
  29   1              PORTS_2_enter_DefaultMode_from_RESET();
  30   1              PORTS_3_enter_DefaultMode_from_RESET();
  31   1              PBCFG_0_enter_DefaultMode_from_RESET();
  32   1              ADC_0_enter_DefaultMode_from_RESET();
  33   1              CLOCK_0_enter_DefaultMode_from_RESET();
  34   1              TIMER01_0_enter_DefaultMode_from_RESET();
  35   1              TIMER16_3_enter_DefaultMode_from_RESET();
  36   1              TIMER16_4_enter_DefaultMode_from_RESET();
  37   1              TIMER_SETUP_0_enter_DefaultMode_from_RESET();
  38   1              SPI_0_enter_DefaultMode_from_RESET();
  39   1              UART_0_enter_DefaultMode_from_RESET();
  40   1              INTERRUPT_0_enter_DefaultMode_from_RESET();
  41   1              // Restore the SFRPAGE
C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 2   

  42   1              SFRPAGE = SFRPAGE_save;
  43   1              // [Config Calls]$
  44   1      
  45   1      }
  46          
  47          //================================================================================
  48          // WDT_0_enter_DefaultMode_from_RESET
  49          //================================================================================
  50          extern void WDT_0_enter_DefaultMode_from_RESET(void) {
  51   1              // $[WDTCN - Watchdog Timer Control]
  52   1              SFRPAGE = 0x00;
  53   1              //Disable Watchdog with key sequence
  54   1              WDTCN = 0xDE; //First key
  55   1              WDTCN = 0xAD; //Second key
  56   1              // [WDTCN - Watchdog Timer Control]$
  57   1      
  58   1      }
  59          
  60          //================================================================================
  61          // PORTS_0_enter_DefaultMode_from_RESET
  62          //================================================================================
  63          extern void PORTS_0_enter_DefaultMode_from_RESET(void) {
  64   1              // $[P0 - Port 0 Pin Latch]
  65   1              // [P0 - Port 0 Pin Latch]$
  66   1      
  67   1              // $[P0MDOUT - Port 0 Output Mode]
  68   1              /***********************************************************************
  69   1               - P0.0 output is open-drain
  70   1               - P0.1 output is open-drain
  71   1               - P0.2 output is open-drain
  72   1               - P0.3 output is open-drain
  73   1               - P0.4 output is push-pull
  74   1               - P0.5 output is open-drain
  75   1               - P0.6 output is push-pull
  76   1               - P0.7 output is open-drain
  77   1               ***********************************************************************/
  78   1              P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__OPEN_DRAIN
  79   1                              | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN
  80   1                              | P0MDOUT_B4__PUSH_PULL | P0MDOUT_B5__OPEN_DRAIN
  81   1                              | P0MDOUT_B6__PUSH_PULL | P0MDOUT_B7__OPEN_DRAIN;
  82   1              // [P0MDOUT - Port 0 Output Mode]$
  83   1      
  84   1              // $[P0MDIN - Port 0 Input Mode]
  85   1              // [P0MDIN - Port 0 Input Mode]$
  86   1      
  87   1              // $[P0SKIP - Port 0 Skip]
  88   1              /***********************************************************************
  89   1               - P0.0 pin is skipped by the crossbar
  90   1               - P0.1 pin is skipped by the crossbar
  91   1               - P0.2 pin is skipped by the crossbar
  92   1               - P0.3 pin is skipped by the crossbar
  93   1               - P0.4 pin is not skipped by the crossbar
  94   1               - P0.5 pin is not skipped by the crossbar
  95   1               - P0.6 pin is not skipped by the crossbar
  96   1               - P0.7 pin is not skipped by the crossbar
  97   1               ***********************************************************************/
  98   1              P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
  99   1                              | P0SKIP_B3__SKIPPED | P0SKIP_B4__NOT_SKIPPED
 100   1                              | P0SKIP_B5__NOT_SKIPPED | P0SKIP_B6__NOT_SKIPPED
 101   1                              | P0SKIP_B7__NOT_SKIPPED;
 102   1              // [P0SKIP - Port 0 Skip]$
 103   1      
 104   1              // $[P0MASK - Port 0 Mask]
C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 3   

 105   1              // [P0MASK - Port 0 Mask]$
 106   1      
 107   1              // $[P0MAT - Port 0 Match]
 108   1              // [P0MAT - Port 0 Match]$
 109   1      
 110   1      }
 111          
 112          //================================================================================
 113          // PORTS_1_enter_DefaultMode_from_RESET
 114          //================================================================================
 115          extern void PORTS_1_enter_DefaultMode_from_RESET(void) {
 116   1              // $[P1 - Port 1 Pin Latch]
 117   1              // [P1 - Port 1 Pin Latch]$
 118   1      
 119   1              // $[P1MDOUT - Port 1 Output Mode]
 120   1              /***********************************************************************
 121   1               - P1.0 output is push-pull
 122   1               - P1.1 output is open-drain
 123   1               - P1.2 output is open-drain
 124   1               - P1.3 output is open-drain
 125   1               - P1.4 output is open-drain
 126   1               - P1.5 output is open-drain
 127   1               - P1.6 output is open-drain
 128   1               - P1.7 output is open-drain
 129   1               ***********************************************************************/
 130   1              P1MDOUT = P1MDOUT_B0__PUSH_PULL | P1MDOUT_B1__OPEN_DRAIN
 131   1                              | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN
 132   1                              | P1MDOUT_B4__OPEN_DRAIN | P1MDOUT_B5__OPEN_DRAIN
 133   1                              | P1MDOUT_B6__OPEN_DRAIN | P1MDOUT_B7__OPEN_DRAIN;
 134   1              // [P1MDOUT - Port 1 Output Mode]$
 135   1      
 136   1              // $[P1MDIN - Port 1 Input Mode]
 137   1              /***********************************************************************
 138   1               - P1.0 pin is configured for digital mode
 139   1               - P1.1 pin is configured for digital mode
 140   1               - P1.2 pin is configured for digital mode
 141   1               - P1.3 pin is configured for digital mode
 142   1               - P1.4 pin is configured for digital mode
 143   1               - P1.5 pin is configured for digital mode
 144   1               - P1.6 pin is configured for digital mode
 145   1               - P1.7 pin is configured for analog mode
 146   1               ***********************************************************************/
 147   1              P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 148   1                              | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__DIGITAL
 149   1                              | P1MDIN_B6__DIGITAL | P1MDIN_B7__ANALOG;
 150   1              // [P1MDIN - Port 1 Input Mode]$
 151   1      
 152   1              // $[P1SKIP - Port 1 Skip]
 153   1              /***********************************************************************
 154   1               - P1.0 pin is not skipped by the crossbar
 155   1               - P1.1 pin is not skipped by the crossbar
 156   1               - P1.2 pin is not skipped by the crossbar
 157   1               - P1.3 pin is not skipped by the crossbar
 158   1               - P1.4 pin is not skipped by the crossbar
 159   1               - P1.5 pin is not skipped by the crossbar
 160   1               - P1.6 pin is not skipped by the crossbar
 161   1               - P1.7 pin is skipped by the crossbar
 162   1               ***********************************************************************/
 163   1              P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__NOT_SKIPPED
 164   1                              | P1SKIP_B2__NOT_SKIPPED | P1SKIP_B3__NOT_SKIPPED
 165   1                              | P1SKIP_B4__NOT_SKIPPED | P1SKIP_B5__NOT_SKIPPED
 166   1                              | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__SKIPPED;
 167   1              // [P1SKIP - Port 1 Skip]$
C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 4   

 168   1      
 169   1              // $[P1MASK - Port 1 Mask]
 170   1              // [P1MASK - Port 1 Mask]$
 171   1      
 172   1              // $[P1MAT - Port 1 Match]
 173   1              // [P1MAT - Port 1 Match]$
 174   1      
 175   1      }
 176          
 177          //================================================================================
 178          // PORTS_2_enter_DefaultMode_from_RESET
 179          //================================================================================
 180          extern void PORTS_2_enter_DefaultMode_from_RESET(void) {
 181   1              // $[P2 - Port 2 Pin Latch]
 182   1              // [P2 - Port 2 Pin Latch]$
 183   1      
 184   1              // $[P2MDOUT - Port 2 Output Mode]
 185   1              /***********************************************************************
 186   1               - P2.0 output is push-pull
 187   1               - P2.1 output is open-drain
 188   1               - P2.2 output is open-drain
 189   1               - P2.3 output is push-pull
 190   1               - P2.4 output is open-drain
 191   1               - P2.5 output is open-drain
 192   1               - P2.6 output is open-drain
 193   1               ***********************************************************************/
 194   1              P2MDOUT = P2MDOUT_B0__PUSH_PULL | P2MDOUT_B1__OPEN_DRAIN
 195   1                              | P2MDOUT_B2__OPEN_DRAIN | P2MDOUT_B3__PUSH_PULL
 196   1                              | P2MDOUT_B4__OPEN_DRAIN | P2MDOUT_B5__OPEN_DRAIN
 197   1                              | P2MDOUT_B6__OPEN_DRAIN;
 198   1              // [P2MDOUT - Port 2 Output Mode]$
 199   1      
 200   1              // $[P2MDIN - Port 2 Input Mode]
 201   1              // [P2MDIN - Port 2 Input Mode]$
 202   1      
 203   1              // $[P2SKIP - Port 2 Skip]
 204   1              /***********************************************************************
 205   1               - P2.0 pin is skipped by the crossbar
 206   1               - P2.1 pin is not skipped by the crossbar
 207   1               - P2.2 pin is not skipped by the crossbar
 208   1               - P2.3 pin is skipped by the crossbar
 209   1               ***********************************************************************/
 210   1              SFRPAGE = 0x20;
 211   1              P2SKIP = P2SKIP_B0__SKIPPED | P2SKIP_B1__NOT_SKIPPED
 212   1                              | P2SKIP_B2__NOT_SKIPPED | P2SKIP_B3__SKIPPED;
 213   1              // [P2SKIP - Port 2 Skip]$
 214   1      
 215   1              // $[P2MASK - Port 2 Mask]
 216   1              // [P2MASK - Port 2 Mask]$
 217   1      
 218   1              // $[P2MAT - Port 2 Match]
 219   1              // [P2MAT - Port 2 Match]$
 220   1      
 221   1      }
 222          
 223          //================================================================================
 224          // PBCFG_0_enter_DefaultMode_from_RESET
 225          //================================================================================
 226          extern void PBCFG_0_enter_DefaultMode_from_RESET(void) {
 227   1              // $[XBR2 - Port I/O Crossbar 2]
 228   1              /***********************************************************************
 229   1               - Weak Pullups enabled 
 230   1               - Crossbar enabled
C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 5   

 231   1               - UART1 I/O unavailable at Port pin
 232   1               - UART1 RTS1 unavailable at Port pin
 233   1               - UART1 CTS1 unavailable at Port pin
 234   1               ***********************************************************************/
 235   1              SFRPAGE = 0x00;
 236   1              XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED
 237   1                              | XBR2_URT1E__DISABLED | XBR2_URT1RTSE__DISABLED
 238   1                              | XBR2_URT1CTSE__DISABLED;
 239   1              // [XBR2 - Port I/O Crossbar 2]$
 240   1      
 241   1              // $[PRTDRV - Port Drive Strength]
 242   1              // [PRTDRV - Port Drive Strength]$
 243   1      
 244   1              // $[XBR0 - Port I/O Crossbar 0]
 245   1              /***********************************************************************
 246   1               - UART0 TX0, RX0 routed to Port pins P0.4 and P0.5
 247   1               - SPI I/O routed to Port pins
 248   1               - SMBus 0 I/O unavailable at Port pins
 249   1               - CP0 unavailable at Port pin
 250   1               - Asynchronous CP0 unavailable at Port pin
 251   1               - CP1 unavailable at Port pin
 252   1               - Asynchronous CP1 unavailable at Port pin
 253   1               - SYSCLK unavailable at Port pin
 254   1               ***********************************************************************/
 255   1              XBR0 = XBR0_URT0E__ENABLED | XBR0_SPI0E__ENABLED | XBR0_SMB0E__DISABLED
 256   1                              | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 257   1                              | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 258   1              // [XBR0 - Port I/O Crossbar 0]$
 259   1      
 260   1              // $[XBR1 - Port I/O Crossbar 1]
 261   1              // [XBR1 - Port I/O Crossbar 1]$
 262   1      
 263   1      }
 264          
 265          //================================================================================
 266          // CLOCK_0_enter_DefaultMode_from_RESET
 267          //================================================================================
 268          extern void CLOCK_0_enter_DefaultMode_from_RESET(void) {
 269   1              // $[HFOSC1 Setup]
 270   1              // [HFOSC1 Setup]$
 271   1      
 272   1              // $[CLKSEL - Clock Select]
 273   1              /***********************************************************************
 274   1               - Clock derived from the Internal High Frequency Oscillator 0
 275   1               - SYSCLK is equal to selected clock source divided by 1
 276   1               ***********************************************************************/
 277   1              CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 278   1              while ((CLKSEL & CLKSEL_DIVRDY__BMASK) == CLKSEL_DIVRDY__NOT_READY)
 279   1                      ;
 280   1              // [CLKSEL - Clock Select]$
 281   1      
 282   1      }
 283          
 284          //================================================================================
 285          // TIMER01_0_enter_DefaultMode_from_RESET
 286          //================================================================================
 287          extern void TIMER01_0_enter_DefaultMode_from_RESET(void) {
 288   1              // $[Timer Initialization]
 289   1              //Save Timer Configuration
 290   1              uint8_t TCON_save;
 291   1              TCON_save = TCON;
 292   1              //Stop Timers
 293   1              TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 6   

 294   1      
 295   1              // [Timer Initialization]$
 296   1      
 297   1              // $[TH0 - Timer 0 High Byte]
 298   1              /***********************************************************************
 299   1               - Timer 0 High Byte = 0x01
 300   1               ***********************************************************************/
 301   1              TH0 = (0x01 << TH0_TH0__SHIFT);
 302   1              // [TH0 - Timer 0 High Byte]$
 303   1      
 304   1              // $[TL0 - Timer 0 Low Byte]
 305   1              // [TL0 - Timer 0 Low Byte]$
 306   1      
 307   1              // $[TH1 - Timer 1 High Byte]
 308   1              /***********************************************************************
 309   1               - Timer 1 High Byte = 0x96
 310   1               ***********************************************************************/
 311   1              TH1 = (0x96 << TH1_TH1__SHIFT);
 312   1              // [TH1 - Timer 1 High Byte]$
 313   1      
 314   1              // $[TL1 - Timer 1 Low Byte]
 315   1              // [TL1 - Timer 1 Low Byte]$
 316   1      
 317   1              // $[Timer Restoration]
 318   1              //Restore Timer Configuration
 319   1              TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 320   1      
 321   1              // [Timer Restoration]$
 322   1      
 323   1      }
 324          
 325          //================================================================================
 326          // TIMER_SETUP_0_enter_DefaultMode_from_RESET
 327          //================================================================================
 328          extern void TIMER_SETUP_0_enter_DefaultMode_from_RESET(void) {
 329   1              // $[CKCON0 - Clock Control 0]
 330   1              /***********************************************************************
 331   1               - System clock divided by 48
 332   1               - Counter/Timer 0 uses the clock defined by the prescale field, SCA
 333   1               - Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
 334   1               - Timer 2 low byte uses the clock defined by T2XCLK in TMR2CN0
 335   1               - Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
 336   1               - Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
 337   1               - Timer 1 uses the system clock
 338   1               ***********************************************************************/
 339   1              SFRPAGE = 0x00;
 340   1              CKCON0 = CKCON0_SCA__SYSCLK_DIV_48 | CKCON0_T0M__PRESCALE
 341   1                              | CKCON0_T2MH__EXTERNAL_CLOCK | CKCON0_T2ML__EXTERNAL_CLOCK
 342   1                              | CKCON0_T3MH__EXTERNAL_CLOCK | CKCON0_T3ML__EXTERNAL_CLOCK
 343   1                              | CKCON0_T1M__SYSCLK;
 344   1              // [CKCON0 - Clock Control 0]$
 345   1      
 346   1              // $[CKCON1 - Clock Control 1]
 347   1              /***********************************************************************
 348   1               - Timer 4 high byte uses the clock defined by T4XCLK in TMR4CN0
 349   1               - Timer 4 low byte uses the system clock
 350   1               - Timer 5 high byte uses the clock defined by T5XCLK in TMR5CN0
 351   1               - Timer 5 low byte uses the clock defined by T5XCLK in TMR5CN0
 352   1               ***********************************************************************/
 353   1              SFRPAGE = 0x10;
 354   1              CKCON1 = CKCON1_T4MH__EXTERNAL_CLOCK | CKCON1_T4ML__SYSCLK
 355   1                              | CKCON1_T5MH__EXTERNAL_CLOCK | CKCON1_T5ML__EXTERNAL_CLOCK;
 356   1              // [CKCON1 - Clock Control 1]$
C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 7   

 357   1      
 358   1              // $[TMOD - Timer 0/1 Mode]
 359   1              /***********************************************************************
 360   1               - Mode 2, 8-bit Counter/Timer with Auto-Reload
 361   1               - Mode 2, 8-bit Counter/Timer with Auto-Reload
 362   1               - Timer Mode
 363   1               - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 364   1               - Timer Mode
 365   1               - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 366   1               ***********************************************************************/
 367   1              SFRPAGE = 0x00;
 368   1              TMOD = TMOD_T0M__MODE2 | TMOD_T1M__MODE2 | TMOD_CT0__TIMER
 369   1                              | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 370   1              // [TMOD - Timer 0/1 Mode]$
 371   1      
 372   1              // $[TCON - Timer 0/1 Control]
 373   1              /***********************************************************************
 374   1               - Start Timer 0 running
 375   1               - Start Timer 1 running
 376   1               ***********************************************************************/
 377   1              TCON |= TCON_TR0__RUN | TCON_TR1__RUN;
 378   1              // [TCON - Timer 0/1 Control]$
 379   1      
 380   1      }
 381          
 382          //================================================================================
 383          // UART_0_enter_DefaultMode_from_RESET
 384          //================================================================================
 385          extern void UART_0_enter_DefaultMode_from_RESET(void) {
 386   1              // $[SCON0 - UART0 Serial Port Control]
 387   1              /***********************************************************************
 388   1               - UART0 reception enabled
 389   1               ***********************************************************************/
 390   1              SCON0 |= SCON0_REN__RECEIVE_ENABLED;
 391   1              // [SCON0 - UART0 Serial Port Control]$
 392   1      
 393   1      }
 394          
 395          //================================================================================
 396          // INTERRUPT_0_enter_DefaultMode_from_RESET
 397          //================================================================================
 398          extern void INTERRUPT_0_enter_DefaultMode_from_RESET(void) {
 399   1              // $[EIE1 - Extended Interrupt Enable 1]
 400   1              /***********************************************************************
 401   1               - Disable ADC0 Conversion Complete interrupt
 402   1               - Disable ADC0 Window Comparison interrupt
 403   1               - Disable CP0 interrupts
 404   1               - Disable CP1 interrupts
 405   1               - Disable all Port Match interrupts
 406   1               - Disable all PCA0 interrupts
 407   1               - Disable all SMB0 interrupts
 408   1               - Enable interrupt requests generated by the TF3L or TF3H flags
 409   1               ***********************************************************************/
 410   1              EIE1 = EIE1_EADC0__DISABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 411   1                              | EIE1_ECP1__DISABLED | EIE1_EMAT__DISABLED | EIE1_EPCA0__DISABLED
 412   1                              | EIE1_ESMB0__DISABLED | EIE1_ET3__ENABLED;
 413   1              // [EIE1 - Extended Interrupt Enable 1]$
 414   1      
 415   1              // $[EIE2 - Extended Interrupt Enable 2]
 416   1              // [EIE2 - Extended Interrupt Enable 2]$
 417   1      
 418   1              // $[EIP1H - Extended Interrupt Priority 1 High]
 419   1              // [EIP1H - Extended Interrupt Priority 1 High]$
C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 8   

 420   1      
 421   1              // $[EIP1 - Extended Interrupt Priority 1 Low]
 422   1              /***********************************************************************
 423   1               - ADC0 Conversion Complete interrupt priority LSB set to low
 424   1               - ADC0 Window interrupt priority LSB set to low
 425   1               - CP0 interrupt priority LSB set to low
 426   1               - CP1 interrupt priority LSB set to low
 427   1               - Port Match interrupt priority LSB set to high
 428   1               - PCA0 interrupt priority LSB set to low
 429   1               - SMB0 interrupt priority LSB set to low
 430   1               - Timer 3 interrupt priority LSB set to high
 431   1               ***********************************************************************/
 432   1              SFRPAGE = 0x10;
 433   1              EIP1 = EIP1_PADC0__LOW | EIP1_PWADC0__LOW | EIP1_PCP0__LOW | EIP1_PCP1__LOW
 434   1                              | EIP1_PMAT__HIGH | EIP1_PPCA0__LOW | EIP1_PSMB0__LOW
 435   1                              | EIP1_PT3__HIGH;
 436   1              // [EIP1 - Extended Interrupt Priority 1 Low]$
 437   1      
 438   1              // $[EIP2 - Extended Interrupt Priority 2]
 439   1              /***********************************************************************
 440   1               - CL0 interrupt priority LSB set to low
 441   1               - I2C0 Slave interrupt priority LSB set to low
 442   1               - Timer 4 interrupt priority LSB set to high
 443   1               - Timer 5 interrupt priority LSB set to low
 444   1               - UART1 interrupt priority LSB set to low
 445   1               ***********************************************************************/
 446   1              EIP2 = EIP2_PCL0__LOW | EIP2_PI2C0__LOW | EIP2_PT4__HIGH | EIP2_PT5__LOW
 447   1                              | EIP2_PS1__LOW;
 448   1              // [EIP2 - Extended Interrupt Priority 2]$
 449   1      
 450   1              // $[EIP2H - Extended Interrupt Priority 2 High]
 451   1              // [EIP2H - Extended Interrupt Priority 2 High]$
 452   1      
 453   1              // $[IE - Interrupt Enable]
 454   1              /***********************************************************************
 455   1               - Enable each interrupt according to its individual mask setting
 456   1               - Disable external interrupt 0
 457   1               - Disable external interrupt 1
 458   1               - Enable interrupt requests generated by SPI0
 459   1               - Disable all Timer 0 interrupt
 460   1               - Disable all Timer 1 interrupt
 461   1               - Enable interrupt requests generated by the TF2L or TF2H flags
 462   1               - Enable UART0 interrupt
 463   1               ***********************************************************************/
 464   1              SFRPAGE = 0x00;
 465   1              IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED
 466   1                              | IE_ESPI0__ENABLED | IE_ET0__DISABLED | IE_ET1__DISABLED
 467   1                              | IE_ET2__ENABLED | IE_ES0__ENABLED;
 468   1              // [IE - Interrupt Enable]$
 469   1      
 470   1              // $[IP - Interrupt Priority]
 471   1              /***********************************************************************
 472   1               - External Interrupt 0 priority LSB set to low
 473   1               - External Interrupt 1 priority LSB set to low
 474   1               - SPI0 interrupt priority LSB set to low
 475   1               - Timer 0 interrupt priority LSB set to low
 476   1               - Timer 1 interrupt priority LSB set to low
 477   1               - Timer 2 interrupt priority LSB set to low
 478   1               - UART0 interrupt priority LSB set to high
 479   1               ***********************************************************************/
 480   1              IP = IP_PX0__LOW | IP_PX1__LOW | IP_PSPI0__LOW | IP_PT0__LOW | IP_PT1__LOW
 481   1                              | IP_PT2__LOW | IP_PS0__HIGH;
 482   1              // [IP - Interrupt Priority]$
C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 9   

 483   1      
 484   1              // $[IPH - Interrupt Priority High]
 485   1              /***********************************************************************
 486   1               - External Interrupt 0 priority MSB set to low
 487   1               - External Interrupt 1 priority MSB set to low
 488   1               - SPI0 interrupt priority MSB set to low
 489   1               - Timer 0 interrupt priority MSB set to low
 490   1               - Timer 1 interrupt priority MSB set to low
 491   1               - Timer 2 interrupt priority MSB set to low
 492   1               - UART0 interrupt priority MSB set to high
 493   1               ***********************************************************************/
 494   1              SFRPAGE = 0x10;
 495   1              IPH = IPH_PHX0__LOW | IPH_PHX1__LOW | IPH_PHSPI0__LOW | IPH_PHT0__LOW
 496   1                              | IPH_PHT1__LOW | IPH_PHT2__LOW | IPH_PHS0__HIGH;
 497   1              // [IPH - Interrupt Priority High]$
 498   1      
 499   1      }
 500          
 501          extern void ADC_0_enter_DefaultMode_from_RESET(void) {
 502   1              // $[ADC0CN2 - ADC0 Control 2]
 503   1              // [ADC0CN2 - ADC0 Control 2]$
 504   1      
 505   1              // $[ADC0CN1 - ADC0 Control 1]
 506   1              // [ADC0CN1 - ADC0 Control 1]$
 507   1      
 508   1              // $[ADC0MX - ADC0 Multiplexer Selection]
 509   1              // [ADC0MX - ADC0 Multiplexer Selection]$
 510   1      
 511   1              // $[ADC0CF2 - ADC0 Power Control]
 512   1              // [ADC0CF2 - ADC0 Power Control]$
 513   1      
 514   1              // $[ADC0CF0 - ADC0 Configuration]
 515   1              /***********************************************************************
 516   1               - ADCCLK = SYSCLK
 517   1               - SAR Clock Divider = 0x03
 518   1               ***********************************************************************/
 519   1              ADC0CF0 = ADC0CF0_ADCLKSEL__SYSCLK | (0x03 << ADC0CF0_ADSC__SHIFT);
 520   1              // [ADC0CF0 - ADC0 Configuration]$
 521   1      
 522   1              // $[ADC0CF1 - ADC0 Configuration]
 523   1              /***********************************************************************
 524   1               - Enable low power mode
 525   1               - Conversion Tracking Time = 0x04
 526   1               ***********************************************************************/
 527   1              ADC0CF1 = ADC0CF1_ADLPM__LP_ENABLED | (0x04 << ADC0CF1_ADTK__SHIFT);
 528   1              // [ADC0CF1 - ADC0 Configuration]$
 529   1      
 530   1              // $[ADC0ASAL - ADC0 Autoscan Start Address Low Byte]
 531   1              // [ADC0ASAL - ADC0 Autoscan Start Address Low Byte]$
 532   1      
 533   1              // $[ADC0GTH - ADC0 Greater-Than High Byte]
 534   1              // [ADC0GTH - ADC0 Greater-Than High Byte]$
 535   1      
 536   1              // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 537   1              // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 538   1      
 539   1              // $[ADC0LTH - ADC0 Less-Than High Byte]
 540   1              // [ADC0LTH - ADC0 Less-Than High Byte]$
 541   1      
 542   1              // $[ADC0LTL - ADC0 Less-Than Low Byte]
 543   1              // [ADC0LTL - ADC0 Less-Than Low Byte]$
 544   1      
 545   1              // $[ADC0ASCF - ADC0 Autoscan Configuration]
C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 10  

 546   1              // [ADC0ASCF - ADC0 Autoscan Configuration]$
 547   1      
 548   1              // $[ADC0CN0 - ADC0 Control 0]
 549   1              // [ADC0CN0 - ADC0 Control 0]$
 550   1      
 551   1      }
 552          
 553          extern void SPI_0_enter_DefaultMode_from_RESET(void) {
 554   1              // $[SPI0CKR - SPI0 Clock Rate]
 555   1              /***********************************************************************
 556   1               - SPI0 Clock Rate = 0x0B
 557   1               ***********************************************************************/
 558   1              SPI0CKR = (0x0B << SPI0CKR_SPI0CKR__SHIFT);
 559   1              // [SPI0CKR - SPI0 Clock Rate]$
 560   1      
 561   1              // $[SPI0FCN0 - SPI0 FIFO Control 0]
 562   1              // [SPI0FCN0 - SPI0 FIFO Control 0]$
 563   1      
 564   1              // $[SPI0FCN1 - SPI0 FIFO Control 1]
 565   1              // [SPI0FCN1 - SPI0 FIFO Control 1]$
 566   1      
 567   1              // $[SPI0CFG - SPI0 Configuration]
 568   1              /***********************************************************************
 569   1               - Enable master mode. Operate as a master
 570   1               ***********************************************************************/
 571   1              SPI0CFG |= SPI0CFG_MSTEN__MASTER_ENABLED;
 572   1              // [SPI0CFG - SPI0 Configuration]$
 573   1      
 574   1              // $[SPI0PCF - SPI0 Pin Configuration]
 575   1              // [SPI0PCF - SPI0 Pin Configuration]$
 576   1      
 577   1              // $[SPI0CN0 - SPI0 Control]
 578   1              /***********************************************************************
 579   1               - Enable the SPI module
 580   1               - 3-Wire Slave or 3-Wire Master Mode
 581   1               ***********************************************************************/
 582   1              SPI0CN0 &= ~SPI0CN0_NSSMD__FMASK;
 583   1              SPI0CN0 |= SPI0CN0_SPIEN__ENABLED;
 584   1              // [SPI0CN0 - SPI0 Control]$
 585   1      
 586   1      }
 587          
 588          extern void PORTS_3_enter_DefaultMode_from_RESET(void) {
 589   1              // $[P3 - Port 3 Pin Latch]
 590   1              // [P3 - Port 3 Pin Latch]$
 591   1      
 592   1              // $[P3MDOUT - Port 3 Output Mode]
 593   1              /***********************************************************************
 594   1               - P3.0 output is open-drain
 595   1               - P3.1 output is open-drain
 596   1               - P3.2 output is open-drain
 597   1               - P3.3 output is open-drain
 598   1               - P3.4 output is push-pull
 599   1               - P3.7 output is open-drain
 600   1               ***********************************************************************/
 601   1              P3MDOUT = P3MDOUT_B0__OPEN_DRAIN | P3MDOUT_B1__OPEN_DRAIN
 602   1                              | P3MDOUT_B2__OPEN_DRAIN | P3MDOUT_B3__OPEN_DRAIN
 603   1                              | P3MDOUT_B4__PUSH_PULL | P3MDOUT_B7__OPEN_DRAIN;
 604   1              // [P3MDOUT - Port 3 Output Mode]$
 605   1      
 606   1              // $[P3MDIN - Port 3 Input Mode]
 607   1              // [P3MDIN - Port 3 Input Mode]$
 608   1      
C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 11  

 609   1      }
 610          
 611          extern void TIMER16_3_enter_DefaultMode_from_RESET(void) {
 612   1              // $[Timer Initialization]
 613   1              // Save Timer Configuration
 614   1              uint8_t TMR3CN0_TR3_save;
 615   1              TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
 616   1              // Stop Timer
 617   1              TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
 618   1              // [Timer Initialization]$
 619   1      
 620   1              // $[TMR3CN1 - Timer 3 Control 1]
 621   1              // [TMR3CN1 - Timer 3 Control 1]$
 622   1      
 623   1              // $[TMR3CN0 - Timer 3 Control]
 624   1              // [TMR3CN0 - Timer 3 Control]$
 625   1      
 626   1              // $[TMR3H - Timer 3 High Byte]
 627   1              /***********************************************************************
 628   1               - Timer 3 High Byte = 0xF8
 629   1               ***********************************************************************/
 630   1              TMR3H = (0xF8 << TMR3H_TMR3H__SHIFT);
 631   1              // [TMR3H - Timer 3 High Byte]$
 632   1      
 633   1              // $[TMR3L - Timer 3 Low Byte]
 634   1              /***********************************************************************
 635   1               - Timer 3 Low Byte = 0x06
 636   1               ***********************************************************************/
 637   1              TMR3L = (0x06 << TMR3L_TMR3L__SHIFT);
 638   1              // [TMR3L - Timer 3 Low Byte]$
 639   1      
 640   1              // $[TMR3RLH - Timer 3 Reload High Byte]
 641   1              /***********************************************************************
 642   1               - Timer 3 Reload High Byte = 0xF8
 643   1               ***********************************************************************/
 644   1              TMR3RLH = (0xF8 << TMR3RLH_TMR3RLH__SHIFT);
 645   1              // [TMR3RLH - Timer 3 Reload High Byte]$
 646   1      
 647   1              // $[TMR3RLL - Timer 3 Reload Low Byte]
 648   1              /***********************************************************************
 649   1               - Timer 3 Reload Low Byte = 0x06
 650   1               ***********************************************************************/
 651   1              TMR3RLL = (0x06 << TMR3RLL_TMR3RLL__SHIFT);
 652   1              // [TMR3RLL - Timer 3 Reload Low Byte]$
 653   1      
 654   1              // $[TMR3CN0]
 655   1              /***********************************************************************
 656   1               - Start Timer 3 running
 657   1               ***********************************************************************/
 658   1              TMR3CN0 |= TMR3CN0_TR3__RUN;
 659   1              // [TMR3CN0]$
 660   1      
 661   1              // $[Timer Restoration]
 662   1              // Restore Timer Configuration
 663   1              TMR3CN0 |= TMR3CN0_TR3_save;
 664   1              // [Timer Restoration]$
 665   1      
 666   1      }
 667          
 668          extern void TIMER16_4_enter_DefaultMode_from_RESET(void) {
 669   1              // $[Timer Initialization]
 670   1              // Save Timer Configuration
 671   1              uint8_t TMR4CN0_TR4_save;
C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 12  

 672   1              SFRPAGE = 0x10;
 673   1              TMR4CN0_TR4_save = TMR4CN0 & TMR4CN0_TR4__BMASK;
 674   1              // Stop Timer
 675   1              TMR4CN0 &= ~(TMR4CN0_TR4__BMASK);
 676   1              // [Timer Initialization]$
 677   1      
 678   1              // $[TMR4CN1 - Timer 4 Control 1]
 679   1              // [TMR4CN1 - Timer 4 Control 1]$
 680   1      
 681   1              // $[TMR4CN0 - Timer 4 Control]
 682   1              // [TMR4CN0 - Timer 4 Control]$
 683   1      
 684   1              // $[TMR4H - Timer 4 High Byte]
 685   1              /***********************************************************************
 686   1               - Timer 4 High Byte = 0xFE
 687   1               ***********************************************************************/
 688   1              TMR4H = (0xFE << TMR4H_TMR4H__SHIFT);
 689   1              // [TMR4H - Timer 4 High Byte]$
 690   1      
 691   1              // $[TMR4L - Timer 4 Low Byte]
 692   1              /***********************************************************************
 693   1               - Timer 4 Low Byte = 0x68
 694   1               ***********************************************************************/
 695   1              TMR4L = (0x68 << TMR4L_TMR4L__SHIFT);
 696   1              // [TMR4L - Timer 4 Low Byte]$
 697   1      
 698   1              // $[TMR4RLH - Timer 4 Reload High Byte]
 699   1              /***********************************************************************
 700   1               - Timer 4 Reload High Byte = 0xFE
 701   1               ***********************************************************************/
 702   1              TMR4RLH = (0xFE << TMR4RLH_TMR4RLH__SHIFT);
 703   1              // [TMR4RLH - Timer 4 Reload High Byte]$
 704   1      
 705   1              // $[TMR4RLL - Timer 4 Reload Low Byte]
 706   1              /***********************************************************************
 707   1               - Timer 4 Reload Low Byte = 0x68
 708   1               ***********************************************************************/
 709   1              TMR4RLL = (0x68 << TMR4RLL_TMR4RLL__SHIFT);
 710   1              // [TMR4RLL - Timer 4 Reload Low Byte]$
 711   1      
 712   1              // $[TMR4CN0]
 713   1              /***********************************************************************
 714   1               - Start Timer 4 running
 715   1               ***********************************************************************/
 716   1              TMR4CN0 |= TMR4CN0_TR4__RUN;
 717   1              // [TMR4CN0]$
 718   1      
 719   1              // $[Timer Restoration]
 720   1              // Restore Timer Configuration
 721   1              TMR4CN0 |= TMR4CN0_TR4_save;
 722   1              // [Timer Restoration]$
 723   1      
 724   1      }
 725          
 726          extern void TIMER16_2_enter_DefaultMode_from_RESET(void) {
 727   1      
 728   1      }
 729          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    261    ----
   CONSTANT SIZE    =   ----    ----
C51 COMPILER V9.53.0.0   INITDEVICE                                                        05/07/2017 15:44:57 PAGE 13  

   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       1
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
