

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Sat Dec 28 18:44:03 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1974|  7854|  1974|  7854|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1972|  7852|        18|          5|          1| 392 ~ 1568 |    yes   |
        +----------+------+------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|    773|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    2044|    484|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    218|    -|
|Register         |        0|      -|    1278|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|    3322|   1539|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       3|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+-----+-----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------+-------------------------+---------+-------+-----+-----+-----+
    |network_mux_32_16_3_1_x_U77  |network_mux_32_16_3_1_x  |        0|      0|  511|  121|    0|
    |network_mux_32_16_3_1_x_U78  |network_mux_32_16_3_1_x  |        0|      0|  511|  121|    0|
    |network_mux_32_16_3_1_x_U79  |network_mux_32_16_3_1_x  |        0|      0|  511|  121|    0|
    |network_mux_32_16_3_1_x_U80  |network_mux_32_16_3_1_x  |        0|      0|  511|  121|    0|
    +-----------------------------+-------------------------+---------+-------+-----+-----+-----+
    |Total                        |                         |        0|      0| 2044|  484|    0|
    +-----------------------------+-------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_5ns_7ns_4ns_11_1_1_U81  |network_mac_muladd_5ns_7ns_4ns_11_1_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_16s_30_1_1_U82         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U83         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U84         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U85         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U86         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U87         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U88         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U89         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U90         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln34_18_fu_425_p2        |     *    |      0|  0|  26|           6|           4|
    |mul_ln34_fu_378_p2           |     *    |      0|  0|  26|           4|           6|
    |mul_ln40_2_fu_472_p2         |     *    |      0|  0|  17|           5|           4|
    |mul_ln40_fu_439_p2           |     *    |      0|  0|  17|           4|           5|
    |mul_ln5_fu_354_p2            |     *    |      0|  0|  13|           4|           4|
    |tmp5_0_0_mid2_fu_537_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp5_1_0_mid2_fu_605_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp5_2_0_mid2_fu_581_p2      |     *    |      0|  0|  33|           6|           7|
    |add_ln21_fu_461_p2           |     +    |      0|  0|  13|          11|           1|
    |add_ln22_2_fu_399_p2         |     +    |      0|  0|  15|           1|           8|
    |add_ln28_6_fu_568_p2         |     +    |      0|  0|  10|           2|           2|
    |add_ln28_fu_558_p2           |     +    |      0|  0|  10|           1|           2|
    |add_ln34_14_fu_597_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln34_15_fu_634_p2        |     +    |      0|  0|  13|           2|           4|
    |add_ln34_16_fu_666_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln34_17_fu_691_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln34_18_fu_695_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln34_19_fu_699_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln34_20_fu_655_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln34_21_fu_659_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln34_22_fu_679_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln34_fu_589_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln40_10_fu_857_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln40_11_fu_862_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln40_12_fu_886_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln40_13_fu_876_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln40_14_fu_821_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln40_15_fu_826_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln40_16_fu_881_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln40_17_fu_890_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln40_9_fu_853_p2         |     +    |      0|  0|  23|          16|          16|
    |out_d_fu_388_p2              |     +    |      0|  0|  13|           1|           4|
    |out_h_fu_448_p2              |     +    |      0|  0|  13|           1|           4|
    |out_w_fu_553_p2              |     +    |      0|  0|  13|           1|           4|
    |tmp5_1_0_mid2_v_v_fu_573_p2  |     +    |      0|  0|  15|           1|           7|
    |tmp5_2_0_mid2_v_v_fu_542_p2  |     +    |      0|  0|  15|           2|           7|
    |tmp6_fu_457_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp6_mid1_fu_518_p2          |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_fu_453_p2            |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_mid1_fu_491_p2       |     +    |      0|  0|  15|           7|           7|
    |icmp_ln21_fu_383_p2          |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln22_fu_394_p2          |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln23_2_fu_434_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln23_fu_368_p2          |   icmp   |      0|  0|   9|           4|           1|
    |empty_52_fu_476_p2           |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_480_p3       |  select  |      0|  0|   4|           1|           1|
    |select_ln22_2_fu_523_p3      |  select  |      0|  0|   8|           1|           1|
    |select_ln22_fu_497_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln28_10_fu_467_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln28_11_fu_502_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln28_12_fu_507_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln28_13_fu_529_p3     |  select  |      0|  0|   7|           1|           7|
    |select_ln28_14_fu_443_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln28_9_fu_416_p3      |  select  |      0|  0|   4|           1|           4|
    |select_ln28_fu_409_p3        |  select  |      0|  0|   4|           1|           1|
    |tmp5_0_0_mid2_v_v_fu_512_p3  |  select  |      0|  0|   7|           1|           7|
    |tmp7_mid2_v_v_fu_547_p3      |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_563_p2           |    xor   |      0|  0|   3|           2|           3|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 773|         378|         442|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten39_phi_fu_258_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_282_p4    |   9|          2|    8|         16|
    |ap_phi_mux_out_d_0_phi_fu_270_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_h_0_phi_fu_293_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_304_p4           |   9|          2|    4|          8|
    |indvar_flatten39_reg_254                   |   9|          2|   11|         22|
    |indvar_flatten_reg_278                     |   9|          2|    8|         16|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |out_d_0_reg_266                            |   9|          2|    4|          8|
    |out_h_0_reg_289                            |   9|          2|    4|          8|
    |out_w_0_reg_300                            |   9|          2|    4|          8|
    |reg_312                                    |   9|          2|   16|         32|
    |reg_317                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 218|         45|  124|        352|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln21_reg_1124                  |  11|   0|   11|          0|
    |add_ln22_2_reg_1047                |   8|   0|    8|          0|
    |add_ln28_6_reg_1207                |   2|   0|    2|          0|
    |add_ln28_reg_1197                  |   2|   0|    2|          0|
    |add_ln34_14_reg_1266               |  11|   0|   11|          0|
    |add_ln34_15_reg_1288               |   4|   0|    4|          0|
    |add_ln34_16_reg_1308               |  11|   0|   11|          0|
    |add_ln34_17_reg_1348               |  11|   0|   11|          0|
    |add_ln34_18_reg_1358               |  11|   0|   11|          0|
    |add_ln34_19_reg_1363               |  11|   0|   11|          0|
    |add_ln34_20_reg_1293               |  11|   0|   11|          0|
    |add_ln34_21_reg_1298               |  11|   0|   11|          0|
    |add_ln34_22_reg_1323               |  11|   0|   11|          0|
    |add_ln34_reg_1231                  |  11|   0|   11|          0|
    |add_ln40_11_reg_1509               |  16|   0|   16|          0|
    |add_ln40_15_reg_1489               |  16|   0|   16|          0|
    |add_ln40_16_reg_1514               |  16|   0|   16|          0|
    |add_ln40_17_reg_1519               |  16|   0|   16|          0|
    |add_ln40_9_reg_1504                |  16|   0|   16|          0|
    |add_ln40_reg_1373                  |  11|   0|   11|          0|
    |add_ln40_reg_1373_pp0_iter2_reg    |  11|   0|   11|          0|
    |ap_CS_fsm                          |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |bias_load_reg_1469                 |  16|   0|   16|          0|
    |empty_reg_993                      |   4|   0|    4|          0|
    |icmp_ln21_reg_1024                 |   1|   0|    1|          0|
    |icmp_ln22_reg_1034                 |   1|   0|    1|          0|
    |icmp_ln23_2_reg_1089               |   1|   0|    1|          0|
    |icmp_ln23_reg_1008                 |   1|   0|    1|          0|
    |indvar_flatten39_reg_254           |  11|   0|   11|          0|
    |indvar_flatten_reg_278             |   8|   0|    8|          0|
    |kernel1_load_reg_1244              |  16|   0|   16|          0|
    |kernel2_load_reg_1252              |  16|   0|   16|          0|
    |kernel_load_reg_1236               |  16|   0|   16|          0|
    |mul_ln34_10_reg_1394               |  30|   0|   30|          0|
    |mul_ln34_11_reg_1449               |  30|   0|   30|          0|
    |mul_ln34_12_reg_1479               |  30|   0|   30|          0|
    |mul_ln34_13_reg_1484               |  30|   0|   30|          0|
    |mul_ln34_14_reg_1499               |  30|   0|   30|          0|
    |mul_ln34_15_reg_1434               |  30|   0|   30|          0|
    |mul_ln34_16_reg_1439               |  30|   0|   30|          0|
    |mul_ln34_17_reg_1464               |  30|   0|   30|          0|
    |mul_ln34_18_reg_1075               |   7|   0|    7|          0|
    |mul_ln34_9_reg_1384                |  30|   0|   30|          0|
    |mul_ln34_reg_1018                  |   7|   0|    7|          0|
    |mul_ln40_2_reg_1129                |   7|   0|    7|          0|
    |mul_ln40_reg_1094                  |   7|   0|    7|          0|
    |mul_ln5_reg_998                    |   8|   0|    8|          0|
    |out_d_0_reg_266                    |   4|   0|    4|          0|
    |out_d_reg_1028                     |   4|   0|    4|          0|
    |out_h_0_reg_289                    |   4|   0|    4|          0|
    |out_h_reg_1108                     |   4|   0|    4|          0|
    |out_w_0_mid2_reg_1135              |   4|   0|    4|          0|
    |out_w_0_reg_300                    |   4|   0|    4|          0|
    |out_w_reg_1191                     |   4|   0|    4|          0|
    |reg_312                            |  16|   0|   16|          0|
    |reg_317                            |  16|   0|   16|          0|
    |select_ln22_2_reg_1169             |   8|   0|    8|          0|
    |select_ln22_reg_1152               |   4|   0|    4|          0|
    |select_ln28_14_reg_1100            |   1|   0|    1|          0|
    |select_ln28_9_reg_1064             |   4|   0|    4|          0|
    |select_ln28_reg_1058               |   4|   0|    4|          0|
    |sext_ln34_14_reg_1378              |  30|   0|   30|          0|
    |sext_ln34_16_reg_1389              |  30|   0|   30|          0|
    |sext_ln34_18_reg_1419              |  30|   0|   30|          0|
    |sext_ln34_20_reg_1424              |  30|   0|   30|          0|
    |tmp5_0_0_mid2_reg_1174             |  11|   0|   11|          0|
    |tmp5_0_0_mid2_v_v_reg_1157         |   7|   0|    7|          0|
    |tmp5_1_0_mid2_reg_1271             |  11|   0|   11|          0|
    |tmp5_1_0_mid2_v_v_reg_1212         |   7|   0|    7|          0|
    |tmp5_2_0_mid2_reg_1217             |  11|   0|   11|          0|
    |tmp5_2_0_mid2_v_v_reg_1181         |   7|   0|    7|          0|
    |tmp6_mid1_reg_1164                 |   7|   0|    7|          0|
    |tmp6_reg_1119                      |   7|   0|    7|          0|
    |tmp7_mid2_v_v_reg_1186             |   7|   0|    7|          0|
    |tmp_0_0_mid1_reg_1147              |   7|   0|    7|          0|
    |tmp_0_0_reg_1114                   |   7|   0|    7|          0|
    |tmp_4_reg_1343                     |  16|   0|   16|          0|
    |tmp_5_reg_1353                     |  16|   0|   16|          0|
    |tmp_6_reg_1003                     |   8|   0|   11|          3|
    |tmp_9_reg_1328                     |  16|   0|   16|          0|
    |tmp_s_reg_1333                     |  16|   0|   16|          0|
    |trunc_ln28_reg_1081                |   2|   0|    2|          0|
    |trunc_ln28_reg_1081_pp0_iter1_reg  |   2|   0|    2|          0|
    |trunc_ln40_1_reg_1494              |  16|   0|   16|          0|
    |trunc_ln40_3_reg_1454              |  16|   0|   16|          0|
    |trunc_ln40_4_reg_1459              |  16|   0|   16|          0|
    |trunc_ln40_9_reg_1414              |  16|   0|   16|          0|
    |trunc_ln40_s_reg_1474              |  16|   0|   16|          0|
    |trunc_ln_reg_1409                  |  16|   0|   16|          0|
    |xor_ln28_reg_1202                  |   2|   0|    2|          0|
    |zext_ln34_21_reg_1224              |   4|   0|   11|          7|
    |zext_ln34_23_reg_1260              |   4|   0|   11|          7|
    |zext_ln34_25_reg_1303              |   4|   0|   11|          7|
    |zext_ln34_2_cast14_reg_975         |   6|   0|   11|          5|
    |zext_ln34_4_cast_mid_reg_1142      |   4|   0|    7|          3|
    |zext_ln34_4_cast_reg_1052          |   4|   0|    7|          3|
    |zext_ln34_reg_969                  |   6|   0|    7|          1|
    |zext_ln40_1_cast_reg_988           |   5|   0|   11|          6|
    |zext_ln40_2_reg_1013               |   4|   0|    7|          3|
    |zext_ln40_4_reg_1070               |   4|   0|    7|          3|
    |zext_ln40_reg_982                  |   5|   0|    7|          2|
    |icmp_ln21_reg_1024                 |  64|  32|    1|          0|
    |select_ln28_9_reg_1064             |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1278|  64| 1205|         50|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_address0    | out |    5|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel1_address0   | out |    5|  ap_memory |         kernel1        |     array    |
|kernel1_ce0        | out |    1|  ap_memory |         kernel1        |     array    |
|kernel1_q0         |  in |   16|  ap_memory |         kernel1        |     array    |
|kernel2_address0   | out |    5|  ap_memory |         kernel2        |     array    |
|kernel2_ce0        | out |    1|  ap_memory |         kernel2        |     array    |
|kernel2_q0         |  in |   16|  ap_memory |         kernel2        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

