{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.492615",
   "Default View_TopLeft":"658,85",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_RESET -pg 1 -lvl 0 -x 0 -y 1190 -defaultsOSRD
preplace port port-id_CLOCK -pg 1 -lvl 0 -x 0 -y 1220 -defaultsOSRD
preplace port port-id_RX_VALID -pg 1 -lvl 0 -x 0 -y 1340 -defaultsOSRD
preplace port port-id_RX_ENABLE -pg 1 -lvl 0 -x 0 -y 1310 -defaultsOSRD
preplace port port-id_RX_CLOCK -pg 1 -lvl 0 -x 0 -y 1250 -defaultsOSRD
preplace port port-id_RX_RESET -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace port port-id_FPGA_REG_WRITE_STROBE -pg 1 -lvl 9 -x 5470 -y 570 -defaultsOSRD
preplace portBus RX_IDATA -pg 1 -lvl 0 -x 0 -y 1370 -defaultsOSRD
preplace portBus RX_QDATA -pg 1 -lvl 0 -x 0 -y 1400 -defaultsOSRD
preplace portBus POWER -pg 1 -lvl 9 -x 5470 -y 760 -defaultsOSRD
preplace portBus DETECTION_THRESHOLD -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_ADDRESS -pg 1 -lvl 9 -x 5470 -y 510 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_DATA -pg 1 -lvl 9 -x 5470 -y 540 -defaultsOSRD
preplace portBus SELECT_AXI_REGS_MODE -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace inst rx_clock_domain_cros_0 -pg 1 -lvl 1 -x 200 -y 1300 -defaultsOSRD
preplace inst data_interleaver_0 -pg 1 -lvl 2 -x 550 -y 1280 -defaultsOSRD
preplace inst data_delay_0 -pg 1 -lvl 3 -x 950 -y 1260 -defaultsOSRD
preplace inst act_power_0 -pg 1 -lvl 7 -x 4140 -y 630 -defaultsOSRD
preplace inst timing_acquisition_8_0 -pg 1 -lvl 4 -x 1620 -y 1350 -defaultsOSRD
preplace inst hier_fft_ofdm -pg 1 -lvl 6 -x 3230 -y 1010 -defaultsOSRD
preplace inst hier_atan -pg 1 -lvl 4 -x 1620 -y 1050 -defaultsOSRD
preplace inst hier_rotation -pg 1 -lvl 4 -x 1620 -y 740 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 8 -x 5140 -y 1150 -defaultsOSRD
preplace inst equalizer_time_frequ_0 -pg 1 -lvl 5 -x 2350 -y 860 -defaultsOSRD
preplace inst axi_regs_mux_0 -pg 1 -lvl 8 -x 5140 -y 540 -defaultsOSRD
preplace inst hier_atan_constellation -pg 1 -lvl 6 -x 3230 -y 160 -defaultsOSRD
preplace inst hier_rotation_constellation -pg 1 -lvl 6 -x 3230 -y 380 -defaultsOSRD
preplace inst constellation_tracker_0 -pg 1 -lvl 7 -x 4140 -y 210 -defaultsOSRD
preplace netloc CLOCK_0_1 1 0 8 40 1170 370 1170 740 1420 1200 580 2050 580 2810 50 3700 410 4800
preplace netloc DETECTION_THRESHOLD_0_1 1 0 4 NJ 1440 NJ 1440 NJ 1440 1160J
preplace netloc RESET_0_1 1 0 8 30 1160 360 1180 730 1430 1230 590 1920 620 2800 40 3760 400 4640J
preplace netloc RX_CLOCK_0_1 1 0 1 20J 1250n
preplace netloc RX_ENABLE_0_1 1 0 1 NJ 1310
preplace netloc RX_IDATA_0_1 1 0 1 20J 1350n
preplace netloc RX_QDATA_0_1 1 0 1 30J 1370n
preplace netloc RX_RESET_0_1 1 0 1 20J 1280n
preplace netloc RX_VALID_0_1 1 0 1 30J 1330n
preplace netloc SELECT_AXI_REGS_MODE_0_1 1 0 8 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 3680J 420 NJ
preplace netloc act_power_0_POWER 1 7 2 4770 760 NJ
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_DATA 1 8 1 NJ 540
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_STROBE 1 8 1 5450J 560n
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR 1 5 3 2890 490 3640J 450 4520
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_I 1 5 3 2870 500 3620J 430 4530
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_Q 1 5 3 2860 510 3570J 470 4590
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE 1 5 3 2870 10 NJ 10 4520
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER 1 7 1 4620 150n
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID 1 7 1 4650 130n
preplace netloc constellation_tracker_0_CONSTELLATION_IDATA_OUT 1 7 1 4660 90n
preplace netloc constellation_tracker_0_CONSTELLATION_QDATA_OUT 1 7 1 4630 110n
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN 1 5 3 2850 520 NJ 520 4550
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE 1 5 3 2880 20 NJ 20 4560
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN 1 5 3 2840 530 3590J 510 4570
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN 1 5 3 2830 540 3750J 500 4540
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN 1 5 3 2820 550 3740J 490 4560
preplace netloc data_delay_0_DATA_OUT_STROBE 1 3 5 1290 860 1930 590 NJ 590 3640 750 4810
preplace netloc data_delay_0_IDATA_OUT 1 3 5 1270 610 2040 630 NJ 630 3690 740 4820
preplace netloc data_delay_0_IDATA_OUT_DELAY_16 1 3 1 1220 1220n
preplace netloc data_delay_0_IDATA_OUT_DELAY_32 1 3 5 1250 910 1990J 1080 2770J 860 3580J 870 4730
preplace netloc data_delay_0_IDATA_OUT_DELAY_48 1 3 1 1240 1300n
preplace netloc data_delay_0_IDATA_OUT_DELAY_64 1 3 1 1180 1340n
preplace netloc data_delay_0_QDATA_OUT 1 3 5 1280 870 1940 640 NJ 640 3650 730 4830
preplace netloc data_delay_0_QDATA_OUT_DELAY_16 1 3 1 1190 1240n
preplace netloc data_delay_0_QDATA_OUT_DELAY_32 1 3 5 1260 920 1970J 1090 2790J 870 3570J 880 4700
preplace netloc data_delay_0_QDATA_OUT_DELAY_48 1 3 1 1210 1320n
preplace netloc data_delay_0_QDATA_OUT_DELAY_64 1 3 1 1170 1360n
preplace netloc data_interleaver_0_DATA_OUT_STROBE 1 2 1 N 1300
preplace netloc data_interleaver_0_IDATA_OUT 1 2 1 N 1260
preplace netloc data_interleaver_0_QDATA_OUT 1 2 1 N 1280
preplace netloc equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER 1 5 3 2700 1400 NJ 1400 N
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_DATA 1 5 3 2690J 560 3730J 480 N
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1 1 5 3 2710J 570 3690J 440 N
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2 1 5 3 NJ 720 3720J 460 N
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER 1 3 3 1340 890 1940J 1150 2690
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE 1 3 3 1340 570 NJ 570 2650
preplace netloc equalizer_time_frequ_0_ROTATION_IDATA_IN 1 3 3 1350 600 NJ 600 2660
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF 1 3 3 1310 1150 1900J 1170 2650
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 3 3 1330 900 1930J 1160 2670
preplace netloc equalizer_time_frequ_0_ROTATION_QDATA_IN 1 3 3 1300 1160 1890J 1180 2680
preplace netloc fft_ofdm_0_FFT_DATA_OUT_LAST 1 6 2 3710 990 4610
preplace netloc fft_ofdm_0_FFT_DATA_OUT_VALID 1 6 2 3660 770 4790
preplace netloc fft_ofdm_0_FFT_IDATA_OUT 1 6 2 3610 860 4780
preplace netloc fft_ofdm_0_FFT_QDATA_OUT 1 6 2 3630 530 4690
preplace netloc hier_atan_ATAN_PHASE_OUT 1 4 4 2050 1120 2780J 820 NJ 820 4720
preplace netloc hier_atan_ATAN_PHASE_OUT_STROBE 1 4 4 2040 1140 NJ 1140 NJ 1140 4670
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT 1 6 1 3580 160n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_CNTR 1 6 1 3690 180n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_STROBE 1 6 1 3570 140n
preplace netloc hier_fft_ofdm_FFT_DATA_OUT_FIRST_SYMBOL_MARKER 1 6 2 3670 760 4760
preplace netloc hier_fft_ofdm_event_data_in_channel_halt 1 6 2 NJ 1070 4540
preplace netloc hier_fft_ofdm_event_frame_started 1 6 2 NJ 1010 4590
preplace netloc hier_fft_ofdm_event_tlast_missing 1 6 2 NJ 1050 4560
preplace netloc hier_fft_ofdm_event_tlast_unexpected 1 6 2 NJ 1030 4570
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_CNTR 1 6 1 3600 340n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_STROBE 1 6 1 3570 280n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_IDATA_OUT 1 6 1 3580 300n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_QDATA_OUT 1 6 1 3590 320n
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_I 1 3 5 1320 930 1950J 1100 2710 840 NJ 840 4710
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_Q 1 3 5 1330 940 1890J 1130 2720 810 NJ 810 4750
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_STROBE 1 3 5 1350 950 1900J 1110 2730 830 NJ 830 4740
preplace netloc receiver_802_11p_0_FFT_DATA_IN_START 1 5 3 2750 1160 NJ 1160 N
preplace netloc receiver_802_11p_0_FFT_DATA_IN_STROBE 1 5 3 2880 850 NJ 850 4680
preplace netloc receiver_802_11p_0_FFT_IDATA_IN 1 5 3 2760 1170 NJ 1170 4600
preplace netloc receiver_802_11p_0_FFT_QDATA_IN 1 5 3 2740 1190 NJ 1190 4580
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS 1 8 1 5450J 510n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_MARKER 1 4 1 2030 730n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_STROBE 1 4 1 1910 710n
preplace netloc rotation_block_0_ROTATION_IDATA_OUT 1 4 1 2020 750n
preplace netloc rotation_block_0_ROTATION_QDATA_OUT 1 4 1 1920 770n
preplace netloc rx_clock_domain_cros_0_DATA_STROBE 1 1 1 N 1320
preplace netloc rx_clock_domain_cros_0_IDATA 1 1 1 N 1280
preplace netloc rx_clock_domain_cros_0_QDATA 1 1 1 N 1300
preplace netloc timing_acquisition_8_0_CONTINUOUS_XCORR 1 4 4 2050 1220 NJ 1220 3760J 1020 NJ
preplace netloc timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED 1 4 4 1980 1200 NJ 1200 3740J 980 NJ
preplace netloc timing_acquisition_8_0_DETECTION_STROBE 1 4 4 1960 1190 2710J 1180 3730J 960 NJ
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I 1 4 1 2000 850n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q 1 4 1 2010 870n
preplace netloc timing_acquisition_8_0_DETECTION_XCORR 1 4 4 2040 1210 NJ 1210 3750J 1000 NJ
levelinfo -pg 1 0 200 550 950 1620 2350 3230 4140 5140 5470
pagesize -pg 1 -db -bbox -sgen -270 0 5760 1540
"
}
0
