`timescale 1ns/1ps
`include "sqrt.v"
module sqrt_tb();
    reg start, clk, clear;
    reg [6:0] num;
    wire ready;
    wire [3:0] result;
    
    sqrt_top uut(
	.start(start), .clk(clk), .clear(clear), .num(num), .ready(ready), .result(result)
	);
    
    initial begin
  start=0;
  clear =1;
  #100
  clear=0;
  #100
  start=1;
  clk =0;
  end

  always
   #50 clk= ~clk;
initial begin
num = 7'd0;
#10
num = 7'd1;
#10
num = 7'd13;
#10
num = 7'd25;
#10
num = 7'd127;
#10
$finish;
end

endmodule

