<stg><name>lenet5_ap2</name>


<trans_list>

<trans id="870" from="1" to="2">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="2" to="3">
<condition id="269">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="2" to="29">
<condition id="313">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="3" to="4">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="4" to="5">
<condition id="274">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="4" to="2">
<condition id="311">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="5" to="6">
<condition id="276">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="5" to="4">
<condition id="309">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="6" to="23">
<condition id="277">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="6" to="7">
<condition id="279">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="7" to="8">
<condition id="280">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="7" to="6">
<condition id="299">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="8" to="9">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="9" to="10">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="10" to="11">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="11" to="12">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="12" to="13">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="13" to="14">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="14" to="15">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="15" to="16">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="16" to="17">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="17" to="18">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="18" to="19">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="19" to="20">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="20" to="21">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="21" to="22">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="22" to="7">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="23" to="24">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="24" to="25">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="25" to="26">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="26" to="27">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="27" to="28">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="28" to="5">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="29" to="30">
<condition id="315">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="29" to="38">
<condition id="339">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="30" to="31">
<condition id="317">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="30" to="29">
<condition id="337">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="31" to="32">
<condition id="318">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="31" to="30">
<condition id="335">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="32" to="33">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="33" to="34">
<condition id="323">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="33" to="31">
<condition id="333">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="34" to="35">
<condition id="324">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="34" to="33">
<condition id="331">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="35" to="36">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="36" to="37">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="37" to="34">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="38" to="39">
<condition id="340">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="38" to="65">
<condition id="387">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="39" to="40">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="40" to="41">
<condition id="345">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="40" to="38">
<condition id="385">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="41" to="42">
<condition id="347">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="41" to="40">
<condition id="383">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="42" to="59">
<condition id="348">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="42" to="43">
<condition id="350">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="43" to="44">
<condition id="352">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="43" to="42">
<condition id="373">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="44" to="45">
<condition id="353">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="44" to="43">
<condition id="371">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="45" to="46">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="46" to="47">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="47" to="48">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="48" to="49">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="49" to="50">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="50" to="51">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="51" to="52">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="52" to="53">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="53" to="54">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="54" to="55">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="55" to="56">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="56" to="57">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="57" to="58">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="58" to="44">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="59" to="60">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="60" to="61">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="61" to="62">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="62" to="63">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="63" to="64">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="64" to="41">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="65" to="66">
<condition id="389">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="65" to="74">
<condition id="413">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="66" to="67">
<condition id="391">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="66" to="65">
<condition id="411">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="67" to="68">
<condition id="392">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="67" to="66">
<condition id="409">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="68" to="69">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="69" to="70">
<condition id="397">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="69" to="67">
<condition id="407">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="70" to="71">
<condition id="398">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="70" to="69">
<condition id="405">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="71" to="72">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="72" to="73">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="73" to="70">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="74" to="75">
<condition id="415">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="74" to="78">
<condition id="427">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="75" to="76">
<condition id="417">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="75" to="74">
<condition id="425">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="76" to="77">
<condition id="418">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="76" to="75">
<condition id="423">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="77" to="76">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="78" to="79">
<condition id="429">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="78" to="101">
<condition id="458">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="79" to="80">
<condition id="431">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="79" to="93">
<condition id="430">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="80" to="81">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="81" to="82">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="82" to="83">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="83" to="84">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="84" to="85">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="85" to="86">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="86" to="87">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="87" to="88">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="88" to="89">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="89" to="90">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="90" to="91">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="91" to="92">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="92" to="79">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="93" to="94">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="94" to="95">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="95" to="96">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="96" to="97">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="97" to="98">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="98" to="99">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="99" to="100">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="100" to="78">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="101" to="102">
<condition id="460">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="101" to="124">
<condition id="489">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="102" to="103">
<condition id="462">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="102" to="116">
<condition id="461">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="103" to="104">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="104" to="105">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="105" to="106">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="106" to="107">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="107" to="108">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="108" to="109">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="109" to="110">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="110" to="111">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="111" to="112">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="112" to="113">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="113" to="114">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="114" to="115">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="115" to="102">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="116" to="117">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="117" to="118">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="118" to="119">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="119" to="120">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="120" to="121">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="121" to="122">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="122" to="123">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="123" to="101">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="124" to="125">
<condition id="491">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="125" to="126">
<condition id="493">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="125" to="139">
<condition id="492">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="126" to="127">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="127" to="128">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="128" to="129">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="129" to="130">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="130" to="131">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="131" to="132">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="132" to="133">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="133" to="134">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="134" to="135">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="135" to="136">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="136" to="137">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="137" to="138">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="138" to="125">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="139" to="140">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="140" to="141">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="141" to="142">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="142" to="143">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="143" to="144">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="144" to="145">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="145" to="146">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="146" to="147">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="147" to="124">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %index) nounwind, !map !560

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !566

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @lenet5_ap2_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %index_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %index) nounwind

]]></Node>
<StgValue><ssdm name="index_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="25" op_0_bw="32">
<![CDATA[
:4  %tmp = trunc i32 %index_read to i25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit59:0  %channel = phi i3 [ 0, %0 ], [ %channel_1, %.loopexit59.loopexit ]

]]></Node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit59:1  %exitcond25 = icmp eq i3 %channel, -2

]]></Node>
<StgValue><ssdm name="exitcond25"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit59:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit59:3  %channel_1 = add i3 %channel, 1

]]></Node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit59:4  br i1 %exitcond25, label %.preheader48.preheader, label %.preheader52.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.preheader52.preheader:0  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 2, i3 %channel)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader52.preheader:1  %conv_bias_addr = getelementptr [48 x double]* @conv_bias, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="conv_bias_addr"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="6">
<![CDATA[
.preheader52.preheader:7  %conv_bias_load = load double* %conv_bias_addr, align 8

]]></Node>
<StgValue><ssdm name="conv_bias_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
.preheader48.preheader:0  %max_value = alloca double

]]></Node>
<StgValue><ssdm name="max_value"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.preheader:1  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="3" op_3_bw="5">
<![CDATA[
.preheader52.preheader:2  %p_shl3 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i3.i5(i56 2, i3 %channel, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="3" op_3_bw="2">
<![CDATA[
.preheader52.preheader:3  %p_shl4 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i3.i2(i59 2, i3 %channel, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader52.preheader:4  %tmp_2 = sub i64 %p_shl3, %p_shl4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="3" op_3_bw="1">
<![CDATA[
.preheader52.preheader:5  %p_shl2 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i3.i1(i60 2, i3 %channel, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader52.preheader:6  %tmp_5 = sub i64 %p_shl3, %p_shl2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="6">
<![CDATA[
.preheader52.preheader:7  %conv_bias_load = load double* %conv_bias_addr, align 8

]]></Node>
<StgValue><ssdm name="conv_bias_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.preheader:8  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader52:0  %col = phi i5 [ 0, %.preheader52.preheader ], [ %col_1, %.preheader52.loopexit ]

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader52:1  %exitcond29 = icmp eq i5 %col, -4

]]></Node>
<StgValue><ssdm name="exitcond29"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader52:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader52:3  %col_1 = add i5 %col, 1

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader52:4  br i1 %exitcond29, label %.loopexit59.loopexit, label %.preheader51.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="5">
<![CDATA[
.preheader51.preheader:0  %tmp_4 = zext i5 %col to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader51.preheader:1  %tmp_12 = add i64 %tmp_2, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="64">
<![CDATA[
.preheader51.preheader:2  %tmp_16 = trunc i64 %tmp_12 to i12

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.preheader51.preheader:3  %p_shl5_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_16, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="64">
<![CDATA[
.preheader51.preheader:4  %tmp_17 = trunc i64 %tmp_12 to i15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader51.preheader:5  %p_shl6_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_17, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader51.preheader:6  %tmp_19 = sub i17 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.preheader51.preheader:7  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.loopexit59.loopexit:0  br label %.loopexit59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader51:0  %row = phi i5 [ %row_1, %._crit_edge ], [ 0, %.preheader51.preheader ]

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader51:1  %exitcond28 = icmp eq i5 %row, -4

]]></Node>
<StgValue><ssdm name="exitcond28"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader51:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader51:3  %row_1 = add i5 %row, 1

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader51:4  br i1 %exitcond28, label %.preheader52.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="5">
<![CDATA[
:0  %tmp_cast = zext i5 %row to i17

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %tmp_61 = add i17 %tmp_19, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="17">
<![CDATA[
:2  %tmp_136_cast = zext i17 %tmp_61 to i64

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_dot_addr = getelementptr [37632 x double]* @conv_dot, i64 0, i64 %tmp_136_cast

]]></Node>
<StgValue><ssdm name="conv_dot_addr"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.loopexit:0  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.loopexit58:0  %tmp_3 = phi double [ 0.000000e+00, %1 ], [ %tmp_18, %.loopexit58.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit58:1  %fil_col = phi i3 [ 0, %1 ], [ %fil_col_1, %.loopexit58.loopexit ]

]]></Node>
<StgValue><ssdm name="fil_col"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="3">
<![CDATA[
.loopexit58:2  %fil_col_cast = zext i3 %fil_col to i5

]]></Node>
<StgValue><ssdm name="fil_col_cast"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit58:3  %exitcond27 = icmp eq i3 %fil_col, -3

]]></Node>
<StgValue><ssdm name="exitcond27"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit58:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit58:5  %fil_col_1 = add i3 %fil_col, 1

]]></Node>
<StgValue><ssdm name="fil_col_1"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit58:6  br i1 %exitcond27, label %._crit_edge, label %.preheader50.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader50.preheader:0  %tmp_15 = add i5 %col, %fil_col_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="3">
<![CDATA[
.preheader50.preheader:1  %tmp_17_cast = zext i3 %fil_col to i14

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader50.preheader:2  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="6" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:0  %tmp_13 = fadd double %tmp_3, %conv_bias_load

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader50:0  %tmp_18 = phi double [ %tmp_67, %.preheader49.preheader ], [ %tmp_3, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader50:1  %fil_row = phi i3 [ %fil_row_1, %.preheader49.preheader ], [ 0, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="fil_row"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="3">
<![CDATA[
.preheader50:2  %fil_row_cast = zext i3 %fil_row to i5

]]></Node>
<StgValue><ssdm name="fil_row_cast"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader50:3  %exitcond26 = icmp eq i3 %fil_row, -3

]]></Node>
<StgValue><ssdm name="exitcond26"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader50:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader50:5  %fil_row_1 = add i3 %fil_row, 1

]]></Node>
<StgValue><ssdm name="fil_row_1"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader50:6  br i1 %exitcond26, label %.loopexit58.loopexit, label %.preheader49.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader49.preheader:0  %tmp_28 = add i5 %row, %fil_row_cast

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader49.preheader:1  %tmp_135 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_15, i5 %tmp_28)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="25" op_0_bw="10">
<![CDATA[
.preheader49.preheader:2  %tmp_160_cast = zext i10 %tmp_135 to i25

]]></Node>
<StgValue><ssdm name="tmp_160_cast"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader49.preheader:3  %tmp_136 = mul i25 10000, %tmp_160_cast

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader49.preheader:4  %tmp_137 = add i25 %tmp, %tmp_136

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
.preheader49.preheader:8  %tmp_30 = zext i3 %fil_row to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader49.preheader:9  %tmp_138 = add i64 %tmp_30, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="64">
<![CDATA[
.preheader49.preheader:10  %tmp_139 = trunc i64 %tmp_138 to i14

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="64">
<![CDATA[
.preheader49.preheader:11  %tmp_140 = trunc i64 %tmp_138 to i12

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader49.preheader:12  %p_shl7_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_140, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader49.preheader:13  %tmp_141 = add i14 %p_shl7_cast, %tmp_139

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader49.preheader:14  %tmp_142 = add i14 %tmp_17_cast, %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.loopexit58.loopexit:0  br label %.loopexit58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="25">
<![CDATA[
.preheader49.preheader:5  %tmp_162_cast = sext i25 %tmp_137 to i64

]]></Node>
<StgValue><ssdm name="tmp_162_cast"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader49.preheader:6  %in_addr = getelementptr [10240000 x double]* @in_r, i64 0, i64 %tmp_162_cast

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="24">
<![CDATA[
.preheader49.preheader:7  %in_load = load double* %in_addr, align 8

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="230" st_id="9" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="24">
<![CDATA[
.preheader49.preheader:7  %in_load = load double* %in_addr, align 8

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="231" st_id="10" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="24">
<![CDATA[
.preheader49.preheader:7  %in_load = load double* %in_addr, align 8

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="14">
<![CDATA[
.preheader49.preheader:15  %tmp_166_cast = zext i14 %tmp_142 to i64

]]></Node>
<StgValue><ssdm name="tmp_166_cast"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader49.preheader:16  %conv_weight_addr = getelementptr [7200 x double]* @conv_weight, i64 0, i64 %tmp_166_cast

]]></Node>
<StgValue><ssdm name="conv_weight_addr"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="13">
<![CDATA[
.preheader49.preheader:17  %conv_weight_load = load double* %conv_weight_addr, align 8

]]></Node>
<StgValue><ssdm name="conv_weight_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="235" st_id="11" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="24">
<![CDATA[
.preheader49.preheader:7  %in_load = load double* %in_addr, align 8

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="13">
<![CDATA[
.preheader49.preheader:17  %conv_weight_load = load double* %conv_weight_addr, align 8

]]></Node>
<StgValue><ssdm name="conv_weight_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="237" st_id="12" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader49.preheader:18  %tmp_58 = fmul double %in_load, %conv_weight_load

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="238" st_id="13" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader49.preheader:18  %tmp_58 = fmul double %in_load, %conv_weight_load

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="239" st_id="14" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader49.preheader:18  %tmp_58 = fmul double %in_load, %conv_weight_load

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="240" st_id="15" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader49.preheader:18  %tmp_58 = fmul double %in_load, %conv_weight_load

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="241" st_id="16" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader49.preheader:18  %tmp_58 = fmul double %in_load, %conv_weight_load

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="242" st_id="17" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader49.preheader:18  %tmp_58 = fmul double %in_load, %conv_weight_load

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="243" st_id="18" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader49.preheader:19  %tmp_67 = fadd double %tmp_18, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="244" st_id="19" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader49.preheader:19  %tmp_67 = fadd double %tmp_18, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="245" st_id="20" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader49.preheader:19  %tmp_67 = fadd double %tmp_18, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="246" st_id="21" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader49.preheader:19  %tmp_67 = fadd double %tmp_18, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="247" st_id="22" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader49.preheader:19  %tmp_67 = fadd double %tmp_18, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader49.preheader:20  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="249" st_id="23" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:0  %tmp_13 = fadd double %tmp_3, %conv_bias_load

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="250" st_id="24" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:0  %tmp_13 = fadd double %tmp_3, %conv_bias_load

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="251" st_id="25" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:0  %tmp_13 = fadd double %tmp_3, %conv_bias_load

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="252" st_id="26" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:0  %tmp_13 = fadd double %tmp_3, %conv_bias_load

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="253" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:1  %tmp_13_to_int = bitcast double %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_to_int"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:2  %tmp_14 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_13_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge:3  %tmp_106 = trunc i64 %tmp_13_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:4  %notlhs = icmp ne i11 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge:5  %notrhs = icmp eq i52 %tmp_106, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:7  %tmp_45 = fcmp olt double %tmp_13, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="259" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:6  %tmp_39 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:8  %tmp_51 = and i1 %tmp_39, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:9  %storemerge = select i1 %tmp_51, double 0.000000e+00, double %tmp_13

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="16">
<![CDATA[
._crit_edge:10  store double %storemerge, double* %conv_dot_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:11  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader48:0  %channel1 = phi i3 [ 0, %.preheader48.preheader ], [ %channel_2, %.preheader48.loopexit ]

]]></Node>
<StgValue><ssdm name="channel1"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
.preheader48:1  %max_value_load = load double* %max_value

]]></Node>
<StgValue><ssdm name="max_value_load"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader48:2  %exitcond24 = icmp eq i3 %channel1, -2

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader48:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader48:4  %channel_2 = add i3 %channel1, 1

]]></Node>
<StgValue><ssdm name="channel_2"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48:5  br i1 %exitcond24, label %.preheader44.preheader, label %.preheader47.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="3" op_3_bw="4">
<![CDATA[
.preheader47.preheader:0  %p_shl1 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i3.i4(i57 2, i3 %channel1, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="3" op_3_bw="1">
<![CDATA[
.preheader47.preheader:1  %p_shl5 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i3.i1(i60 2, i3 %channel1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader47.preheader:2  %tmp_6 = sub i64 %p_shl1, %p_shl5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="3" op_3_bw="5">
<![CDATA[
.preheader47.preheader:3  %p_shl8 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i3.i5(i56 2, i3 %channel1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="3" op_3_bw="2">
<![CDATA[
.preheader47.preheader:4  %p_shl9 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i3.i2(i59 2, i3 %channel1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="275" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader47.preheader:5  %tmp_s = sub i64 %p_shl8, %p_shl9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.preheader:6  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
.preheader44.preheader:0  br label %.preheader44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader47:0  %col2 = phi i4 [ 0, %.preheader47.preheader ], [ %col_2, %.preheader47.loopexit ]

]]></Node>
<StgValue><ssdm name="col2"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader47:1  %exitcond23 = icmp eq i4 %col2, -2

]]></Node>
<StgValue><ssdm name="exitcond23"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader47:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader47:3  %col_2 = add i4 %col2, 1

]]></Node>
<StgValue><ssdm name="col_2"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader47:4  br i1 %exitcond23, label %.preheader48.loopexit, label %.preheader46.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader46.preheader:0  %tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %col2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="5">
<![CDATA[
.preheader46.preheader:1  %tmp_8 = zext i5 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="285" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader46.preheader:2  %tmp_29 = add i64 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="64">
<![CDATA[
.preheader46.preheader:3  %tmp_35 = trunc i64 %tmp_29 to i12

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.preheader46.preheader:4  %p_shl14_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_35, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="64">
<![CDATA[
.preheader46.preheader:5  %tmp_37 = trunc i64 %tmp_29 to i15

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader46.preheader:6  %p_shl15_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_37, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="290" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader46.preheader:7  %tmp_42 = sub i17 %p_shl14_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="291" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="4">
<![CDATA[
.preheader46.preheader:8  %tmp_9 = zext i4 %col2 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="292" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader46.preheader:9  %tmp_44 = add i64 %tmp_9, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="293" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="64">
<![CDATA[
.preheader46.preheader:10  %tmp_48 = trunc i64 %tmp_44 to i11

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="294" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader46.preheader:11  %p_shl12_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_48, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="64">
<![CDATA[
.preheader46.preheader:12  %tmp_55 = trunc i64 %tmp_44 to i14

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader46.preheader:13  %p_shl13_cast = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_55, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader46.preheader:14  %tmp_57 = sub i15 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.preheader:15  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.loopexit:0  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="300" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader46:0  %row3 = phi i4 [ %row_2, %3 ], [ 0, %.preheader46.preheader ]

]]></Node>
<StgValue><ssdm name="row3"/></StgValue>
</operation>

<operation id="301" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader46:1  %exitcond22 = icmp eq i4 %row3, -2

]]></Node>
<StgValue><ssdm name="exitcond22"/></StgValue>
</operation>

<operation id="302" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader46:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="303" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader46:3  %row_2 = add i4 %row3, 1

]]></Node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="304" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader46:4  br i1 %exitcond22, label %.preheader47.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:0  %tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %row3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="306" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="5">
<![CDATA[
:1  %tmp_12_cast = zext i5 %tmp_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %tmp_101 = add i17 %tmp_12_cast, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="17">
<![CDATA[
:3  %tmp_143_cast = zext i17 %tmp_101 to i64

]]></Node>
<StgValue><ssdm name="tmp_143_cast"/></StgValue>
</operation>

<operation id="309" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %conv_dot_addr_1 = getelementptr [37632 x double]* @conv_dot, i64 0, i64 %tmp_143_cast

]]></Node>
<StgValue><ssdm name="conv_dot_addr_1"/></StgValue>
</operation>

<operation id="310" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="16">
<![CDATA[
:5  %max_value_2 = load double* %conv_dot_addr_1, align 8

]]></Node>
<StgValue><ssdm name="max_value_2"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.loopexit:0  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="312" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="16">
<![CDATA[
:5  %max_value_2 = load double* %conv_dot_addr_1, align 8

]]></Node>
<StgValue><ssdm name="max_value_2"/></StgValue>
</operation>

<operation id="313" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="314" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit57:0  %fil_col4 = phi i2 [ 0, %2 ], [ %fil_col_2, %.loopexit57.loopexit ]

]]></Node>
<StgValue><ssdm name="fil_col4"/></StgValue>
</operation>

<operation id="315" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.loopexit57:1  %max_value_3 = phi double [ %max_value_2, %2 ], [ %max_value_4, %.loopexit57.loopexit ]

]]></Node>
<StgValue><ssdm name="max_value_3"/></StgValue>
</operation>

<operation id="316" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="2">
<![CDATA[
.loopexit57:2  %fil_col4_cast = zext i2 %fil_col4 to i5

]]></Node>
<StgValue><ssdm name="fil_col4_cast"/></StgValue>
</operation>

<operation id="317" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit57:3  %exitcond21 = icmp eq i2 %fil_col4, -2

]]></Node>
<StgValue><ssdm name="exitcond21"/></StgValue>
</operation>

<operation id="318" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit57:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="319" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit57:5  %fil_col_2 = add i2 %fil_col4, 1

]]></Node>
<StgValue><ssdm name="fil_col_2"/></StgValue>
</operation>

<operation id="320" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit57:6  br i1 %exitcond21, label %3, label %.preheader45.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader45.preheader:0  %tmp_26 = add i5 %fil_col4_cast, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="322" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="5">
<![CDATA[
.preheader45.preheader:1  %tmp_27 = zext i5 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="323" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader45.preheader:2  %tmp_131 = add i64 %tmp_s, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="324" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="64">
<![CDATA[
.preheader45.preheader:3  %tmp_132 = trunc i64 %tmp_131 to i12

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="325" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.preheader45.preheader:4  %p_shl16_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_132, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="326" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="64">
<![CDATA[
.preheader45.preheader:5  %tmp_133 = trunc i64 %tmp_131 to i15

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="327" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader45.preheader:6  %p_shl17_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_133, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="328" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader45.preheader:7  %tmp_134 = sub i17 %p_shl16_cast, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="329" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.preheader45.preheader:8  br label %.preheader45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="4">
<![CDATA[
:0  %tmp_25_cast = zext i4 %row3 to i15

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="331" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_130 = add i15 %tmp_57, %tmp_25_cast

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="332" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_154_cast = zext i15 %tmp_130 to i64

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="333" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pool_dot_addr = getelementptr [9408 x double]* @pool_dot, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="pool_dot_addr"/></StgValue>
</operation>

<operation id="334" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:4  store double %max_value_3, double* %pool_dot_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  store double %max_value_3, double* %max_value

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="337" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader45:0  %fil_row5 = phi i2 [ %fil_row_2, %._crit_edge53 ], [ 0, %.preheader45.preheader ]

]]></Node>
<StgValue><ssdm name="fil_row5"/></StgValue>
</operation>

<operation id="338" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader45:1  %max_value_4 = phi double [ %max_value_5, %._crit_edge53 ], [ %max_value_3, %.preheader45.preheader ]

]]></Node>
<StgValue><ssdm name="max_value_4"/></StgValue>
</operation>

<operation id="339" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="2">
<![CDATA[
.preheader45:2  %fil_row5_cast = zext i2 %fil_row5 to i5

]]></Node>
<StgValue><ssdm name="fil_row5_cast"/></StgValue>
</operation>

<operation id="340" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader45:3  %exitcond20 = icmp eq i2 %fil_row5, -2

]]></Node>
<StgValue><ssdm name="exitcond20"/></StgValue>
</operation>

<operation id="341" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader45:4  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="342" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader45:5  %fil_row_2 = add i2 %fil_row5, 1

]]></Node>
<StgValue><ssdm name="fil_row_2"/></StgValue>
</operation>

<operation id="343" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45:6  br i1 %exitcond20, label %.loopexit57.loopexit, label %._crit_edge53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge53:0  %tmp_43 = add i5 %fil_row5_cast, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="345" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="5">
<![CDATA[
._crit_edge53:1  %tmp_44_cast = zext i5 %tmp_43 to i17

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="346" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge53:2  %tmp_150 = add i17 %tmp_134, %tmp_44_cast

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="347" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge53:3  %tmp_173_cast = zext i17 %tmp_150 to i64

]]></Node>
<StgValue><ssdm name="tmp_173_cast"/></StgValue>
</operation>

<operation id="348" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge53:4  %conv_dot_addr_4 = getelementptr [37632 x double]* @conv_dot, i64 0, i64 %tmp_173_cast

]]></Node>
<StgValue><ssdm name="conv_dot_addr_4"/></StgValue>
</operation>

<operation id="349" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge53:5  %max_value_7 = load double* %conv_dot_addr_4, align 8

]]></Node>
<StgValue><ssdm name="max_value_7"/></StgValue>
</operation>

<operation id="350" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
.loopexit57.loopexit:0  br label %.loopexit57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="351" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge53:5  %max_value_7 = load double* %conv_dot_addr_4, align 8

]]></Node>
<StgValue><ssdm name="max_value_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="352" st_id="36" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge53:19  %tmp_93 = fcmp olt double %max_value_4, %max_value_7

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="353" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge53:6  %max_value_4_to_int = bitcast double %max_value_4 to i64

]]></Node>
<StgValue><ssdm name="max_value_4_to_int"/></StgValue>
</operation>

<operation id="354" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge53:7  %tmp_86 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %max_value_4_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="355" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge53:8  %tmp_151 = trunc i64 %max_value_4_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="356" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge53:9  %max_value_16_to_int = bitcast double %max_value_7 to i64

]]></Node>
<StgValue><ssdm name="max_value_16_to_int"/></StgValue>
</operation>

<operation id="357" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge53:10  %tmp_88 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %max_value_16_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="358" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge53:11  %tmp_152 = trunc i64 %max_value_16_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="359" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge53:12  %notlhs2 = icmp ne i11 %tmp_86, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="360" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge53:13  %notrhs2 = icmp eq i52 %tmp_151, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="361" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge53:14  %tmp_90 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="362" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge53:15  %notlhs3 = icmp ne i11 %tmp_88, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="363" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge53:16  %notrhs3 = icmp eq i52 %tmp_152, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="364" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge53:17  %tmp_91 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="365" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge53:18  %tmp_92 = and i1 %tmp_90, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="366" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge53:20  %tmp_94 = and i1 %tmp_92, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="367" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge53:21  %max_value_5 = select i1 %tmp_94, double %max_value_7, double %max_value_4

]]></Node>
<StgValue><ssdm name="max_value_5"/></StgValue>
</operation>

<operation id="368" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge53:22  br label %.preheader45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="369" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader44:0  %i = phi i5 [ %i_1, %.preheader44.loopexit ], [ 0, %.preheader44.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="370" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader44:1  %exitcond19 = icmp eq i5 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond19"/></StgValue>
</operation>

<operation id="371" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader44:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="372" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader44:3  %i_1 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="373" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader44:4  br i1 %exitcond19, label %.preheader39.preheader, label %.preheader43.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader43.preheader:0  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 1, i5 %i)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="375" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader43.preheader:1  %conv_bias_addr_1 = getelementptr [48 x double]* @conv_bias, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="conv_bias_addr_1"/></StgValue>
</operation>

<operation id="376" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="6">
<![CDATA[
.preheader43.preheader:8  %conv_bias_load_1 = load double* %conv_bias_addr_1, align 8

]]></Node>
<StgValue><ssdm name="conv_bias_load_1"/></StgValue>
</operation>

<operation id="377" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="32">
<![CDATA[
.preheader39.preheader:0  %max_value_1 = alloca double

]]></Node>
<StgValue><ssdm name="max_value_1"/></StgValue>
</operation>

<operation id="378" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader39.preheader:1  store double %max_value_load, double* %max_value_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
.preheader39.preheader:2  br label %.preheader39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="380" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader43.preheader:2  %p_shl6 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 1, i5 %i, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="381" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="5" op_3_bw="2">
<![CDATA[
.preheader43.preheader:3  %p_shl7 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i5.i2(i57 1, i5 %i, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="382" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader43.preheader:4  %tmp_24 = sub i64 %p_shl6, %p_shl7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="383" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="5" op_3_bw="3">
<![CDATA[
.preheader43.preheader:5  %p_shl10 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i5.i3(i56 1, i5 %i, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="384" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="5" op_3_bw="1">
<![CDATA[
.preheader43.preheader:6  %p_shl11 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i5.i1(i58 1, i5 %i, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="385" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader43.preheader:7  %tmp_25 = sub i64 %p_shl10, %p_shl11

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="386" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="6">
<![CDATA[
.preheader43.preheader:8  %conv_bias_load_1 = load double* %conv_bias_addr_1, align 8

]]></Node>
<StgValue><ssdm name="conv_bias_load_1"/></StgValue>
</operation>

<operation id="387" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.preheader43.preheader:9  br label %.preheader43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="388" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader43:0  %col6 = phi i4 [ 0, %.preheader43.preheader ], [ %col_3, %.preheader43.loopexit ]

]]></Node>
<StgValue><ssdm name="col6"/></StgValue>
</operation>

<operation id="389" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader43:1  %exitcond18 = icmp eq i4 %col6, -6

]]></Node>
<StgValue><ssdm name="exitcond18"/></StgValue>
</operation>

<operation id="390" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader43:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="391" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader43:3  %col_3 = add i4 %col6, 1

]]></Node>
<StgValue><ssdm name="col_3"/></StgValue>
</operation>

<operation id="392" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader43:4  br i1 %exitcond18, label %.preheader44.loopexit, label %.preheader42.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="4">
<![CDATA[
.preheader42.preheader:0  %tmp_10 = zext i4 %col6 to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="394" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader42.preheader:1  %tmp_82 = add i64 %tmp_24, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="395" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="64">
<![CDATA[
.preheader42.preheader:2  %tmp_87 = trunc i64 %tmp_82 to i12

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="396" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.preheader42.preheader:3  %p_shl22_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_87, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="397" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="15" op_0_bw="64">
<![CDATA[
.preheader42.preheader:4  %tmp_89 = trunc i64 %tmp_82 to i15

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="398" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader42.preheader:5  %p_shl23_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_89, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="399" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader42.preheader:6  %tmp_96 = sub i17 %p_shl22_cast, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="400" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
.preheader42.preheader:7  br label %.preheader42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
.preheader44.loopexit:0  br label %.preheader44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="402" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader42:0  %row7 = phi i4 [ %row_3, %._crit_edge54 ], [ 0, %.preheader42.preheader ]

]]></Node>
<StgValue><ssdm name="row7"/></StgValue>
</operation>

<operation id="403" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader42:1  %exitcond17 = icmp eq i4 %row7, -6

]]></Node>
<StgValue><ssdm name="exitcond17"/></StgValue>
</operation>

<operation id="404" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader42:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="405" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader42:3  %row_3 = add i4 %row7, 1

]]></Node>
<StgValue><ssdm name="row_3"/></StgValue>
</operation>

<operation id="406" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader42:4  br i1 %exitcond17, label %.preheader43.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="17" op_0_bw="4">
<![CDATA[
:0  %tmp_24_cast = zext i4 %row7 to i17

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="408" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %tmp_129 = add i17 %tmp_96, %tmp_24_cast

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="409" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="17">
<![CDATA[
:2  %tmp_153_cast = zext i17 %tmp_129 to i64

]]></Node>
<StgValue><ssdm name="tmp_153_cast"/></StgValue>
</operation>

<operation id="410" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_dot_addr_2 = getelementptr [37632 x double]* @conv_dot, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="conv_dot_addr_2"/></StgValue>
</operation>

<operation id="411" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
.preheader43.loopexit:0  br label %.preheader43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="413" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.loopexit56:0  %tmp_31 = phi double [ 0.000000e+00, %4 ], [ %tmp_50, %.loopexit56.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="414" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit56:1  %fil_col8 = phi i3 [ 0, %4 ], [ %fil_col_3, %.loopexit56.loopexit ]

]]></Node>
<StgValue><ssdm name="fil_col8"/></StgValue>
</operation>

<operation id="415" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="3">
<![CDATA[
.loopexit56:2  %fil_col8_cast = zext i3 %fil_col8 to i4

]]></Node>
<StgValue><ssdm name="fil_col8_cast"/></StgValue>
</operation>

<operation id="416" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit56:3  %exitcond16 = icmp eq i3 %fil_col8, -3

]]></Node>
<StgValue><ssdm name="exitcond16"/></StgValue>
</operation>

<operation id="417" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit56:4  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="418" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit56:5  %fil_col_3 = add i3 %fil_col8, 1

]]></Node>
<StgValue><ssdm name="fil_col_3"/></StgValue>
</operation>

<operation id="419" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit56:6  br i1 %exitcond16, label %._crit_edge54, label %.preheader41.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader41.preheader:0  %tmp_40 = add i4 %fil_col8_cast, %col6

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="421" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="4">
<![CDATA[
.preheader41.preheader:1  %tmp_41 = zext i4 %tmp_40 to i64

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="422" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="3">
<![CDATA[
.preheader41.preheader:2  %tmp_42_cast = zext i3 %fil_col8 to i14

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="423" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
.preheader41.preheader:3  br label %.preheader41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="42" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge54:0  %tmp_38 = fadd double %tmp_31, %conv_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="425" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader41:0  %tmp_50 = phi double [ %tmp_31, %.preheader41.preheader ], [ %tmp_68, %.preheader41.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="426" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader41:1  %fil_row9 = phi i3 [ 0, %.preheader41.preheader ], [ %fil_row_3, %.preheader41.loopexit ]

]]></Node>
<StgValue><ssdm name="fil_row9"/></StgValue>
</operation>

<operation id="427" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="3">
<![CDATA[
.preheader41:2  %fil_row9_cast = zext i3 %fil_row9 to i4

]]></Node>
<StgValue><ssdm name="fil_row9_cast"/></StgValue>
</operation>

<operation id="428" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader41:3  %exitcond15 = icmp eq i3 %fil_row9, -3

]]></Node>
<StgValue><ssdm name="exitcond15"/></StgValue>
</operation>

<operation id="429" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader41:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="430" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader41:5  %fil_row_3 = add i3 %fil_row9, 1

]]></Node>
<StgValue><ssdm name="fil_row_3"/></StgValue>
</operation>

<operation id="431" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader41:6  br i1 %exitcond15, label %.loopexit56.loopexit, label %.preheader40.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader40.preheader:0  %tmp_64 = add i4 %fil_row9_cast, %row7

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="433" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="15" op_0_bw="4">
<![CDATA[
.preheader40.preheader:1  %tmp_65_cast = zext i4 %tmp_64 to i15

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="434" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="3">
<![CDATA[
.preheader40.preheader:2  %tmp_66 = zext i3 %fil_row9 to i64

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="435" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
.preheader40.preheader:3  br label %.preheader40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
.loopexit56.loopexit:0  br label %.loopexit56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="437" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader40:0  %tmp_68 = phi double [ %tmp_80, %5 ], [ %tmp_50, %.preheader40.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="438" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader40:1  %n = phi i3 [ %n_1, %5 ], [ 0, %.preheader40.preheader ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="439" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader40:2  %exitcond14 = icmp eq i3 %n, -2

]]></Node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="440" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader40:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="441" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader40:4  %n_1 = add i3 %n, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="442" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader40:5  br i1 %exitcond14, label %.preheader41.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_78 = zext i3 %n to i64

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="444" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="3" op_3_bw="4">
<![CDATA[
:1  %p_shl18 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i3.i4(i57 2, i3 %n, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="445" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="3" op_3_bw="1">
<![CDATA[
:2  %p_shl19 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i3.i1(i60 2, i3 %n, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="446" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_176 = sub i64 %p_shl18, %p_shl19

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="447" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_177 = add i64 %tmp_176, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="448" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="64">
<![CDATA[
:5  %tmp_178 = trunc i64 %tmp_177 to i11

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="449" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="64">
<![CDATA[
:7  %tmp_179 = trunc i64 %tmp_177 to i14

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="450" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_182 = add i64 %tmp_25, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="451" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
.preheader41.loopexit:0  br label %.preheader41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="452" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
:6  %p_shl26_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_178, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="453" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
:8  %p_shl27_cast = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_179, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="454" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %tmp_180 = sub i15 %p_shl26_cast, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="455" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:10  %tmp_181 = add i15 %tmp_180, %tmp_65_cast

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="456" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_183 = shl i64 %tmp_182, 2

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="457" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_184 = add i64 %tmp_182, %tmp_183

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="458" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_185 = add i64 %tmp_184, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="459" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="64">
<![CDATA[
:17  %tmp_186 = trunc i64 %tmp_185 to i14

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="460" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="64">
<![CDATA[
:18  %tmp_187 = trunc i64 %tmp_185 to i12

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="461" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="15">
<![CDATA[
:11  %tmp_198_cast = zext i15 %tmp_181 to i64

]]></Node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="462" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %pool_dot_addr_3 = getelementptr [9408 x double]* @pool_dot, i64 0, i64 %tmp_198_cast

]]></Node>
<StgValue><ssdm name="pool_dot_addr_3"/></StgValue>
</operation>

<operation id="463" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:19  %p_shl24_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_187, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="464" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:20  %tmp_188 = add i14 %tmp_186, %p_shl24_cast

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="465" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:21  %tmp_189 = add i14 %tmp_188, %tmp_42_cast

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="466" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="14">
<![CDATA[
:22  %tmp_205_cast = zext i14 %tmp_189 to i64

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="467" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %conv_weight_addr_1 = getelementptr [7200 x double]* @conv_weight, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="conv_weight_addr_1"/></StgValue>
</operation>

<operation id="468" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="14">
<![CDATA[
:24  %pool_dot_load_1 = load double* %pool_dot_addr_3, align 8

]]></Node>
<StgValue><ssdm name="pool_dot_load_1"/></StgValue>
</operation>

<operation id="469" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="13">
<![CDATA[
:25  %conv_weight_load_1 = load double* %conv_weight_addr_1, align 8

]]></Node>
<StgValue><ssdm name="conv_weight_load_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="470" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="14">
<![CDATA[
:24  %pool_dot_load_1 = load double* %pool_dot_addr_3, align 8

]]></Node>
<StgValue><ssdm name="pool_dot_load_1"/></StgValue>
</operation>

<operation id="471" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="13">
<![CDATA[
:25  %conv_weight_load_1 = load double* %conv_weight_addr_1, align 8

]]></Node>
<StgValue><ssdm name="conv_weight_load_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="472" st_id="48" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_79 = fmul double %pool_dot_load_1, %conv_weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="473" st_id="49" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_79 = fmul double %pool_dot_load_1, %conv_weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="474" st_id="50" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_79 = fmul double %pool_dot_load_1, %conv_weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="475" st_id="51" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_79 = fmul double %pool_dot_load_1, %conv_weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="476" st_id="52" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_79 = fmul double %pool_dot_load_1, %conv_weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="477" st_id="53" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_79 = fmul double %pool_dot_load_1, %conv_weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="478" st_id="54" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_80 = fadd double %tmp_68, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="479" st_id="55" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_80 = fadd double %tmp_68, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="480" st_id="56" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_80 = fadd double %tmp_68, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="481" st_id="57" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_80 = fadd double %tmp_68, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="482" st_id="58" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_80 = fadd double %tmp_68, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="483" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %.preheader40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="484" st_id="59" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge54:0  %tmp_38 = fadd double %tmp_31, %conv_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="485" st_id="60" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge54:0  %tmp_38 = fadd double %tmp_31, %conv_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="486" st_id="61" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge54:0  %tmp_38 = fadd double %tmp_31, %conv_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="487" st_id="62" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge54:0  %tmp_38 = fadd double %tmp_31, %conv_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="488" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge54:1  %tmp_38_to_int = bitcast double %tmp_38 to i64

]]></Node>
<StgValue><ssdm name="tmp_38_to_int"/></StgValue>
</operation>

<operation id="489" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge54:2  %tmp_77 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_38_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="490" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge54:3  %tmp_149 = trunc i64 %tmp_38_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="491" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge54:4  %notlhs1 = icmp ne i11 %tmp_77, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="492" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge54:5  %notrhs1 = icmp eq i52 %tmp_149, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="493" st_id="63" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge54:7  %tmp_84 = fcmp olt double %tmp_38, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="494" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge54:6  %tmp_83 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="495" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge54:8  %tmp_85 = and i1 %tmp_83, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="496" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge54:9  %storemerge1 = select i1 %tmp_85, double 0.000000e+00, double %tmp_38

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="497" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="64" op_1_bw="16">
<![CDATA[
._crit_edge54:10  store double %storemerge1, double* %conv_dot_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge54:11  br label %.preheader42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="499" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader39:0  %i1 = phi i5 [ 0, %.preheader39.preheader ], [ %i_2, %.preheader39.loopexit ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="500" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64">
<![CDATA[
.preheader39:1  %max_value_1_load = load double* %max_value_1

]]></Node>
<StgValue><ssdm name="max_value_1_load"/></StgValue>
</operation>

<operation id="501" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader39:2  %exitcond13 = icmp eq i5 %i1, -16

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="502" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader39:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="503" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader39:4  %i_2 = add i5 %i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="504" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader39:5  br i1 %exitcond13, label %.preheader35.preheader, label %.preheader38.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
.preheader38.preheader:0  %p_shl12 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 1, i5 %i1, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="506" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="5" op_3_bw="1">
<![CDATA[
.preheader38.preheader:1  %p_shl13 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i5.i1(i58 1, i5 %i1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="507" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:2  %tmp_65 = sub i64 %p_shl12, %p_shl13

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="508" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader38.preheader:3  %p_shl14 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 1, i5 %i1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="509" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="5" op_3_bw="2">
<![CDATA[
.preheader38.preheader:4  %p_shl15 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i5.i2(i57 1, i5 %i1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="510" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38.preheader:5  %tmp_76 = sub i64 %p_shl14, %p_shl15

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="511" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
.preheader38.preheader:6  br label %.preheader38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
.preheader35.preheader:0  br label %.preheader35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="513" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader38:0  %j = phi i3 [ 0, %.preheader38.preheader ], [ %j_1, %.preheader38.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="514" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader38:1  %exitcond12 = icmp eq i3 %j, -3

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="515" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader38:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="516" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader38:3  %j_1 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="517" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader38:4  br i1 %exitcond12, label %.preheader39.loopexit, label %.preheader37.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader37.preheader:0  %tmp_21 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="519" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="4">
<![CDATA[
.preheader37.preheader:1  %tmp_22 = zext i4 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="520" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader37.preheader:2  %tmp_115 = add i64 %tmp_22, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="521" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="64">
<![CDATA[
.preheader37.preheader:3  %tmp_117 = trunc i64 %tmp_115 to i12

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="522" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.preheader37.preheader:4  %p_shl36_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_117, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl36_cast"/></StgValue>
</operation>

<operation id="523" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="15" op_0_bw="64">
<![CDATA[
.preheader37.preheader:5  %tmp_123 = trunc i64 %tmp_115 to i15

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="524" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader37.preheader:6  %p_shl37_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_123, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl37_cast"/></StgValue>
</operation>

<operation id="525" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader37.preheader:7  %tmp_124 = sub i17 %p_shl36_cast, %p_shl37_cast

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="526" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="3">
<![CDATA[
.preheader37.preheader:8  %tmp_23 = zext i3 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="527" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader37.preheader:9  %tmp_125 = add i64 %tmp_23, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="528" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="64">
<![CDATA[
.preheader37.preheader:10  %tmp_126 = trunc i64 %tmp_125 to i11

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="529" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader37.preheader:11  %p_shl34_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_126, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl34_cast"/></StgValue>
</operation>

<operation id="530" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="64">
<![CDATA[
.preheader37.preheader:12  %tmp_127 = trunc i64 %tmp_125 to i14

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="531" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader37.preheader:13  %p_shl35_cast = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_127, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl35_cast"/></StgValue>
</operation>

<operation id="532" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader37.preheader:14  %tmp_128 = sub i15 %p_shl34_cast, %p_shl35_cast

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="533" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
.preheader37.preheader:15  br label %.preheader37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
.preheader39.loopexit:0  br label %.preheader39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="535" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader37:0  %k = phi i3 [ %k_2, %7 ], [ 0, %.preheader37.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="536" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader37:1  %exitcond11 = icmp eq i3 %k, -3

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="537" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader37:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="538" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader37:3  %k_2 = add i3 %k, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="539" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37:4  br i1 %exitcond11, label %.preheader38.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:0  %tmp_36 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="541" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="17" op_0_bw="4">
<![CDATA[
:1  %tmp_37_cast = zext i4 %tmp_36 to i17

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="542" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %tmp_148 = add i17 %tmp_37_cast, %tmp_124

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="543" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="17">
<![CDATA[
:3  %tmp_172_cast = zext i17 %tmp_148 to i64

]]></Node>
<StgValue><ssdm name="tmp_172_cast"/></StgValue>
</operation>

<operation id="544" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %conv_dot_addr_3 = getelementptr [37632 x double]* @conv_dot, i64 0, i64 %tmp_172_cast

]]></Node>
<StgValue><ssdm name="conv_dot_addr_3"/></StgValue>
</operation>

<operation id="545" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="16">
<![CDATA[
:5  %max_value_6 = load double* %conv_dot_addr_3, align 8

]]></Node>
<StgValue><ssdm name="max_value_6"/></StgValue>
</operation>

<operation id="546" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
.preheader38.loopexit:0  br label %.preheader38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="547" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="16">
<![CDATA[
:5  %max_value_6 = load double* %conv_dot_addr_3, align 8

]]></Node>
<StgValue><ssdm name="max_value_6"/></StgValue>
</operation>

<operation id="548" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="549" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:0  %l = phi i2 [ 0, %6 ], [ %l_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="550" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.loopexit:1  %max_value_9 = phi double [ %max_value_6, %6 ], [ %max_value_8, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="max_value_9"/></StgValue>
</operation>

<operation id="551" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="4" op_0_bw="2">
<![CDATA[
.loopexit:2  %l_cast = zext i2 %l to i4

]]></Node>
<StgValue><ssdm name="l_cast"/></StgValue>
</operation>

<operation id="552" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %exitcond10 = icmp eq i2 %l, -2

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="553" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="554" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:5  %l_1 = add i2 %l, 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="555" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %exitcond10, label %7, label %.preheader36.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader36.preheader:0  %tmp_62 = add i4 %l_cast, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="557" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="4">
<![CDATA[
.preheader36.preheader:1  %tmp_63 = zext i4 %tmp_62 to i64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="558" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader36.preheader:2  %tmp_162 = add i64 %tmp_76, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="559" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="64">
<![CDATA[
.preheader36.preheader:3  %tmp_163 = trunc i64 %tmp_162 to i12

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="560" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.preheader36.preheader:4  %p_shl38_cast = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_163, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl38_cast"/></StgValue>
</operation>

<operation id="561" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="15" op_0_bw="64">
<![CDATA[
.preheader36.preheader:5  %tmp_164 = trunc i64 %tmp_162 to i15

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="562" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
.preheader36.preheader:6  %p_shl39_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_164, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl39_cast"/></StgValue>
</operation>

<operation id="563" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader36.preheader:7  %tmp_165 = sub i17 %p_shl38_cast, %p_shl39_cast

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="564" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
.preheader36.preheader:8  br label %.preheader36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="15" op_0_bw="3">
<![CDATA[
:0  %tmp_61_cast = zext i3 %k to i15

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="566" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_161 = add i15 %tmp_128, %tmp_61_cast

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="567" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_181_cast = zext i15 %tmp_161 to i64

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="568" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pool_dot_addr_2 = getelementptr [9408 x double]* @pool_dot, i64 0, i64 %tmp_181_cast

]]></Node>
<StgValue><ssdm name="pool_dot_addr_2"/></StgValue>
</operation>

<operation id="569" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:4  store double %max_value_9, double* %pool_dot_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  store double %max_value_9, double* %max_value_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="572" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader36:0  %m = phi i2 [ %m_1, %._crit_edge55 ], [ 0, %.preheader36.preheader ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="573" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader36:1  %max_value_8 = phi double [ %max_value_11, %._crit_edge55 ], [ %max_value_9, %.preheader36.preheader ]

]]></Node>
<StgValue><ssdm name="max_value_8"/></StgValue>
</operation>

<operation id="574" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="2">
<![CDATA[
.preheader36:2  %m_cast = zext i2 %m to i4

]]></Node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="575" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader36:3  %exitcond9 = icmp eq i2 %m, -2

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="576" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader36:4  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="577" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader36:5  %m_1 = add i2 %m, 1

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="578" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader36:6  br i1 %exitcond9, label %.loopexit.loopexit, label %._crit_edge55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge55:0  %tmp_75 = add i4 %m_cast, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="580" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="17" op_0_bw="4">
<![CDATA[
._crit_edge55:1  %tmp_76_cast = zext i4 %tmp_75 to i17

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="581" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge55:2  %tmp_173 = add i17 %tmp_165, %tmp_76_cast

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="582" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="17">
<![CDATA[
._crit_edge55:3  %tmp_192_cast = zext i17 %tmp_173 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="583" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge55:4  %conv_dot_addr_5 = getelementptr [37632 x double]* @conv_dot, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="conv_dot_addr_5"/></StgValue>
</operation>

<operation id="584" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge55:5  %max_value_10 = load double* %conv_dot_addr_5, align 8

]]></Node>
<StgValue><ssdm name="max_value_10"/></StgValue>
</operation>

<operation id="585" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="586" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge55:5  %max_value_10 = load double* %conv_dot_addr_5, align 8

]]></Node>
<StgValue><ssdm name="max_value_10"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="587" st_id="72" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge55:19  %tmp_112 = fcmp olt double %max_value_8, %max_value_10

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="588" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge55:6  %max_value_10_to_int = bitcast double %max_value_8 to i64

]]></Node>
<StgValue><ssdm name="max_value_10_to_int"/></StgValue>
</operation>

<operation id="589" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge55:7  %tmp_105 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %max_value_10_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="590" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge55:8  %tmp_174 = trunc i64 %max_value_10_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="591" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge55:9  %max_value_18_to_int = bitcast double %max_value_10 to i64

]]></Node>
<StgValue><ssdm name="max_value_18_to_int"/></StgValue>
</operation>

<operation id="592" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge55:10  %tmp_107 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %max_value_18_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="593" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge55:11  %tmp_175 = trunc i64 %max_value_18_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="594" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge55:12  %notlhs6 = icmp ne i11 %tmp_105, -1

]]></Node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="595" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge55:13  %notrhs6 = icmp eq i52 %tmp_174, 0

]]></Node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="596" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge55:14  %tmp_109 = or i1 %notrhs6, %notlhs6

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="597" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge55:15  %notlhs7 = icmp ne i11 %tmp_107, -1

]]></Node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="598" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge55:16  %notrhs7 = icmp eq i52 %tmp_175, 0

]]></Node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="599" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge55:17  %tmp_110 = or i1 %notrhs7, %notlhs7

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="600" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge55:18  %tmp_111 = and i1 %tmp_109, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="601" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge55:20  %tmp_113 = and i1 %tmp_111, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="602" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge55:21  %max_value_11 = select i1 %tmp_113, double %max_value_10, double %max_value_8

]]></Node>
<StgValue><ssdm name="max_value_11"/></StgValue>
</operation>

<operation id="603" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge55:22  br label %.preheader36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="604" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader35:0  %i2 = phi i5 [ %i_3, %.preheader35.loopexit ], [ 0, %.preheader35.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="605" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader35:1  %phi_mul = phi i9 [ %next_mul, %.preheader35.loopexit ], [ 0, %.preheader35.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="606" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader35:2  %next_mul = add i9 %phi_mul, 25

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="607" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader35:3  %exitcond8 = icmp eq i5 %i2, -16

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="608" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader35:4  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="609" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader35:5  %i_3 = add i5 %i2, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="610" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader35:6  br i1 %exitcond8, label %.preheader32.preheader, label %.preheader34.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
.preheader34.preheader:0  %p_shl16 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 1, i5 %i2, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="612" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="5" op_3_bw="1">
<![CDATA[
.preheader34.preheader:1  %p_shl17 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i5.i1(i58 1, i5 %i2, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="613" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader34.preheader:2  %tmp_108 = sub i64 %p_shl16, %p_shl17

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="614" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
.preheader34.preheader:3  br label %.preheader34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
.preheader32.preheader:0  br label %.preheader32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="616" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader34:0  %j1 = phi i3 [ 0, %.preheader34.preheader ], [ %j_2, %.preheader34.loopexit ]

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="617" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="3">
<![CDATA[
.preheader34:1  %j1_cast = zext i3 %j1 to i5

]]></Node>
<StgValue><ssdm name="j1_cast"/></StgValue>
</operation>

<operation id="618" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader34:2  %exitcond7 = icmp eq i3 %j1, -3

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="619" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader34:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="620" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader34:4  %j_2 = add i3 %j1, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="621" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader34:5  br i1 %exitcond7, label %.preheader35.loopexit, label %.preheader33.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="3">
<![CDATA[
.preheader33.preheader:0  %tmp_34 = zext i3 %j1 to i64

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="623" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.preheader:1  %tmp_144 = add i64 %tmp_34, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="624" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="64">
<![CDATA[
.preheader33.preheader:2  %tmp_145 = trunc i64 %tmp_144 to i11

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="625" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader33.preheader:3  %p_shl42_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_145, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl42_cast"/></StgValue>
</operation>

<operation id="626" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="14" op_0_bw="64">
<![CDATA[
.preheader33.preheader:4  %tmp_146 = trunc i64 %tmp_144 to i14

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="627" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader33.preheader:5  %p_shl43_cast = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_146, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl43_cast"/></StgValue>
</operation>

<operation id="628" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader33.preheader:6  %tmp_147 = sub i15 %p_shl42_cast, %p_shl43_cast

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="629" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader33.preheader:7  %p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="630" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader33.preheader:8  %tmp8 = add i5 %p_shl, %j1_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="631" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="5">
<![CDATA[
.preheader33.preheader:9  %tmp8_cast = zext i5 %tmp8 to i9

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="632" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
.preheader33.preheader:10  br label %.preheader33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
.preheader35.loopexit:0  br label %.preheader35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="634" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader33:0  %k1 = phi i3 [ %k_1, %8 ], [ 0, %.preheader33.preheader ]

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="635" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="3">
<![CDATA[
.preheader33:1  %k1_cast = zext i3 %k1 to i9

]]></Node>
<StgValue><ssdm name="k1_cast"/></StgValue>
</operation>

<operation id="636" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader33:2  %exitcond6 = icmp eq i3 %k1, -3

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="637" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader33:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="638" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader33:4  %k_1 = add i3 %k1, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="639" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader33:5  br i1 %exitcond6, label %.preheader34.loopexit, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="15" op_0_bw="3">
<![CDATA[
:0  %tmp_57_cast = zext i3 %k1 to i15

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="641" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_160 = add i15 %tmp_147, %tmp_57_cast

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="642" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_180_cast = zext i15 %tmp_160 to i64

]]></Node>
<StgValue><ssdm name="tmp_180_cast"/></StgValue>
</operation>

<operation id="643" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pool_dot_addr_1 = getelementptr [9408 x double]* @pool_dot, i64 0, i64 %tmp_180_cast

]]></Node>
<StgValue><ssdm name="pool_dot_addr_1"/></StgValue>
</operation>

<operation id="644" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="14">
<![CDATA[
:4  %pool_dot_load = load double* %pool_dot_addr_1, align 8

]]></Node>
<StgValue><ssdm name="pool_dot_load"/></StgValue>
</operation>

<operation id="645" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp9 = add i9 %k1_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="646" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_59 = add i9 %tmp8_cast, %tmp9

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="647" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
.preheader34.loopexit:0  br label %.preheader34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="648" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="14">
<![CDATA[
:4  %pool_dot_load = load double* %pool_dot_addr_1, align 8

]]></Node>
<StgValue><ssdm name="pool_dot_load"/></StgValue>
</operation>

<operation id="649" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="9">
<![CDATA[
:7  %tmp_60 = zext i9 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="650" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %fc_in_addr_1 = getelementptr inbounds [400 x double]* @fc_in, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="fc_in_addr_1"/></StgValue>
</operation>

<operation id="651" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:9  store double %pool_dot_load, double* %fc_in_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="653" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader32:0  %col4 = phi i7 [ %col_4, %._crit_edge56 ], [ 0, %.preheader32.preheader ]

]]></Node>
<StgValue><ssdm name="col4"/></StgValue>
</operation>

<operation id="654" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader32:1  %exitcond5 = icmp eq i7 %col4, -8

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="655" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader32:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="656" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader32:3  %col_4 = add i7 %col4, 1

]]></Node>
<StgValue><ssdm name="col_4"/></StgValue>
</operation>

<operation id="657" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader32:4  br i1 %exitcond5, label %.preheader31.preheader, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_32 = zext i7 %col4 to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="659" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="17" op_0_bw="7">
<![CDATA[
:1  %tmp_32_cast1 = zext i7 %col4 to i17

]]></Node>
<StgValue><ssdm name="tmp_32_cast1"/></StgValue>
</operation>

<operation id="660" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="7">
<![CDATA[
:2  %tmp_32_cast = zext i7 %col4 to i8

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="661" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_143 = add i8 %tmp_32_cast, 120

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="662" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="8">
<![CDATA[
:4  %tmp_167_cast = zext i8 %tmp_143 to i64

]]></Node>
<StgValue><ssdm name="tmp_167_cast"/></StgValue>
</operation>

<operation id="663" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %fc_bias_addr = getelementptr [480 x double]* @fc_bias, i64 0, i64 %tmp_167_cast

]]></Node>
<StgValue><ssdm name="fc_bias_addr"/></StgValue>
</operation>

<operation id="664" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %fc_dot_addr = getelementptr inbounds [3 x [120 x double]]* @fc_dot, i64 0, i64 1, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="fc_dot_addr"/></StgValue>
</operation>

<operation id="665" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
.preheader31.preheader:0  br label %.preheader31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="667" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %tmp_46 = phi double [ 0.000000e+00, %9 ], [ %tmp_54, %11 ]

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="668" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1  %row4 = phi i9 [ 0, %9 ], [ %row_4, %11 ]

]]></Node>
<StgValue><ssdm name="row4"/></StgValue>
</operation>

<operation id="669" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %exitcond4 = icmp eq i9 %row4, -112

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="670" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="671" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %row_4 = add i9 %row4, 1

]]></Node>
<StgValue><ssdm name="row_4"/></StgValue>
</operation>

<operation id="672" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond4, label %._crit_edge56, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
:1  %tmp_155 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %row4, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="674" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="17" op_0_bw="16">
<![CDATA[
:2  %p_shl44_cast = zext i16 %tmp_155 to i17

]]></Node>
<StgValue><ssdm name="p_shl44_cast"/></StgValue>
</operation>

<operation id="675" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:3  %tmp_156 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %row4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="676" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="17" op_0_bw="12">
<![CDATA[
:4  %p_shl45_cast = zext i12 %tmp_156 to i17

]]></Node>
<StgValue><ssdm name="p_shl45_cast"/></StgValue>
</operation>

<operation id="677" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %tmp_157 = sub i17 %p_shl44_cast, %p_shl45_cast

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="678" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp_158 = add i17 %tmp_157, 48000

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="679" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7  %tmp_159 = add i17 %tmp_158, %tmp_32_cast1

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="680" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge56:0  %fc_bias_load = load double* %fc_bias_addr, align 8

]]></Node>
<StgValue><ssdm name="fc_bias_load"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="681" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_52 = zext i9 %row4 to i64

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="682" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="17">
<![CDATA[
:8  %tmp_179_cast = zext i17 %tmp_159 to i64

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="683" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %fc_weight_addr = getelementptr [192000 x double]* @fc_weight, i64 0, i64 %tmp_179_cast

]]></Node>
<StgValue><ssdm name="fc_weight_addr"/></StgValue>
</operation>

<operation id="684" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %fc_in_addr = getelementptr inbounds [400 x double]* @fc_in, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="fc_in_addr"/></StgValue>
</operation>

<operation id="685" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="9">
<![CDATA[
:11  %fc_in_load = load double* %fc_in_addr, align 8

]]></Node>
<StgValue><ssdm name="fc_in_load"/></StgValue>
</operation>

<operation id="686" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="18">
<![CDATA[
:12  %fc_weight_load = load double* %fc_weight_addr, align 8

]]></Node>
<StgValue><ssdm name="fc_weight_load"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="687" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="9">
<![CDATA[
:11  %fc_in_load = load double* %fc_in_addr, align 8

]]></Node>
<StgValue><ssdm name="fc_in_load"/></StgValue>
</operation>

<operation id="688" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="18">
<![CDATA[
:12  %fc_weight_load = load double* %fc_weight_addr, align 8

]]></Node>
<StgValue><ssdm name="fc_weight_load"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="689" st_id="82" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_53 = fmul double %fc_in_load, %fc_weight_load

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="690" st_id="83" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_53 = fmul double %fc_in_load, %fc_weight_load

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="691" st_id="84" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_53 = fmul double %fc_in_load, %fc_weight_load

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="692" st_id="85" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_53 = fmul double %fc_in_load, %fc_weight_load

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="693" st_id="86" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_53 = fmul double %fc_in_load, %fc_weight_load

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="694" st_id="87" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_53 = fmul double %fc_in_load, %fc_weight_load

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="695" st_id="88" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_54 = fadd double %tmp_46, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="696" st_id="89" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_54 = fadd double %tmp_46, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="697" st_id="90" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_54 = fadd double %tmp_46, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="698" st_id="91" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_54 = fadd double %tmp_46, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="699" st_id="92" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_54 = fadd double %tmp_46, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="700" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="701" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge56:0  %fc_bias_load = load double* %fc_bias_addr, align 8

]]></Node>
<StgValue><ssdm name="fc_bias_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="702" st_id="94" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge56:1  %tmp_49 = fadd double %tmp_46, %fc_bias_load

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="703" st_id="95" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge56:1  %tmp_49 = fadd double %tmp_46, %fc_bias_load

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="704" st_id="96" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge56:1  %tmp_49 = fadd double %tmp_46, %fc_bias_load

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="705" st_id="97" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge56:1  %tmp_49 = fadd double %tmp_46, %fc_bias_load

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="706" st_id="98" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge56:1  %tmp_49 = fadd double %tmp_46, %fc_bias_load

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="707" st_id="99" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge56:8  %tmp_98 = fcmp olt double %tmp_49, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="708" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge56:2  %tmp_49_to_int = bitcast double %tmp_49 to i64

]]></Node>
<StgValue><ssdm name="tmp_49_to_int"/></StgValue>
</operation>

<operation id="709" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge56:3  %tmp_95 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_49_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="710" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge56:4  %tmp_154 = trunc i64 %tmp_49_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="711" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge56:5  %notlhs4 = icmp ne i11 %tmp_95, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="712" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge56:6  %notrhs4 = icmp eq i52 %tmp_154, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="713" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge56:7  %tmp_97 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="714" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge56:9  %tmp_99 = and i1 %tmp_97, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="715" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge56:10  %storemerge2 = select i1 %tmp_99, double 0.000000e+00, double %tmp_49

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="716" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
._crit_edge56:11  store double %storemerge2, double* %fc_dot_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge56:12  br label %.preheader32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="718" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader31:0  %i4 = phi i7 [ %i_4, %._crit_edge57 ], [ 0, %.preheader31.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="719" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader31:1  %exitcond3 = icmp eq i7 %i4, -44

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="720" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader31:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="721" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader31:3  %i_4 = add i7 %i4, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="722" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader31:4  br i1 %exitcond3, label %.preheader.preheader, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_33 = zext i7 %i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="724" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="17" op_0_bw="7">
<![CDATA[
:1  %tmp_33_cast1 = zext i7 %i4 to i17

]]></Node>
<StgValue><ssdm name="tmp_33_cast1"/></StgValue>
</operation>

<operation id="725" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="9" op_0_bw="7">
<![CDATA[
:2  %tmp_33_cast = zext i7 %i4 to i9

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="726" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_153 = add i9 %tmp_33_cast, 240

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="727" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="9">
<![CDATA[
:4  %tmp_174_cast = zext i9 %tmp_153 to i64

]]></Node>
<StgValue><ssdm name="tmp_174_cast"/></StgValue>
</operation>

<operation id="728" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %fc_bias_addr_1 = getelementptr [480 x double]* @fc_bias, i64 0, i64 %tmp_174_cast

]]></Node>
<StgValue><ssdm name="fc_bias_addr_1"/></StgValue>
</operation>

<operation id="729" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="2" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %fc_dot_addr_1 = getelementptr inbounds [3 x [120 x double]]* @fc_dot, i64 0, i64 2, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="fc_dot_addr_1"/></StgValue>
</operation>

<operation id="730" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="732" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %storemerge4 = phi double [ 0.000000e+00, %12 ], [ %tmp_71, %14 ]

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>

<operation id="733" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %j3 = phi i7 [ 0, %12 ], [ %j_3, %14 ]

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="734" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:2  store double %storemerge4, double* %fc_dot_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond2 = icmp eq i7 %j3, -8

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="736" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="737" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %j_3 = add i7 %j3, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="738" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond2, label %._crit_edge57, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:1  %tmp_168 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %j3, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="740" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="15" op_0_bw="14">
<![CDATA[
:2  %p_shl46_cast = zext i14 %tmp_168 to i15

]]></Node>
<StgValue><ssdm name="p_shl46_cast"/></StgValue>
</operation>

<operation id="741" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:3  %tmp_169 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %j3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="742" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="15" op_0_bw="10">
<![CDATA[
:4  %p_shl47_cast = zext i10 %tmp_169 to i15

]]></Node>
<StgValue><ssdm name="p_shl47_cast"/></StgValue>
</operation>

<operation id="743" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_170 = sub i15 %p_shl46_cast, %p_shl47_cast

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="744" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="17" op_0_bw="15">
<![CDATA[
:6  %tmp_189_cast = sext i15 %tmp_170 to i17

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="745" st_id="102" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7  %tmp_171 = add i17 %tmp_189_cast, -35072

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="746" st_id="102" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8  %tmp_172 = add i17 %tmp_171, %tmp_33_cast1

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="747" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge57:0  %fc_bias_load_1 = load double* %fc_bias_addr_1, align 8

]]></Node>
<StgValue><ssdm name="fc_bias_load_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="748" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_69 = zext i7 %j3 to i64

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="749" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="17">
<![CDATA[
:9  %tmp_191_cast = zext i17 %tmp_172 to i64

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="750" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %fc_weight_addr_1 = getelementptr [192000 x double]* @fc_weight, i64 0, i64 %tmp_191_cast

]]></Node>
<StgValue><ssdm name="fc_weight_addr_1"/></StgValue>
</operation>

<operation id="751" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="2" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11  %fc_dot_addr_3 = getelementptr inbounds [3 x [120 x double]]* @fc_dot, i64 0, i64 1, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="fc_dot_addr_3"/></StgValue>
</operation>

<operation id="752" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="2">
<![CDATA[
:12  %fc_dot_load = load double* %fc_dot_addr_3, align 8

]]></Node>
<StgValue><ssdm name="fc_dot_load"/></StgValue>
</operation>

<operation id="753" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="18">
<![CDATA[
:13  %fc_weight_load_1 = load double* %fc_weight_addr_1, align 8

]]></Node>
<StgValue><ssdm name="fc_weight_load_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="754" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="2">
<![CDATA[
:12  %fc_dot_load = load double* %fc_dot_addr_3, align 8

]]></Node>
<StgValue><ssdm name="fc_dot_load"/></StgValue>
</operation>

<operation id="755" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="18">
<![CDATA[
:13  %fc_weight_load_1 = load double* %fc_weight_addr_1, align 8

]]></Node>
<StgValue><ssdm name="fc_weight_load_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="756" st_id="105" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_70 = fmul double %fc_dot_load, %fc_weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="757" st_id="106" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_70 = fmul double %fc_dot_load, %fc_weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="758" st_id="107" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_70 = fmul double %fc_dot_load, %fc_weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="759" st_id="108" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_70 = fmul double %fc_dot_load, %fc_weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="760" st_id="109" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_70 = fmul double %fc_dot_load, %fc_weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="761" st_id="110" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_70 = fmul double %fc_dot_load, %fc_weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="762" st_id="111" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_71 = fadd double %storemerge4, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="763" st_id="112" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_71 = fadd double %storemerge4, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="764" st_id="113" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_71 = fadd double %storemerge4, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="765" st_id="114" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_71 = fadd double %storemerge4, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="766" st_id="115" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_71 = fadd double %storemerge4, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="767" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="768" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge57:0  %fc_bias_load_1 = load double* %fc_bias_addr_1, align 8

]]></Node>
<StgValue><ssdm name="fc_bias_load_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="769" st_id="117" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge57:1  %tmp_56 = fadd double %storemerge4, %fc_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="770" st_id="118" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge57:1  %tmp_56 = fadd double %storemerge4, %fc_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="771" st_id="119" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge57:1  %tmp_56 = fadd double %storemerge4, %fc_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="772" st_id="120" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge57:1  %tmp_56 = fadd double %storemerge4, %fc_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="773" st_id="121" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge57:1  %tmp_56 = fadd double %storemerge4, %fc_bias_load_1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="774" st_id="122" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge57:8  %tmp_103 = fcmp olt double %tmp_56, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="775" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge57:2  %tmp_56_to_int = bitcast double %tmp_56 to i64

]]></Node>
<StgValue><ssdm name="tmp_56_to_int"/></StgValue>
</operation>

<operation id="776" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge57:3  %tmp_100 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_56_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="777" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge57:4  %tmp_167 = trunc i64 %tmp_56_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="778" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge57:5  %notlhs5 = icmp ne i11 %tmp_100, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="779" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge57:6  %notrhs5 = icmp eq i52 %tmp_167, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="780" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge57:7  %tmp_102 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="781" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge57:9  %tmp_104 = and i1 %tmp_102, %tmp_103

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="782" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57:10  %storemerge3 = select i1 %tmp_104, double 0.000000e+00, double %tmp_56

]]></Node>
<StgValue><ssdm name="storemerge3"/></StgValue>
</operation>

<operation id="783" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
._crit_edge57:11  store double %storemerge3, double* %fc_dot_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge57:12  br label %.preheader31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="785" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %max_index_1 = phi i4 [ %i_5, %_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="max_index_1"/></StgValue>
</operation>

<operation id="786" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %max_index = phi i32 [ %max_index_2, %_ifconv ], [ undef, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="max_index"/></StgValue>
</operation>

<operation id="787" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader:2  %max_value_s = phi double [ %max_value_12, %_ifconv ], [ %max_value_1_load, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="max_value_s"/></StgValue>
</operation>

<operation id="788" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="4">
<![CDATA[
.preheader:3  %max_index_1_cast = zext i4 %max_index_1 to i32

]]></Node>
<StgValue><ssdm name="max_index_1_cast"/></StgValue>
</operation>

<operation id="789" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %exitcond1 = icmp eq i4 %max_index_1, -6

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="790" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="791" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:6  %i_5 = add i4 %max_index_1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="792" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond1, label %18, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_47 = zext i4 %max_index_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="794" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="18" op_0_bw="4">
<![CDATA[
:1  %tmp_47_cast1 = zext i4 %max_index_1 to i18

]]></Node>
<StgValue><ssdm name="tmp_47_cast1"/></StgValue>
</operation>

<operation id="795" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="4">
<![CDATA[
:2  %tmp_47_cast = zext i4 %max_index_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="796" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_166 = add i9 %tmp_47_cast, -152

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="797" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="9">
<![CDATA[
:4  %tmp_186_cast = zext i9 %tmp_166 to i64

]]></Node>
<StgValue><ssdm name="tmp_186_cast"/></StgValue>
</operation>

<operation id="798" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %fc_bias_addr_2 = getelementptr [480 x double]* @fc_bias, i64 0, i64 %tmp_186_cast

]]></Node>
<StgValue><ssdm name="fc_bias_addr_2"/></StgValue>
</operation>

<operation id="799" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="2" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %fc_dot_addr_2 = getelementptr inbounds [3 x [120 x double]]* @fc_dot, i64 1, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="fc_dot_addr_2"/></StgValue>
</operation>

<operation id="800" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %max_index

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="802" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %storemerge5 = phi double [ 0.000000e+00, %15 ], [ %tmp_81, %17 ]

]]></Node>
<StgValue><ssdm name="storemerge5"/></StgValue>
</operation>

<operation id="803" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %j4 = phi i7 [ 0, %15 ], [ %j_4, %17 ]

]]></Node>
<StgValue><ssdm name="j4"/></StgValue>
</operation>

<operation id="804" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:2  store double %storemerge5, double* %fc_dot_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond = icmp eq i7 %j4, -44

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="806" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="807" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %j_4 = add i7 %j4, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="808" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %_ifconv, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:1  %tmp_192 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %j4, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="810" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="15" op_0_bw="14">
<![CDATA[
:2  %p_shl48_cast = zext i14 %tmp_192 to i15

]]></Node>
<StgValue><ssdm name="p_shl48_cast"/></StgValue>
</operation>

<operation id="811" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:3  %tmp_193 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %j4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="812" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="15" op_0_bw="10">
<![CDATA[
:4  %p_shl49_cast = zext i10 %tmp_193 to i15

]]></Node>
<StgValue><ssdm name="p_shl49_cast"/></StgValue>
</operation>

<operation id="813" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_194 = sub i15 %p_shl48_cast, %p_shl49_cast

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="814" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="18" op_0_bw="15">
<![CDATA[
:6  %tmp_208_cast = sext i15 %tmp_194 to i18

]]></Node>
<StgValue><ssdm name="tmp_208_cast"/></StgValue>
</operation>

<operation id="815" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:7  %tmp_195 = add i18 %tmp_208_cast, -118144

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="816" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:8  %tmp_196 = add i18 %tmp_195, %tmp_47_cast1

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="817" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:0  %fc_bias_load_2 = load double* %fc_bias_addr_2, align 8

]]></Node>
<StgValue><ssdm name="fc_bias_load_2"/></StgValue>
</operation>

<operation id="818" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:3  %tmp_72 = icmp eq i4 %max_index_1, 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="819" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_73 = zext i7 %j4 to i64

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="820" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="18">
<![CDATA[
:9  %tmp_210_cast = zext i18 %tmp_196 to i64

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="821" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %fc_weight_addr_2 = getelementptr [192000 x double]* @fc_weight, i64 0, i64 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="fc_weight_addr_2"/></StgValue>
</operation>

<operation id="822" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="2" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11  %fc_dot_addr_4 = getelementptr inbounds [3 x [120 x double]]* @fc_dot, i64 0, i64 2, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="fc_dot_addr_4"/></StgValue>
</operation>

<operation id="823" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="2">
<![CDATA[
:12  %fc_dot_load_1 = load double* %fc_dot_addr_4, align 8

]]></Node>
<StgValue><ssdm name="fc_dot_load_1"/></StgValue>
</operation>

<operation id="824" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="18">
<![CDATA[
:13  %fc_weight_load_2 = load double* %fc_weight_addr_2, align 8

]]></Node>
<StgValue><ssdm name="fc_weight_load_2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="825" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="2">
<![CDATA[
:12  %fc_dot_load_1 = load double* %fc_dot_addr_4, align 8

]]></Node>
<StgValue><ssdm name="fc_dot_load_1"/></StgValue>
</operation>

<operation id="826" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="18">
<![CDATA[
:13  %fc_weight_load_2 = load double* %fc_weight_addr_2, align 8

]]></Node>
<StgValue><ssdm name="fc_weight_load_2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="827" st_id="128" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_74 = fmul double %fc_dot_load_1, %fc_weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="828" st_id="129" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_74 = fmul double %fc_dot_load_1, %fc_weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="829" st_id="130" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_74 = fmul double %fc_dot_load_1, %fc_weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="830" st_id="131" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_74 = fmul double %fc_dot_load_1, %fc_weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="831" st_id="132" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_74 = fmul double %fc_dot_load_1, %fc_weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="832" st_id="133" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_74 = fmul double %fc_dot_load_1, %fc_weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="833" st_id="134" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_81 = fadd double %storemerge5, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="834" st_id="135" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_81 = fadd double %storemerge5, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="835" st_id="136" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_81 = fadd double %storemerge5, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="836" st_id="137" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_81 = fadd double %storemerge5, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="837" st_id="138" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_81 = fadd double %storemerge5, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="838" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="839" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:0  %fc_bias_load_2 = load double* %fc_bias_addr_2, align 8

]]></Node>
<StgValue><ssdm name="fc_bias_load_2"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="840" st_id="140" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %max_value_13 = fadd double %storemerge5, %fc_bias_load_2

]]></Node>
<StgValue><ssdm name="max_value_13"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="841" st_id="141" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %max_value_13 = fadd double %storemerge5, %fc_bias_load_2

]]></Node>
<StgValue><ssdm name="max_value_13"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="842" st_id="142" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %max_value_13 = fadd double %storemerge5, %fc_bias_load_2

]]></Node>
<StgValue><ssdm name="max_value_13"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="843" st_id="143" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %max_value_13 = fadd double %storemerge5, %fc_bias_load_2

]]></Node>
<StgValue><ssdm name="max_value_13"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="844" st_id="144" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %max_value_13 = fadd double %storemerge5, %fc_bias_load_2

]]></Node>
<StgValue><ssdm name="max_value_13"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="845" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
_ifconv:2  store double %max_value_13, double* %fc_dot_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="145" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:18  %tmp_121 = fcmp ogt double %max_value_13, %max_value_s

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="847" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:4  %max_value_14 = load double* getelementptr inbounds ([3 x [120 x double]]* @fc_dot, i64 1, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="max_value_14"/></StgValue>
</operation>

<operation id="848" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:5  %max_value_17_to_int = bitcast double %max_value_13 to i64

]]></Node>
<StgValue><ssdm name="max_value_17_to_int"/></StgValue>
</operation>

<operation id="849" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_114 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %max_value_17_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="850" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:7  %tmp_190 = trunc i64 %max_value_17_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="851" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:8  %max_value_to_int = bitcast double %max_value_s to i64

]]></Node>
<StgValue><ssdm name="max_value_to_int"/></StgValue>
</operation>

<operation id="852" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_116 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %max_value_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="853" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:10  %tmp_191 = trunc i64 %max_value_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="854" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:11  %notlhs8 = icmp ne i11 %tmp_114, -1

]]></Node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="855" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:12  %notrhs8 = icmp eq i52 %tmp_190, 0

]]></Node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="856" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %tmp_118 = or i1 %notrhs8, %notlhs8

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="857" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:14  %notlhs9 = icmp ne i11 %tmp_116, -1

]]></Node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="858" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:15  %notrhs9 = icmp eq i52 %tmp_191, 0

]]></Node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="859" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %tmp_119 = or i1 %notrhs9, %notlhs9

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="860" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %tmp_120 = and i1 %tmp_118, %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="861" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %tmp_122 = and i1 %tmp_120, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="862" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %sel_tmp = select i1 %tmp_72, i32 0, i32 %max_index

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="863" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %sel_tmp1 = xor i1 %tmp_72, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="864" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %sel_tmp2 = and i1 %tmp_122, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="865" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:23  %max_index_2 = select i1 %sel_tmp2, i32 %max_index_1_cast, i32 %sel_tmp

]]></Node>
<StgValue><ssdm name="max_index_2"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="866" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:4  %max_value_14 = load double* getelementptr inbounds ([3 x [120 x double]]* @fc_dot, i64 1, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="max_value_14"/></StgValue>
</operation>

<operation id="867" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:24  %max_value_15 = select i1 %tmp_72, double %max_value_14, double %max_value_s

]]></Node>
<StgValue><ssdm name="max_value_15"/></StgValue>
</operation>

<operation id="868" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25  %max_value_12 = select i1 %sel_tmp2, double %max_value_13, double %max_value_15

]]></Node>
<StgValue><ssdm name="max_value_12"/></StgValue>
</operation>

<operation id="869" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:26  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
