

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling2be8e12d847b9daf84823d69b7fbb4e0  /home/pars/Documents/sim_3/pr_warp
Extracting PTX file and ptxas options    1: pr_warp.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_3/pr_warp
self exe links to: /home/pars/Documents/sim_3/pr_warp
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_3/pr_warp
Running md5sum using "md5sum /home/pars/Documents/sim_3/pr_warp "
self exe links to: /home/pars/Documents/sim_3/pr_warp
Extracting specific PTX file named pr_warp.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x56476ac64947, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pr_warp.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust6system6detail10sequential3seqE" from 0x100 to 0x101 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_1E" from 0x101 to 0x102 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_2E" from 0x102 to 0x103 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_3E" from 0x103 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_4E" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_5E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_6E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_7E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_8E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_9E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders3_10E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7contribiPfPiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ6l1normiPfS_S_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6l1normiPfS_S_f'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ9pull_stepiPKmPKiPfPKfE4ptrs" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9pull_stepiPKmPKiPfPKf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE5sdata" from 0x80 to 0x4c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10pull_fusediPKmPKiPfS3_S3_fE4ptrs" from 0x4c0 to 0x500 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10pull_fusediPKmPKiPfS3_S3_f'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pr_warp.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pr_warp.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10pull_fusediPKmPKiPfS3_S3_f' : regs=51, lmem=0, smem=1196, cmem=404
GPGPU-Sim PTX: Kernel '_Z9pull_stepiPKmPKiPfPKf' : regs=50, lmem=0, smem=64, cmem=392
GPGPU-Sim PTX: Kernel '_Z6l1normiPfS_S_f' : regs=18, lmem=0, smem=44, cmem=388
GPGPU-Sim PTX: Kernel '_Z7contribiPfPiS_' : regs=15, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z10pull_fusediPKmPKiPfS3_S3_f : hostFun 0x0x56476ac63b8d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pull_stepiPKmPKiPfPKf : hostFun 0x0x56476ac63988, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6l1normiPfS_S_f : hostFun 0x0x56476ac637bd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7contribiPfPiS_ : hostFun 0x0x56476ac6360a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56476ac666f5; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56476ac66830; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_1E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56476ac66831; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_2E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56476ac66832; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_3E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56476ac66833; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_4E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56476ac66834; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_5E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56476ac66835; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_6E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56476ac66836; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_7E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56476ac66837; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_8E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56476ac66838; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_9E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56476ac66839; deviceAddress = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders3_10E; deviceName = _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_0eb660b3_7_warp_cu_297024296thrust12placeholders3_10E hostVar to name mapping
PageRank by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/germany_osm.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 11548845 |E| 12369181
This graph maintains both incomming and outgoing edge-list
Launching CUDA PR solver (45113 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc9ffd956c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc9ffd9560..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc9ffd9558..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc9ffd9550..

GPGPU-Sim PTX: cudaLaunch for 0x0x56476ac6360a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7contribiPfPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z7contribiPfPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (pr_warp.1.sm_75.ptx:53) @%p1 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (pr_warp.1.sm_75.ptx:69) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z7contribiPfPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7contribiPfPiS_'.
GPGPU-Sim PTX: pushing kernel '_Z7contribiPfPiS_' to stream 0, gridDim= (45113,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7contribiPfPiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7contribiPfPiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z7contribiPfPiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 594634
gpu_sim_insn = 254075503
gpu_ipc =     427.2805
gpu_tot_sim_cycle = 594634
gpu_tot_sim_insn = 254075503
gpu_tot_ipc =     427.2805
gpu_tot_issued_cta = 45113
gpu_occupancy = 92.2729% 
gpu_tot_occupancy = 92.2729% 
max_total_param_size = 0
gpu_stall_dramfull = 73
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.2832
partiton_level_parallism_total  =       7.2832
partiton_level_parallism_util =       7.3679
partiton_level_parallism_util_total  =       7.3679
L2_BW  =     318.1287 GB/Sec
L2_BW_total  =     318.1287 GB/Sec
gpu_total_sim_rate=41569

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144480, Miss = 144480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40551
	L1D_cache_core[1]: Access = 144480, Miss = 144480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40038
	L1D_cache_core[2]: Access = 144384, Miss = 144384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39896
	L1D_cache_core[3]: Access = 144384, Miss = 144384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40499
	L1D_cache_core[4]: Access = 144864, Miss = 144864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40190
	L1D_cache_core[5]: Access = 144768, Miss = 144768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40216
	L1D_cache_core[6]: Access = 144480, Miss = 144480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39358
	L1D_cache_core[7]: Access = 143904, Miss = 143904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39367
	L1D_cache_core[8]: Access = 143616, Miss = 143616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41089
	L1D_cache_core[9]: Access = 144000, Miss = 144000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39835
	L1D_cache_core[10]: Access = 143712, Miss = 143712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39322
	L1D_cache_core[11]: Access = 144192, Miss = 144192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39968
	L1D_cache_core[12]: Access = 144480, Miss = 144480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40048
	L1D_cache_core[13]: Access = 144384, Miss = 144384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39401
	L1D_cache_core[14]: Access = 144960, Miss = 144960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38661
	L1D_cache_core[15]: Access = 144288, Miss = 144288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40196
	L1D_cache_core[16]: Access = 144354, Miss = 144354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40399
	L1D_cache_core[17]: Access = 144288, Miss = 144288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39553
	L1D_cache_core[18]: Access = 144768, Miss = 144768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38817
	L1D_cache_core[19]: Access = 144576, Miss = 144576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40234
	L1D_cache_core[20]: Access = 144288, Miss = 144288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39947
	L1D_cache_core[21]: Access = 144192, Miss = 144192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39666
	L1D_cache_core[22]: Access = 144768, Miss = 144768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38418
	L1D_cache_core[23]: Access = 144288, Miss = 144288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39125
	L1D_cache_core[24]: Access = 144288, Miss = 144288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39112
	L1D_cache_core[25]: Access = 144480, Miss = 144480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40251
	L1D_cache_core[26]: Access = 144000, Miss = 144000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39713
	L1D_cache_core[27]: Access = 144576, Miss = 144576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40364
	L1D_cache_core[28]: Access = 144288, Miss = 144288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39533
	L1D_cache_core[29]: Access = 144288, Miss = 144288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39359
	L1D_total_cache_accesses = 4330818
	L1D_total_cache_misses = 4330818
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1193126
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.163
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 721804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1174713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2165408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1082704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2887212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443606

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1174713
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 18413
ctas_completed 45113, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
8694, 8694, 8694, 8694, 8694, 8694, 8694, 8694, 8671, 8671, 8671, 8671, 8671, 8671, 8671, 8671, 8602, 8602, 8602, 8602, 8602, 8602, 8602, 8602, 8648, 8648, 8648, 8648, 8648, 8648, 8648, 8648, 
gpgpu_n_tot_thrd_icount = 265624576
gpgpu_n_tot_w_icount = 8300768
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2887212
gpgpu_n_mem_write_global = 1443606
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23097690
gpgpu_n_store_insn = 11548845
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46195712
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3536762	W0_Idle:378405	W0_Scoreboard:58501025	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:12	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8300756
single_issue_nums: WS0:2075198	WS1:2075198	WS2:2075186	WS3:2075186	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23097696 {8:2887212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57744240 {40:1443606,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115488480 {40:2887212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11548848 {8:1443606,}
maxmflatency = 1591 
max_icnt2mem_latency = 403 
maxmrqlatency = 1054 
max_icnt2sh_latency = 136 
averagemflatency = 419 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 108 
avg_icnt2sh_latency = 4 
mrq_lat_table:413243 	74530 	112320 	185982 	280020 	428799 	728961 	629668 	351111 	34636 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1304758 	1801106 	1220468 	4486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4035726 	291261 	1036 	2795 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3120376 	658598 	327955 	163372 	54654 	5842 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	571 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5810      5810      7207      7223      6080      6148      6360      6358      6492      6524      7618      7632      5555      5585      5790      5790 
dram[1]:      5800      5797      7242      7241      6189      6109      6370      6407      6510      6573      7650      7656      5646      5707      5791      5790 
dram[2]:      5808      5807      7246      7251      6363      6109      6377      6410      6542      6587      7578      7615      5737      5676      5801      5800 
dram[3]:      5800      5813      7200      7216      6116      6152      6343      6350      6497      6479      7591      7576      5768      5616      5769      5790 
dram[4]:      5810      5810      7204      7208      6080      6148      6360      6358      6492      6524      7605      7616      5555      5585      5790      5790 
dram[5]:      5800      5797      7212      7224      6189      6109      6370      6406      6510      6573      7614      7606      5646      5707      5791      5790 
dram[6]:      5808      5807      7218      7221      6363      6109      6373      6441      6518      6593      7621      7622      5737      5676      5801      5800 
dram[7]:      5800      5813      7202      7206      6116      6152      6344      6352      6499      6479      7636      7657      5768      5616      5769      5790 
dram[8]:      5810      5810      7210      7198      6080      6148      6364      6358      6491      6525      7638      7655      5555      5585      5790      5790 
dram[9]:      5800      5797      7221      7221      6187      6109      6374      6409      6510      6577      7673      7664      5646      5707      5791      5790 
dram[10]:      5808      5807      7221      7215      6362      6109      6379      6414      6542      6592      7569      7638      5737      5676      5801      5800 
dram[11]:      5798      5812      7206      7231      6111      6148      6341      6351      6495      6479      7590      7626      5767      5615      5769      5790 
average row accesses per activate:
dram[0]: 39.494144 39.401871 38.419136 38.072235 39.905437 40.000000 41.070560 41.170731 38.983833 38.363636 38.715595 39.531616 39.195351 39.468384 41.139023 40.741547 
dram[1]: 39.680000 39.962086 37.731544 37.731544 40.576923 40.772945 41.271393 40.674698 37.262691 37.847534 38.363636 37.762863 38.562927 38.740231 41.139023 41.139023 
dram[2]: 37.561249 37.559021 39.041668 39.223255 39.164734 39.624413 40.970875 40.871670 37.427937 37.180618 37.345131 37.180618 39.366821 39.644707 40.741547 40.643375 
dram[3]: 37.727070 37.981983 38.331818 38.683487 40.000000 39.905437 42.734177 42.626263 37.262691 38.538815 38.190044 37.847534 40.030880 40.509617 40.741547 41.038929 
dram[4]: 37.642857 38.414577 37.480000 38.244900 39.811321 39.255814 41.576355 41.679012 37.678570 38.276646 38.103836 38.190044 40.803875 41.002434 42.167500 41.750000 
dram[5]: 37.820629 38.599541 38.506851 39.132252 39.905437 39.900711 41.679012 41.070560 37.762863 38.190044 38.190044 38.276646 38.919170 39.099770 40.545673 40.351673 
dram[6]: 37.898876 38.678898 38.506851 39.591549 40.576923 40.000000 41.782177 41.576355 37.511112 37.511112 37.017544 37.180618 40.597591 40.695652 41.036495 40.936893 
dram[7]: 39.127609 38.946880 38.861752 39.132252 40.286396 40.095013 42.412060 42.305763 37.594654 38.715595 37.932583 38.276646 40.217182 39.933651 41.237164 41.036495 
dram[8]: 38.688072 38.425968 37.988739 38.685780 40.095013 40.095013 40.479618 40.479618 37.098900 37.847534 37.847534 37.678570 39.097446 39.836880 41.851116 41.644444 
dram[9]: 38.425968 38.076748 38.160633 38.685780 40.286396 39.811321 41.679012 42.305763 37.180618 37.511112 36.855896 37.345131 39.836880 39.556339 40.640965 40.936893 
dram[10]: 38.953812 39.586853 38.421413 38.509132 40.000000 39.717648 40.190475 40.970875 36.855896 37.098900 36.936543 37.678570 39.832150 39.459015 41.036495 41.439804 
dram[11]: 38.678898 39.310024 39.874706 40.351673 40.382774 40.576923 41.782177 41.990051 37.511112 37.847534 37.098900 37.345131 39.480095 40.042755 41.747524 41.439804 
average row locality = 3239272/82348 = 39.336376
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15024     15022     15040     15040 
dram[1]:     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15020     15020     15040     15040 
dram[2]:     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15020     15020     15040     15040 
dram[3]:     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15020     15020     15040     15040 
dram[4]:     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15020     15020     15040     15040 
dram[5]:     15040     15040     15040     15040     15040     15038     15040     15040     15040     15040     15040     15040     15020     15020     15040     15040 
dram[6]:     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15020     15020     15040     15040 
dram[7]:     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15020     15020     15040     15040 
dram[8]:     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15020     15020     15040     15040 
dram[9]:     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15020     15020     15040     15040 
dram[10]:     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15020     15020     15040     15040 
dram[11]:     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15040     15024     15024     15040     15040 
total dram reads = 2887212
bank skew: 15040/15020 = 1.00
chip skew: 240608/240598 = 1.00
number of total write accesses:
dram[0]:      7296      7296      7304      7304      7360      7360      7360      7360      7360      7360      7360      7360      7320      7324      7308      7308 
dram[1]:      7296      7296      7304      7304      7360      7360      7360      7360      7360      7360      7360      7360      7328      7328      7308      7308 
dram[2]:      7300      7296      7304      7304      7360      7360      7360      7360      7360      7360      7360      7360      7316      7316      7308      7308 
dram[3]:      7296      7296      7304      7304      7360      7360      7360      7360      7360      7360      7360      7360      7332      7328      7308      7308 
dram[4]:      7296      7296      7304      7304      7360      7360      7360      7360      7360      7360      7360      7360      7328      7328      7308      7308 
dram[5]:      7312      7312      7304      7304      7360      7360      7360      7360      7360      7360      7360      7360      7328      7328      7308      7308 
dram[6]:      7300      7296      7304      7304      7360      7360      7360      7360      7360      7360      7360      7360      7312      7312      7304      7304 
dram[7]:      7296      7296      7304      7304      7360      7360      7360      7360      7360      7360      7360      7360      7324      7328      7304      7304 
dram[8]:      7312      7316      7308      7308      7360      7360      7360      7360      7360      7360      7360      7360      7324      7324      7304      7304 
dram[9]:      7316      7312      7308      7308      7360      7360      7360      7360      7360      7360      7360      7360      7324      7324      7304      7304 
dram[10]:      7308      7296      7308      7308      7360      7360      7360      7360      7360      7360      7360      7360      7316      7316      7304      7304 
dram[11]:      7296      7296      7308      7308      7360      7360      7360      7360      7360      7360      7360      7360      7336      7336      7304      7304 
total dram writes = 1408240
bank skew: 7360/7296 = 1.01
chip skew: 117384/117316 = 1.00
average mf latency per bank:
dram[0]:        423       431       431       438       420       427       410       417       431       437       431       439       419       424       412       416
dram[1]:        423       429       431       435       424       428       407       411       426       433       430       436       423       426       407       415
dram[2]:        420       424       432       435       420       425       406       410       427       436       427       432       423       428       410       416
dram[3]:        421       428       428       437       422       428       408       416       425       434       426       432       423       429       409       415
dram[4]:        424       429       428       436       424       430       409       417       425       433       429       435       420       426       408       415
dram[5]:        425       427       431       434       421       426       409       413       424       432       427       434       419       424       407       412
dram[6]:        423       427       430       436       423       427       406       413       427       433       428       432       421       424       406       410
dram[7]:        417       423       431       435       419       423       407       414       423       431       425       430       415       420       404       412
dram[8]:        416       426       429       435       418       423       404       407       424       432       425       430       413       419       409       415
dram[9]:        420       425       427       435       419       422       404       411       425       431       428       432       422       424       405       410
dram[10]:        417       423       434       439       416       420       404       410       425       428       426       429       423       425       406       409
dram[11]:        423       429       429       437       420       426       409       414       425       433       432       435       421       429       405       413
maximum mf latency per bank:
dram[0]:       1073      1040      1266      1284      1323      1116       945      1117      1124      1094      1225      1127      1089      1075      1164       906
dram[1]:       1157      1149      1171      1126      1114      1104      1002       992      1433      1113      1124      1132      1506      1057      1298      1167
dram[2]:       1139      1132      1328      1331      1319      1057       999       932      1200      1097      1005      1061      1025      1029       928      1101
dram[3]:       1477      1235      1271      1309      1062      1117       943      1172      1302      1059      1254      1098      1052      1057      1165      1036
dram[4]:       1015      1177      1311      1304      1055      1071       974      1017      1162      1162      1259      1151      1064      1104      1076      1077
dram[5]:       1184      1002      1240      1245      1101      1098      1003       990      1333      1088      1193      1178      1099      1103      1021      1038
dram[6]:       1134      1238      1504      1302      1038      1043       925       992      1070      1129      1099      1122      1077      1091       953       966
dram[7]:       1205      1194      1298      1311      1017      1021      1163      1169      1164      1154      1180      1133      1126      1011      1114      1094
dram[8]:       1204      1179      1591      1304      1180      1281      1219       936      1430      1092      1114      1112       945      1253      1049      1046
dram[9]:       1002      1205      1104      1160      1012      1042       953      1310      1239      1171      1138      1169      1255      1067       980      1125
dram[10]:       1115      1120      1159      1158      1034      1125      1233      1113      1132      1033      1247      1248      1086      1193      1072      1069
dram[11]:       1146      1140      1248      1259      1123      1186       990       930      1052      1175      1284      1052      1002      1114      1051      1043

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1524918 n_nop=1154092 n_act=6820 n_pre=6804 n_ref_event=0 n_req=269941 n_rd=240606 n_rd_L2_A=0 n_write=0 n_wr_bk=117340 bw_util=0.9389
n_activity=1499734 dram_eff=0.9547
bk0: 15040a 954185i bk1: 15040a 947019i bk2: 15040a 963749i bk3: 15040a 952911i bk4: 15040a 947261i bk5: 15040a 935840i bk6: 15040a 954727i bk7: 15040a 945366i bk8: 15040a 973906i bk9: 15040a 972736i bk10: 15040a 967633i bk11: 15040a 955123i bk12: 15024a 956973i bk13: 15022a 955612i bk14: 15040a 952389i bk15: 15040a 943726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974735
Row_Buffer_Locality_read = 0.982424
Row_Buffer_Locality_write = 0.911675
Bank_Level_Parallism = 6.282708
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.493288
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.938925 
total_CMD = 1524918 
util_bw = 1431784 
Wasted_Col = 62095 
Wasted_Row = 1039 
Idle = 30000 

BW Util Bottlenecks: 
RCDc_limit = 5887 
RCDWRc_limit = 2622 
WTRc_limit = 98124 
RTWc_limit = 140177 
CCDLc_limit = 48272 
rwq = 0 
CCDLc_limit_alone = 25419 
WTRc_limit_alone = 89267 
RTWc_limit_alone = 126181 

Commands details: 
total_CMD = 1524918 
n_nop = 1154092 
Read = 240606 
Write = 0 
L2_Alloc = 0 
L2_WB = 117340 
n_act = 6820 
n_pre = 6804 
n_ref = 0 
n_req = 269941 
total_req = 357946 

Dual Bus Interface Util: 
issued_total_row = 13624 
issued_total_col = 357946 
Row_Bus_Util =  0.008934 
CoL_Bus_Util = 0.234731 
Either_Row_CoL_Bus_Util = 0.243178 
Issued_on_Two_Bus_Simul_Util = 0.000488 
issued_two_Eff = 0.002006 
queue_avg = 50.124626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.1246
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1524918 n_nop=1153968 n_act=6873 n_pre=6857 n_ref_event=0 n_req=269938 n_rd=240600 n_rd_L2_A=0 n_write=0 n_wr_bk=117352 bw_util=0.9389
n_activity=1499658 dram_eff=0.9548
bk0: 15040a 962816i bk1: 15040a 959139i bk2: 15040a 959347i bk3: 15040a 957099i bk4: 15040a 952695i bk5: 15040a 941996i bk6: 15040a 960209i bk7: 15040a 948396i bk8: 15040a 969958i bk9: 15040a 962845i bk10: 15040a 963302i bk11: 15040a 949775i bk12: 15020a 963364i bk13: 15020a 964563i bk14: 15040a 959768i bk15: 15040a 946695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974539
Row_Buffer_Locality_read = 0.982278
Row_Buffer_Locality_write = 0.911071
Bank_Level_Parallism = 6.257163
Bank_Level_Parallism_Col = 6.104487
Bank_Level_Parallism_Ready = 2.502532
write_to_read_ratio_blp_rw_average = 0.439164
GrpLevelPara = 3.695165 

BW Util details:
bwutil = 0.938941 
total_CMD = 1524918 
util_bw = 1431808 
Wasted_Col = 61306 
Wasted_Row = 1379 
Idle = 30425 

BW Util Bottlenecks: 
RCDc_limit = 6290 
RCDWRc_limit = 2878 
WTRc_limit = 98885 
RTWc_limit = 131068 
CCDLc_limit = 42025 
rwq = 0 
CCDLc_limit_alone = 22311 
WTRc_limit_alone = 90372 
RTWc_limit_alone = 119867 

Commands details: 
total_CMD = 1524918 
n_nop = 1153968 
Read = 240600 
Write = 0 
L2_Alloc = 0 
L2_WB = 117352 
n_act = 6873 
n_pre = 6857 
n_ref = 0 
n_req = 269938 
total_req = 357952 

Dual Bus Interface Util: 
issued_total_row = 13730 
issued_total_col = 357952 
Row_Bus_Util =  0.009004 
CoL_Bus_Util = 0.234735 
Either_Row_CoL_Bus_Util = 0.243259 
Issued_on_Two_Bus_Simul_Util = 0.000480 
issued_two_Eff = 0.001973 
queue_avg = 48.974884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.9749
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1524918 n_nop=1153849 n_act=6935 n_pre=6919 n_ref_event=0 n_req=269933 n_rd=240600 n_rd_L2_A=0 n_write=0 n_wr_bk=117332 bw_util=0.9389
n_activity=1499061 dram_eff=0.9551
bk0: 15040a 970190i bk1: 15040a 961617i bk2: 15040a 960775i bk3: 15040a 956190i bk4: 15040a 956793i bk5: 15040a 947770i bk6: 15040a 963604i bk7: 15040a 954025i bk8: 15040a 973956i bk9: 15040a 962843i bk10: 15040a 970744i bk11: 15040a 966157i bk12: 15020a 973245i bk13: 15020a 960619i bk14: 15040a 949171i bk15: 15040a 933135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974308
Row_Buffer_Locality_read = 0.982178
Row_Buffer_Locality_write = 0.909760
Bank_Level_Parallism = 6.234504
Bank_Level_Parallism_Col = 6.078730
Bank_Level_Parallism_Ready = 2.504098
write_to_read_ratio_blp_rw_average = 0.436980
GrpLevelPara = 3.690969 

BW Util details:
bwutil = 0.938888 
total_CMD = 1524918 
util_bw = 1431728 
Wasted_Col = 60869 
Wasted_Row = 1278 
Idle = 31043 

BW Util Bottlenecks: 
RCDc_limit = 6056 
RCDWRc_limit = 2378 
WTRc_limit = 98417 
RTWc_limit = 129744 
CCDLc_limit = 41148 
rwq = 0 
CCDLc_limit_alone = 21738 
WTRc_limit_alone = 90179 
RTWc_limit_alone = 118572 

Commands details: 
total_CMD = 1524918 
n_nop = 1153849 
Read = 240600 
Write = 0 
L2_Alloc = 0 
L2_WB = 117332 
n_act = 6935 
n_pre = 6919 
n_ref = 0 
n_req = 269933 
total_req = 357932 

Dual Bus Interface Util: 
issued_total_row = 13854 
issued_total_col = 357932 
Row_Bus_Util =  0.009085 
CoL_Bus_Util = 0.234722 
Either_Row_CoL_Bus_Util = 0.243337 
Issued_on_Two_Bus_Simul_Util = 0.000470 
issued_two_Eff = 0.001932 
queue_avg = 48.918423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.9184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1524918 n_nop=1154004 n_act=6844 n_pre=6828 n_ref_event=0 n_req=269939 n_rd=240600 n_rd_L2_A=0 n_write=0 n_wr_bk=117356 bw_util=0.939
n_activity=1499858 dram_eff=0.9546
bk0: 15040a 955610i bk1: 15040a 945837i bk2: 15040a 971061i bk3: 15040a 959370i bk4: 15040a 945423i bk5: 15040a 930918i bk6: 15040a 962663i bk7: 15040a 943057i bk8: 15040a 973632i bk9: 15040a 965689i bk10: 15040a 972486i bk11: 15040a 953356i bk12: 15020a 969547i bk13: 15020a 958726i bk14: 15040a 954541i bk15: 15040a 938036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974646
Row_Buffer_Locality_read = 0.982377
Row_Buffer_Locality_write = 0.911244
Bank_Level_Parallism = 6.270032
Bank_Level_Parallism_Col = 6.118009
Bank_Level_Parallism_Ready = 2.489292
write_to_read_ratio_blp_rw_average = 0.444319
GrpLevelPara = 3.709414 

BW Util details:
bwutil = 0.938951 
total_CMD = 1524918 
util_bw = 1431824 
Wasted_Col = 61891 
Wasted_Row = 1045 
Idle = 30158 

BW Util Bottlenecks: 
RCDc_limit = 5745 
RCDWRc_limit = 2668 
WTRc_limit = 97682 
RTWc_limit = 138426 
CCDLc_limit = 47344 
rwq = 0 
CCDLc_limit_alone = 25019 
WTRc_limit_alone = 89018 
RTWc_limit_alone = 124765 

Commands details: 
total_CMD = 1524918 
n_nop = 1154004 
Read = 240600 
Write = 0 
L2_Alloc = 0 
L2_WB = 117356 
n_act = 6844 
n_pre = 6828 
n_ref = 0 
n_req = 269939 
total_req = 357956 

Dual Bus Interface Util: 
issued_total_row = 13672 
issued_total_col = 357956 
Row_Bus_Util =  0.008966 
CoL_Bus_Util = 0.234738 
Either_Row_CoL_Bus_Util = 0.243235 
Issued_on_Two_Bus_Simul_Util = 0.000468 
issued_two_Eff = 0.001925 
queue_avg = 50.145134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.1451
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1524918 n_nop=1154060 n_act=6845 n_pre=6829 n_ref_event=0 n_req=269938 n_rd=240600 n_rd_L2_A=0 n_write=0 n_wr_bk=117352 bw_util=0.9389
n_activity=1500967 dram_eff=0.9539
bk0: 15040a 947231i bk1: 15040a 941048i bk2: 15040a 962246i bk3: 15040a 953580i bk4: 15040a 953977i bk5: 15040a 941216i bk6: 15040a 956078i bk7: 15040a 943401i bk8: 15040a 976445i bk9: 15040a 968078i bk10: 15040a 964274i bk11: 15040a 955702i bk12: 15020a 974533i bk13: 15020a 963227i bk14: 15040a 953368i bk15: 15040a 944336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974642
Row_Buffer_Locality_read = 0.982369
Row_Buffer_Locality_write = 0.911276
Bank_Level_Parallism = 6.264311
Bank_Level_Parallism_Col = 6.113225
Bank_Level_Parallism_Ready = 2.485269
write_to_read_ratio_blp_rw_average = 0.445376
GrpLevelPara = 3.703294 

BW Util details:
bwutil = 0.938941 
total_CMD = 1524918 
util_bw = 1431808 
Wasted_Col = 63121 
Wasted_Row = 1233 
Idle = 28756 

BW Util Bottlenecks: 
RCDc_limit = 6399 
RCDWRc_limit = 2777 
WTRc_limit = 97625 
RTWc_limit = 140224 
CCDLc_limit = 47074 
rwq = 0 
CCDLc_limit_alone = 24985 
WTRc_limit_alone = 89313 
RTWc_limit_alone = 126447 

Commands details: 
total_CMD = 1524918 
n_nop = 1154060 
Read = 240600 
Write = 0 
L2_Alloc = 0 
L2_WB = 117352 
n_act = 6845 
n_pre = 6829 
n_ref = 0 
n_req = 269938 
total_req = 357952 

Dual Bus Interface Util: 
issued_total_row = 13674 
issued_total_col = 357952 
Row_Bus_Util =  0.008967 
CoL_Bus_Util = 0.234735 
Either_Row_CoL_Bus_Util = 0.243199 
Issued_on_Two_Bus_Simul_Util = 0.000504 
issued_two_Eff = 0.002071 
queue_avg = 49.885380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.8854
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1524918 n_nop=1153898 n_act=6884 n_pre=6868 n_ref_event=0 n_req=269944 n_rd=240598 n_rd_L2_A=0 n_write=0 n_wr_bk=117384 bw_util=0.939
n_activity=1499132 dram_eff=0.9552
bk0: 15040a 957239i bk1: 15040a 951099i bk2: 15040a 963405i bk3: 15040a 962531i bk4: 15040a 955435i bk5: 15038a 944593i bk6: 15040a 963327i bk7: 15040a 951206i bk8: 15040a 994564i bk9: 15040a 983004i bk10: 15040a 960524i bk11: 15040a 951076i bk12: 15020a 972563i bk13: 15020a 960980i bk14: 15040a 962086i bk15: 15040a 950611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974498
Row_Buffer_Locality_read = 0.982253
Row_Buffer_Locality_write = 0.910925
Bank_Level_Parallism = 6.217591
Bank_Level_Parallism_Col = 6.064017
Bank_Level_Parallism_Ready = 2.511930
write_to_read_ratio_blp_rw_average = 0.437485
GrpLevelPara = 3.691772 

BW Util details:
bwutil = 0.939020 
total_CMD = 1524918 
util_bw = 1431928 
Wasted_Col = 60809 
Wasted_Row = 1218 
Idle = 30963 

BW Util Bottlenecks: 
RCDc_limit = 6196 
RCDWRc_limit = 2717 
WTRc_limit = 98484 
RTWc_limit = 127206 
CCDLc_limit = 40628 
rwq = 0 
CCDLc_limit_alone = 21496 
WTRc_limit_alone = 90404 
RTWc_limit_alone = 116154 

Commands details: 
total_CMD = 1524918 
n_nop = 1153898 
Read = 240598 
Write = 0 
L2_Alloc = 0 
L2_WB = 117384 
n_act = 6884 
n_pre = 6868 
n_ref = 0 
n_req = 269944 
total_req = 357982 

Dual Bus Interface Util: 
issued_total_row = 13752 
issued_total_col = 357982 
Row_Bus_Util =  0.009018 
CoL_Bus_Util = 0.234755 
Either_Row_CoL_Bus_Util = 0.243305 
Issued_on_Two_Bus_Simul_Util = 0.000468 
issued_two_Eff = 0.001924 
queue_avg = 48.779999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.78
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1524918 n_nop=1154002 n_act=6855 n_pre=6839 n_ref_event=0 n_req=269929 n_rd=240600 n_rd_L2_A=0 n_write=0 n_wr_bk=117316 bw_util=0.9388
n_activity=1499472 dram_eff=0.9548
bk0: 15040a 955724i bk1: 15040a 950118i bk2: 15040a 970452i bk3: 15040a 961204i bk4: 15040a 954890i bk5: 15040a 941760i bk6: 15040a 965953i bk7: 15040a 952657i bk8: 15040a 979663i bk9: 15040a 969598i bk10: 15040a 966896i bk11: 15040a 956876i bk12: 15020a 968978i bk13: 15020a 967212i bk14: 15040a 960327i bk15: 15040a 948269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974604
Row_Buffer_Locality_read = 0.982282
Row_Buffer_Locality_write = 0.911623
Bank_Level_Parallism = 6.226978
Bank_Level_Parallism_Col = 6.073907
Bank_Level_Parallism_Ready = 2.502769
write_to_read_ratio_blp_rw_average = 0.437917
GrpLevelPara = 3.693820 

BW Util details:
bwutil = 0.938847 
total_CMD = 1524918 
util_bw = 1431664 
Wasted_Col = 61165 
Wasted_Row = 1262 
Idle = 30827 

BW Util Bottlenecks: 
RCDc_limit = 6107 
RCDWRc_limit = 2585 
WTRc_limit = 99881 
RTWc_limit = 127953 
CCDLc_limit = 41040 
rwq = 0 
CCDLc_limit_alone = 21403 
WTRc_limit_alone = 91237 
RTWc_limit_alone = 116960 

Commands details: 
total_CMD = 1524918 
n_nop = 1154002 
Read = 240600 
Write = 0 
L2_Alloc = 0 
L2_WB = 117316 
n_act = 6855 
n_pre = 6839 
n_ref = 0 
n_req = 269929 
total_req = 357916 

Dual Bus Interface Util: 
issued_total_row = 13694 
issued_total_col = 357916 
Row_Bus_Util =  0.008980 
CoL_Bus_Util = 0.234712 
Either_Row_CoL_Bus_Util = 0.243237 
Issued_on_Two_Bus_Simul_Util = 0.000455 
issued_two_Eff = 0.001871 
queue_avg = 48.676350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.6763
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1524918 n_nop=1154132 n_act=6798 n_pre=6782 n_ref_event=0 n_req=269935 n_rd=240600 n_rd_L2_A=0 n_write=0 n_wr_bk=117340 bw_util=0.9389
n_activity=1500119 dram_eff=0.9544
bk0: 15040a 953976i bk1: 15040a 945579i bk2: 15040a 957375i bk3: 15040a 951965i bk4: 15040a 962493i bk5: 15040a 949308i bk6: 15040a 965449i bk7: 15040a 949401i bk8: 15040a 985037i bk9: 15040a 975413i bk10: 15040a 960623i bk11: 15040a 950414i bk12: 15020a 970988i bk13: 15020a 952708i bk14: 15040a 961166i bk15: 15040a 945435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974816
Row_Buffer_Locality_read = 0.982431
Row_Buffer_Locality_write = 0.912357
Bank_Level_Parallism = 6.240884
Bank_Level_Parallism_Col = 6.092207
Bank_Level_Parallism_Ready = 2.495160
write_to_read_ratio_blp_rw_average = 0.439845
GrpLevelPara = 3.700550 

BW Util details:
bwutil = 0.938910 
total_CMD = 1524918 
util_bw = 1431760 
Wasted_Col = 62532 
Wasted_Row = 1245 
Idle = 29381 

BW Util Bottlenecks: 
RCDc_limit = 6215 
RCDWRc_limit = 2632 
WTRc_limit = 98080 
RTWc_limit = 136811 
CCDLc_limit = 46730 
rwq = 0 
CCDLc_limit_alone = 24813 
WTRc_limit_alone = 89712 
RTWc_limit_alone = 123262 

Commands details: 
total_CMD = 1524918 
n_nop = 1154132 
Read = 240600 
Write = 0 
L2_Alloc = 0 
L2_WB = 117340 
n_act = 6798 
n_pre = 6782 
n_ref = 0 
n_req = 269935 
total_req = 357940 

Dual Bus Interface Util: 
issued_total_row = 13580 
issued_total_col = 357940 
Row_Bus_Util =  0.008905 
CoL_Bus_Util = 0.234727 
Either_Row_CoL_Bus_Util = 0.243151 
Issued_on_Two_Bus_Simul_Util = 0.000481 
issued_two_Eff = 0.001980 
queue_avg = 49.525318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.5253
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1524918 n_nop=1153914 n_act=6888 n_pre=6872 n_ref_event=0 n_req=269945 n_rd=240600 n_rd_L2_A=0 n_write=0 n_wr_bk=117380 bw_util=0.939
n_activity=1500149 dram_eff=0.9545
bk0: 15040a 963029i bk1: 15040a 947222i bk2: 15040a 960970i bk3: 15040a 956448i bk4: 15040a 956991i bk5: 15040a 947737i bk6: 15040a 958582i bk7: 15040a 956338i bk8: 15040a 976573i bk9: 15040a 969641i bk10: 15040a 966163i bk11: 15040a 958058i bk12: 15020a 967648i bk13: 15020a 962046i bk14: 15040a 949740i bk15: 15040a 941971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974484
Row_Buffer_Locality_read = 0.982261
Row_Buffer_Locality_write = 0.910717
Bank_Level_Parallism = 6.238845
Bank_Level_Parallism_Col = 6.088745
Bank_Level_Parallism_Ready = 2.488285
write_to_read_ratio_blp_rw_average = 0.440011
GrpLevelPara = 3.703813 

BW Util details:
bwutil = 0.939014 
total_CMD = 1524918 
util_bw = 1431920 
Wasted_Col = 62630 
Wasted_Row = 1152 
Idle = 29216 

BW Util Bottlenecks: 
RCDc_limit = 5950 
RCDWRc_limit = 2881 
WTRc_limit = 99083 
RTWc_limit = 135715 
CCDLc_limit = 45552 
rwq = 0 
CCDLc_limit_alone = 24042 
WTRc_limit_alone = 90509 
RTWc_limit_alone = 122779 

Commands details: 
total_CMD = 1524918 
n_nop = 1153914 
Read = 240600 
Write = 0 
L2_Alloc = 0 
L2_WB = 117380 
n_act = 6888 
n_pre = 6872 
n_ref = 0 
n_req = 269945 
total_req = 357980 

Dual Bus Interface Util: 
issued_total_row = 13760 
issued_total_col = 357980 
Row_Bus_Util =  0.009023 
CoL_Bus_Util = 0.234754 
Either_Row_CoL_Bus_Util = 0.243294 
Issued_on_Two_Bus_Simul_Util = 0.000483 
issued_two_Eff = 0.001984 
queue_avg = 49.125652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.1257
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1524918 n_nop=1153900 n_act=6897 n_pre=6881 n_ref_event=0 n_req=269945 n_rd=240600 n_rd_L2_A=0 n_write=0 n_wr_bk=117380 bw_util=0.939
n_activity=1499218 dram_eff=0.9551
bk0: 15040a 955423i bk1: 15040a 943875i bk2: 15040a 969332i bk3: 15040a 954336i bk4: 15040a 965363i bk5: 15040a 945974i bk6: 15040a 966713i bk7: 15040a 954131i bk8: 15040a 978019i bk9: 15040a 970816i bk10: 15040a 962994i bk11: 15040a 954961i bk12: 15020a 968170i bk13: 15020a 960849i bk14: 15040a 958811i bk15: 15040a 948429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974450
Row_Buffer_Locality_read = 0.982273
Row_Buffer_Locality_write = 0.910308
Bank_Level_Parallism = 6.235506
Bank_Level_Parallism_Col = 6.081121
Bank_Level_Parallism_Ready = 2.514792
write_to_read_ratio_blp_rw_average = 0.437534
GrpLevelPara = 3.703799 

BW Util details:
bwutil = 0.939014 
total_CMD = 1524918 
util_bw = 1431920 
Wasted_Col = 60929 
Wasted_Row = 1146 
Idle = 30923 

BW Util Bottlenecks: 
RCDc_limit = 5676 
RCDWRc_limit = 2864 
WTRc_limit = 97085 
RTWc_limit = 131006 
CCDLc_limit = 41025 
rwq = 0 
CCDLc_limit_alone = 21301 
WTRc_limit_alone = 88874 
RTWc_limit_alone = 119493 

Commands details: 
total_CMD = 1524918 
n_nop = 1153900 
Read = 240600 
Write = 0 
L2_Alloc = 0 
L2_WB = 117380 
n_act = 6897 
n_pre = 6881 
n_ref = 0 
n_req = 269945 
total_req = 357980 

Dual Bus Interface Util: 
issued_total_row = 13778 
issued_total_col = 357980 
Row_Bus_Util =  0.009035 
CoL_Bus_Util = 0.234754 
Either_Row_CoL_Bus_Util = 0.243304 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.001995 
queue_avg = 48.593716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.5937
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1524918 n_nop=1153955 n_act=6901 n_pre=6885 n_ref_event=0 n_req=269935 n_rd=240600 n_rd_L2_A=0 n_write=0 n_wr_bk=117340 bw_util=0.9389
n_activity=1499604 dram_eff=0.9548
bk0: 15040a 966348i bk1: 15040a 960329i bk2: 15040a 958138i bk3: 15040a 949722i bk4: 15040a 963025i bk5: 15040a 949913i bk6: 15040a 968856i bk7: 15040a 958159i bk8: 15040a 978951i bk9: 15040a 978304i bk10: 15040a 967896i bk11: 15040a 959019i bk12: 15020a 967530i bk13: 15020a 958652i bk14: 15040a 961975i bk15: 15040a 952472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974435
Row_Buffer_Locality_read = 0.982261
Row_Buffer_Locality_write = 0.910244
Bank_Level_Parallism = 6.206037
Bank_Level_Parallism_Col = 6.049108
Bank_Level_Parallism_Ready = 2.494668
write_to_read_ratio_blp_rw_average = 0.440525
GrpLevelPara = 3.686709 

BW Util details:
bwutil = 0.938910 
total_CMD = 1524918 
util_bw = 1431760 
Wasted_Col = 61707 
Wasted_Row = 968 
Idle = 30483 

BW Util Bottlenecks: 
RCDc_limit = 6055 
RCDWRc_limit = 2719 
WTRc_limit = 98516 
RTWc_limit = 130698 
CCDLc_limit = 41644 
rwq = 0 
CCDLc_limit_alone = 21554 
WTRc_limit_alone = 90118 
RTWc_limit_alone = 119006 

Commands details: 
total_CMD = 1524918 
n_nop = 1153955 
Read = 240600 
Write = 0 
L2_Alloc = 0 
L2_WB = 117340 
n_act = 6901 
n_pre = 6885 
n_ref = 0 
n_req = 269935 
total_req = 357940 

Dual Bus Interface Util: 
issued_total_row = 13786 
issued_total_col = 357940 
Row_Bus_Util =  0.009040 
CoL_Bus_Util = 0.234727 
Either_Row_CoL_Bus_Util = 0.243268 
Issued_on_Two_Bus_Simul_Util = 0.000500 
issued_two_Eff = 0.002057 
queue_avg = 48.280460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.2805
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1524918 n_nop=1154069 n_act=6808 n_pre=6792 n_ref_event=0 n_req=269950 n_rd=240608 n_rd_L2_A=0 n_write=0 n_wr_bk=117368 bw_util=0.939
n_activity=1499966 dram_eff=0.9546
bk0: 15040a 958258i bk1: 15040a 947217i bk2: 15040a 961579i bk3: 15040a 945121i bk4: 15040a 957336i bk5: 15040a 939902i bk6: 15040a 961226i bk7: 15040a 948753i bk8: 15040a 975750i bk9: 15040a 968906i bk10: 15040a 954279i bk11: 15040a 951555i bk12: 15024a 972067i bk13: 15024a 958402i bk14: 15040a 954352i bk15: 15040a 941022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974780
Row_Buffer_Locality_read = 0.982407
Row_Buffer_Locality_write = 0.912242
Bank_Level_Parallism = 6.270892
Bank_Level_Parallism_Col = 6.120704
Bank_Level_Parallism_Ready = 2.513485
write_to_read_ratio_blp_rw_average = 0.440892
GrpLevelPara = 3.708207 

BW Util details:
bwutil = 0.939004 
total_CMD = 1524918 
util_bw = 1431904 
Wasted_Col = 62229 
Wasted_Row = 1000 
Idle = 29785 

BW Util Bottlenecks: 
RCDc_limit = 5654 
RCDWRc_limit = 2499 
WTRc_limit = 98263 
RTWc_limit = 138550 
CCDLc_limit = 47827 
rwq = 0 
CCDLc_limit_alone = 25428 
WTRc_limit_alone = 89435 
RTWc_limit_alone = 124979 

Commands details: 
total_CMD = 1524918 
n_nop = 1154069 
Read = 240608 
Write = 0 
L2_Alloc = 0 
L2_WB = 117368 
n_act = 6808 
n_pre = 6792 
n_ref = 0 
n_req = 269950 
total_req = 357976 

Dual Bus Interface Util: 
issued_total_row = 13600 
issued_total_col = 357976 
Row_Bus_Util =  0.008919 
CoL_Bus_Util = 0.234751 
Either_Row_CoL_Bus_Util = 0.243193 
Issued_on_Two_Bus_Simul_Util = 0.000477 
issued_two_Eff = 0.001960 
queue_avg = 50.097130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.0971

========= L2 cache stats =========
L2_cache_bank[0]: Access = 180456, Miss = 180456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 180454, Miss = 180454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 180452, Miss = 180452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 180452, Miss = 180452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 180452, Miss = 180452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 180450, Miss = 180450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 180448, Miss = 180448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 180448, Miss = 180448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 180448, Miss = 180448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 180448, Miss = 180448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 180448, Miss = 180448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 180446, Miss = 180446, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 180448, Miss = 180448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 180448, Miss = 180448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 180448, Miss = 180448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 180448, Miss = 180448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 180452, Miss = 180452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 180452, Miss = 180452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 180452, Miss = 180452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 180452, Miss = 180452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 180452, Miss = 180452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 180452, Miss = 180452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 180456, Miss = 180456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 180456, Miss = 180456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4330818
L2_total_cache_misses = 4330818
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 721804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2165408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 360902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1082704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2887212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1443606
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.202

icnt_total_pkts_mem_to_simt=4330818
icnt_total_pkts_simt_to_mem=4330818
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4330818
Req_Network_cycles = 594634
Req_Network_injected_packets_per_cycle =       7.2832 
Req_Network_conflicts_per_cycle =       2.0041
Req_Network_conflicts_per_cycle_util =       2.0274
Req_Bank_Level_Parallism =       7.3679
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6953
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3035

Reply_Network_injected_packets_num = 4330818
Reply_Network_cycles = 594634
Reply_Network_injected_packets_per_cycle =        7.2832
Reply_Network_conflicts_per_cycle =        3.5794
Reply_Network_conflicts_per_cycle_util =       3.6198
Reply_Bank_Level_Parallism =       7.3654
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7850
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2428
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 41 min, 52 sec (6112 sec)
gpgpu_simulation_rate = 41569 (inst/sec)
gpgpu_simulation_rate = 97 (cycle/sec)
gpgpu_silicon_slowdown = 14072164x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc9ffd955c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc9ffd9550..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc9ffd9548..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc9ffd9540..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc9ffd9538..

GPGPU-Sim PTX: cudaLaunch for 0x0x56476ac63988 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: Finding dominators for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pull_stepiPKmPKiPfPKf'...
GPGPU-Sim PTX: reconvergence points for _Z9pull_stepiPKmPKiPfPKf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3b0 (pr_warp.1.sm_75.ptx:215) @%p2 bra $L__BB2_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (pr_warp.1.sm_75.ptx:397) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x400 (pr_warp.1.sm_75.ptx:228) @%p3 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x448 (pr_warp.1.sm_75.ptx:240) ld.shared.u32 %r6, [%r4];

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x470 (pr_warp.1.sm_75.ptx:245) @%p4 bra $L__BB2_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (pr_warp.1.sm_75.ptx:353) mov.b32 %r52, %f35;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4c8 (pr_warp.1.sm_75.ptx:257) @%p5 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (pr_warp.1.sm_75.ptx:301) setp.lt.u32 %p8, %r9, 96;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x518 (pr_warp.1.sm_75.ptx:272) @%p6 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (pr_warp.1.sm_75.ptx:301) setp.lt.u32 %p8, %r9, 96;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x560 (pr_warp.1.sm_75.ptx:286) @%p7 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (pr_warp.1.sm_75.ptx:301) setp.lt.u32 %p8, %r9, 96;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5a8 (pr_warp.1.sm_75.ptx:302) @%p8 bra $L__BB2_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (pr_warp.1.sm_75.ptx:353) mov.b32 %r52, %f35;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x690 (pr_warp.1.sm_75.ptx:350) @%p9 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (pr_warp.1.sm_75.ptx:353) mov.b32 %r52, %f35;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x788 (pr_warp.1.sm_75.ptx:383) @%p15 bra $L__BB2_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a8 (pr_warp.1.sm_75.ptx:390) mov.u32 %r71, %nctaid.x;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7c8 (pr_warp.1.sm_75.ptx:394) @%p16 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (pr_warp.1.sm_75.ptx:397) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z9pull_stepiPKmPKiPfPKf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pull_stepiPKmPKiPfPKf'.
GPGPU-Sim PTX: pushing kernel '_Z9pull_stepiPKmPKiPfPKf' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z9pull_stepiPKmPKiPfPKf'
