********************************************************************
                            Global Net Report
********************************************************************
  
Product: Designer
Release: v11.9 SP5
Version: 11.9.5.5
Date: Fri Sep 11 09:13:47 2020
Design Name: MAIN_TOP  Family: ProASIC3  Die: A3P1000  Package: 208 PQFP


Automatic Global Net Placement Result:
Status: Global net placement completed successfully


Global Nets Information:

        |---------------------------------------------------------------------|
        |Global Nets                         |Loads                           |
        |---------------------------------------------------------------------|
        |Name                                |Core      |IO        |RAM       |
        |---------------------------------------------------------------------|
        |DSP_CLK_TEST                        |      121 |        0 |        0 |
        |---------------------------------------------------------------------|
        |address_encoder_0_edib_interface_rst|      615 |        0 |        0 |
        |---------------------------------------------------------------------|
        |edib_m2m5m7_clkgen_0_clk_m2_rcv     |      174 |        0 |        0 |
        |---------------------------------------------------------------------|
        |edib_m5m7_clkgen_0_clk_m5m7         |      260 |        0 |        0 |
        |---------------------------------------------------------------------|
        |edib_mode2_clkgen_0_clk_send        |      135 |        0 |        0 |
        |---------------------------------------------------------------------|
        |trans_m2_0/state[0]                 |      159 |        0 |        0 |
        |---------------------------------------------------------------------|

Nets Sharing Loads:

        |-------------------------------------------------------------------------|
        |Global Net                          |Shares Loads With ...               |
        |-------------------------------------------------------------------------|
        |DSP_CLK_TEST                        |address_encoder_0_edib_interface_rst|
        |-------------------------------------------------------------------------|
        |address_encoder_0_edib_interface_rst|DSP_CLK_TEST                        |
        |                                    |edib_m2m5m7_clkgen_0_clk_m2_rcv     |
        |                                    |edib_m5m7_clkgen_0_clk_m5m7         |
        |                                    |edib_mode2_clkgen_0_clk_send        |
        |-------------------------------------------------------------------------|
        |edib_m2m5m7_clkgen_0_clk_m2_rcv     |address_encoder_0_edib_interface_rst|
        |-------------------------------------------------------------------------|
        |edib_m5m7_clkgen_0_clk_m5m7         |address_encoder_0_edib_interface_rst|
        |-------------------------------------------------------------------------|
        |edib_mode2_clkgen_0_clk_send        |address_encoder_0_edib_interface_rst|
        |-------------------------------------------------------------------------|

Summary of Global Net Placement:

        |----------------------------------------------------------------------------------------|
        |Global Net                          |Assignment          |Violation                     |
        |----------------------------------------------------------------------------------------|
        |DSP_CLK_TEST                        |UPPER_RIGHT         |                              |
        |----------------------------------------------------------------------------------------|
        |address_encoder_0_edib_interface_rst|MIDDLE_LEFT         |                              |
        |----------------------------------------------------------------------------------------|
        |edib_m2m5m7_clkgen_0_clk_m2_rcv     |MIDDLE_RIGHT        |                              |
        |----------------------------------------------------------------------------------------|
        |edib_m5m7_clkgen_0_clk_m5m7         |MIDDLE_LEFT         |                              |
        |----------------------------------------------------------------------------------------|
        |edib_mode2_clkgen_0_clk_send        |MIDDLE_LEFT         |                              |
        |----------------------------------------------------------------------------------------|
        |trans_m2_0/state[0]                 |MIDDLE_RIGHT        |                              |
        |----------------------------------------------------------------------------------------|
