Release 12.4 Map M.81d (nt64)
Xilinx Map Application Log File for Design 'main'

Design Information
------------------
Command Line   : map -intstyle ise -p xc4vlx80-ff1148-12 -global_opt off -cm
area -ir off -pr b -c 100 -o main_map.ncd main.ngd main.pcf 
Target Device  : xc4vlx80
Target Package : ff1148
Target Speed   : -12
Mapper Version : virtex4 -- $Revision: 1.52.76.2 $
Mapped Date    : Sat Apr 21 15:42:26 2012

Mapping design into LUTs...
ERROR:MapLib:30 - LOC constraint F7 on ac97_synch is invalid: No such site on
   the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
