// Seed: 3609221233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  if (id_4) always id_4 = 1;
  wire id_6;
  assign id_4 = id_5;
  assign id_3 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  logic id_1,
    output logic id_2,
    output logic id_3,
    output uwire id_4,
    input  logic id_5,
    input  logic id_6,
    output logic id_7,
    input  uwire id_8,
    output uwire id_9,
    input  uwire id_10,
    input  logic id_11
);
  always id_3 <= id_5;
  initial
    @(*) begin : LABEL_0
      id_2 = #1 1;
    end
  always_comb @(1) id_7 = id_6;
  supply0 id_13 = 1;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign modCall_1.type_7 = 0;
  wor id_14, id_15 = 1;
  always $display;
  assign id_3 = (id_6);
  wire id_16, id_17, id_18, id_19, id_20;
endmodule
