<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>ITR:   A Completely Integrated Processor-Memory-Interconnect Architecture for Data Intensive Applications</AwardTitle>
<AwardEffectiveDate>09/01/2002</AwardEffectiveDate>
<AwardExpirationDate>08/31/2006</AwardExpirationDate>
<AwardTotalIntnAmount>200000.00</AwardTotalIntnAmount>
<AwardAmount>200000</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
</ProgramOfficer>
<AbstractNarration>A new, completely-integrated processor-memory-interconnect (CI-PMI)&lt;br/&gt;architecture model suitable for a range of data-intensive&lt;br/&gt;applications is proposed. Compared to the existing processor-in-memory&lt;br/&gt;(PIM) architectures, the proposed CI-PMI approach integrates more&lt;br/&gt;completely the processing, memory, and interconnect. This is achieved&lt;br/&gt;by starting with the classical architecture of high capacity memory,&lt;br/&gt;namely, a binary tree of decoders with memory modules as leaves, laid&lt;br/&gt;out as an H-tree. In the proposed model, copies of one or more types&lt;br/&gt;of application-specific computing elements are added at different&lt;br/&gt;levels of the memory decoder tree, desired functionality added to the&lt;br/&gt;memory decoders to augment their role as interconnects as well as to&lt;br/&gt;support desired computation, and, if necessary, additional interconnects&lt;br/&gt;added between the application-specific processors, the memory modules,&lt;br/&gt;and the decoders. The proposed architecture will be developed and&lt;br/&gt;demonstrated for a data-intensive application, namely motion estimation&lt;br/&gt;for MPEG encoding.&lt;br/&gt;&lt;br/&gt;The results of the proposed research will be used to augment one&lt;br/&gt;advanced class, to be taught at USC as well as UCI. The class will&lt;br/&gt;take a top-down view of advanced processor-in-memory architectures&lt;br/&gt;including those developed in this project.&lt;br/&gt;&lt;br/&gt;The proposed research will advance the state of the art in computer&lt;br/&gt;architecture, VLSI, and VLSI CAD, leading to faster and cheaper designs&lt;br/&gt;for day to day computation and information retrieval, exchange, and&lt;br/&gt;management.&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>08/13/2002</MinAmdLetterDate>
<MaxAmdLetterDate>06/16/2004</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0220106</AwardID>
<Investigator>
<FirstName>Jean-Luc</FirstName>
<LastName>Gaudiot</LastName>
<EmailAddress>gaudiot@uci.edu</EmailAddress>
<StartDate>08/13/2002</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Sandeep</FirstName>
<LastName>Gupta</LastName>
<EmailAddress>sandeep@usc.edu</EmailAddress>
<StartDate>08/13/2002</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Southern California</Name>
<CityName>Los Angeles</CityName>
<ZipCode>900890001</ZipCode>
<PhoneNumber>2137407762</PhoneNumber>
<StreetAddress>University Park</StreetAddress>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
</Institution>
<ProgramElement>
<Code>1686</Code>
<Text>ITR SMALL GRANTS</Text>
</ProgramElement>
<ProgramReference>
<Code>1659</Code>
<Text>HIGH END COMPUTING</Text>
</ProgramReference>
<ProgramReference>
<Code>1686</Code>
<Text>ITR SMALL GRANTS</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
