# Tree Multiplier Generator for VHDL and SystemVerilog

This tool generates **Wallace** and **Dadda** tree multiplier in hardware description language **Verilog**

