Source Block: hdl/library/axi_dacfifo/axi_dacfifo.v@202:212@HdlIdDef
  wire    [(AXI_DATA_WIDTH-1):0]      axi_rd_data_s;
  wire                                axi_rd_ready_s;
  wire                                axi_rd_valid_s;
  wire    [31:0]                      axi_rd_lastaddr_s;
  wire                                axi_xfer_req_s;
  wire                                dma_rst_s;

  // DAC reset the DMA side too

  always @(posedge dma_clk) begin
    dma_dacrst_m1 <= dac_reset;

Diff Content:
- 207   wire                                dma_rst_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dacfifo/axi_dacfifo.v@200:210
  wire                                axi_wr_ready_s;
  wire                                axi_wr_valid_s;
  wire    [(AXI_DATA_WIDTH-1):0]      axi_rd_data_s;
  wire                                axi_rd_ready_s;
  wire                                axi_rd_valid_s;
  wire    [31:0]                      axi_rd_lastaddr_s;
  wire                                axi_xfer_req_s;
  wire                                dma_rst_s;

  // DAC reset the DMA side too


Clone Blocks 2:
hdl/library/axi_dacfifo/axi_dacfifo.v@201:211
  wire                                axi_wr_valid_s;
  wire    [(AXI_DATA_WIDTH-1):0]      axi_rd_data_s;
  wire                                axi_rd_ready_s;
  wire                                axi_rd_valid_s;
  wire    [31:0]                      axi_rd_lastaddr_s;
  wire                                axi_xfer_req_s;
  wire                                dma_rst_s;

  // DAC reset the DMA side too

  always @(posedge dma_clk) begin

