---
layout: default
title: å®Ÿè·µç·¨ã€€ç¬¬3ç« ã€€OpenLaneã«ã‚ˆã‚‹ãƒ‡ã‚¸ã‚¿ãƒ«è¨­è¨ˆå®Ÿç¿’
---

# ğŸ—ï¸ å®Ÿè·µç·¨ ç¬¬3ç« ï¼šOpenLaneã«ã‚ˆã‚‹ãƒ‡ã‚¸ã‚¿ãƒ«è¨­è¨ˆå®Ÿç¿’  
**Practical Chapter 3: Digital Design Practice Using OpenLane**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

æœ¬ç« ã§ã¯ã€ã‚ªãƒ¼ãƒ—ãƒ³ã‚½ãƒ¼ã‚¹EDAãƒ„ãƒ¼ãƒ«ã€Œ**OpenLane**ã€ã‚’ç”¨ã„ã¦ã€  
**Verilog RTL ã‹ã‚‰ GDS ç”Ÿæˆã¾ã§ã®ãƒ‡ã‚¸ã‚¿ãƒ«LSIè¨­è¨ˆãƒ•ãƒ­ãƒ¼**ã‚’ä½“é¨“ã—ã¾ã™ã€‚  

This chapter provides hands-on practice of a **digital implementation flow**,  
from Verilog RTL to GDS layout, using the open-source EDA framework **OpenLane**.

Sky130 PDKã¨ã®çµ±åˆã€åˆ¶ç´„è¨˜è¿°ã€åˆæˆãƒ»é…ç½®ãƒ»é…ç·šãƒ»DRCãªã©ã€  
å®Ÿè¨­è¨ˆã§å¿…è¦ãªãƒ•ãƒ­ãƒ¼å…¨ä½“ã‚’ä½“é¨“ã—ã¾ã™ã€‚  

---

## ğŸ¯ å­¦ç¿’ç›®æ¨™ï½œLearning Objectives

- âœ… RTLã€œGDSã¾ã§ã®æµã‚Œã‚’æŠŠæ¡ã—ã€å®Ÿè¡Œã§ãã‚‹  
â€ƒâ€ƒUnderstand the full flow from RTL to GDS  
- âœ… å„ã‚¹ãƒ†ãƒ¼ã‚¸ï¼ˆåˆæˆãƒ»é…ç½®ãƒ»é…ç·šãƒ»DRCç­‰ï¼‰ã®ç›®çš„ã¨ãƒ„ãƒ¼ãƒ«ã‚’ç†è§£  
â€ƒâ€ƒUnderstand the roles of synthesis, placement, routing, DRC, etc.  
- âœ… é¢ç©ãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°ãƒ»é›»åŠ›ãªã©ã®ãƒ¬ãƒãƒ¼ãƒˆã‚’è§£é‡ˆã—è¨­è¨ˆã¸åæ˜   
â€ƒâ€ƒInterpret reports on area, timing, and power, and feed back into design  
- âœ… `SDC`, `floorplan`, `PDN` ãªã©ã®åˆ¶ç´„è¨˜è¿°ã«ç¿’ç†Ÿ  
â€ƒâ€ƒGet familiar with design constraints such as `SDC`, `floorplan`, and `PDN`  

---

## ğŸ“š ãƒ•ã‚©ãƒ«ãƒ€æ§‹æˆï½œFolder Structure

| ãƒ•ã‚©ãƒ«ãƒ€åï½œFolder | å†…å®¹ï½œDescription |
|----------------------|--------------------------------------------------|
| [`01_intro_openlane/`](01_intro_openlane/README.md) | OpenLane ã¨ Sky130 ã®æ¦‚è¦ï½œIntroduction to OpenLane & Sky130 |
| [`02_rtl_to_gds_flow/`](02_rtl_to_gds_flow/README.md) | Verilog ã‹ã‚‰ GDS ã¾ã§ã®è¨­è¨ˆãƒ•ãƒ­ãƒ¼ï½œRTL-to-GDS Implementation |
| [`03_power_timing_report/`](03_power_timing_report/README.md) | ãƒ¬ãƒãƒ¼ãƒˆå‡ºåŠ›ã¨è§£æï½œPower, Timing, Area Analysis |
| [`04_custom_constraint/`](04_custom_constraint/README.md) | åˆ¶ç´„ãƒ•ã‚¡ã‚¤ãƒ«ã®ã‚«ã‚¹ã‚¿ãƒã‚¤ã‚ºï½œConstraint Customization |

---

## ğŸ› ï¸ ä½¿ç”¨ãƒ„ãƒ¼ãƒ«ï½œRequired Tools

| ãƒ„ãƒ¼ãƒ«ï½œTool | èª¬æ˜ï½œDescription |
|-------------|---------------------------|
| ğŸ§© **OpenLane v2.x+** | ãƒ¡ã‚¤ãƒ³ã®EDAãƒ•ãƒ­ãƒ¼ï¼ˆãƒ‡ã‚¸ã‚¿ãƒ«å®Ÿè£…ï¼‰ |
| ğŸ§© **Sky130 PDK (`sky130A`)** | å¯¾å¿œãƒ—ãƒ­ã‚»ã‚¹è¨­è¨ˆã‚­ãƒƒãƒˆ |
| ğŸ³ **Docker** | æ¨å¥¨å®Ÿè¡Œç’°å¢ƒï¼ˆOpenLaneã¯Dockerå¯¾å¿œï¼‰ |
| ğŸ **Python 3.x** | ãƒ¬ãƒãƒ¼ãƒˆæ•´å½¢ã‚„è£œåŠ©ã‚¹ã‚¯ãƒªãƒ—ãƒˆç”¨ |

---

## ğŸ“¦ OpenLane / Sky130 ã®æº–å‚™ï½œSetup Guide

```bash
git clone https://github.com/The-OpenROAD-Project/OpenLane.git
cd OpenLane
make pull-openlane
make pull-sky130-pdk
```

ğŸ” è©³ç´°ãªã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—æ‰‹é †ã¯ â†’ [`01_intro_openlane/`](01_intro_openlane/README.md)

---

## ğŸ—ºï¸ SoCè¨­è¨ˆã®å…¨ä½“ãƒ•ãƒ­ãƒ¼ï¼ˆMermaidå›³ï¼‹è‰²åˆ†ã‘ï¼‹ã‚¢ã‚¤ã‚³ãƒ³ï¼‰  
**ğŸ—ºï¸ SoC Design Flow with Colored Mermaid Diagram and Icons**

> âš ï¸ ã“ã®ãƒšãƒ¼ã‚¸ã§ã¯Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã¯è¡¨ç¤ºã•ã‚Œã¾ã›ã‚“ã€‚  
> ğŸ‘‰ **ä»¥ä¸‹ã®ãƒªãƒ³ã‚¯ã‹ã‚‰GitHubã§è¡¨ç¤ºå¯èƒ½ã§ã™ï¼š**  
> [ğŸ“ GitHubã§Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã‚’ç¢ºèª](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/chapter5_soc_design_flow/5.1_soc_design_flow.md)

```mermaid
graph TD
    A[ğŸ“ ä»•æ§˜ç­–å®š<br>Specification] --> B[ğŸ”§ RTLè¨­è¨ˆ<br>RTL Design]
    B --> C[ğŸ”ƒ è«–ç†åˆæˆ<br>Logic Synthesis]
    C --> D[ğŸ§ª DFTæŒ¿å…¥<br>Test Insert]
    D --> E[ğŸ“¤ ã‚²ãƒ¼ãƒˆãƒãƒƒãƒˆãƒªã‚¹ãƒˆç”Ÿæˆ<br>Gate-level Netlist]
    E --> F[ğŸ“ é…ç½®ãƒ»é…ç·š<br>Placement & Routing]
    F --> G[â±ï¸ ã‚¿ã‚¤ãƒŸãƒ³ã‚°è§£æ<br>Static Timing Analysis]
    G --> H[ğŸ” æ¤œè¨¼<br>DRC, LVS, Simulation]
    H --> I[ğŸ’¾ GDSå‡ºåŠ›<br>GDS Export]
    I --> J[ğŸï¸ ãƒã‚¹ã‚¯ç”Ÿæˆ<br>Mask Generation]
    J --> K[ğŸ­ è£½é€ <br>Fabrication]

    %% è‰²åˆ†ã‘ã‚¹ã‚¿ã‚¤ãƒ«å®šç¾©
    classDef front_end fill:#D0F0FD,stroke:#2B7A78,stroke-width:1px;
    classDef back_end  fill:#FFDDC1,stroke:#D77A61,stroke-width:1px;
    classDef manuf     fill:#E0E0E0,stroke:#777,stroke-width:1px;

    %% ã‚¯ãƒ©ã‚¹é©ç”¨
    class A,B,C,D,E front_end;
    class F,G,H,I back_end;
    class J,K manuf;
```

---

## ğŸ”— é–¢é€£ç« ï½œRelated Chapters

- [ğŸ“ ç¬¬1ç« ï¼šPythonã«ã‚ˆã‚‹è‡ªå‹•åŒ–ãƒ„ãƒ¼ãƒ«ç¾¤](../e_chapter1_python_automation_tools/README.md)  
- [ğŸ“ ç¬¬2ç« ï¼šSky130å®Ÿé¨“ã¨SPICEç‰¹æ€§è©•ä¾¡](../e_chapter2_sky130_experiments/README.md)

---

## ğŸ“ å‚™è€ƒï½œNotes

- âœ… Sky130 PDK ã«å¯¾å¿œã—ãŸæœ€å°æ§‹æˆå›è·¯ã‚’é¡Œæã«ã—ã¦ã„ã¾ã™  
- ğŸ” å®Ÿå‹™å¿œç”¨ã§ã¯ SoCã€IPãƒã‚¯ãƒ­è¨­è¨ˆã€ã‚¿ã‚¤ãƒŸãƒ³ã‚°æœ€é©åŒ–ãªã©ã¸æ‹¡å¼µå¯èƒ½  
- ğŸ“¤ GDSå‡ºåŠ›ã«ã‚ˆã‚Šã€å¾Œå·¥ç¨‹ï¼ˆãƒã‚¹ã‚¯è¨­è¨ˆã€MPWç™ºæ³¨ï¼‰ã¾ã§ç¹‹ãŒã‚‹ä½“é¨“ã«å¯¾å¿œ  

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œAuthor & License

| é …ç›®ï½œItem | å†…å®¹ï½œDetails |
|------------|-----------------------------|
| **è‘—è€…ï½œAuthor** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œLicense** | MIT Licenseï¼ˆå†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼‰<br>Redistribution and modification allowed |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

[ğŸ  Edusemi-v4x ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹ï½œBack to Edusemi-v4x Top](../README.md)
