// Seed: 1030396503
module module_0 ();
  assign module_2.id_4 = 0;
  wor  id_2;
  wire id_3;
  assign id_2 = 1;
  wire id_4;
  wire id_5;
  wire id_6 = id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  or primCall (id_1, id_2, id_3);
  module_0 modCall_1 ();
  specify
    (id_4 => id_5) = (1'b0, id_4);
    (id_6 => id_7) = (id_1, id_1  : 1  : 1);
  endspecify
endmodule
module module_2 (
    input  tri0  id_0,
    input  uwire id_1,
    output wor   id_2
);
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign id_2 = id_1;
  tri1 id_4;
  assign id_4 = 1;
endmodule
