Fitter report for top
Sun May 21 01:47:45 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ALTSYNCRAM
 28. |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ALTSYNCRAM
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun May 21 01:47:45 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,242 / 10,320 ( 12 % )                     ;
;     Total combinational functions  ; 1,003 / 10,320 ( 10 % )                     ;
;     Dedicated logic registers      ; 824 / 10,320 ( 8 % )                        ;
; Total registers                    ; 824                                         ;
; Total pins                         ; 84 / 180 ( 47 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 29,680 / 423,936 ( 7 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 2 / 2 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL         ;                                       ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                    ; On                  ; On                                    ;
; Router Timing Optimization Level                                   ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                 ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; PCI I/O                                                            ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.5%      ;
;     Processor 3            ;   2.4%      ;
;     Processor 4            ;   2.3%      ;
;     Processor 5            ;   2.2%      ;
;     Processor 6            ;   2.1%      ;
;     Processor 7            ;   2.1%      ;
;     Processor 8            ;   2.1%      ;
;     Processors 9-10        ;   2.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                         ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                            ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------+------------------+-----------------------+
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a8  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a9  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a10 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a11 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a12 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a13 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a14 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a15 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a16 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a17 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a18 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a19 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a20 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a21 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a22 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ram_block1a23 ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a0  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a1  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a2  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a3  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a4  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a5  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a6  ; PORTADATAOUT     ;                       ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ram_block1a7  ; PORTADATAOUT     ;                       ;
+--------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2133 ) ; 0.00 % ( 0 / 2133 )        ; 0.00 % ( 0 / 2133 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2133 ) ; 0.00 % ( 0 / 2133 )        ; 0.00 % ( 0 / 2133 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2128 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 5 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/output_files/top.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,242 / 10,320 ( 12 % )   ;
;     -- Combinational with no register       ; 418                       ;
;     -- Register only                        ; 239                       ;
;     -- Combinational with a register        ; 585                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 342                       ;
;     -- 3 input functions                    ; 245                       ;
;     -- <=2 input functions                  ; 416                       ;
;     -- Register only                        ; 239                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 628                       ;
;     -- arithmetic mode                      ; 375                       ;
;                                             ;                           ;
; Total registers*                            ; 824 / 11,172 ( 7 % )      ;
;     -- Dedicated logic registers            ; 824 / 10,320 ( 8 % )      ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 109 / 645 ( 17 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 84 / 180 ( 47 % )         ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; M9Ks                                        ; 7 / 46 ( 15 % )           ;
; Total block memory bits                     ; 29,680 / 423,936 ( 7 % )  ;
; Total block memory implementation bits      ; 64,512 / 423,936 ( 15 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )            ;
; PLLs                                        ; 2 / 2 ( 100 % )           ;
; Global signals                              ; 4                         ;
;     -- Global clocks                        ; 4 / 10 ( 40 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 3.6% / 3.7% / 3.5%        ;
; Peak interconnect usage (total/H/V)         ; 6.2% / 6.5% / 7.2%        ;
; Maximum fan-out                             ; 364                       ;
; Highest non-global fan-out                  ; 317                       ;
; Total fan-out                               ; 5933                      ;
; Average fan-out                             ; 2.68                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1242 / 10320 ( 12 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 418                   ; 0                              ;
;     -- Register only                        ; 239                   ; 0                              ;
;     -- Combinational with a register        ; 585                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 342                   ; 0                              ;
;     -- 3 input functions                    ; 245                   ; 0                              ;
;     -- <=2 input functions                  ; 416                   ; 0                              ;
;     -- Register only                        ; 239                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 628                   ; 0                              ;
;     -- arithmetic mode                      ; 375                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 824                   ; 0                              ;
;     -- Dedicated logic registers            ; 824 / 10320 ( 8 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 109 / 645 ( 17 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 84                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 29680                 ; 0                              ;
; Total RAM block bits                        ; 64512                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 7 / 46 ( 15 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )       ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 682                   ; 2                              ;
;     -- Registered Input Connections         ; 662                   ; 0                              ;
;     -- Output Connections                   ; 20                    ; 664                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 5980                  ; 671                            ;
;     -- Registered Connections               ; 3334                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 36                    ; 666                            ;
;     -- hard_block:auto_generated_inst       ; 666                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 14                    ; 2                              ;
;     -- Output Ports                         ; 52                    ; 2                              ;
;     -- Bidir Ports                          ; 18                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk        ; E1    ; 1        ; 0            ; 11           ; 7            ; 69                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[0] ; G2    ; 1        ; 0            ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[1] ; J2    ; 2        ; 0            ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[2] ; J1    ; 2        ; 0            ; 10           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[3] ; K2    ; 2        ; 0            ; 8            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[4] ; K1    ; 2        ; 0            ; 8            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[5] ; L2    ; 2        ; 0            ; 8            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[6] ; L1    ; 2        ; 0            ; 8            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[7] ; N5    ; 3        ; 7            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_href  ; G1    ; 1        ; 0            ; 18           ; 21           ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_pclk  ; M6    ; 3        ; 7            ; 0            ; 7            ; 83                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_vsync ; F1    ; 1        ; 0            ; 19           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; key_sel    ; E16   ; 6        ; 34           ; 12           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; rst_n      ; N13   ; 5        ; 34           ; 2            ; 21           ; 317                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cmos_pwdn      ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_clk        ; D5    ; 8        ; 3            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[0]    ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[10]   ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[11]   ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[12]   ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[13]   ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[14]   ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[15]   ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[16]   ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[17]   ; C2    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[18]   ; B3    ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[19]   ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[1]    ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[20]   ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[21]   ; A3    ; 8        ; 3            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[22]   ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[23]   ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[2]    ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[3]    ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[4]    ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[5]    ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[6]    ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[7]    ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[8]    ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[9]    ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_de         ; D6    ; 8        ; 3            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hs         ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vs         ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                           ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmos_scl     ; F3    ; 1        ; 0            ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                             ;
; cmos_sda     ; F2    ; 1        ; 0            ; 19           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a1 (inverted) ;
; sdram_dq[0]  ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[10] ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[11] ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[12] ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[13] ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[14] ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[15] ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[1]  ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[2]  ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[3]  ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[4]  ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[5]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[6]  ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[7]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[8]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
; sdram_dq[9]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; sdram_dq[10]     ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO      ; sdram_dq[11]     ; Dual Purpose Pin          ;
; H14      ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; sdram_dq[8]      ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; sdram_dqm[1]     ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; sdram_cke        ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; sdram_addr[12]   ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4     ; Use as regular IO      ; lcd_data[10]     ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7     ; Use as regular IO      ; lcd_data[9]      ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 17 ( 47 % )  ; 3.3V          ; --           ;
; 2        ; 6 / 19 ( 32 % )  ; 3.3V          ; --           ;
; 3        ; 3 / 26 ( 12 % )  ; 3.3V          ; --           ;
; 4        ; 3 / 27 ( 11 % )  ; 3.3V          ; --           ;
; 5        ; 18 / 25 ( 72 % ) ; 3.3V          ; --           ;
; 6        ; 13 / 14 ( 93 % ) ; 3.3V          ; --           ;
; 7        ; 17 / 26 ( 65 % ) ; 3.3V          ; --           ;
; 8        ; 16 / 26 ( 62 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; lcd_data[19]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; lcd_data[21]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; lcd_data[23]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; lcd_data[9]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; lcd_data[11]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; lcd_data[13]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; lcd_data[15]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; lcd_data[1]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; lcd_data[3]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; lcd_data[5]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; lcd_data[7]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; lcd_hs         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; sdram_addr[4]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; sdram_addr[5]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; lcd_data[16]   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; lcd_data[18]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; lcd_data[20]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; lcd_data[22]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; lcd_data[8]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; lcd_data[10]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; lcd_data[12]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; lcd_data[14]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; lcd_data[0]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; lcd_data[2]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; lcd_data[4]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; lcd_data[6]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; sdram_clk      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; sdram_addr[6]  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 4          ; 1        ; lcd_data[17]   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; lcd_vs         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_addr[3]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; sdram_addr[7]  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; sdram_addr[8]  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 203        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 0          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 198        ; 8        ; lcd_clk        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; lcd_de         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; sdram_addr[2]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; sdram_addr[9]  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; sdram_addr[11] ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; clk            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 190        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 158        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 157        ; 7        ; sdram_addr[1]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; key_sel        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; cmos_vsync     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; cmos_sda       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; cmos_scl       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 185        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 186        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 166        ; 7        ; sdram_addr[0]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; sdram_ba[1]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; sdram_addr[10] ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; sdram_addr[12] ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; sdram_cke      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; cmos_href      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; cmos_db[0]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; sdram_ba[0]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; sdram_dqm[1]   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; sdram_dq[8]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; H2       ; 16         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 19         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; cmos_db[2]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; cmos_db[1]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; sdram_dq[9]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; sdram_cas_n    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; sdram_we_n     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; sdram_dqm[0]   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; sdram_dq[11]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; sdram_dq[10]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; cmos_db[4]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 32         ; 2        ; cmos_db[3]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 30         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K9       ; 76         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ; 87         ; 4        ; sdram_cs_n     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; sdram_ras_n    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; sdram_dq[7]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; sdram_dq[13]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; sdram_dq[12]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; cmos_db[6]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; cmos_db[5]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 68         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ; 77         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L10      ; 88         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L11      ; 99         ; 4        ; sdram_dq[6]    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; sdram_dq[3]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; sdram_dq[4]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; sdram_dq[5]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; sdram_dq[15]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_dq[14]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; cmos_pclk      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 59         ; 3        ; cmos_pwdn      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M9       ; 78         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ; 103        ; 5        ; sdram_dq[1]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; cmos_db[7]     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 79         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 101        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ; 102        ; 5        ; rst_n          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; sdram_dq[2]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 111        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 89         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_dq[0]    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 108        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 53         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 61         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 63         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R7       ; 66         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 72         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R9       ; 74         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 80         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 83         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 85         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 91         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 97         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 54         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 62         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 64         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ; 67         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 73         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 75         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 81         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 84         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 86         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 92         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 95         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 96         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Name                          ; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 ; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; SDC pin name                  ; video_pll_m0|altpll_component|auto_generated|pll1                                   ; sys_pll_m0|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                              ; Normal                                                                        ;
; Compensate clock              ; clock0                                                                              ; clock0                                                                        ;
; Compensated input/output pins ; --                                                                                  ; --                                                                            ;
; Switchover type               ; --                                                                                  ; --                                                                            ;
; Input frequency 0             ; 50.0 MHz                                                                            ; 50.0 MHz                                                                      ;
; Input frequency 1             ; --                                                                                  ; --                                                                            ;
; Nominal PFD frequency         ; 50.0 MHz                                                                            ; 50.0 MHz                                                                      ;
; Nominal VCO frequency         ; 450.0 MHz                                                                           ; 600.0 MHz                                                                     ;
; VCO post scale K counter      ; 2                                                                                   ; 2                                                                             ;
; VCO frequency control         ; Auto                                                                                ; Auto                                                                          ;
; VCO phase shift step          ; 277 ps                                                                              ; 208 ps                                                                        ;
; VCO multiply                  ; --                                                                                  ; --                                                                            ;
; VCO divide                    ; --                                                                                  ; --                                                                            ;
; Freq min lock                 ; 33.34 MHz                                                                           ; 25.0 MHz                                                                      ;
; Freq max lock                 ; 72.24 MHz                                                                           ; 54.18 MHz                                                                     ;
; M VCO Tap                     ; 0                                                                                   ; 0                                                                             ;
; M Initial                     ; 1                                                                                   ; 1                                                                             ;
; M value                       ; 9                                                                                   ; 12                                                                            ;
; N value                       ; 1                                                                                   ; 1                                                                             ;
; Charge pump current           ; setting 1                                                                           ; setting 1                                                                     ;
; Loop filter resistance        ; setting 27                                                                          ; setting 27                                                                    ;
; Loop filter capacitance       ; setting 0                                                                           ; setting 0                                                                     ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                ; 680 kHz to 980 kHz                                                            ;
; Bandwidth type                ; Medium                                                                              ; Medium                                                                        ;
; Real time reconfigurable      ; Off                                                                                 ; Off                                                                           ;
; Scan chain MIF file           ; --                                                                                  ; --                                                                            ;
; Preserve PLL counter order    ; Off                                                                                 ; Off                                                                           ;
; PLL location                  ; PLL_1                                                                               ; PLL_2                                                                         ;
; Inclk0 signal                 ; clk                                                                                 ; clk                                                                           ;
; Inclk1 signal                 ; --                                                                                  ; --                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                       ; Global Clock                                                                  ;
; Inclk1 signal type            ; --                                                                                  ; --                                                                            ;
+-------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 9    ; 50  ; 9.0 MHz          ; 0 (0 ps)    ; 0.90 (277 ps)    ; 50/50      ; C0      ; 50            ; 25/25 Even ; --            ; 1       ; 0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]       ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]   ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+----------------+------------------------+
; Pin Name       ; Reason                 ;
+----------------+------------------------+
; cmos_pwdn      ; Missing drive strength ;
; lcd_clk        ; Missing drive strength ;
; lcd_hs         ; Missing drive strength ;
; lcd_vs         ; Missing drive strength ;
; lcd_de         ; Missing drive strength ;
; lcd_data[0]    ; Missing drive strength ;
; lcd_data[1]    ; Missing drive strength ;
; lcd_data[2]    ; Missing drive strength ;
; lcd_data[3]    ; Missing drive strength ;
; lcd_data[4]    ; Missing drive strength ;
; lcd_data[5]    ; Missing drive strength ;
; lcd_data[6]    ; Missing drive strength ;
; lcd_data[7]    ; Missing drive strength ;
; lcd_data[8]    ; Missing drive strength ;
; lcd_data[9]    ; Missing drive strength ;
; lcd_data[10]   ; Missing drive strength ;
; lcd_data[11]   ; Missing drive strength ;
; lcd_data[12]   ; Missing drive strength ;
; lcd_data[13]   ; Missing drive strength ;
; lcd_data[14]   ; Missing drive strength ;
; lcd_data[15]   ; Missing drive strength ;
; lcd_data[16]   ; Missing drive strength ;
; lcd_data[17]   ; Missing drive strength ;
; lcd_data[18]   ; Missing drive strength ;
; lcd_data[19]   ; Missing drive strength ;
; lcd_data[20]   ; Missing drive strength ;
; lcd_data[21]   ; Missing drive strength ;
; lcd_data[22]   ; Missing drive strength ;
; lcd_data[23]   ; Missing drive strength ;
; sdram_clk      ; Missing drive strength ;
; sdram_cke      ; Missing drive strength ;
; sdram_cs_n     ; Missing drive strength ;
; sdram_we_n     ; Missing drive strength ;
; sdram_cas_n    ; Missing drive strength ;
; sdram_ras_n    ; Missing drive strength ;
; sdram_dqm[0]   ; Missing drive strength ;
; sdram_dqm[1]   ; Missing drive strength ;
; sdram_ba[0]    ; Missing drive strength ;
; sdram_ba[1]    ; Missing drive strength ;
; sdram_addr[0]  ; Missing drive strength ;
; sdram_addr[1]  ; Missing drive strength ;
; sdram_addr[2]  ; Missing drive strength ;
; sdram_addr[3]  ; Missing drive strength ;
; sdram_addr[4]  ; Missing drive strength ;
; sdram_addr[5]  ; Missing drive strength ;
; sdram_addr[6]  ; Missing drive strength ;
; sdram_addr[7]  ; Missing drive strength ;
; sdram_addr[8]  ; Missing drive strength ;
; sdram_addr[9]  ; Missing drive strength ;
; sdram_addr[10] ; Missing drive strength ;
; sdram_addr[11] ; Missing drive strength ;
; sdram_addr[12] ; Missing drive strength ;
; cmos_scl       ; Missing drive strength ;
; cmos_sda       ; Missing drive strength ;
; sdram_dq[0]    ; Missing drive strength ;
; sdram_dq[1]    ; Missing drive strength ;
; sdram_dq[2]    ; Missing drive strength ;
; sdram_dq[3]    ; Missing drive strength ;
; sdram_dq[4]    ; Missing drive strength ;
; sdram_dq[5]    ; Missing drive strength ;
; sdram_dq[6]    ; Missing drive strength ;
; sdram_dq[7]    ; Missing drive strength ;
; sdram_dq[8]    ; Missing drive strength ;
; sdram_dq[9]    ; Missing drive strength ;
; sdram_dq[10]   ; Missing drive strength ;
; sdram_dq[11]   ; Missing drive strength ;
; sdram_dq[12]   ; Missing drive strength ;
; sdram_dq[13]   ; Missing drive strength ;
; sdram_dq[14]   ; Missing drive strength ;
; sdram_dq[15]   ; Missing drive strength ;
+----------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                  ; Entity Name        ; Library Name ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top                                              ; 1242 (0)    ; 824 (0)                   ; 0 (0)         ; 29680       ; 7    ; 0            ; 0       ; 0         ; 84   ; 0            ; 418 (0)      ; 239 (0)           ; 585 (0)          ; |top                                                                                                                                                                 ; top                ; work         ;
;    |cmos_8_16bit:cmos_8_16bit_m0|                 ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 18 (18)          ; |top|cmos_8_16bit:cmos_8_16bit_m0                                                                                                                                    ; cmos_8_16bit       ; work         ;
;    |cmos_write_req_gen:cmos_write_req_gen_m0|     ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 6 (6)             ; 2 (2)            ; |top|cmos_write_req_gen:cmos_write_req_gen_m0                                                                                                                        ; cmos_write_req_gen ; work         ;
;    |display:display_m0|                           ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |top|display:display_m0                                                                                                                                              ; display            ; work         ;
;    |frame_read_write:frame_read_write_m0|         ; 439 (0)     ; 316 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 121 (0)      ; 110 (0)           ; 208 (0)          ; |top|frame_read_write:frame_read_write_m0                                                                                                                            ; frame_read_write   ; work         ;
;       |afifo_16_256:read_buf|                     ; 121 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 49 (0)            ; 56 (0)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf                                                                                                      ; afifo_16_256       ; work         ;
;          |dcfifo:dcfifo_component|                ; 121 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 49 (0)            ; 56 (0)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component                                                                              ; dcfifo             ; work         ;
;             |dcfifo_aql1:auto_generated|          ; 121 (34)    ; 105 (27)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (4)       ; 49 (21)           ; 56 (10)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated                                                   ; dcfifo_aql1        ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; a_gray2bin_ugb     ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; a_gray2bin_ugb     ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|      ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; a_graycounter_pjc  ; work         ;
;                |a_graycounter_t57:rdptr_g1p|      ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 12 (12)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p                       ; a_graycounter_t57  ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|       ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                        ; alt_synch_pipe_0ol ; work         ;
;                   |dffpipe_hd9:dffpipe13|         ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13  ; dffpipe_hd9        ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|       ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 4 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                        ; alt_synch_pipe_1ol ; work         ;
;                   |dffpipe_id9:dffpipe16|         ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16  ; dffpipe_id9        ; work         ;
;                |altsyncram_mv61:fifo_ram|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram                          ; altsyncram_mv61    ; work         ;
;                |cmpr_f66:rdempty_eq_comp|         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; cmpr_f66           ; work         ;
;                |cmpr_f66:wrfull_eq_comp|          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; cmpr_f66           ; work         ;
;                |dffpipe_gd9:ws_brp|               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp                                ; dffpipe_gd9        ; work         ;
;                |dffpipe_gd9:ws_bwp|               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp                                ; dffpipe_gd9        ; work         ;
;       |afifo_16_256:write_buf|                    ; 123 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 48 (0)            ; 57 (0)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf                                                                                                     ; afifo_16_256       ; work         ;
;          |dcfifo:dcfifo_component|                ; 123 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 48 (0)            ; 57 (0)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_aql1:auto_generated|          ; 123 (35)    ; 105 (27)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (5)       ; 48 (21)           ; 57 (9)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated                                                  ; dcfifo_aql1        ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; a_gray2bin_ugb     ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; a_gray2bin_ugb     ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|      ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 14 (14)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p                      ; a_graycounter_pjc  ; work         ;
;                |a_graycounter_t57:rdptr_g1p|      ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 14 (14)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; a_graycounter_t57  ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|       ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol ; work         ;
;                   |dffpipe_hd9:dffpipe13|         ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ; dffpipe_hd9        ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|       ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 6 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol ; work         ;
;                   |dffpipe_id9:dffpipe16|         ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 6 (6)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ; dffpipe_id9        ; work         ;
;                |altsyncram_mv61:fifo_ram|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram                         ; altsyncram_mv61    ; work         ;
;                |cmpr_f66:rdempty_eq_comp|         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; cmpr_f66           ; work         ;
;                |cmpr_f66:wrfull_eq_comp|          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; cmpr_f66           ; work         ;
;                |dffpipe_gd9:rs_brp|               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp                               ; dffpipe_gd9        ; work         ;
;                |dffpipe_gd9:rs_bwp|               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp                               ; dffpipe_gd9        ; work         ;
;       |frame_fifo_read:frame_fifo_read_m0|        ; 100 (100)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 8 (8)             ; 47 (47)          ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0                                                                                         ; frame_fifo_read    ; work         ;
;       |frame_fifo_write:frame_fifo_write_m0|      ; 96 (96)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 5 (5)             ; 49 (49)          ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0                                                                                       ; frame_fifo_write   ; work         ;
;    |iic_ctrl:iic_ctrl_m0|                         ; 181 (84)    ; 85 (48)                   ; 0 (0)         ; 6192        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (36)      ; 0 (0)             ; 85 (48)          ; |top|iic_ctrl:iic_ctrl_m0                                                                                                                                            ; iic_ctrl           ; work         ;
;       |altsyncram:init_cmd_rtl_0|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0                                                                                                                  ; altsyncram         ; work         ;
;          |altsyncram_mf71:auto_generated|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated                                                                                   ; altsyncram_mf71    ; work         ;
;       |altsyncram:init_cmd_rtl_1|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1                                                                                                                  ; altsyncram         ; work         ;
;          |altsyncram_mf71:auto_generated|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated                                                                                   ; altsyncram_mf71    ; work         ;
;       |iic_master:iic_master_m0|                  ; 97 (85)     ; 37 (32)                   ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (53)      ; 0 (0)             ; 37 (32)          ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0                                                                                                                   ; iic_master         ; work         ;
;          |altshift_taps:sda_out_r_rtl_0|          ; 12 (0)      ; 5 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0                                                                                     ; altshift_taps      ; work         ;
;             |shift_taps_c6m:auto_generated|       ; 12 (0)      ; 5 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated                                                       ; shift_taps_c6m     ; work         ;
;                |altsyncram_4e81:altsyncram2|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2                           ; altsyncram_4e81    ; work         ;
;                |cntr_sqf:cntr1|                   ; 12 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 5 (5)            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|cntr_sqf:cntr1                                        ; cntr_sqf           ; work         ;
;                   |cmpr_rgc:cmpr4|                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|cntr_sqf:cntr1|cmpr_rgc:cmpr4                         ; cmpr_rgc           ; work         ;
;    |rgb_gauss:rgb_gauss_m0|                       ; 297 (223)   ; 223 (150)                 ; 0 (0)         ; 15296       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (71)      ; 66 (14)           ; 157 (138)        ; |top|rgb_gauss:rgb_gauss_m0                                                                                                                                          ; rgb_gauss          ; work         ;
;       |linebuffer:linebuffer_m0|                  ; 76 (54)     ; 73 (64)                   ; 0 (0)         ; 15296       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 52 (52)           ; 21 (2)           ; |top|rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0                                                                                                                 ; linebuffer         ; work         ;
;          |altshift_taps:fifo_data[0][1][0]_rtl_0| ; 22 (0)      ; 9 (0)                     ; 0 (0)         ; 15296       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 19 (0)           ; |top|rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0                                                                          ; altshift_taps      ; work         ;
;             |shift_taps_3rm:auto_generated|       ; 22 (0)      ; 9 (0)                     ; 0 (0)         ; 15296       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 19 (0)           ; |top|rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated                                            ; shift_taps_3rm     ; work         ;
;                |altsyncram_cl81:altsyncram2|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15296       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2                ; altsyncram_cl81    ; work         ;
;                |cntr_tsf:cntr1|                   ; 22 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 19 (19)          ; |top|rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|cntr_tsf:cntr1                             ; cntr_tsf           ; work         ;
;                   |cmpr_vgc:cmpr4|                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top|rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|cntr_tsf:cntr1|cmpr_vgc:cmpr4              ; cmpr_vgc           ; work         ;
;    |sdram_core:sdram_core_m0|                     ; 230 (230)   ; 135 (135)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (95)      ; 47 (47)           ; 88 (88)          ; |top|sdram_core:sdram_core_m0                                                                                                                                        ; sdram_core         ; work         ;
;    |sys_pll:sys_pll_m0|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sys_pll:sys_pll_m0                                                                                                                                              ; sys_pll            ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component                                                                                                                      ; altpll             ; work         ;
;          |sys_pll_altpll:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated                                                                                        ; sys_pll_altpll     ; work         ;
;    |video_pll:video_pll_m0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0                                                                                                                                          ; video_pll          ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0|altpll:altpll_component                                                                                                                  ; altpll             ; work         ;
;          |video_pll_altpll:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                                                                                  ; video_pll_altpll   ; work         ;
;    |video_timing_data:video_timing_data_m0|       ; 58 (4)      ; 32 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 2 (2)             ; 30 (1)           ; |top|video_timing_data:video_timing_data_m0                                                                                                                          ; video_timing_data  ; work         ;
;       |rgb_timing:rgb_timing_m0|                  ; 55 (55)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 29 (29)          ; |top|video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0                                                                                                 ; rgb_timing         ; work         ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; cmos_pwdn      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_clk        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_de         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[16]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[17]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[18]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[19]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[20]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[21]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[22]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[23]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_scl       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; cmos_sda       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[1]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[2]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[3]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[5]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[6]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[8]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[10]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[12]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[14]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key_sel        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_pclk      ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; cmos_href      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[5]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[6]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[7]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_db[0]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[1]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[2]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[3]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[4]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_vsync     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                               ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; cmos_scl                                                                                                                                                                          ;                   ;         ;
; cmos_sda                                                                                                                                                                          ;                   ;         ;
; sdram_dq[0]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[0]~feeder                                                                                                                               ; 0                 ; 6       ;
; sdram_dq[1]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[1]                                                                                                                                      ; 1                 ; 6       ;
; sdram_dq[2]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[2]~feeder                                                                                                                               ; 1                 ; 6       ;
; sdram_dq[3]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[3]~feeder                                                                                                                               ; 1                 ; 6       ;
; sdram_dq[4]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[4]~feeder                                                                                                                               ; 0                 ; 6       ;
; sdram_dq[5]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[5]                                                                                                                                      ; 0                 ; 6       ;
; sdram_dq[6]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[6]                                                                                                                                      ; 0                 ; 6       ;
; sdram_dq[7]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[7]                                                                                                                                      ; 1                 ; 6       ;
; sdram_dq[8]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[8]                                                                                                                                      ; 1                 ; 6       ;
; sdram_dq[9]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[9]~feeder                                                                                                                               ; 0                 ; 6       ;
; sdram_dq[10]                                                                                                                                                                      ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[10]~feeder                                                                                                                              ; 0                 ; 6       ;
; sdram_dq[11]                                                                                                                                                                      ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[11]~feeder                                                                                                                              ; 0                 ; 6       ;
; sdram_dq[12]                                                                                                                                                                      ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[12]~feeder                                                                                                                              ; 1                 ; 6       ;
; sdram_dq[13]                                                                                                                                                                      ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[13]                                                                                                                                     ; 0                 ; 6       ;
; sdram_dq[14]                                                                                                                                                                      ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[14]~feeder                                                                                                                              ; 0                 ; 6       ;
; sdram_dq[15]                                                                                                                                                                      ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[15]                                                                                                                                     ; 0                 ; 6       ;
; key_sel                                                                                                                                                                           ;                   ;         ;
; clk                                                                                                                                                                               ;                   ;         ;
; rst_n                                                                                                                                                                             ;                   ;         ;
;      - video_timing_data:video_timing_data_m0|read_en                                                                                                                             ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_vs                                                                                                                            ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_hs                                                                                                                            ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|rgb_hs                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|rd_burst_data_valid                                                                                                                               ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[23]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[23]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[9]                                                                                 ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[9]                                                                                   ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[12]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[12]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[7]                                                                                 ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[7]                                                                                   ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[8]                                                                                 ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[8]                                                                                   ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[22]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[22]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[16]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[16]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[21]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[21]                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[2]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[3]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[4]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[5]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[6]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[7]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[8]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[9]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[0]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[1]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[1]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[2]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[3]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[4]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[5]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[6]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[7]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[8]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[9]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[10]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[11]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[12]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[13]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[14]                                                                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[16]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[15]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[14]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[13]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[12]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[11]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[10]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[9]                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[17]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[18]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[19]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[20]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[21]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[22]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[23]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[16]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[15]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[14]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[13]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[12]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[11]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[10]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[9]                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[17]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[18]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[19]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[20]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[21]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[22]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[23]                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[0]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[1]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[2]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[3]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[4]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[5]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[6]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[7]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[8]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[9]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[10]                                                                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[8]                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[8]                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|x_cnt[0]                                                                                                                                      ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[7]                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[7]                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_we_n                                                                                                                                        ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_cas_n                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ras_n                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ba[0]                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ba[1]                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[0]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[1]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[2]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[3]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[4]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[5]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[6]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[7]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[8]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[9]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[10]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[11]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[12]                                                                                                                                    ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|rgb_vs                                                                                                     ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_active                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_active                                                                                                   ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|fifo_aclr                                                                                          ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[0]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[1]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[2]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[3]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[4]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[5]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[6]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[7]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[8]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[9]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[10]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[11]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[12]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[13]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[14]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[15]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|we_n_r                                                                                                                                            ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cas_n_r                                                                                                                                           ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|ras_n_r                                                                                                                                           ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ba_r[0]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ba_r[1]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[0]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[1]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[2]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[3]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[4]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[5]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[6]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[7]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[8]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[9]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[10]                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[11]                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[12]                                                                                                                                  ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[11]                                                                                                  ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[10]                                                                                                  ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[8]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[7]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[3]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[5]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[0]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[9]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[6]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[4]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[1]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[2]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[3]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[1]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[0]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[11]                                                                                                  ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[10]                                                                                                  ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[9]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[7]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[6]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[5]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[8]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[4]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[2]                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_RD                                                                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_d2                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_ACK                                                                                        ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_DONE                                                                                                                                 ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_WD                                                                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[7]                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_WRITE                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_PRE                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_PRE                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_MRS                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_READ                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_AR                                                                                                                                        ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_AR1                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_AR2                                                                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[7]                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_ACTIVE                                                                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[10]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[10]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[11]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[11]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[13]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[13]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[14]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[14]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[15]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[15]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[17]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[17]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[18]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[18]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[19]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[19]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[20]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[20]                                                                                ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[0]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_oe                                                                                                                                         ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[1]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[2]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[3]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[4]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[5]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[6]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[7]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[8]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[9]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[10]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[11]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[12]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[13]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[14]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[15]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_TWR                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_TRCD                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_TRF1                                                                                                                                 ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_TRF2                                                                                                                                 ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_TMRD                                                                                                                                 ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_TRFC                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_TRP                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_TRP                                                                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_d1                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_CHECK_FIFO                                                                                 ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_READ_BURST_END                                                                             ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_IDLE                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_CHECK_FIFO                                                                               ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_d2                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[0]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_NOP                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ref_req                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_IDLE                                                                                                                                      ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_req                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_req                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d1[1]                                                                              ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d1[0]                                                                              ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_READ_BURST                                                                                 ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|rd_burst_data_valid_d1                                                                                                                            ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|rd_burst_data_valid_d0                                                                                                                            ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d1[1]                                                                           ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d1[0]                                                                           ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_WRITE_BURST                                                                              ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_ACK                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|wr_burst_data_req_d1                                                                                                                              ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|wr_burst_data_req_d0                                                                                                                              ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|read_flag~0                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|read_flag~1                                                                                                                                       ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_en                                                                                                                                               ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_d0                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[10]                                                                                 ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_END                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_IDLE                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_WRITE_BURST_END                                                                          ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[10]                                                                              ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|fifo_aclr                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_d1                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d0[1]                                                                              ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d0[0]                                                                              ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d0[1]                                                                           ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d0[0]                                                                           ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_END                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|wr_burst_data_req                                                                                                                                 ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                         ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|state_main[2]                                                                                                                                         ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|state_main[1]                                                                                                                                         ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[8]                                                                                                                                           ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[10]                                                                                                                                          ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[9]                                                                                                                                           ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[7]                                                                                                                                           ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[6]                                                                                                                                           ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[5]                                                                                                                                           ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[4]                                                                                                                                           ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[3]                                                                                                                                           ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[2]                                                                                                                                           ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[1]                                                                                                                                           ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_cnt[0]                                                                                                                                           ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|de_o                                                                                                                                          ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[11]                                                                                                                                   ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[12]                                                                                                                                   ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[13]                                                                                                                                   ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[14]                                                                                                                                   ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[15]                                                                                                                                   ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[5]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[6]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[7]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[8]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[9]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[10]                                                                                                                                   ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[0]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[1]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[2]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[3]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[4]                                                                                                                                    ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|read_req                                                                                                                            ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[10]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_d0                                                                                     ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|read_addr_index[1]                                                                                                                ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|read_addr_index[0]                                                                                                                ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_addr_index[1]                                                                                                               ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_addr_index[0]                                                                                                               ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_ack                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[10]                                                                                    ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                                         ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d0                                                                                                                     ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d1                                                                                                                     ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|clk_delay[0]~0                                                                                                                                        ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|pre_state[0]~0                                                                                                                                        ; 0                 ; 6       ;
;      - iic_ctrl:iic_ctrl_m0|send_addr[0]~2                                                                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_ack                                                                                    ; 0                 ; 6       ;
; cmos_pclk                                                                                                                                                                         ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|de_o                                                                                                                                          ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[8]                                                  ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[7]                                                  ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[6]                                                  ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[5]                                                  ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[4]                                                  ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[3]                                                  ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[2]                                                  ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[1]                                                  ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[0]                                                  ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a0                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|x_cnt[0]                                                                                                                                      ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[11]                                                                                                                                   ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[12]                                                                                                                                   ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[13]                                                                                                                                   ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[14]                                                                                                                                   ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[15]                                                                                                                                   ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[5]                                                                                                                                    ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[6]                                                                                                                                    ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[7]                                                                                                                                    ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[8]                                                                                                                                    ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[9]                                                                                                                                    ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[10]                                                                                                                                   ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[0]                                                                                                                                    ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[1]                                                                                                                                    ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[2]                                                                                                                                    ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[3]                                                                                                                                    ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[4]                                                                                                                                    ; 1                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|read_addr_index[1]                                                                                                                ; 1                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|read_addr_index[0]                                                                                                                ; 1                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_addr_index[1]                                                                                                               ; 1                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_addr_index[0]                                                                                                               ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[3]                                                                                                                                 ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[4]                                                                                                                                 ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[5]                                                                                                                                 ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[6]                                                                                                                                 ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[7]                                                                                                                                 ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[0]                                                                                                                                 ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[1]                                                                                                                                 ; 1                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[2]                                                                                                                                 ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[8]                                          ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[7]                                          ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[6]                                          ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[5]                                          ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[4]                                          ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[3]                                          ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[2]                                          ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[1]                                          ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[0]                                          ; 1                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                                         ; 1                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d0                                                                                                                     ; 1                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d1                                                                                                                     ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; 1                 ; 0       ;
; cmos_href                                                                                                                                                                         ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|x_cnt[0]                                                                                                                                      ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|always4~0                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~0                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~1                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~2                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~3                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~4                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~5                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~6                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~7                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~8                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~9                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~10                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~11                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~12                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~13                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~14                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~15                                                                                                                                    ; 0                 ; 6       ;
; cmos_db[5]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~5                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[5]~feeder                                                                                                                          ; 0                 ; 6       ;
; cmos_db[6]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~6                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[6]~feeder                                                                                                                          ; 0                 ; 6       ;
; cmos_db[7]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~7                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[7]~feeder                                                                                                                          ; 1                 ; 6       ;
; cmos_db[0]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~11                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[0]~feeder                                                                                                                          ; 0                 ; 6       ;
; cmos_db[1]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[1]                                                                                                                                 ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~12                                                                                                                                    ; 0                 ; 6       ;
; cmos_db[2]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[2]                                                                                                                                 ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~13                                                                                                                                    ; 0                 ; 6       ;
; cmos_db[3]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~14                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[3]~feeder                                                                                                                          ; 0                 ; 6       ;
; cmos_db[4]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~15                                                                                                                                    ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[4]~feeder                                                                                                                          ; 1                 ; 6       ;
; cmos_vsync                                                                                                                                                                        ;                   ;         ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d0                                                                                                                     ; 1                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                               ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                                                ; PIN_E1             ; 68      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clk                                                                                                                                                ; PIN_E1             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cmos_href                                                                                                                                          ; PIN_G1             ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cmos_pclk                                                                                                                                          ; PIN_M6             ; 83      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cmos_write_req_gen:cmos_write_req_gen_m0|always1~0                                                                                                 ; LCCOMB_X11_Y1_N26  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|valid_rdreq~0                        ; LCCOMB_X28_Y12_N14 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|valid_wrreq~0                        ; LCCOMB_X30_Y12_N0  ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|valid_rdreq~0                       ; LCCOMB_X14_Y5_N0   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|valid_wrreq~0                       ; LCCOMB_X12_Y4_N18  ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|fifo_aclr                                                                  ; FF_X26_Y12_N25     ; 106     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[14]~0                                                        ; LCCOMB_X26_Y12_N6  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_ACK                                                                ; FF_X28_Y8_N11      ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_READ_BURST                                                         ; FF_X26_Y12_N31     ; 44      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|fifo_aclr                                                                ; FF_X10_Y4_N1       ; 106     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_ACK                                                              ; FF_X16_Y5_N15      ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_WRITE_BURST                                                      ; FF_X16_Y5_N5       ; 44      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[15]~0                                                      ; LCCOMB_X16_Y5_N20  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|clk_delay[0]~0                                                                                                                ; LCCOMB_X17_Y10_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a1 ; M9K_X15_Y11_N0     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|reg_addr_r[7]~0                                                                                      ; LCCOMB_X16_Y10_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|scl_x2                                                                                               ; FF_X1_Y11_N13      ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_cnt[0]~0                                                                                        ; LCCOMB_X14_Y10_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|send_data_r[0]~0                                                                                     ; LCCOMB_X16_Y10_N24 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_main.000                                                                                       ; FF_X16_Y9_N13      ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|send_addr[0]~2                                                                                                                ; LCCOMB_X16_Y9_N2   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; iic_ctrl:iic_ctrl_m0|send_cnt[0]~0                                                                                                                 ; LCCOMB_X17_Y9_N26  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rgb_gauss:rgb_gauss_m0|de_r[1]                                                                                                                     ; FF_X24_Y14_N25     ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                              ; PIN_N13            ; 317     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|LessThan1~2                                                                                                               ; LCCOMB_X30_Y8_N2   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|LessThan2~2                                                                                                               ; LCCOMB_X22_Y7_N30  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|Selector12~6                                                                                                              ; LCCOMB_X25_Y7_N30  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|WideOr17~0                                                                                                                ; LCCOMB_X22_Y5_N24  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|sdr_dq_oe                                                                                                                 ; FF_X30_Y4_N19      ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|sdram_ba_r[0]~0                                                                                                           ; LCCOMB_X26_Y8_N22  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|state.S_RD                                                                                                                ; FF_X25_Y9_N9       ; 25      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]                                                          ; PLL_2              ; 364     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0]                                                    ; PLL_1              ; 299     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; video_timing_data:video_timing_data_m0|read_en                                                                                                     ; FF_X28_Y9_N25      ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|Equal2~1                                                                           ; LCCOMB_X18_Y8_N14  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                                                             ; PIN_E1        ; 68      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|scl_x2                                            ; FF_X1_Y11_N13 ; 23      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]       ; PLL_2         ; 364     ; 16                                   ; Global Clock         ; GCLK8            ; --                        ;
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1         ; 299     ; 18                                   ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                   ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                  ; M9K_X27_Y12_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                  ; M9K_X15_Y4_N0                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; ROM              ; Dual Clocks  ; 256          ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 6144  ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1    ; db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif ; M9K_X15_Y9_N0                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; ROM              ; Dual Clocks  ; 256          ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 6144  ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; db/top.ram0_iic_ctrl_8c8f63b3.hdl.mif ; M9K_X15_Y10_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 24           ; 2            ; 24           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 48    ; 24                          ; 2                           ; 24                          ; 2                           ; 48                  ; 1    ; None                                  ; M9K_X15_Y11_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 478          ; 32           ; 478          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 15296 ; 478                         ; 32                          ; 478                         ; 32                          ; 15296               ; 2    ; None                                  ; M9K_X27_Y15_N0, M9K_X27_Y16_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_0|altsyncram_mf71:auto_generated|ALTSYNCRAM                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(001100010000001100000000) (14201400) (3212032) (310300)    ;(001100000000100000000000) (14004000) (3147776) (300800)   ;(001100000000100000000000) (14004000) (3147776) (300800)   ;(001100010000001100000000) (14201400) (3212032) (310300)   ;(001100000001011100000000) (14013400) (3151616) (301700)   ;(001100000001100000000000) (14014000) (3151872) (301800)   ;(001100000011010000000000) (14032000) (3159040) (303400)   ;(001100000011011100000000) (14033400) (3159808) (303700)   ;
;8;(001100010000100000000000) (14204000) (3213312) (310800)    ;(001101100011000000000000) (15430000) (3551232) (363000)   ;(001101100011000100000000) (15430400) (3551488) (363100)   ;(001101100011001000000000) (15431000) (3551744) (363200)   ;(001101100011001100000000) (15431400) (3552000) (363300)   ;(001101100010000100000000) (15420400) (3547392) (362100)   ;(001101110000010000000000) (15602000) (3605504) (370400)   ;(001101110000001100000000) (15601400) (3605248) (370300)   ;
;16;(001101110001010100000000) (15612400) (3609856) (371500)    ;(001101110001011100000000) (15613400) (3610368) (371700)   ;(001101110000101100000000) (15605400) (3607296) (370B00)   ;(001101110000010100000000) (15602400) (3605760) (370500)   ;(001110010000010100000000) (16202400) (3736832) (390500)   ;(001110010000011000000000) (16203000) (3737088) (390600)   ;(001110010000000100000000) (16200400) (3735808) (390100)   ;(001101110011000100000000) (15630400) (3617024) (373100)   ;
;24;(001101100000000000000000) (15400000) (3538944) (360000)    ;(001101100000000100000000) (15400400) (3539200) (360100)   ;(001100000010110100000000) (14026400) (3157248) (302D00)   ;(001101100010000000000000) (15420000) (3547136) (362000)   ;(001101110001101100000000) (15615400) (3611392) (371B00)   ;(010001110001110000000000) (21616000) (4660224) (471C00)   ;(001110100001001100000000) (16411400) (3805952) (3A1300)   ;(001110100001100000000000) (16414000) (3807232) (3A1800)   ;
;32;(001110100001100100000000) (16414400) (3807488) (3A1900)    ;(001101100011010100000000) (15432400) (3552512) (363500)   ;(001101100011011000000000) (15433000) (3552768) (363600)   ;(001101100011010000000000) (15432000) (3552256) (363400)   ;(001101100010001000000000) (15421000) (3547648) (362200)   ;(001111000000000100000000) (17000400) (3932416) (3C0100)   ;(001111000000010000000000) (17002000) (3933184) (3C0400)   ;(001111000000010100000000) (17002400) (3933440) (3C0500)   ;
;40;(001111000000011000000000) (17003000) (3933696) (3C0600)    ;(001111000000011100000000) (17003400) (3933952) (3C0700)   ;(001111000000100000000000) (17004000) (3934208) (3C0800)   ;(001111000000100100000000) (17004400) (3934464) (3C0900)   ;(001111000000101000000000) (17005000) (3934720) (3C0A00)   ;(001111000000101100000000) (17005400) (3934976) (3C0B00)   ;(001110000001000000000000) (16010000) (3674112) (381000)   ;(001110000001000100000000) (16010400) (3674368) (381100)   ;
;48;(001110000001001000000000) (16011000) (3674624) (381200)    ;(001101110000100000000000) (15604000) (3606528) (370800)   ;(010000000000000100000000) (20000400) (4194560) (400100)   ;(010000000000010100000000) (20002400) (4195584) (400500)   ;(001100000000000000000000) (14000000) (3145728) (300000)   ;(001100000000010000000000) (14002000) (3146752) (300400)   ;(001100000000111000000000) (14007000) (3149312) (300E00)   ;(001100000010111000000000) (14027000) (3157504) (302E00)   ;
;56;(010000110000000000000000) (20600000) (4390912) (430000)    ;(010100000001111100000000) (24017400) (5250816) (501F00)   ;(010001000000111000000000) (21007000) (4460032) (440E00)   ;(010100000000000000000000) (24000000) (5242880) (500000)   ;(001110100000111100000000) (16407400) (3804928) (3A0F00)   ;(001110100001000000000000) (16410000) (3805184) (3A1000)   ;(001110100001101100000000) (16415400) (3808000) (3A1B00)   ;(001110100001111000000000) (16417000) (3808768) (3A1E00)   ;
;64;(001110100001000100000000) (16410400) (3805440) (3A1100)    ;(001110100001111100000000) (16417400) (3809024) (3A1F00)   ;(010110000000000000000000) (26000000) (5767168) (580000)   ;(010110000000000100000000) (26000400) (5767424) (580100)   ;(010110000000001000000000) (26001000) (5767680) (580200)   ;(010110000000001100000000) (26001400) (5767936) (580300)   ;(010110000000010000000000) (26002000) (5768192) (580400)   ;(010110000000010100000000) (26002400) (5768448) (580500)   ;
;72;(010110000000011000000000) (26003000) (5768704) (580600)    ;(010110000000011100000000) (26003400) (5768960) (580700)   ;(010110000000100000000000) (26004000) (5769216) (580800)   ;(010110000000100100000000) (26004400) (5769472) (580900)   ;(010110000000101000000000) (26005000) (5769728) (580A00)   ;(010110000000101100000000) (26005400) (5769984) (580B00)   ;(010110000000110000000000) (26006000) (5770240) (580C00)   ;(010110000000110100000000) (26006400) (5770496) (580D00)   ;
;80;(010110000000111000000000) (26007000) (5770752) (580E00)    ;(010110000000111100000000) (26007400) (5771008) (580F00)   ;(010110000001000000000000) (26010000) (5771264) (581000)   ;(010110000001000100000000) (26010400) (5771520) (581100)   ;(010110000001001000000000) (26011000) (5771776) (581200)   ;(010110000001001100000000) (26011400) (5772032) (581300)   ;(010110000001010000000000) (26012000) (5772288) (581400)   ;(010110000001010100000000) (26012400) (5772544) (581500)   ;
;88;(010110000001011000000000) (26013000) (5772800) (581600)    ;(010110000001011100000000) (26013400) (5773056) (581700)   ;(010110000001100000000000) (26014000) (5773312) (581800)   ;(010110000001100100000000) (26014400) (5773568) (581900)   ;(010110000001101000000000) (26015000) (5773824) (581A00)   ;(010110000001101100000000) (26015400) (5774080) (581B00)   ;(010110000001110000000000) (26016000) (5774336) (581C00)   ;(010110000001110100000000) (26016400) (5774592) (581D00)   ;
;96;(010110000001111000000000) (26017000) (5774848) (581E00)    ;(010110000001111100000000) (26017400) (5775104) (581F00)   ;(010110000010000000000000) (26020000) (5775360) (582000)   ;(010110000010000100000000) (26020400) (5775616) (582100)   ;(010110000010001000000000) (26021000) (5775872) (582200)   ;(010110000010001100000000) (26021400) (5776128) (582300)   ;(010110000010010000000000) (26022000) (5776384) (582400)   ;(010110000010010100000000) (26022400) (5776640) (582500)   ;
;104;(010110000010011000000000) (26023000) (5776896) (582600)    ;(010110000010011100000000) (26023400) (5777152) (582700)   ;(010110000010100000000000) (26024000) (5777408) (582800)   ;(010110000010100100000000) (26024400) (5777664) (582900)   ;(010110000010101000000000) (26025000) (5777920) (582A00)   ;(010110000010101100000000) (26025400) (5778176) (582B00)   ;(010110000010110000000000) (26026000) (5778432) (582C00)   ;(010110000010110100000000) (26026400) (5778688) (582D00)   ;
;112;(010110000010111000000000) (26027000) (5778944) (582E00)    ;(010110000010111100000000) (26027400) (5779200) (582F00)   ;(010110000011000000000000) (26030000) (5779456) (583000)   ;(010110000011000100000000) (26030400) (5779712) (583100)   ;(010110000011001000000000) (26031000) (5779968) (583200)   ;(010110000011001100000000) (26031400) (5780224) (583300)   ;(010110000011010000000000) (26032000) (5780480) (583400)   ;(010110000011010100000000) (26032400) (5780736) (583500)   ;
;120;(010110000011011000000000) (26033000) (5780992) (583600)    ;(010110000011011100000000) (26033400) (5781248) (583700)   ;(010110000011100000000000) (26034000) (5781504) (583800)   ;(010110000011100100000000) (26034400) (5781760) (583900)   ;(010110000011101000000000) (26035000) (5782016) (583A00)   ;(010110000011101100000000) (26035400) (5782272) (583B00)   ;(010110000011110000000000) (26036000) (5782528) (583C00)   ;(010110000011110100000000) (26036400) (5782784) (583D00)   ;
;128;(010100011000000000000000) (24300000) (5341184) (518000)    ;(010100011000000100000000) (24300400) (5341440) (518100)   ;(010100011000001000000000) (24301000) (5341696) (518200)   ;(010100011000001100000000) (24301400) (5341952) (518300)   ;(010100011000010000000000) (24302000) (5342208) (518400)   ;(010100011000010100000000) (24302400) (5342464) (518500)   ;(010100011000011000000000) (24303000) (5342720) (518600)   ;(010100011000011100000000) (24303400) (5342976) (518700)   ;
;136;(010100011000100000000000) (24304000) (5343232) (518800)    ;(010100011000100100000000) (24304400) (5343488) (518900)   ;(010100011000101000000000) (24305000) (5343744) (518A00)   ;(010100011000101100000000) (24305400) (5344000) (518B00)   ;(010100011000110000000000) (24306000) (5344256) (518C00)   ;(010100011000110100000000) (24306400) (5344512) (518D00)   ;(010100011000111000000000) (24307000) (5344768) (518E00)   ;(010100011000111100000000) (24307400) (5345024) (518F00)   ;
;144;(010100011001000000000000) (24310000) (5345280) (519000)    ;(010100011001000100000000) (24310400) (5345536) (519100)   ;(010100011001001000000000) (24311000) (5345792) (519200)   ;(010100011001001100000000) (24311400) (5346048) (519300)   ;(010100011001010000000000) (24312000) (5346304) (519400)   ;(010100011001010100000000) (24312400) (5346560) (519500)   ;(010100011001011000000000) (24313000) (5346816) (519600)   ;(010100011001011100000000) (24313400) (5347072) (519700)   ;
;152;(010100011001100000000000) (24314000) (5347328) (519800)    ;(010100011001100100000000) (24314400) (5347584) (519900)   ;(010100011001101000000000) (24315000) (5347840) (519A00)   ;(010100011001101100000000) (24315400) (5348096) (519B00)   ;(010100011001110000000000) (24316000) (5348352) (519C00)   ;(010100011001110100000000) (24316400) (5348608) (519D00)   ;(010100011001111000000000) (24317000) (5348864) (519E00)   ;(010101001000000000000000) (25100000) (5537792) (548000)   ;
;160;(010101001000000100000000) (25100400) (5538048) (548100)    ;(010101001000001000000000) (25101000) (5538304) (548200)   ;(010101001000001100000000) (25101400) (5538560) (548300)   ;(010101001000010000000000) (25102000) (5538816) (548400)   ;(010101001000010100000000) (25102400) (5539072) (548500)   ;(010101001000011000000000) (25103000) (5539328) (548600)   ;(010101001000011100000000) (25103400) (5539584) (548700)   ;(010101001000100000000000) (25104000) (5539840) (548800)   ;
;168;(010101001000100100000000) (25104400) (5540096) (548900)    ;(010101001000101000000000) (25105000) (5540352) (548A00)   ;(010101001000101100000000) (25105400) (5540608) (548B00)   ;(010101001000110000000000) (25106000) (5540864) (548C00)   ;(010101001000110100000000) (25106400) (5541120) (548D00)   ;(010101001000111000000000) (25107000) (5541376) (548E00)   ;(010101001000111100000000) (25107400) (5541632) (548F00)   ;(010101001001000000000000) (25110000) (5541888) (549000)   ;
;176;(010100111000000100000000) (24700400) (5472512) (538100)    ;(010100111000001000000000) (24701000) (5472768) (538200)   ;(010100111000001100000000) (24701400) (5473024) (538300)   ;(010100111000010000000000) (24702000) (5473280) (538400)   ;(010100111000010100000000) (24702400) (5473536) (538500)   ;(010100111000011000000000) (24703000) (5473792) (538600)   ;(010100111000011100000000) (24703400) (5474048) (538700)   ;(010100111000100000000000) (24704000) (5474304) (538800)   ;
;184;(010100111000100100000000) (24704400) (5474560) (538900)    ;(010100111000101000000000) (24705000) (5474816) (538A00)   ;(010100111000101100000000) (24705400) (5475072) (538B00)   ;(010101011000000000000000) (25300000) (5603328) (558000)   ;(010101011000001100000000) (25301400) (5604096) (558300)   ;(010101011000010000000000) (25302000) (5604352) (558400)   ;(010101011000100100000000) (25304400) (5605632) (558900)   ;(010101011000101000000000) (25305000) (5605888) (558A00)   ;
;192;(010101011000101100000000) (25305400) (5606144) (558B00)    ;(010100000001110100000000) (24016400) (5250304) (501D00)   ;(010100110000000000000000) (24600000) (5439488) (530000)   ;(010100110000000100000000) (24600400) (5439744) (530100)   ;(010100110000001000000000) (24601000) (5440000) (530200)   ;(010100110000001100000000) (24601400) (5440256) (530300)   ;(010100110000010000000000) (24602000) (5440512) (530400)   ;(010100110000010100000000) (24602400) (5440768) (530500)   ;
;200;(010100110000011000000000) (24603000) (5441024) (530600)    ;(010100110000011100000000) (24603400) (5441280) (530700)   ;(010100110000100100000000) (24604400) (5441792) (530900)   ;(010100110000101000000000) (24605000) (5442048) (530A00)   ;(010100110000101100000000) (24605400) (5442304) (530B00)   ;(010100110000110000000000) (24606000) (5442560) (530C00)   ;(010100000010010100000000) (24022400) (5252352) (502500)   ;(001100000000100000000000) (14004000) (3147776) (300800)   ;
;208;(001100000011010100000000) (14032400) (3159296) (303500)    ;(001100000011011000000000) (14033000) (3159552) (303600)   ;(001111000000011100000000) (17003400) (3933952) (3C0700)   ;(001110000010000000000000) (16020000) (3678208) (382000)   ;(001110000010000100000000) (16020400) (3678464) (382100)   ;(001110000001010000000000) (16012000) (3675136) (381400)   ;(001110000001010100000000) (16012400) (3675392) (381500)   ;(001110000000000000000000) (16000000) (3670016) (380000)   ;
;216;(001110000000000100000000) (16000400) (3670272) (380100)    ;(001110000000001000000000) (16001000) (3670528) (380200)   ;(001110000000001100000000) (16001400) (3670784) (380300)   ;(001110000000010000000000) (16002000) (3671040) (380400)   ;(001110000000010100000000) (16002400) (3671296) (380500)   ;(001110000000011000000000) (16003000) (3671552) (380600)   ;(001110000000011100000000) (16003400) (3671808) (380700)   ;(001110000000100000000000) (16004000) (3672064) (380800)   ;
;224;(001110000000100100000000) (16004400) (3672320) (380900)    ;(001110000000101000000000) (16005000) (3672576) (380A00)   ;(001110000000101100000000) (16005400) (3672832) (380B00)   ;(001110000000110000000000) (16006000) (3673088) (380C00)   ;(001110000000110100000000) (16006400) (3673344) (380D00)   ;(001110000000111000000000) (16007000) (3673600) (380E00)   ;(001110000000111100000000) (16007400) (3673856) (380F00)   ;(001110000001001100000000) (16011400) (3674880) (381300)   ;
;232;(001101100001100000000000) (15414000) (3545088) (361800)    ;(001101100001001000000000) (15411000) (3543552) (361200)   ;(001101110000100100000000) (15604400) (3606784) (370900)   ;(001101110000110000000000) (15606000) (3607552) (370C00)   ;(001110100000001000000000) (16401000) (3801600) (3A0200)   ;(001110100000001100000000) (16401400) (3801856) (3A0300)   ;(001110100001010000000000) (16412000) (3806208) (3A1400)   ;(001110100001010100000000) (16412400) (3806464) (3A1500)   ;
;240;(010000000000010000000000) (20002000) (4195328) (400400)    ;(001100000000001000000000) (14001000) (3146240) (300200)   ;(001100000000011000000000) (14003000) (3147264) (300600)   ;(010001110001001100000000) (21611400) (4657920) (471300)   ;(010001000000011100000000) (21003400) (4458240) (440700)   ;(010001100000101100000000) (21405400) (4590336) (460B00)   ;(010001100000110000000000) (21406000) (4590592) (460C00)   ;(010010000011011100000000) (22033400) (4732672) (483700)   ;
;248;(001110000010010000000000) (16022000) (3679232) (382400)    ;(010100000000000100000000) (24000400) (5243136) (500100)   ;(001101010000001100000000) (15201400) (3474176) (350300)   ;(001100000001011000000000) (14013000) (3151360) (301600)   ;(001110110000011100000000) (16603400) (3868416) (3B0700)   ;(001110110000000000000000) (16600000) (3866624) (3B0000)   ;(001110110000000000000000) (16600000) (3866624) (3B0000)   ;(111111111111111100000000) (77777400) (16776960) (FFFF00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|iic_ctrl:iic_ctrl_m0|altsyncram:init_cmd_rtl_1|altsyncram_mf71:auto_generated|ALTSYNCRAM                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000000010001) (21) (17) (11)    ;(000000000000000010000010) (202) (130) (82)   ;(000000000000000001000010) (102) (66) (42)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000011111111) (377) (255) (FF)   ;(000000000000000011111111) (377) (255) (FF)   ;(000000000000000000011010) (32) (26) (1A)   ;(000000000000000000010011) (23) (19) (13)   ;
;8;(000000000000000000000001) (1) (1) (01)    ;(000000000000000000110110) (66) (54) (36)   ;(000000000000000000001110) (16) (14) (0E)   ;(000000000000000011100010) (342) (226) (E2)   ;(000000000000000000010010) (22) (18) (12)   ;(000000000000000011100000) (340) (224) (E0)   ;(000000000000000010100000) (240) (160) (A0)   ;(000000000000000001011010) (132) (90) (5A)   ;
;16;(000000000000000001111000) (170) (120) (78)    ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000001100000) (140) (96) (60)   ;(000000000000000000011010) (32) (26) (1A)   ;(000000000000000000000010) (2) (2) (02)   ;(000000000000000000010000) (20) (16) (10)   ;(000000000000000000001010) (12) (10) (0A)   ;(000000000000000000010010) (22) (18) (12)   ;
;24;(000000000000000000001000) (10) (8) (08)    ;(000000000000000000110011) (63) (51) (33)   ;(000000000000000001100000) (140) (96) (60)   ;(000000000000000001010010) (122) (82) (52)   ;(000000000000000000100000) (40) (32) (20)   ;(000000000000000001010000) (120) (80) (50)   ;(000000000000000001000011) (103) (67) (43)   ;(000000000000000000000000) (0) (0) (00)   ;
;32;(000000000000000011111000) (370) (248) (F8)    ;(000000000000000000010011) (23) (19) (13)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000001000000) (100) (64) (40)   ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000000110100) (64) (52) (34)   ;(000000000000000000101000) (50) (40) (28)   ;(000000000000000010011000) (230) (152) (98)   ;
;40;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000011100) (34) (28) (1C)   ;(000000000000000010011100) (234) (156) (9C)   ;(000000000000000001000000) (100) (64) (40)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000010000) (20) (16) (10)   ;
;48;(000000000000000000000000) (0) (0) (00)    ;(000000000000000001100100) (144) (100) (64)   ;(000000000000000000000010) (2) (2) (02)   ;(000000000000000000011010) (32) (26) (1A)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000011111111) (377) (255) (FF)   ;(000000000000000001011000) (130) (88) (58)   ;(000000000000000000000000) (0) (0) (00)   ;
;56;(000000000000000001100000) (140) (96) (60)    ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000010100111) (247) (167) (A7)   ;(000000000000000000110000) (60) (48) (30)   ;(000000000000000000101000) (50) (40) (28)   ;(000000000000000000110000) (60) (48) (30)   ;(000000000000000000100110) (46) (38) (26)   ;
;64;(000000000000000001100000) (140) (96) (60)    ;(000000000000000000010100) (24) (20) (14)   ;(000000000000000000100011) (43) (35) (23)   ;(000000000000000000010100) (24) (20) (14)   ;(000000000000000000001111) (17) (15) (0F)   ;(000000000000000000001111) (17) (15) (0F)   ;(000000000000000000010010) (22) (18) (12)   ;(000000000000000000100110) (46) (38) (26)   ;
;72;(000000000000000000001100) (14) (12) (0C)    ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000000101) (5) (5) (05)   ;(000000000000000000000101) (5) (5) (05)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000001101) (15) (13) (0D)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000000011) (3) (3) (03)   ;
;80;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000000001001) (11) (9) (09)   ;(000000000000000000000111) (7) (7) (07)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000001) (1) (1) (01)   ;
;88;(000000000000000000000011) (3) (3) (03)    ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000001101) (15) (13) (0D)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000000101) (5) (5) (05)   ;(000000000000000000000110) (6) (6) (06)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000001110) (16) (14) (0E)   ;
;96;(000000000000000000101001) (51) (41) (29)    ;(000000000000000000010111) (27) (23) (17)   ;(000000000000000000010001) (21) (17) (11)   ;(000000000000000000010001) (21) (17) (11)   ;(000000000000000000010101) (25) (21) (15)   ;(000000000000000000101000) (50) (40) (28)   ;(000000000000000001000110) (106) (70) (46)   ;(000000000000000000100110) (46) (38) (26)   ;
;104;(000000000000000000001000) (10) (8) (08)    ;(000000000000000000100110) (46) (38) (26)   ;(000000000000000001100100) (144) (100) (64)   ;(000000000000000000100110) (46) (38) (26)   ;(000000000000000000100100) (44) (36) (24)   ;(000000000000000000100010) (42) (34) (22)   ;(000000000000000000100100) (44) (36) (24)   ;(000000000000000000100100) (44) (36) (24)   ;
;112;(000000000000000000000110) (6) (6) (06)    ;(000000000000000000100010) (42) (34) (22)   ;(000000000000000001000000) (100) (64) (40)   ;(000000000000000001000010) (102) (66) (42)   ;(000000000000000000100100) (44) (36) (24)   ;(000000000000000000100110) (46) (38) (26)   ;(000000000000000000100100) (44) (36) (24)   ;(000000000000000000100010) (42) (34) (22)   ;
;120;(000000000000000000100010) (42) (34) (22)    ;(000000000000000000100110) (46) (38) (26)   ;(000000000000000001000100) (104) (68) (44)   ;(000000000000000000100100) (44) (36) (24)   ;(000000000000000000100110) (46) (38) (26)   ;(000000000000000000101000) (50) (40) (28)   ;(000000000000000001000010) (102) (66) (42)   ;(000000000000000011001110) (316) (206) (CE)   ;
;128;(000000000000000011111111) (377) (255) (FF)    ;(000000000000000011110010) (362) (242) (F2)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000010100) (24) (20) (14)   ;(000000000000000000100101) (45) (37) (25)   ;(000000000000000000100100) (44) (36) (24)   ;(000000000000000000001001) (11) (9) (09)   ;(000000000000000000001001) (11) (9) (09)   ;
;136;(000000000000000000001001) (11) (9) (09)    ;(000000000000000001110101) (165) (117) (75)   ;(000000000000000001010100) (124) (84) (54)   ;(000000000000000011100000) (340) (224) (E0)   ;(000000000000000010110010) (262) (178) (B2)   ;(000000000000000001000010) (102) (66) (42)   ;(000000000000000000111101) (75) (61) (3D)   ;(000000000000000001010110) (126) (86) (56)   ;
;144;(000000000000000001000110) (106) (70) (46)    ;(000000000000000011111000) (370) (248) (F8)   ;(000000000000000000000100) (4) (4) (04)   ;(000000000000000001110000) (160) (112) (70)   ;(000000000000000011110000) (360) (240) (F0)   ;(000000000000000011110000) (360) (240) (F0)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000000000001) (1) (1) (01)   ;
;152;(000000000000000000000100) (4) (4) (04)    ;(000000000000000000010010) (22) (18) (12)   ;(000000000000000000000100) (4) (4) (04)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000110) (6) (6) (06)   ;(000000000000000010000010) (202) (130) (82)   ;(000000000000000000111000) (70) (56) (38)   ;(000000000000000000000001) (1) (1) (01)   ;
;160;(000000000000000000001000) (10) (8) (08)    ;(000000000000000000010100) (24) (20) (14)   ;(000000000000000000101000) (50) (40) (28)   ;(000000000000000001010001) (121) (81) (51)   ;(000000000000000001100101) (145) (101) (65)   ;(000000000000000001110001) (161) (113) (71)   ;(000000000000000001111101) (175) (125) (7D)   ;(000000000000000010000111) (207) (135) (87)   ;
;168;(000000000000000010010001) (221) (145) (91)    ;(000000000000000010011010) (232) (154) (9A)   ;(000000000000000010101010) (252) (170) (AA)   ;(000000000000000010111000) (270) (184) (B8)   ;(000000000000000011001101) (315) (205) (CD)   ;(000000000000000011011101) (335) (221) (DD)   ;(000000000000000011101010) (352) (234) (EA)   ;(000000000000000000011101) (35) (29) (1D)   ;
;176;(000000000000000000011110) (36) (30) (1E)    ;(000000000000000001011011) (133) (91) (5B)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000001010) (12) (10) (0A)   ;(000000000000000001111110) (176) (126) (7E)   ;(000000000000000010001000) (210) (136) (88)   ;(000000000000000001111100) (174) (124) (7C)   ;(000000000000000001101100) (154) (108) (6C)   ;
;184;(000000000000000000010000) (20) (16) (10)    ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000010011000) (230) (152) (98)   ;(000000000000000000000110) (6) (6) (06)   ;(000000000000000001000000) (100) (64) (40)   ;(000000000000000000010000) (20) (16) (10)   ;(000000000000000000010000) (20) (16) (10)   ;(000000000000000000000000) (0) (0) (00)   ;
;192;(000000000000000011111000) (370) (248) (F8)    ;(000000000000000001000000) (100) (64) (40)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000110000) (60) (48) (30)   ;(000000000000000000010000) (20) (16) (10)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000110000) (60) (48) (30)   ;
;200;(000000000000000000001000) (10) (8) (08)    ;(000000000000000000010110) (26) (22) (16)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000000110000) (60) (48) (30)   ;(000000000000000000000100) (4) (4) (04)   ;(000000000000000000000110) (6) (6) (06)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000010) (2) (2) (02)   ;
;208;(000000000000000000010001) (21) (17) (11)    ;(000000000000000010001100) (214) (140) (8C)   ;(000000000000000000001000) (10) (8) (08)   ;(000000000000000001000111) (107) (71) (47)   ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000000110001) (61) (49) (31)   ;(000000000000000000110001) (61) (49) (31)   ;(000000000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000100) (4) (4) (04)   ;(000000000000000000001010) (12) (10) (0A)   ;(000000000000000000111111) (77) (63) (3F)   ;(000000000000000000000111) (7) (7) (07)   ;(000000000000000010011011) (233) (155) (9B)   ;(000000000000000000000001) (1) (1) (01)   ;
;224;(000000000000000011100000) (340) (224) (E0)    ;(000000000000000000000001) (1) (1) (01)   ;(000000000000000000010000) (20) (16) (10)   ;(000000000000000000000111) (7) (7) (07)   ;(000000000000000001101000) (150) (104) (68)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000011011000) (330) (216) (D8)   ;(000000000000000000000110) (6) (6) (06)   ;
;232;(000000000000000000000000) (0) (0) (00)    ;(000000000000000000101001) (51) (41) (29)   ;(000000000000000001010010) (122) (82) (52)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000000010111) (27) (23) (17)   ;(000000000000000000010000) (20) (16) (10)   ;(000000000000000000010111) (27) (23) (17)   ;(000000000000000000010000) (20) (16) (10)   ;
;240;(000000000000000000000010) (2) (2) (02)    ;(000000000000000000011100) (34) (28) (1C)   ;(000000000000000011000011) (303) (195) (C3)   ;(000000000000000000000011) (3) (3) (03)   ;(000000000000000000000100) (4) (4) (04)   ;(000000000000000000110101) (65) (53) (35)   ;(000000000000000000100010) (42) (34) (22)   ;(000000000000000000100010) (42) (34) (22)   ;
;248;(000000000000000000000010) (2) (2) (02)    ;(000000000000000010100011) (243) (163) (A3)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000000000010) (2) (2) (02)   ;(000000000000000000001010) (12) (10) (0A)   ;(000000000000000010000011) (203) (131) (83)   ;(000000000000000000000000) (0) (0) (00)   ;(000000000000000011111111) (377) (255) (FF)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,538 / 32,401 ( 5 % ) ;
; C16 interconnects     ; 31 / 1,326 ( 2 % )     ;
; C4 interconnects      ; 700 / 21,816 ( 3 % )   ;
; Direct links          ; 383 / 32,401 ( 1 % )   ;
; Global clocks         ; 4 / 10 ( 40 % )        ;
; Local interconnects   ; 743 / 10,320 ( 7 % )   ;
; R24 interconnects     ; 47 / 1,289 ( 4 % )     ;
; R4 interconnects      ; 940 / 28,186 ( 3 % )   ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.39) ; Number of LABs  (Total = 109) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 10                            ;
; 2                                           ; 6                             ;
; 3                                           ; 1                             ;
; 4                                           ; 4                             ;
; 5                                           ; 2                             ;
; 6                                           ; 2                             ;
; 7                                           ; 1                             ;
; 8                                           ; 5                             ;
; 9                                           ; 5                             ;
; 10                                          ; 3                             ;
; 11                                          ; 1                             ;
; 12                                          ; 8                             ;
; 13                                          ; 6                             ;
; 14                                          ; 3                             ;
; 15                                          ; 2                             ;
; 16                                          ; 50                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.97) ; Number of LABs  (Total = 109) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 62                            ;
; 1 Clock                            ; 93                            ;
; 1 Clock enable                     ; 40                            ;
; 1 Sync. clear                      ; 1                             ;
; 1 Sync. load                       ; 5                             ;
; 2 Clock enables                    ; 3                             ;
; 2 Clocks                           ; 11                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.20) ; Number of LABs  (Total = 109) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 9                             ;
; 3                                            ; 4                             ;
; 4                                            ; 3                             ;
; 5                                            ; 1                             ;
; 6                                            ; 0                             ;
; 7                                            ; 3                             ;
; 8                                            ; 1                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 0                             ;
; 12                                           ; 0                             ;
; 13                                           ; 4                             ;
; 14                                           ; 1                             ;
; 15                                           ; 5                             ;
; 16                                           ; 3                             ;
; 17                                           ; 2                             ;
; 18                                           ; 4                             ;
; 19                                           ; 2                             ;
; 20                                           ; 4                             ;
; 21                                           ; 7                             ;
; 22                                           ; 2                             ;
; 23                                           ; 5                             ;
; 24                                           ; 7                             ;
; 25                                           ; 9                             ;
; 26                                           ; 5                             ;
; 27                                           ; 5                             ;
; 28                                           ; 2                             ;
; 29                                           ; 3                             ;
; 30                                           ; 6                             ;
; 31                                           ; 2                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.74) ; Number of LABs  (Total = 109) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 11                            ;
; 2                                               ; 10                            ;
; 3                                               ; 3                             ;
; 4                                               ; 6                             ;
; 5                                               ; 6                             ;
; 6                                               ; 11                            ;
; 7                                               ; 4                             ;
; 8                                               ; 10                            ;
; 9                                               ; 19                            ;
; 10                                              ; 4                             ;
; 11                                              ; 0                             ;
; 12                                              ; 6                             ;
; 13                                              ; 2                             ;
; 14                                              ; 4                             ;
; 15                                              ; 2                             ;
; 16                                              ; 9                             ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.16) ; Number of LABs  (Total = 109) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 3                             ;
; 3                                            ; 7                             ;
; 4                                            ; 6                             ;
; 5                                            ; 5                             ;
; 6                                            ; 12                            ;
; 7                                            ; 5                             ;
; 8                                            ; 8                             ;
; 9                                            ; 8                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 1                             ;
; 13                                           ; 7                             ;
; 14                                           ; 4                             ;
; 15                                           ; 5                             ;
; 16                                           ; 5                             ;
; 17                                           ; 2                             ;
; 18                                           ; 6                             ;
; 19                                           ; 4                             ;
; 20                                           ; 0                             ;
; 21                                           ; 6                             ;
; 22                                           ; 1                             ;
; 23                                           ; 3                             ;
; 24                                           ; 1                             ;
; 25                                           ; 1                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 0                             ;
; 33                                           ; 0                             ;
; 34                                           ; 0                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 84        ; 0            ; 84        ; 0            ; 0            ; 84        ; 84        ; 0            ; 84        ; 84        ; 0            ; 0            ; 0            ; 0            ; 32           ; 0            ; 0            ; 32           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 84        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 84           ; 0         ; 84           ; 84           ; 0         ; 0         ; 84           ; 0         ; 0         ; 84           ; 84           ; 84           ; 84           ; 52           ; 84           ; 84           ; 52           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 0         ; 84           ; 84           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cmos_pwdn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_de             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[16]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[17]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[18]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[19]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[20]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[21]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[22]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[23]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_scl           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_sda           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_sel            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_href          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_vsync         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                           ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
; Source Clock(s)                                          ; Destination Clock(s)                                     ; Delay Added in ns ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]   ; cmos_pclk                                                ; 10.0              ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 5.7               ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]   ; 3.5               ;
; cmos_pclk                                                ; cmos_pclk                                                ; 2.1               ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]   ; 1.8               ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                        ; Destination Register                                                                                                                                                              ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; video_timing_data:video_timing_data_m0|read_req                                                                                                        ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_d0                                                                                               ; 3.495             ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_ack                                                                ; cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                                                ; 1.892             ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|fifo_aclr                                                                    ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                             ; 1.655             ;
; cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d0                                                                                                 ; cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                                                ; 0.946             ;
; cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d1                                                                                                 ; cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                                                ; 0.946             ;
; cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                     ; cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                                                ; 0.946             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|fifo_data[0][0][7]                                                                                     ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a7~porta_datain_reg0   ; 0.470             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|fifo_data[0][0][6]                                                                                     ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a6~porta_datain_reg0   ; 0.470             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|fifo_data[0][0][1]                                                                                     ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a1~porta_datain_reg0   ; 0.470             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|cntr_tsf:cntr1|counter_reg_bit[0] ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a0~portb_address_reg0  ; 0.462             ;
; cmos_pclk                                                                                                                                              ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3]        ; 0.396             ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|sda_en                                                                                                   ; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|altshift_taps:sda_out_r_rtl_0|shift_taps_c6m:auto_generated|altsyncram_4e81:altsyncram2|ram_block3a1~porta_datain_reg0              ; 0.346             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[14]                                                                                                               ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a3~porta_datain_reg0           ; 0.228             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[12]                                                                                                               ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a1~porta_datain_reg0           ; 0.228             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[11]                                                                                                               ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a0~porta_datain_reg0           ; 0.228             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[4]                                                                                                                ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a15~porta_datain_reg0          ; 0.221             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[3]                                                                                                                ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a14~porta_datain_reg0          ; 0.221             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[7]                                                                                                                ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a7~porta_datain_reg0           ; 0.221             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[6]                                                                                                                ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a6~porta_datain_reg0           ; 0.221             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[15]                                                                                                               ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a4~porta_datain_reg0           ; 0.221             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|fifo_data[0][0][4]                                                                                     ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a4~porta_datain_reg0   ; 0.148             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|fifo_data[0][0][2]                                                                                     ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a2~porta_datain_reg0   ; 0.146             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1   ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                         ; 0.140             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|cntr_tsf:cntr1|counter_reg_bit[6] ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a0~portb_address_reg0  ; 0.136             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|cntr_tsf:cntr1|counter_reg_bit[5] ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a0~portb_address_reg0  ; 0.136             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|cntr_tsf:cntr1|counter_reg_bit[3] ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a0~portb_address_reg0  ; 0.136             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|cntr_tsf:cntr1|counter_reg_bit[2] ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a0~portb_address_reg0  ; 0.136             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|cntr_tsf:cntr1|counter_reg_bit[8] ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a0~portb_address_reg0  ; 0.136             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0   ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                              ; 0.130             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[4]                               ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a1~porta_address_reg0           ; 0.122             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|fifo_data[0][0][3]                                                                                     ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a3~porta_datain_reg0   ; 0.112             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[1]                              ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a0~porta_address_reg0          ; 0.083             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7  ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                       ; 0.082             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6  ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                       ; 0.079             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1  ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                       ; 0.076             ;
; iic_ctrl:iic_ctrl_m0|state_main[2]                                                                                                                     ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|pre_state[0]                                                                                                                      ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|send_cnt[10]                                                                                                                      ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|send_cnt[8]                                                                                                                       ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|send_cnt[9]                                                                                                                       ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|send_cnt[6]                                                                                                                       ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|send_cnt[5]                                                                                                                       ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|send_cnt[4]                                                                                                                       ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|send_cnt[3]                                                                                                                       ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|send_cnt[2]                                                                                                                       ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|send_cnt[1]                                                                                                                       ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|send_cnt[7]                                                                                                                       ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|send_cnt[0]                                                                                                                       ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|state_main.000                                                                                           ; iic_ctrl:iic_ctrl_m0|state_main[0]                                                                                                                                                ; 0.066             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2   ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a1~portb_address_reg0           ; 0.042             ;
; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|cntr_tsf:cntr1|counter_reg_bit[4] ; rgb_gauss:rgb_gauss_m0|linebuffer:linebuffer_m0|altshift_taps:fifo_data[0][1][0]_rtl_0|shift_taps_3rm:auto_generated|altsyncram_cl81:altsyncram2|ram_block3a21~portb_address_reg0 ; 0.012             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5   ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                              ; 0.011             ;
; video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_active                                                                               ; video_timing_data:video_timing_data_m0|read_en                                                                                                                                    ; 0.011             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 53 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/db/video_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] port File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/db/video_pll_altpll.v Line: 44
Info (15535): Implemented PLL "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/db/sys_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] port File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/db/sys_pll_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 and the PLL video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/db/sys_pll_altpll.v Line: 78
    Info (176120): The values of the parameter "M" do not match for the PLL atoms video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 and PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 is 9
        Info (176121): The value of the parameter "M" for the PLL atom sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 is 12
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 and PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 is 13842
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 is 18456
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 and PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 is 29997
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 is 39996
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aql1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/db/sys_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0
Info (176353): Automatically promoted node video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/db/video_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0|scl_x2  File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/iic_cam/iic_master.sv Line: 37
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type Block RAM
Warning (15064): PLL "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "lcd_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/db/video_pll_altpll.v Line: 44
Warning (15055): PLL "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/db/sys_pll_altpll.v Line: 44
    Info (15024): Input port INCLK[0] of node "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/db/sys_pll_altpll.v Line: 44
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.79 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169177): 32 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin cmos_scl uses I/O standard 3.3-V LVTTL at F3 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 8
    Info (169178): Pin cmos_sda uses I/O standard 3.3-V LVTTL at F2 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 9
    Info (169178): Pin sdram_dq[0] uses I/O standard 3.3-V LVTTL at P14 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[1] uses I/O standard 3.3-V LVTTL at M12 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[2] uses I/O standard 3.3-V LVTTL at N14 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[3] uses I/O standard 3.3-V LVTTL at L12 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[4] uses I/O standard 3.3-V LVTTL at L13 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[5] uses I/O standard 3.3-V LVTTL at L14 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[6] uses I/O standard 3.3-V LVTTL at L11 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[7] uses I/O standard 3.3-V LVTTL at K12 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[8] uses I/O standard 3.3-V LVTTL at G16 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[9] uses I/O standard 3.3-V LVTTL at J11 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[10] uses I/O standard 3.3-V LVTTL at J16 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[11] uses I/O standard 3.3-V LVTTL at J15 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[12] uses I/O standard 3.3-V LVTTL at K16 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[13] uses I/O standard 3.3-V LVTTL at K15 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[14] uses I/O standard 3.3-V LVTTL at L16 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin sdram_dq[15] uses I/O standard 3.3-V LVTTL at L15 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 36
    Info (169178): Pin key_sel uses I/O standard 3.3-V LVTTL at E16 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 5
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at E1 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 3
    Info (169178): Pin rst_n uses I/O standard 3.3-V LVTTL at N13 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 4
    Info (169178): Pin cmos_pclk uses I/O standard 3.3-V LVTTL at M6 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 12
    Info (169178): Pin cmos_href uses I/O standard 3.3-V LVTTL at G1 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 11
    Info (169178): Pin cmos_db[5] uses I/O standard 3.3-V LVTTL at L2 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 13
    Info (169178): Pin cmos_db[6] uses I/O standard 3.3-V LVTTL at L1 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 13
    Info (169178): Pin cmos_db[7] uses I/O standard 3.3-V LVTTL at N5 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 13
    Info (169178): Pin cmos_db[0] uses I/O standard 3.3-V LVTTL at G2 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 13
    Info (169178): Pin cmos_db[1] uses I/O standard 3.3-V LVTTL at J2 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 13
    Info (169178): Pin cmos_db[2] uses I/O standard 3.3-V LVTTL at J1 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 13
    Info (169178): Pin cmos_db[3] uses I/O standard 3.3-V LVTTL at K2 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 13
    Info (169178): Pin cmos_db[4] uses I/O standard 3.3-V LVTTL at K1 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 13
    Info (169178): Pin cmos_vsync uses I/O standard 3.3-V LVTTL at F1 File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 10
Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin cmos_scl has a permanently enabled output enable File: D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/src/top.v Line: 8
Info (144001): Generated suppressed messages file D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 6000 megabytes
    Info: Processing ended: Sun May 21 01:47:45 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Users/HUIP/Desktop/sdram_ov5640_lcd480_gauss/output_files/top.fit.smsg.


