
---------- Begin Simulation Statistics ----------
simSeconds                                   0.514150                       # Number of seconds simulated (Second)
simTicks                                 514150431000                       # Number of ticks simulated (Tick)
finalTick                                5102601777500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  41448.56                       # Real time elapsed on the host (Second)
hostTickRate                                 12404541                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4392664                       # Number of bytes of host memory used (Byte)
simInsts                                   4272642327                       # Number of instructions simulated (Count)
simOps                                     6180174666                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   103083                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     149105                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 514156273500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 514156273500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 514156273500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 514156273500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   956                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  956                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 4116                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                4116                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port          426                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          426                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         1558                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           58                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           18                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           52                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         1720                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         1630                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          134                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         2044                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          148                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          128                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         4144                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           42                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           42                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         1592                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         1688                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          102                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          112                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          116                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         1666                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         2166                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    10144                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port          852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total          852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           17                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         3116                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          116                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          104                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         3389                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           30                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio          815                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          268                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         4088                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          296                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         5753                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           84                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           84                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         3184                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         3376                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          204                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          224                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          232                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         3332                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         4092                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     17462                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy             2067500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             2907956                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy             2101385                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy             1991405                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               216500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              1421000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              228495                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy             1291000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy             3325500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy             1289000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy             1587500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples   2292103.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.040699895500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        46899                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        46899                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3748365                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             708951                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1540483                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     753788                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1540483                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   753788                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2166                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      1801                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1540483                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               753788                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1125124                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  283308                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   78449                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   28059                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   11911                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    5939                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3077                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1691                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     544                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     152                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  29461                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  42656                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  46499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  47497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  47909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  48151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  48228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  48363                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  48354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  48459                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  48375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  48430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  48650                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  48861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  48485                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  48199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    980                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    325                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1901                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        46899                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.804580                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     58.742783                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         46892     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         46899                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        46899                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.071857                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.057357                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.019510                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         45960     98.00%     98.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           822      1.75%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            72      0.15%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23             8      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             4      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             3      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             3      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             4      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43             2      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47             2      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65            14      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         46899                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  138624                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                98590912                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             48242432                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              191754992.42166346                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              93829410.79358931                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  514150430500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     224101.87                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0     98452288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::ruby.dir_cntrl0     48240256                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 191485374.831865102053                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::ruby.dir_cntrl0 93825178.569188043475                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0      1540483                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0       753788                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0  64884075000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::ruby.dir_cntrl0 12562586295750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     42119.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0  16665940.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0     98590912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       98590912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0     48242432                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     48242432                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0      1540483                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1540483                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0       753788                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         753788                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0    191754992                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         191754992                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0     93829411                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         93829411                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0    285584403                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        285584403                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1538317                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              753754                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        95394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        96143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        85571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        89483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        89719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        94779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        96288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        92524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        94610                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        93759                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       109803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        98625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        99516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        94850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       105037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       102216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        47216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        47687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        43364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        44512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        44405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        48260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        45611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        44549                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        45261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        46913                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        51817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        47760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        45928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        49188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        51759                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        49524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             36040631250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7691585000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        64884075000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                23428.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           42178.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              924695                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             244864                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           32.49                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1122515                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   130.682491                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    97.910696                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   149.441588                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       693745     61.80%     61.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       299027     26.64%     88.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        66163      5.89%     94.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        23802      2.12%     96.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        11731      1.05%     97.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7167      0.64%     98.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         4975      0.44%     98.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3737      0.33%     98.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12168      1.08%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1122515                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              98452288                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           48240256                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              191.485375                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               93.825179                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.23                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.50                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.73                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               51.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3856992300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2050021050                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5283799920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1908452880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 40586523120.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  84520476090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 126260864160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  264467129520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   514.376948                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 327323188750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17168580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 169664487250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4158607320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2210325645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5701497060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2026143000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 40586523120.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  85275302580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 125625220800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  265583619525                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   516.548472                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 325674634500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17168580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 171313041000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           78                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       319488                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           78                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            16                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            159                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          63413315                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.278919                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            3.285304                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    62908950     99.20%     99.20% |      483721      0.76%     99.97% |       18834      0.03%    100.00% |        1626      0.00%    100.00% |         155      0.00%    100.00% |          26      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            63413315                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples   2258518526                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.437751                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.306970                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.734581                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |  1523730624     67.47%     67.47% |   693114052     30.69%     98.15% |    39470461      1.75%     99.90% |     1735668      0.08%     99.98% |      339184      0.02%     99.99% |       76990      0.00%    100.00% |       24772      0.00%    100.00% |       20151      0.00%    100.00% |        6624      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total   2258518526                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples     2297882761                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.295923                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.033308                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         5.821732                       (Unspecified)
system.ruby.m_latencyHistSeqr            |  2297749677     99.99%     99.99% |       88926      0.00%    100.00% |       38440      0.00%    100.00% |        3953      0.00%    100.00% |        1450      0.00%    100.00% |         246      0.00%    100.00% |          65      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total       2297882761                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples   2285214641                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.018064                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.012449                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.205194                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |  2285213892    100.00%    100.00% |         649      0.00%    100.00% |          36      0.00%    100.00% |          32      0.00%    100.00% |          25      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total    2285214641                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     12668120                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     51.419095                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    40.917578                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    60.116151                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    12535136     98.95%     98.95% |       88858      0.70%     99.65% |       38409      0.30%     99.95% |        3953      0.03%     99.99% |        1449      0.01%    100.00% |         246      0.00%    100.00% |          65      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     12668120                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      35779967                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.947236                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        3.865310                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    35385128     98.90%     98.90% |      378973      1.06%     99.96% |       14418      0.04%    100.00% |        1309      0.00%    100.00% |         117      0.00%    100.00% |          19      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        35779967                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      27441232                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.416462                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.030626                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    27331706     99.60%     99.60% |      104748      0.38%     99.98% |        4416      0.02%    100.00% |         317      0.00%    100.00% |          38      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        27441232                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        192116                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.001270                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.050384                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      191994     99.94%     99.94% |           0      0.00%     99.94% |         122      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          192116                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch        1540432      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data          748796      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data      1540484      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack       753788      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ           61      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement       759108      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch      1540432      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data        748786      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ           10      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement       759108      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data      1540433      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack       748786      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data           10      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           10      0.00%      0.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           61                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         4992                       (Unspecified)
system.ruby.DMA_Controller.Data          |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             61                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            4992                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           61                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         4992                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           61                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         4992                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |   239802757     21.07%     21.07% |   340611048     29.92%     50.99% |   187573665     16.48%     67.47% |   370240573     32.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total   1138228043                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |   129090811     20.31%     20.31% |   192959291     30.36%     50.67% |   106352323     16.73%     67.41% |   207128272     32.59%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    635530697                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |   109850905     20.96%     20.96% |   139895233     26.69%     47.65% |   115155330     21.97%     69.62% |   159227038     30.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total    524128506                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       36877     21.29%     21.29% |       40195     23.20%     44.49% |       57281     33.07%     77.56% |       38877     22.44%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       173230                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     2494606     19.76%     19.76% |     3188087     25.25%     45.01% |     2977604     23.58%     68.59% |     3965115     31.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     12625412                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         310     14.74%     14.74% |         638     30.34%     45.08% |         598     28.44%     73.51% |         557     26.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         2103                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        4904     29.22%     29.22% |        3836     22.86%     52.08% |        3597     21.43%     73.51% |        4446     26.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        16783                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |      909361     16.84%     16.84% |     1542073     28.56%     45.41% |      839401     15.55%     60.95% |     2108094     39.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      5398929                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        4312     25.69%     25.69% |        4292     25.57%     51.27% |        3095     18.44%     69.71% |        5084     30.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        16783                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |     1590354     21.95%     21.95% |     1650612     22.78%     44.74% |     2143869     29.59%     74.33% |     1859607     25.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      7244442                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        8131     55.72%     55.72% |        2566     17.58%     73.31% |        2035     13.95%     87.25% |        1860     12.75%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        14592                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        2943     36.94%     36.94% |        2071     26.00%     62.94% |        1448     18.18%     81.12% |        1504     18.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total         7966                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     2256283     19.56%     19.56% |     2886866     25.03%     44.59% |     2715150     23.54%     68.13% |     3676454     31.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total     11534753                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |      984449     17.11%     17.11% |     1629678     28.32%     45.43% |      921115     16.01%     61.43% |     2219390     38.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      5754632                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |      160741     22.24%     22.24% |      211226     29.22%     51.46% |      176775     24.45%     75.91% |      174118     24.09%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       722860                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |     1350435     21.95%     21.95% |     1348092     21.91%     43.87% |     1880591     30.57%     74.44% |     1572600     25.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      6151718                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |       24421     19.92%     19.92% |       27014     22.03%     41.95% |       43300     35.31%     77.26% |       27882     22.74%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total       122617                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        1470     19.78%     19.78% |        1878     25.28%     45.06% |        2582     34.75%     79.81% |        1500     20.19%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         7430                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |        6539     29.98%     29.98% |        5695     26.11%     56.08% |        4795     21.98%     78.06% |        4785     21.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total        21814                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         393     23.16%     23.16% |         406     23.92%     47.08% |         507     29.88%     76.96% |         391     23.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         1697                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |        4328     19.97%     19.97% |        5834     26.92%     46.89% |        6693     30.88%     77.77% |        4818     22.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total        21673                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     3509545     14.53%     14.53% |     6410907     26.54%     41.08% |     4106742     17.00%     58.08% |    10124638     41.92%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     24151832                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |   128923530     20.31%     20.31% |   192742370     30.36%     50.67% |   106170743     16.73%     67.40% |   206949366     32.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    634786009                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        2943     36.94%     36.94% |        2071     25.99%     62.93% |        1448     18.17%     81.11% |        1505     18.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total         7967                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |       11061     24.56%     24.56% |       12110     26.89%     51.45% |       11750     26.09%     77.54% |       10113     22.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        45034                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |      233990     21.89%     21.89% |      295373     27.63%     49.52% |      255755     23.93%     73.45% |      283812     26.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total      1068930                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |    32140544     18.56%     18.56% |    47327441     27.32%     45.88% |    35043006     20.23%     66.11% |    58698960     33.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total    173209951                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |      128919     11.77%     11.77% |      337308     30.80%     42.57% |      174781     15.96%     58.53% |      454151     41.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total      1095159                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |         419     22.16%     22.16% |         357     18.88%     41.04% |         816     43.15%     84.19% |         299     15.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total         1891                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |      777877     18.12%     18.12% |     1202130     28.01%     46.13% |      661681     15.42%     61.54% |     1650627     38.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      4292315                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |          49     16.55%     16.55% |          65     21.96%     38.51% |         136     45.95%     84.46% |          46     15.54%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total          296                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |        2006     22.61%     22.61% |        2149     24.22%     46.83% |        1811     20.41%     67.25% |        2906     32.75%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total         8872                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |   203166482     21.73%     21.73% |   285239698     30.50%     52.23% |   147499616     15.77%     68.00% |   299193949     32.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total    935099745                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |   108368213     20.97%     20.97% |   138207347     26.74%     47.71% |   113098000     21.88%     69.59% |   157198385     30.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total    516871945                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |         976     26.47%     26.47% |         714     19.37%     45.84% |        1415     38.38%     84.21% |         582     15.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total         3687                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |     1478406     20.41%     20.41% |     1684736     23.26%     43.68% |     2053469     28.35%     72.03% |     2025827     27.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      7242438                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         261     14.45%     14.45% |         573     31.73%     46.18% |         461     25.53%     71.71% |         511     28.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         1806                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |        2898     36.64%     36.64% |        1687     21.33%     57.96% |        1786     22.58%     80.54% |        1539     19.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         7910                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           3      5.56%      5.56% |          14     25.93%     31.48% |           6     11.11%     42.59% |          31     57.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           54                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |      909361     16.84%     16.84% |     1542073     28.56%     45.41% |      839401     15.55%     60.95% |     2108094     39.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      5398929                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        4312     25.69%     25.69% |        4292     25.57%     51.27% |        3095     18.44%     69.71% |        5084     30.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        16783                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      239526     21.95%     21.95% |      302113     27.69%     49.64% |      262771     24.08%     73.73% |      286615     26.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      1091025                       (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1350828     21.95%     21.95% |     1348499     21.91%     43.87% |     1881098     30.57%     74.44% |     1572992     25.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      6153417                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |        2339     79.23%     79.23% |         203      6.88%     86.11% |         253      8.57%     94.68% |         157      5.32%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total         2952                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        5792     49.76%     49.76% |        2363     20.30%     70.06% |        1782     15.31%     85.37% |        1703     14.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        11640                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        2943     36.94%     36.94% |        2071     26.00%     62.94% |        1448     18.18%     81.12% |        1504     18.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total         7966                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |         267      6.00%      6.00% |        1446     32.47%     38.47% |         604     13.56%     52.03% |        2136     47.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total         4453                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           0      0.00%      7.14% |          10     71.43%     78.57% |           3     21.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           2     10.00%     10.00% |           9     45.00%     55.00% |           3     15.00%     70.00% |           6     30.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           20                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     2256283     19.56%     19.56% |     2886866     25.03%     44.59% |     2715149     23.54%     68.13% |     3676453     31.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total     11534751                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR       744875      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        5762649      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        6153485      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE         7967      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX       11534754      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement       746495      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean       761399      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       1540432      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1507904      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          11597      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean         8873      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack              60475      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all          94476      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock          16783      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock     11560312      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv             20      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR        89577      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       885723      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       565131      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR       654685      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS       346180      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         1194      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE         7966      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement          652      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean        91933      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           30      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS      4513284      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX      5584989      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement       744108      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       665633      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS        16783      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         2103      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX     11534751      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement         1735      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean         3833      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR          201      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS          254      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX           68      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1507904      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data         1396      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all          349      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data         2291      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all         1542      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack          59670      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all        91933      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack            805      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all          652      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS           79      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       885645      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR          382      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS           13      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data        89656      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       565131      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS          270      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock         9160      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS           23      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock     11551152      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS           40      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data         7871      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean         8815      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock           97      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           39      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           58      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock        16686      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples   1138223591                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.279709                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.019564                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     6.141251                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |  1138138104     99.99%     99.99% |       64724      0.01%    100.00% |       18988      0.00%    100.00% |        1132      0.00%    100.00% |         586      0.00%    100.00% |          52      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total   1138223591                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples   1132461528                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000584                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000405                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.024161                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  1131800072     99.94%     99.94% |      661455      0.06%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total   1132461528                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      5762063                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    56.138264                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    42.422560                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    66.522426                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |     5676576     98.52%     98.52% |       64724      1.12%     99.64% |       18988      0.33%     99.97% |        1132      0.02%     99.99% |         586      0.01%    100.00% |          52      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      5762063                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    479232815                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.667196                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.105091                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     7.949673                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   479193443     99.99%     99.99% |       18041      0.00%    100.00% |       17570      0.00%    100.00% |        2695      0.00%    100.00% |         812      0.00%    100.00% |         190      0.00%    100.00% |          60      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    479232815                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    473108728                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.077712                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.054985                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.358429                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   473108418    100.00%    100.00% |         260      0.00%    100.00% |          17      0.00%    100.00% |          14      0.00%    100.00% |          14      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    473108728                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples      6124087                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    47.207018                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    39.828508                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    53.242671                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |     6084765     99.36%     99.36% |       18010      0.29%     99.65% |       17552      0.29%     99.94% |        2695      0.04%     99.98% |         811      0.01%    100.00% |         190      0.00%    100.00% |          60      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total      6124087                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    635530683                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.056579                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.004288                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.585636                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   635523003    100.00%    100.00% |        5776      0.00%    100.00% |        1742      0.00%    100.00% |         112      0.00%    100.00% |          46      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    635530683                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    634786009                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000164                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   634785992    100.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    634786009                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples       744674                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    49.286347                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    38.540461                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    58.110363                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |      736994     98.97%     98.97% |        5776      0.78%     99.74% |        1742      0.23%     99.98% |         112      0.02%     99.99% |          46      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total       744674                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples     44713968                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.115796                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.059405                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     2.182363                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |    44710448     99.99%     99.99% |        3123      0.01%    100.00% |         131      0.00%    100.00% |         151      0.00%    100.00% |          70      0.00%    100.00% |          30      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total     44713968                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples     44689937                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.086205                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.057293                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.850191                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |    44689498    100.00%    100.00% |         389      0.00%    100.00% |          19      0.00%    100.00% |          18      0.00%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total     44689937                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        24031                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    56.145853                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    43.346578                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    66.991759                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |       20950     87.18%     87.18% |        2734     11.38%     98.56% |         112      0.47%     99.02% |         133      0.55%     99.58% |          59      0.25%     99.82% |          28      0.12%     99.94% |          10      0.04%     99.98% |           2      0.01%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        24031                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        90852                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     9.219137                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.724660                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    32.357441                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |       88620     97.54%     97.54% |        2084      2.29%     99.84% |          49      0.05%     99.89% |          54      0.06%     99.95% |          27      0.03%     99.98% |          13      0.01%     99.99% |           0      0.00%     99.99% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total        90852                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        77587                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.004266                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000256                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     0.607097                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |       77583     99.99%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        77587                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        13265                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    57.267923                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    41.737957                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    66.825393                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       11033     83.17%     83.17% |        2084     15.71%     98.88% |          49      0.37%     99.25% |          54      0.41%     99.66% |          27      0.20%     99.86% |          13      0.10%     99.96% |           0      0.00%     99.96% |           2      0.02%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        13265                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        90852                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       90852    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total        90852                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        90852                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       90852    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        90852                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count      1545725                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000151                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count      2294511                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000277                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time    266071250                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time   115.959893                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count      3053639                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000299                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count      2294511                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000285                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count      1507904                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.fullyBusyCycles         3854541                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples      4813475                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.337559                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     1.678189                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15      4803849     99.80%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31         9228      0.19%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47          360      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63           31      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total      4813475                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits    347313703                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses      2339690                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses    349653393                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits    128923530                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses       167280                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses    129090810                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count    478744203                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.046971                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time    128793500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count          275                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.269024                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count      4763253                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.000933                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count        42091                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.433934                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count        46995                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count      4771384                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000468                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count      2267444                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000222                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles         5821744                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples      6133149                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.505484                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     2.264003                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15      6100724     99.47%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31        31206      0.51%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47         1138      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63           69      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total      6133149                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits    477523057                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses      2982178                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses    480505235                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits    192742407                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses       216969                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses    192959376                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count    673464611                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.066089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time    236271500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count         1469                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.350830                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count      6086013                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.001193                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count        44669                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.441213                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count        48505                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count      6088579                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000597                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count      2896987                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles         2492037                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples      5766474                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.390166                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     1.916805                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15      5747887     99.68%     99.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31        17675      0.31%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          848      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           60      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total      5766474                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits    299922649                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses      2806330                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses    302728979                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits    106170833                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses       181624                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses    106352457                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count    409081436                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.040138                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time     99762000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count          623                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.243868                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count      5703104                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.001118                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count        61476                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count        65073                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count      5705138                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000559                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count      2725128                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000267                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles         6269218                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples      7696483                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.537527                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     2.384106                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15      7649227     99.39%     99.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31        45234      0.59%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47         1900      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          114      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total      7696483                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits    525670083                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses      3795386                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses    529465469                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits    206949366                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses       178903                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses    207128269                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count    736593738                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.072294                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time    270592000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count         2176                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     0.367356                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count      7650743                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.001499                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count        43880                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.758482                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count        48326                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count      7652603                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000750                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count      3687674                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000361                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles            6414                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     39003734                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     1.794406                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     3.746354                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-15     38607263     98.98%     98.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::16-31       380378      0.98%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-47        14588      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::48-63         1352      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-79          128      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::80-95           22      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-111            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     39003734                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      1540672                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002717                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       126209                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count     24203113                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.002373                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      8014500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          859                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.331135                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits     11108328                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      1560032                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses     12668360                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count     25691656                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.021050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      3224006                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000316                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count     11577233                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001134                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        42627096                       (Unspecified)
system.ruby.network.msg_byte.Control        341016768                       (Unspecified)
system.ruby.network.msg_count.Request_Control       510418                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      4083344                       (Unspecified)
system.ruby.network.msg_count.Response_Data     44899641                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   3232774152                       (Unspecified)
system.ruby.network.msg_count.Response_Control     76669551                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    613356408                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data     21738375                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data   1565163000                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control     12907080                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control    103256640                       (Unspecified)
system.ruby.network.int_links0.buffers0.m_msg_count      4763253                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers0.m_buf_msgs     0.004632                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers1.m_msg_count        46995                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers1.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers2.m_msg_count      2267444                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers2.m_buf_msgs     0.002205                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers0.m_msg_count      6085912                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers0.m_buf_msgs     0.005918                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers1.m_msg_count        48505                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers1.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers2.m_msg_count      2896935                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers2.m_buf_msgs     0.002817                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers1.m_msg_count      5704998                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers1.m_buf_msgs     0.005548                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers2.m_msg_count        61476                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers2.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers1.m_msg_count      7652603                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers1.m_buf_msgs     0.007442                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers2.m_msg_count        43880                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers0.m_msg_count     24202871                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers0.m_buf_msgs     0.023537                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers1.m_msg_count      3223768                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers1.m_buf_msgs     0.003135                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers2.m_msg_count     11577095                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers2.m_buf_msgs     0.011258                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers0.m_msg_count      1545485                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers0.m_buf_msgs     0.001503                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers1.m_msg_count      1507904                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers1.m_buf_msgs     0.001466                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links14.buffers1.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links14.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers0.m_msg_count      5702963                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers0.m_buf_msgs     0.005546                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers1.m_msg_count        65073                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers1.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers2.m_msg_count      2725042                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers2.m_buf_msgs     0.002650                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers0.m_msg_count      7650743                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers0.m_buf_msgs     0.007440                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers1.m_msg_count        48326                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers1.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers2.m_msg_count      3687674                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers2.m_buf_msgs     0.003586                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers0.m_msg_count      1540432                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers0.m_buf_msgs     0.001498                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers1.m_msg_count     25691417                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers1.m_buf_msgs     0.024984                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers2.m_msg_count       126186                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers2.m_buf_msgs     0.000123                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links5.buffers1.m_msg_count      3053400                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links5.buffers1.m_buf_msgs     0.002969                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links6.buffers0.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links6.buffers0.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers1.m_msg_count      4771384                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers1.m_buf_msgs     0.004640                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers2.m_msg_count        42091                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers2.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers1.m_msg_count      6088480                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers1.m_buf_msgs     0.005921                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers2.m_msg_count        44669                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized     1.065821                       (Unspecified)
system.ruby.network.routers0.msg_count.Control::0      2506970                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Control::0     20055760                       (Unspecified)
system.ruby.network.routers0.msg_count.Request_Control::2        42091                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Request_Control::2       336728                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Data::1      2514145                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Data::1    181018440                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::1      2303258                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::2      2267444                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::1     18426064                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::2     18139552                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::0      1478406                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::1          976                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::0    106445232                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::1        70272                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Control::0       777877                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Control::0      6223016                       (Unspecified)
system.ruby.network.routers0.port_buffers1.m_msg_count      4771384                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers1.m_buf_msgs     0.000468                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers2.m_msg_count        42091                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_msg_count      4763253                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers3.m_buf_msgs     0.001074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_stall_time   3100600000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers3.m_avg_stall_time   650.941699                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers4.m_msg_count        46995                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers4.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers4.m_stall_time     14613500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers4.m_avg_stall_time   310.958613                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers5.m_msg_count      2267444                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers5.m_buf_msgs     0.000222                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers5.m_stall_time        47500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers5.m_avg_stall_time     0.020949                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization 12422845.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization     1.208094                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count      4813475                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes    198765528                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes    160257728                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy     10016121                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.36                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.29                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.msg_count.Request_Control::2        42091                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Request_Control::2       336728                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Data::1      2504027                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Data::1    180289944                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Control::1      2267357                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Control::1     18138856                       (Unspecified)
system.ruby.network.routers0.throttle01.acc_link_utilization      9496846                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization     0.923547                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count      7077692                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes    151949536                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes     95328000                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time   3115261000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy      6006800                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time   440.152100                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.28                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.msg_count.Control::0      2506970                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Control::0     20055760                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Data::1        10118                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Data::1       728496                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::1        35901                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::2      2267444                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::1       287208                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::2     18139552                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::0      1478406                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::1          976                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::0    106445232                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::1        70272                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Control::0       777877                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Control::0      6223016                       (Unspecified)
system.ruby.network.routers1.percent_links_utilized     1.319931                       (Unspecified)
system.ruby.network.routers1.msg_count.Control::0      3199147                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Control::0     25593176                       (Unspecified)
system.ruby.network.routers1.msg_count.Request_Control::2        44669                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Request_Control::2       357352                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Data::1      3205386                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Data::1    230787792                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::1      2930984                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::2      2896987                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::1     23447872                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::2     23175896                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::0      1684736                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::1          714                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::0    121300992                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::1        51408                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Control::0      1202130                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Control::0      9617040                       (Unspecified)
system.ruby.network.routers1.port_buffers1.m_msg_count      6088579                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers1.m_buf_msgs     0.000597                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers2.m_msg_count        44669                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_msg_count      6086013                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers3.m_buf_msgs     0.001324                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_stall_time   3713691500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers3.m_avg_stall_time   610.201046                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers4.m_msg_count        48505                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers4.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers4.m_stall_time     10832500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers4.m_avg_stall_time   223.327492                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers5.m_msg_count      2896987                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers5.m_buf_msgs     0.000284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers5.m_stall_time        74500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers5.m_avg_stall_time     0.025716                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization     15854928                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization     1.541857                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count      6133248                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes    253678848                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes    204612864                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy     12788359                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.msg_count.Request_Control::2        44669                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Request_Control::2       357352                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Data::1      3197076                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Data::1    230189472                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Control::1      2891503                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Control::1     23132024                       (Unspecified)
system.ruby.network.routers1.throttle01.acc_link_utilization 11290792.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization     1.098005                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count      9031505                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes    180652680                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes    108400640                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time   3724598500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy      6890938                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time   412.400646                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.33                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.20                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.msg_count.Control::0      3199147                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Control::0     25593176                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Data::1         8310                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Data::1       598320                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::1        39481                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::2      2896987                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::1       315848                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::2     23175896                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::0      1684736                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::1          714                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::0    121300992                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::1        51408                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Control::0      1202130                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Control::0      9617040                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized     1.328730                       (Unspecified)
system.ruby.network.routers2.msg_count.Control::0      2987954                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Control::0     23903632                       (Unspecified)
system.ruby.network.routers2.msg_count.Request_Control::2        61476                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Request_Control::2       491808                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Data::1      2994297                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Data::1    215589384                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::1      2774499                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::2      2725128                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::1     22195992                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::2     21801024                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::0      2053469                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::1         1415                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::0    147849768                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::1       101880                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Control::0       661681                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Control::0      5293448                       (Unspecified)
system.ruby.network.routers2.port_buffers1.m_msg_count      5705138                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers1.m_buf_msgs     0.000559                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers2.m_msg_count        61476                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_msg_count      5703104                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers3.m_buf_msgs     0.001412                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_stall_time   4355147000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers3.m_avg_stall_time   763.645026                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers4.m_msg_count        65073                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers4.m_stall_time     10358000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers4.m_avg_stall_time   159.175080                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers5.m_msg_count      2725128                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers5.m_buf_msgs     0.000267                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers5.m_stall_time        69000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers5.m_avg_stall_time     0.025320                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization     14829327                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization     1.442119                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count      5766614                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes    237269232                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes    191136320                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy     11946062                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.43                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.35                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.msg_count.Request_Control::2        61476                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Request_Control::2       491808                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Data::1      2986505                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Data::1    215028360                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Control::1      2718633                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Control::1     21749064                       (Unspecified)
system.ruby.network.routers2.throttle01.acc_link_utilization 12497356.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization     1.215340                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count      8493305                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes    199957704                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes    132011264                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time   4365574000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy      8331734                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time   514.001793                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.36                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.24                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.msg_count.Control::0      2987954                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Control::0     23903632                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Data::1         7792                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Data::1       561024                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::1        55866                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::2      2725128                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::1       446928                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::2     21801024                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::0      2053469                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::1         1415                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::0    147849768                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::1       101880                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Control::0       661681                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Control::0      5293448                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized     1.632605                       (Unspecified)
system.ruby.network.routers3.msg_count.Control::0      3974289                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Control::0     31794312                       (Unspecified)
system.ruby.network.routers3.msg_count.Request_Control::2        43880                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Request_Control::2       351040                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Data::1      3982234                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Data::1    286720848                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::1      3718113                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::2      3687674                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::1     29744904                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::2     29501392                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::0      2025827                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::1          582                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::0    145859544                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::1        41904                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Control::0      1650627                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Control::0     13205016                       (Unspecified)
system.ruby.network.routers3.port_buffers1.m_msg_count      7652603                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers1.m_buf_msgs     0.000750                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers2.m_msg_count        43880                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_msg_count      7650743                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers3.m_buf_msgs     0.001642                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_stall_time   4552225500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers3.m_avg_stall_time   595.004368                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers4.m_msg_count        48326                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers4.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers4.m_stall_time     11617000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers4.m_avg_stall_time   240.388197                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers5.m_msg_count      3687674                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers5.m_buf_msgs     0.000361                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers5.m_stall_time        90500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers5.m_avg_stall_time     0.024541                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization 19739381.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization     1.919611                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count      7696483                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes    315830104                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes    254258240                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy     15891188                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.57                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.msg_count.Request_Control::2        43880                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Request_Control::2       351040                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Data::1      3972785                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Data::1    286040520                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Control::1      3679818                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Control::1     29438544                       (Unspecified)
system.ruby.network.routers3.throttle01.acc_link_utilization 13836803.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization     1.345599                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count     11386743                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes    221388856                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes    130294912                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time   4563933000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy      8306526                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time   400.811101                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.40                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.24                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.msg_count.Control::0      3974289                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Control::0     31794312                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Data::1         9449                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Data::1       680328                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::1        38295                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::2      3687674                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::1       306360                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::2     29501392                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::0      2025827                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::1          582                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::0    145859544                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::1        41904                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Control::0      1650627                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Control::0     13205016                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized     5.929931                       (Unspecified)
system.ruby.network.routers4.msg_count.Control::0     14209032                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Control::0    113672256                       (Unspecified)
system.ruby.network.routers4.msg_count.Request_Control::2       126186                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Request_Control::2      1009488                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Data::1     14947284                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Data::1   1076204448                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::1     13964692                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::2     11577233                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::1    111717536                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::2     92617864                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::0      7242438                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::1         3687                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::0    521455536                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::1       265464                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Control::0      4292315                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Control::0     34338520                       (Unspecified)
system.ruby.network.routers4.port_buffers0.m_msg_count     24203113                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers0.m_buf_msgs     0.002372                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers1.m_msg_count      3224007                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers1.m_buf_msgs     0.000316                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers2.m_msg_count     11577233                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers2.m_buf_msgs     0.001134                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_msg_count      1540672                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers3.m_buf_msgs     0.000417                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_stall_time   1357149000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers3.m_avg_stall_time   880.881200                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers4.m_msg_count     25691656                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers4.m_buf_msgs     0.003095                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers4.m_stall_time   2948710000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers4.m_avg_stall_time   114.773061                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers5.m_msg_count       126186                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers5.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers5.m_stall_time        38000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers5.m_avg_stall_time     0.301143                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization     54716493                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization     5.321059                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count     39004353                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes    875463944                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes    563429120                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy     35247082                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         1.59                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         1.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.msg_count.Control::0     12668360                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Control::0    101346880                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Data::1      1557455                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Data::1    112136760                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::1      1662865                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::2     11577233                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::1     13302920                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::2     92617864                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::0      7242438                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::1         3687                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::0    521455536                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::1       265464                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Control::0      4292315                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Control::0     34338520                       (Unspecified)
system.ruby.network.routers4.throttle01.acc_link_utilization     67238573                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization     6.538804                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count     27358514                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes   1075817168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes    856949056                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time   4305897000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy     54104440                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time   157.387824                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         1.95                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         1.55                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.msg_count.Control::0      1540672                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Control::0     12325376                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Request_Control::2       126186                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Request_Control::2      1009488                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Data::1     13389829                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Data::1    964067688                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Control::1     12301827                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Control::1     98414616                       (Unspecified)
system.ruby.network.routers5.percent_links_utilized     0.593783                       (Unspecified)
system.ruby.network.routers5.msg_count.Control::0      1540672                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Control::0     12325376                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Data::1      2289529                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Data::1    164846088                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Control::1      2267022                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Control::1     18136176                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers5.port_buffers0.m_msg_count      1545725                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers0.m_buf_msgs     0.000151                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers1.m_msg_count      1507904                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers1.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_msg_count      3053639                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers4.m_buf_msgs     0.000303                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_stall_time     20537500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers5.port_buffers4.m_avg_stall_time     6.725582                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization 4521998.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization     0.439754                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count      3053629                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes     72351976                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes     47922944                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy      2995200                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.msg_count.Control::0      1540672                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Control::0     12325376                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Data::1       748796                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Data::1     53913312                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Control::1       759108                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Control::1      6072864                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers5.throttle01.acc_link_utilization 7689751.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization     0.747811                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count      3053639                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes    123036024                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes     98606912                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time     20537500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy      6163378                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time     6.725582                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.22                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.msg_count.Response_Data::1      1540733                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Data::1    110932776                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Response_Control::1      1507914                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Control::1     12063312                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.percent_links_utilized     0.000258                       (Unspecified)
system.ruby.network.routers6.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.port_buffers1.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.port_buffers3.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers3.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization  2770.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization     0.000269                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes        44328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes         3904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy          244                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.throttle01.acc_link_utilization  2526.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization     0.000246                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes        40424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers6.throttle01.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized     1.484096                       (Unspecified)
system.ruby.network.routers8.msg_count.Control::0     14209032                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Control::0    113672256                       (Unspecified)
system.ruby.network.routers8.msg_count.Request_Control::2       192116                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Request_Control::2      1536928                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Data::1     14966705                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Data::1   1077602760                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::1     13979284                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::2     11577233                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::1    111834272                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::2     92617864                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::0      7242438                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::1         3687                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::0    521455536                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::1       265464                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::0      4297368                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::0     34378944                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers8.port_buffers1.m_msg_count      4771384                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers1.m_buf_msgs     0.000468                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers1.m_stall_time      3583000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers1.m_avg_stall_time     0.750935                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers10.m_msg_count      7652603                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers10.m_buf_msgs     0.000751                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers10.m_stall_time      3668500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers10.m_avg_stall_time     0.479379                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers11.m_msg_count        43880                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers11.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers11.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers11.m_avg_stall_time     0.034184                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers12.m_msg_count     24203113                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers12.m_buf_msgs     0.002703                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers12.m_stall_time   1690290000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers12.m_avg_stall_time    69.837711                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers13.m_msg_count      3224007                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers13.m_buf_msgs     0.000320                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers13.m_stall_time     18475500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers13.m_avg_stall_time     5.730602                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers14.m_msg_count     11577233                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers14.m_buf_msgs     0.001135                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers14.m_stall_time      1792000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers14.m_avg_stall_time     0.154787                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers15.m_msg_count      1545725                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers15.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers15.m_stall_time     14030000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers15.m_avg_stall_time     9.076647                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers16.m_msg_count      1507904                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers16.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers19.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_msg_count        42091                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers2.m_avg_stall_time     0.011879                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers4.m_msg_count      6088579                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers4.m_buf_msgs     0.000597                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers4.m_stall_time      2490500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers4.m_avg_stall_time     0.409045                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers5.m_msg_count        44669                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers5.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers5.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers5.m_avg_stall_time     0.055967                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers7.m_msg_count      5705138                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers7.m_buf_msgs     0.000559                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers7.m_stall_time      1423000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers7.m_avg_stall_time     0.249424                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers8.m_msg_count        61476                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers8.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers8.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers8.m_avg_stall_time     0.024400                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization 12422845.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization     1.208094                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count      4813475                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes    198765528                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes    160257728                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time      3583500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy     10018569                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time     0.744473                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.36                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.29                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.msg_count.Request_Control::2        42091                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Request_Control::2       336728                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Data::1      2504027                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Data::1    180289944                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Control::1      2267357                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Control::1     18138856                       (Unspecified)
system.ruby.network.routers8.throttle01.acc_link_utilization     15854928                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization     1.541857                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count      6133248                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes    253678848                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes    204612864                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time      2493000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy     12788935                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time     0.406473                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.msg_count.Request_Control::2        44669                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Request_Control::2       357352                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Data::1      3197076                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Data::1    230189472                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Control::1      2891503                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Control::1     23132024                       (Unspecified)
system.ruby.network.routers8.throttle02.acc_link_utilization     14829327                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle02.link_utilization     1.442119                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle02.total_msg_count      5766614                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle02.total_msg_bytes    237269232                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_data_msg_bytes    191136320                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_msg_wait_time      1424500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle02.total_bw_sat_cy     11946495                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle02.avg_msg_wait_time     0.247025                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle02.avg_bandwidth         0.43                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.avg_useful_bandwidth         0.35                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.msg_count.Request_Control::2        61476                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Request_Control::2       491808                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Data::1      2986505                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Data::1    215028360                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Control::1      2718633                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Control::1     21749064                       (Unspecified)
system.ruby.network.routers8.throttle03.acc_link_utilization 19739381.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle03.link_utilization     1.919611                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle03.total_msg_count      7696483                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle03.total_msg_bytes    315830104                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_data_msg_bytes    254258240                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_msg_wait_time      3670000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle03.total_bw_sat_cy     15891976                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle03.avg_msg_wait_time     0.476841                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle03.avg_bandwidth         0.57                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.msg_count.Request_Control::2        43880                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Request_Control::2       351040                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Data::1      3972785                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Data::1    286040520                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Control::1      3679818                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Control::1     29438544                       (Unspecified)
system.ruby.network.routers8.throttle04.acc_link_utilization     54716495                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle04.link_utilization     5.321059                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle04.total_msg_count     39004353                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle04.total_msg_bytes    875463944                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_data_msg_bytes    563429120                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_msg_wait_time   1710557500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle04.total_bw_sat_cy     36132131                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle04.avg_msg_wait_time    43.855554                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle04.avg_bandwidth         1.59                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.avg_useful_bandwidth         1.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.msg_count.Control::0     12668360                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Control::0    101346880                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Data::1      1557455                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Data::1    112136760                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::1      1662865                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::2     11577233                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::1     13302920                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::2     92617864                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::0      7242438                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::1         3687                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::0    521455536                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::1       265464                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Control::0      4292315                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Control::0     34338520                       (Unspecified)
system.ruby.network.routers8.throttle05.acc_link_utilization 4521998.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle05.link_utilization     0.439754                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle05.total_msg_count      3053629                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle05.total_msg_bytes     72351976                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_data_msg_bytes     47922944                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_msg_wait_time     14030000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle05.total_bw_sat_cy      2996445                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle05.avg_msg_wait_time     4.594533                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle05.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.msg_count.Control::0      1540672                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Control::0     12325376                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Data::1       748796                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Data::1     53913312                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Control::1       759108                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Control::1      6072864                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers8.throttle06.acc_link_utilization  2770.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle06.link_utilization     0.000269                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle06.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle06.total_msg_bytes        44328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_data_msg_bytes         3904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle06.total_bw_sat_cy          244                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle06.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers8.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               701986316                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded             1509168750                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          136922                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued            1421545586                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued       1125305                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined    238686004                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined    498810858                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        34068                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    699885472                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      2.031112                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     2.116487                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        243827138     34.84%     34.84% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1        121711700     17.39%     52.23% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2         81143719     11.59%     63.82% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3         72247709     10.32%     74.15% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4         72265145     10.33%     84.47% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5         52976560      7.57%     92.04% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6         31175299      4.45%     96.49% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7         16497469      2.36%     98.85% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8          8040733      1.15%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    699885472                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu        3451939     16.57%     16.57% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%     16.57% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              1      0.00%     16.57% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd         2512      0.01%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt           17      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd            43      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu           301      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc            9      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     16.58% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd         6239      0.03%     16.61% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     16.61% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     16.61% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     16.61% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     16.61% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     16.61% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult         1576      0.01%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     16.62% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      15259097     73.25%     89.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       836310      4.01%     93.88% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead      1262322      6.06%     99.94% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite        12422      0.06%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass        44494      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu    719038830     50.58%     50.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult       341841      0.02%     50.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        78493      0.01%     50.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd     99917264      7.03%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt         1632      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd         3024      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu      2243243      0.16%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt          786      0.00%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc      1648577      0.12%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift         1488      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     57.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd     22393240      1.58%     59.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt     19078862      1.34%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv       189650      0.01%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      6979309      0.49%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt       373179      0.03%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead    355202165     24.99%     86.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite     72605997      5.11%     91.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead     87444394      6.15%     97.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite     33959118      2.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total   1421545586                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                2.025033                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   20832788                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.014655                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads      3014376058                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites     1434574120                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses   1134362169                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads        550558679                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites       313687430                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses    259832711                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses         1166439433                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses           275894447                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts               1411243811                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts            436111670                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts          9059720                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                 542070737                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches              66601578                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts           105959067                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  2.010358                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                  87040                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                2100844                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles           326053557                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts          883027022                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps           1270619667                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.794977                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.794977                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.257898                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.257898                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads        1650339434                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites        950332797                       # Number of integer regfile writes (Count)
system.switch_cpus0.fpRegfileReads          168430239                       # Number of floating regfile reads (Count)
system.switch_cpus0.fpRegfileWrites         215182160                       # Number of floating regfile writes (Count)
system.switch_cpus0.ccRegfileReads          378074508                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites         555893613                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads        682638578                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites           47321                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads    460519160                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores    118875215                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads    193290091                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     52581507                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups       80508785                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted     70151348                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      4021590                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups     63566493                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates      1399721                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits       63406737                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.997487                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        2164605                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect         1595                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups       782370                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       713475                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses        68895                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted         6717                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts    238688728                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls       102854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      3781729                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    667613683                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     1.903226                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.726955                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    307833042     46.11%     46.11% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1    143997967     21.57%     67.68% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2     36113212      5.41%     73.09% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3     55526042      8.32%     81.40% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4     15543716      2.33%     83.73% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      4907819      0.74%     84.47% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      6729848      1.01%     85.48% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7     14972193      2.24%     87.72% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8     81989844     12.28%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    667613683                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted    883027022                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted    1270619667                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs          483296458                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads            383914547                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars              39844                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches          63135910                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating         245336072                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer         1131632815                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      1830472                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass        13843      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu    647810460     50.98%     50.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult       329929      0.03%     51.01% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        63107      0.00%     51.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd     86591102      6.81%     57.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt         1600      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd         2992      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2107058      0.17%     58.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt          770      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1632002      0.13%     58.13% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift         1488      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     22363028      1.76%     59.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     18877027      1.49%     61.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       188532      0.01%     61.39% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      6967417      0.55%     61.93% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.93% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       372854      0.03%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead    311785447     24.54%     86.50% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     65620110      5.16%     91.67% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     72129100      5.68%     97.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     33761801      2.66%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total   1270619667                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples     81989844                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles       103866552                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    364562462                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles        180146841                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles     47272797                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       4036820                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     61166920                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred       249781                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts    1549891995                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       502845                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles    135325378                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts            1118618289                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches           80508785                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches     66284817                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            560113714                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles        8562716                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             46523                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles        45374                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles        65737                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         4822                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles         2566                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines        129115701                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes      1159460                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes             860                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    699885472                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     2.295179                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     3.274501                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       434159574     62.03%     62.03% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         7695418      1.10%     63.13% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2        24690903      3.53%     66.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3        25543665      3.65%     70.31% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        21232473      3.03%     73.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5        16706677      2.39%     75.73% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6        23340908      3.33%     79.07% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7         7981020      1.14%     80.21% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8       138534834     19.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    699885472                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.114687                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.593504                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          4036820                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles          36386461                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles        44763373                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts    1509305672                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts        54769                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts       460519160                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts      118875215                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts        74213                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents          2786429                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents        41322313                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       276333                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      2666651                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect      1211551                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      3878202                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit      1396075234                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount     1394194880                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst       1096065727                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst       1594288599                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               1.986071                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.687495                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads          144535314                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads       76604613                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses       224536                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       276333                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores      19493304                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads     12576083                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache          1548                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples    383913516                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     3.057166                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev     6.010613                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9     381877790     99.47%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19       701533      0.18%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29       262223      0.07%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39       732430      0.19%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49        41773      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59         2473      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69         1042      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79         4733      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89         3014      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99         1480      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         3291      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119         4582      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129        28643      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139        90470      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149         8998      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159        29825      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169        17665      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179         5846      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189        35983      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199        17378      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209         4157      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219         1706      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229         3532      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239         1881      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249         1128      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259         1149      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269         1051      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279          989      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289          987      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299          858      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows        24906      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         1592                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total    383913516                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses      441128780                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses      106038491                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses          1163715                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses            78416                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses      129124939                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses             3394                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          364                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples          182                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 896399313.186813                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 256809759.869509                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          182    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value     43998000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    998065000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total          182                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 350993067000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 163144675000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF     18546000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       4036820                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles       123970017                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles      117436558                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      2137762                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles        204476378                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles    247827937                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts    1530383746                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents        32234                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents     103441502                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents     145752573                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents      46198127                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.fullRegistersEvents          242                       # Number of times there has been no free registers (Count)
system.switch_cpus0.rename.renamedOperands   2848957756                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups         5235964180                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups      1829534875                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups        189014923                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps   2372696736                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps       476261020                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          60800                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        60623                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts        283466121                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads              2094911763                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes             3050975048                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts       883027022                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps        1270619667                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               878537233                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded             2160888985                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          209134                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued            2018742682                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued       1801664                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined    362596707                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined    758347577                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        44134                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    875992849                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      2.304520                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     2.166634                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        261178896     29.82%     29.82% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1        137949429     15.75%     45.56% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2        109294429     12.48%     58.04% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3        101741693     11.61%     69.65% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4        102099171     11.66%     81.31% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         81066580      9.25%     90.56% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6         46857915      5.35%     95.91% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7         24335646      2.78%     98.69% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8         11469090      1.31%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    875992849                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu        5723915     21.30%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd           73      0.00%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt           18      0.00%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd            50      0.00%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     21.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu          4341      0.02%     21.32% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     21.32% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             7      0.00%     21.32% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            5      0.00%     21.32% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     21.32% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     21.32% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     21.32% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     21.32% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     21.32% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     21.32% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd       107248      0.40%     21.72% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     21.72% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     21.72% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     21.72% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     21.72% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     21.72% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult        53157      0.20%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     21.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead      18080203     67.28%     89.20% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      1565909      5.83%     95.03% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead      1322087      4.92%     99.95% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite        14460      0.05%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass        54677      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu   1063414422     52.68%     52.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       181235      0.01%     52.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        66403      0.00%     52.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd    115178490      5.71%     58.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     58.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt         2212      0.00%     58.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     58.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     58.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     58.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     58.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         3024      0.00%     58.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu      7200768      0.36%     58.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     58.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt         4446      0.00%     58.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc      4338132      0.21%     58.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     58.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift         1488      0.00%     58.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     58.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     58.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd     33369266      1.65%     60.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt     30958732      1.53%     62.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv       609167      0.03%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult      8856907      0.44%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt       413738      0.02%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead    506565242     25.09%     87.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite    105511959      5.23%     92.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead    107127345      5.31%     98.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite     34885029      1.73%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total   2018742682                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                2.297845                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                   26871473                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.013311                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads      4239610226                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites     2117121577                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses   1648307501                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads        702541124                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites       406891478                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses    336756462                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses         1693574002                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses           351985476                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts               2002749687                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts            603277652                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts         14085057                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                 742704668                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              98475281                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts           139427016                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  2.279641                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                 110264                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                2544384                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles           149760755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts         1271679941                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps           1798501411                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.690848                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.690848                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      1.447497                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 1.447497                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads        2371120425                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites       1382198585                       # Number of integer regfile writes (Count)
system.switch_cpus1.fpRegfileReads          259803579                       # Number of floating regfile reads (Count)
system.switch_cpus1.fpRegfileWrites         284286218                       # Number of floating regfile writes (Count)
system.switch_cpus1.ccRegfileReads          558232228                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites         804224513                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        955683857                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           79661                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads    647190518                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores    157100724                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads    245312329                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores     63477027                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups      120812031                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted    104530916                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      6119852                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     93481898                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates      2217751                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits       93290539                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.997953                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        3264766                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         2144                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups      1530573                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits      1443511                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        87062                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted         9166                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts    362605920                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       165000                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      5745975                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    827044322                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     2.174613                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.873690                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    348630942     42.15%     42.15% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1    170060858     20.56%     62.72% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     51982722      6.29%     69.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3     75092520      9.08%     78.08% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4     24820013      3.00%     81.08% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      5455679      0.66%     81.74% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6     10010780      1.21%     82.95% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7     15352042      1.86%     84.81% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8    125638766     15.19%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    827044322                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted   1271679941                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted    1798501411                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs          661840524                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads            533426824                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars              64900                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          92468962                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating         317772638                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer         1610175915                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls      2346005                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass        19606      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    952220332     52.95%     52.95% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       165869      0.01%     52.96% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        52921      0.00%     52.96% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd    100359307      5.58%     58.54% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.54% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt         2144      0.00%     58.54% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.54% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.54% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.54% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.54% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.54% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         2992      0.00%     58.54% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.54% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu      6310348      0.35%     58.89% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt         4384      0.00%     58.89% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc      4114785      0.23%     59.12% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.12% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.12% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift         1488      0.00%     59.12% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.12% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.12% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.12% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     33090473      1.84%     60.96% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.96% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.96% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     30578999      1.70%     62.66% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       608984      0.03%     62.69% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.69% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult      8714755      0.48%     63.18% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       413500      0.02%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead    441181714     24.53%     87.73% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite     93823719      5.22%     92.95% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     92245110      5.13%     98.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     34589981      1.92%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total   1798501411                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples    125638766                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles       156323642                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    383888545                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles        273087732                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles     56639081                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       6053849                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     89905865                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred       387599                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts    2223425519                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       702684                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles    201708367                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts            1631164092                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches          120812031                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     97998816                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            667631540                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles       12867736                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             69771                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        41226                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles       102349                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         2610                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles         3118                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines        192987128                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes      1776827                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes            1555                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    875992849                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     2.629277                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     3.367299                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       494585224     56.46%     56.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         9821760      1.12%     57.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2        33171718      3.79%     61.37% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3        38646659      4.41%     65.78% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4        31279988      3.57%     69.35% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5        30897133      3.53%     72.88% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6        28756512      3.28%     76.16% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7        11692722      1.33%     77.50% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8       197141133     22.50%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    875992849                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.137515                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.856682                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles          6053849                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles          55752995                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles        26116221                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts    2161098119                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts        50470                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts       647190518                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts      157100724                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       115675                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents          2826301                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents        23004369                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents       326306                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect      3959330                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect      1909345                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts      5868675                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit      1988150624                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount     1985063963                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst       1597600710                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst       2359115990                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               2.259510                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.677203                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads          201880263                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads      113763694                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses       336432                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation       326306                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores      28687024                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads     10846264                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache          1482                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples    533424591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean     2.989293                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev     4.991197                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9     529963705     99.35%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19      1087410      0.20%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29       416635      0.08%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39      1566287      0.29%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49       125081      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59         9841      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69         3151      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79         8598      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         6256      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         2206      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109         4233      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         5574      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129        18679      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139        58184      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149        10342      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        17557      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169        15445      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179         7944      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189        31915      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199        21366      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209         7164      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219         4224      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229         2680      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239         1949      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249         1434      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259         1354      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269         1391      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279         1535      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289         1339      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299          763      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows        20349      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         1591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total    533424591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses      609724311                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses      139553665                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses          1786416                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses           121686                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses      193001275                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses             5626                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          183                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples           92                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 813933233.750000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 350226281.229390                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           92    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value      1437000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    998557500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total           92                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 439153562495                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  74881857505                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    120868000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       6053849                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       183205188                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles      116278948                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      3146748                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles        300497441                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles    266810675                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts    2191866033                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        66879                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents      87858099                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents     152206727                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents      56981280                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents          182                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands   4118966599                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         7563267828                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups      2652125507                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups        290953152                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps   3404354029                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps       714612570                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing          92491                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing        92525                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts        337590356                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads              2862474149                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes             4371291484                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts      1271679941                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps        1798501411                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               664298114                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded             1330793153                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded          106460                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued            1271165394                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued        675103                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined    194247890                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined    397568692                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved        29507                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    659692490                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      1.926906                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     2.027944                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        228849208     34.69%     34.69% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1        122450097     18.56%     53.25% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2         85061207     12.89%     66.15% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3         73199469     11.10%     77.24% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4         63428850      9.61%     86.86% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5         41960202      6.36%     93.22% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6         25272064      3.83%     97.05% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7         11925462      1.81%     98.86% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8          7545931      1.14%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    659692490                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu        1760276      9.28%      9.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             0      0.00%      9.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv              1      0.00%      9.28% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd          750      0.00%      9.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%      9.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            5      0.00%      9.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%      9.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%      9.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%      9.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%      9.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%      9.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             1      0.00%      9.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%      9.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu         12018      0.06%      9.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%      9.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt            19      0.00%      9.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc           16      0.00%      9.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%      9.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%      9.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            2      0.00%      9.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%      9.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%      9.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%      9.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd        70827      0.37%      9.72% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%      9.72% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%      9.72% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            2      0.00%      9.72% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%      9.72% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%      9.72% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult        25216      0.13%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%      9.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead      12875924     67.90%     77.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite      2089189     11.02%     88.78% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead      2097139     11.06%     99.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite        30861      0.16%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass        33993      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu    596276024     46.91%     46.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult      2440633      0.19%     47.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv      1618674      0.13%     47.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd     89185686      7.02%     54.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     54.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt         2032      0.00%     54.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     54.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     54.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     54.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     54.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     54.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd          358      0.00%     54.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu     13178629      1.04%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt         1081      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc     11865240      0.93%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift          315      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd     29605281      2.33%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt     26158068      2.06%     60.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv       761406      0.06%     60.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult     15584105      1.23%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt       288439      0.02%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead    274000177     21.56%     83.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite     71928007      5.66%     89.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead     96646974      7.60%     96.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite     41590272      3.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total   1271165394                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                1.913547                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                   18962246                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.014917                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads      2547828633                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites     1170663008                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses    925856813                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads        673831994                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites       354762606                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses    311095005                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses          952076203                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses           338017444                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.numInsts               1263793066                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts            366338382                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts          6611096                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                 479273915                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              57605453                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts           112935533                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  1.902449                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.timesIdled                 103814                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                4605624                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles           364002748                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.committedInsts          736793770                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps           1136651709                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.901607                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.901607                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.109131                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.109131                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads        1393995841                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites        769229514                       # Number of integer regfile writes (Count)
system.switch_cpus2.fpRegfileReads          292257524                       # Number of floating regfile reads (Count)
system.switch_cpus2.fpRegfileWrites         257810641                       # Number of floating regfile writes (Count)
system.switch_cpus2.ccRegfileReads          282658376                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites         373070851                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        604544444                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites           37689                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads    372579602                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores    123187245                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads    165408820                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores     51586111                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups       69166674                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     55044369                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect      3125401                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     51802662                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBUpdates      1197478                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.BTBHits       51638428                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.996830                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed        3724127                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect         1713                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups       955565                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits       897557                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        58008                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted         7566                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts    194274184                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls        76953                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts      2961846                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    633290201                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     1.794835                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.681260                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    306963321     48.47%     48.47% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1    137182206     21.66%     70.13% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     33180711      5.24%     75.37% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3     40326002      6.37%     81.74% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4     17388260      2.75%     84.49% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      4863040      0.77%     85.25% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6      8011799      1.27%     86.52% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7     12807855      2.02%     88.54% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8     72567007     11.46%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    633290201                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted    736793770                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted    1136651709                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs          419773484                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads            312583054                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars              27132                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          54006066                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating         298702820                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer          961158563                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls      3101525                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass         8244      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu    537136884     47.26%     47.26% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      2403259      0.21%     47.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv      1598262      0.14%     47.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd     79604650      7.00%     54.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     54.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt         1808      0.00%     54.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     54.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     54.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     54.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     54.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     54.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd          264      0.00%     54.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     54.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu     12528879      1.10%     55.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     55.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt          806      0.00%     55.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc     11723777      1.03%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift          116      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     29434439      2.59%     59.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     25889535      2.28%     61.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       752376      0.07%     61.68% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.68% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     15506693      1.36%     63.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       288233      0.03%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead    241382180     21.24%     84.31% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite     65857767      5.79%     90.10% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     71200874      6.26%     96.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     41332663      3.64%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total   1136651709                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples     72567007                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles        79004402                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    384607514                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles        137997960                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles     54859367                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles       3223247                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     49746171                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred       172380                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts    1362828004                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts       447205                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles    112694996                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts             927500642                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches           69166674                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     56260112                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            543404374                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles        6784200                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles             64011                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles        46918                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles        83625                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         5182                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.icacheWaitRetryStallCycles         1284                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus2.fetch.cacheLines        106380768                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes       946712                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes            1138                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    659692490                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     2.140204                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     3.221744                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       426418091     64.64%     64.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1        10425636      1.58%     66.22% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2        19933121      3.02%     69.24% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3        18650825      2.83%     72.07% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4        17442331      2.64%     74.71% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5        15553599      2.36%     77.07% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6        21386955      3.24%     80.31% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7         9282383      1.41%     81.72% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8       120599549     18.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    659692490                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.104120                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.396211                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles          3223247                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles          33794511                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles        40798410                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts    1330899613                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts        46656                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts       372579602                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts      123187245                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts        59119                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents          2065217                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents        38308870                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents       284127                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect      1963552                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect      1075395                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts      3038947                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit      1238827696                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount     1236951818                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst        937895432                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst       1390601108                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               1.862043                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.674453                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads          120105910                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads       59996549                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses       162704                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation       284127                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores      15996810                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads     23008073                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache           982                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples    312582604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean     3.774365                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev     8.707108                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9     300896400     96.26%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19      6562570      2.10%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29      1438020      0.46%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39       840801      0.27%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49       836011      0.27%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59       674107      0.22%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69       770663      0.25%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79        28395      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89        82015      0.03%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99       148415      0.05%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109        12320      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119         4744      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129        24714      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139        59277      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149        14632      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159        32988      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169        18867      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179         9522      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189        34975      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199        26653      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209        11447      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219         8340      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229         6356      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239         2781      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249         5135      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259         3311      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269         1421      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279         1601      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289         1265      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299          995      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows        23863      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value         1719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total    312582604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.dtb.rdAccesses      369395911                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses      113007439                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses           693609                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses            67698                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses      106391546                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses             5705                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions          390                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples          195                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 933340879.487180                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 185549817.981021                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          195    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value      8139000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    998571500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total          195                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 327754520500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 182001471500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   4400296000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles       3223247                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles       101139561                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles      111975681                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles      2082661                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles        168452717                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles    272818623                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts    1347801813                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents        72678                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents      91883252                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents     139757127                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      65529386                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.fullRegistersEvents            8                       # Number of times there has been no free registers (Count)
system.switch_cpus2.rename.renamedOperands   2183615828                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         4303451861                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups      1526575392                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.fpLookups        311141219                       # Number of floating rename lookups (Count)
system.switch_cpus2.rename.committedMaps   1815172329                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps       368443485                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing          51531                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        51041                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts        315265404                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads              1891632337                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes             2688339629                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       736793770                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps        1136651709                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles              1025011289                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded             2365660925                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded          175729                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued            2214073549                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued       1705714                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined    391436285                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined    814503829                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved        37002                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples   1022704704                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      2.164920                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     2.128368                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0        326244654     31.90%     31.90% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1        168310643     16.46%     48.36% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2        130034738     12.71%     61.07% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3        115261806     11.27%     72.34% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4        111590916     10.91%     83.25% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5         83857074      8.20%     91.45% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6         49597681      4.85%     96.30% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7         25784644      2.52%     98.82% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8         12022548      1.18%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total   1022704704                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu        5691859     19.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult             0      0.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv              0      0.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd         1278      0.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            2      0.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     19.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu          8334      0.03%     19.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     19.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt             1      0.00%     19.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc            7      0.00%     19.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     19.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     19.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%     19.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     19.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     19.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     19.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd       140212      0.47%     19.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     19.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     19.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     19.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     19.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     19.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult        71277      0.24%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     19.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead      20310764     67.79%     87.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite      2260365      7.54%     95.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead      1455281      4.86%     99.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite        24069      0.08%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass        41587      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu   1146390469     51.78%     51.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       720566      0.03%     51.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv       428981      0.02%     51.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd    132169935      5.97%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt         1018      0.00%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd          816      0.00%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu     11211109      0.51%     58.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     58.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt          496      0.00%     58.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc      6978643      0.32%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift          396      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd     39587154      1.79%     60.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt     35173200      1.59%     62.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv       756262      0.03%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult     12420796      0.56%     62.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt       522628      0.02%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead    543614200     24.55%     87.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite    117205966      5.29%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead    125250781      5.66%     98.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite     41598546      1.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total   2214073549                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                2.160048                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                   29963449                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.013533                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads      4646513777                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites     2280621091                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses   1776393438                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads        836007188                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites       476982452                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses    398681285                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses         1825168725                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses           418826686                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus3.numInsts               2197984674                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts            658472462                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts         14252407                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                 816250684                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches             107084870                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts           157778222                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  2.144352                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.timesIdled                  88721                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                2306585                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles             3058282                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.committedInsts         1381140843                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps           1974400368                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.742148                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.742148                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.347440                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.347440                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads        2573979372                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites       1487917459                       # Number of integer regfile writes (Count)
system.switch_cpus3.fpRegfileReads          323383840                       # Number of floating regfile reads (Count)
system.switch_cpus3.fpRegfileWrites         337079642                       # Number of floating regfile writes (Count)
system.switch_cpus3.ccRegfileReads          592097789                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites         833845923                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads       1048708530                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites           66552                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads    702798748                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores    177035778                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads    275249384                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores     74915110                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups      130930173                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted    111202162                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect      6344933                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups    100095763                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBUpdates      2299521                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.BTBHits       99922525                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.998269                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        4552295                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect         1252                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1814044                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1744718                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        69326                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted         7281                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts    391457105                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls       138727                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts      5997721                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    970023828                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     2.035414                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.800223                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    429200338     44.25%     44.25% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1    201149425     20.74%     64.98% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2     60234714      6.21%     71.19% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3     82140103      8.47%     79.66% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4     27800453      2.87%     82.53% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      6856148      0.71%     83.23% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6     11084874      1.14%     84.38% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7     18092774      1.87%     86.24% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8    133464999     13.76%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    970023828                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted   1381140843                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted    1974400368                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs          726648541                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads            580723337                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars              58584                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches         100296817                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating         377008608                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer         1749370892                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      3243597                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass        16163      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu   1026731951     52.00%     52.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       697984      0.04%     52.04% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv       413187      0.02%     52.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd    115673877      5.86%     57.92% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     57.92% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt          880      0.00%     57.92% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     57.92% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.92% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     57.92% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     57.92% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     57.92% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd          792      0.00%     57.92% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.92% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu     10047049      0.51%     58.43% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.43% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt          454      0.00%     58.43% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc      6671556      0.34%     58.76% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.76% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.76% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift          382      0.00%     58.76% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.76% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.76% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.76% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     39234231      1.99%     60.75% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     34746710      1.76%     62.51% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       753148      0.04%     62.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     12241136      0.62%     63.17% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       522327      0.03%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead    475316321     24.07%     87.27% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite    104642664      5.30%     92.57% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead    105407016      5.34%     97.91% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     41282540      2.09%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total   1974400368                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples    133464999                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles       161526201                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles    498632661                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles        284592466                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles     71639388                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles       6313988                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     96115615                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred       356821                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts    2430886917                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts       641564                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles    215148583                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts            1768336334                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches          130930173                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches    106219538                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles            800723433                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles       13328594                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             54159                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles        44457                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles        68136                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles          339                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles         1300                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines        207151731                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes      1816462                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes            1658                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples   1022704704                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     2.466066                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     3.325790                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       605757926     59.23%     59.23% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1        12030371      1.18%     60.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2        35836401      3.50%     63.91% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3        39857222      3.90%     67.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4        33484182      3.27%     71.08% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5        34052267      3.33%     74.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6        33046234      3.23%     77.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7        12813354      1.25%     78.90% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8       215826747     21.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total   1022704704                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.127735                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.725187                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles          6313988                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles          64998801                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles        41893808                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts    2365836654                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts        46802                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts       702798748                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts      177035778                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts        94248                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents          3138550                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents        38073186                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents       339103                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect      4101143                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect      2019877                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts      6121020                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit      2178600143                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount     2175074723                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst       1734230254                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst       2567356944                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               2.122001                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.675492                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads          217559164                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads      122075411                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses       317443                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation       339103                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores      31110574                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads     15424907                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache           995                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples    580721421                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean     3.140635                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev     6.180265                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9     574193256     98.88%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19      2548169      0.44%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29       724590      0.12%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39      2081227      0.36%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49       379597      0.07%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59       158336      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69       163280      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79        13352      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89        31709      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99        47366      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109         5149      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119         5355      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129        35631      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139       103138      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149        14524      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159        36792      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169        25037      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179        10832      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189        48818      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199        29521      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209         9682      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219         5154      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229         4849      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239         2992      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249         2131      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259         1903      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269         1731      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279         2023      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289         1876      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299         1226      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows        32175      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value         1522                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total    580721421                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.dtb.rdAccesses      664416822                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses      157910342                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses          1716374                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses           120190                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses      207161132                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses             4468                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions           22                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 145243863.636364                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 227730438.328750                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value      5687500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    763314500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 512505639000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   1597682500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF     52966500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles       6313988                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles       194118872                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles      153570903                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles      2613018                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles        320551404                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles    345536519                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts    2397734943                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents        95474                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents     128455565                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents     196222344                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents      67129100                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.fullRegistersEvents           15                       # Number of times there has been no free registers (Count)
system.switch_cpus3.rename.renamedOperands   4374758999                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups         8150073346                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups      2872173218                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.fpLookups        358476373                       # Number of floating rename lookups (Count)
system.switch_cpus3.rename.committedMaps   3618609897                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps       756149102                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing          81971                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing        75020                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts        427670581                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads              3202381276                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes             4784524997                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts      1381140843                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps        1974400368                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 5102601777500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.526561                       # Number of seconds simulated (Second)
simTicks                                 526561469500                       # Number of ticks simulated (Tick)
finalTick                                5115012816000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  41674.69                       # Real time elapsed on the host (Second)
hostTickRate                                 12635043                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4866776                       # Number of bytes of host memory used (Byte)
simInsts                                   4288398161                       # Number of instructions simulated (Count)
simOps                                     6214780659                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   102902                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     149126                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 526567312000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 526567312000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 526567312000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 526567312000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  2072                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 2072                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 5082                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                5082                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port         1150                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         1150                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           46                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         1618                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           58                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           52                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         1798                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           84                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         4486                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          146                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         2224                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          166                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          128                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         7234                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           48                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           52                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         1704                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         1898                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          102                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          116                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          120                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         1718                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         2228                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    14308                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port         2300                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         2300                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           23                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         3236                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          116                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          104                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         3527                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           42                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         2243                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          292                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         4448                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          332                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         7613                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           96                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          104                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         3408                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         3685                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          204                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          232                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          240                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         3436                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         4213                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     21338                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy             2151000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             3998954                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy             2249885                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy             2050405                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               302500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              3912000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              601493                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy             1348000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy             6006500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy             1440000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy             1635500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples   2427593.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.040699895500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        49797                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        49797                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3967755                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             752702                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1629488                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     800333                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1629488                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   800333                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2226                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      1839                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1629488                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               800333                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1193507                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  299969                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   81641                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   28611                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   12014                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    5973                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3089                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1696                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     546                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     153                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  31530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  45359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  49384                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  50408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  50840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  51097                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  51180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  51310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  51327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  51457                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  51371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  51478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  51678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  51871                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  51455                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  51134                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1941                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        49797                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.682692                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     57.070876                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         49790     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         49797                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        49797                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.071530                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.056814                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.035179                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         48809     98.02%     98.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           867      1.74%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            74      0.15%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23             8      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             4      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             3      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             3      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             4      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43             3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47             2      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65            14      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         49797                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  142464                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               104287232                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             51221312                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              198053291.09823897                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              97275085.56339593                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  526561418000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     216707.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0    104144768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::ruby.dir_cntrl0     51220096                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 197782735.791305363178                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::ruby.dir_cntrl0 97272776.241369098425                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0      1629488                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0       800333                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0  68333604000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::ruby.dir_cntrl0 12865856294250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     41935.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0  16075628.89                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0    104287232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      104287232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0     51221312                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     51221312                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0      1629488                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1629488                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0       800333                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         800333                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0    198053291                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         198053291                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0     97275086                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         97275086                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0    295328377                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        295328377                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1627262                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              800314                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       101266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       101521                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        90679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        94755                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        96913                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       100257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       101607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        98536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        98953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        99331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       116647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       105907                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       104716                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        98392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       110531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       107251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        50299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        50570                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        46079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        47155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        48237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        51198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        48512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        47575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        47304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        49428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        55608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        51793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        48826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        51018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        54552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        52160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             37822441500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            8136310000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        68333604000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                23242.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41992.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              987564                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             258249                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           32.27                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1181776                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   131.469490                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    98.053579                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   151.554933                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       731561     61.90%     61.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       312332     26.43%     88.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        69245      5.86%     94.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        25235      2.14%     96.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        12675      1.07%     97.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7854      0.66%     98.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5492      0.46%     98.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4116      0.35%     98.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13266      1.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1181776                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             104144768                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           51220096                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              197.782736                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               97.272776                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.31                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.55                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.76                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               51.32                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      4075697640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2166277080                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5609619540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2033842500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 41566259280.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  89019309960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 127238211360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  271709217360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   516.006645                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 329809969750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17583020000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 179174304750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4362954120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2318965110                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     6010744740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2143796580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 41566259280.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  89814023340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 126568979040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  272785722210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   518.051050                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 328072603250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17583020000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 180911670750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           80                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       327680                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           80                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            16                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            159                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples         128497707                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.273549                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            3.278302                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |   127481717     99.21%     99.21% |      974487      0.76%     99.97% |       37841      0.03%    100.00% |        3286      0.00%    100.00% |         317      0.00%    100.00% |          53      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total           128497707                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples   4527579217                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.438768                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.307501                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.737884                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |  3053099245     67.43%     67.43% |  1390250414     30.71%     98.14% |    79528092      1.76%     99.90% |     3629116      0.08%     99.98% |      723785      0.02%     99.99% |      182992      0.00%    100.00% |       76783      0.00%    100.00% |       69812      0.00%    100.00% |       18978      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total   4527579217                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples     4606352352                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.300811                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.033599                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         5.889728                       (Unspecified)
system.ruby.m_latencyHistSeqr            |  4606079820     99.99%     99.99% |      181059      0.00%    100.00% |       79655      0.00%    100.00% |        8160      0.00%    100.00% |        2994      0.00%    100.00% |         523      0.00%    100.00% |         132      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total       4606352352                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples   4580594557                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.018066                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.012430                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.216976                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |  4580592762    100.00%    100.00% |        1553      0.00%    100.00% |          81      0.00%    100.00% |          77      0.00%    100.00% |          62      0.00%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total    4580594557                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     25757795                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     51.582322                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    40.976651                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    60.437671                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    25485505     98.94%     98.94% |      180901      0.70%     99.65% |       79574      0.31%     99.95% |        8159      0.03%     99.99% |        2992      0.01%    100.00% |         523      0.00%    100.00% |         132      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     25757795                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      72377605                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.940404                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        3.859379                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    71582601     98.90%     98.90% |      763186      1.05%     99.96% |       28917      0.04%    100.00% |        2623      0.00%    100.00% |         234      0.00%    100.00% |          38      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        72377605                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      55704814                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.416584                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.028344                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    55483828     99.60%     99.60% |      211301      0.38%     99.98% |        8924      0.02%    100.00% |         663      0.00%    100.00% |          83      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        55704814                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        415288                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.001291                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.050791                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      415020     99.94%     99.94% |           0      0.00%     99.94% |         268      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          415288                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch        1629437      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data          795215      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data      1629489      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack       800333      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ           63      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement       801694      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch      1629437      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE         5118      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack         5118      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data        795201      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ           12      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_WRITE            2      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement       801694      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data      1629438      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack       795201      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data           12      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           12      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DWR.Data            2      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DWRI.Memory_Ack            2      0.00%      0.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           63                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         5120                       (Unspecified)
system.ruby.DMA_Controller.Data          |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             63                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            5120                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           63                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         5120                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           63                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         5120                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |   240538181     21.07%     21.07% |   341205009     29.88%     50.95% |   189294887     16.58%     67.53% |   370755656     32.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total   1141793733                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |   129994496     20.32%     20.32% |   193748416     30.29%     50.62% |   108080845     16.90%     67.52% |   207768066     32.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    639591823                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |   110489342     20.96%     20.96% |   140396219     26.64%     47.60% |   116540303     22.11%     69.71% |   159662699     30.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total    527088563                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       42763     21.47%     21.47% |       46132     23.16%     44.63% |       65279     32.78%     77.41% |       44995     22.59%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       199169                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     2600423     19.94%     19.94% |     3270484     25.08%     45.01% |     3135129     24.04%     69.05% |     4036225     30.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     13042261                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         466     13.99%     13.99% |        1212     36.39%     50.38% |         993     29.81%     80.19% |         660     19.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         3331                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        5944     28.75%     28.75% |        5367     25.96%     54.72% |        4538     21.95%     76.67% |        4823     23.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        20672                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |      938513     16.96%     16.96% |     1566997     28.31%     45.27% |      899228     16.25%     61.52% |     2129965     38.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      5534703                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        5817     28.14%     28.14% |        5369     25.97%     54.11% |        4004     19.37%     73.48% |        5482     26.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        20672                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |     1666134     22.15%     22.15% |     1707560     22.70%     44.84% |     2240946     29.79%     74.63% |     1908720     25.37%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      7523360                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        9460     50.95%     50.95% |        3719     20.03%     70.97% |        3138     16.90%     87.87% |        2252     12.13%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        18569                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        4000     36.56%     36.56% |        3022     27.62%     64.19% |        2121     19.39%     83.57% |        1797     16.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total        10940                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     2300201     19.61%     19.61% |     2921094     24.91%     44.52% |     2798884     23.87%     68.39% |     3707526     31.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total     11727705                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |     1019712     17.25%     17.25% |     1659585     28.07%     45.32% |      987666     16.71%     62.03% |     2244428     37.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      5911391                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |      215999     23.41%     23.41% |      253076     27.42%     50.83% |      243234     26.36%     77.18% |      210556     22.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       922865                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |     1365729     21.99%     21.99% |     1358731     21.87%     43.86% |     1905105     30.67%     74.53% |     1582234     25.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      6211799                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |       28942     20.11%     20.11% |       31399     21.81%     41.92% |       50573     35.13%     77.05% |       33035     22.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total       143949                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        1870     21.65%     21.65% |        2295     26.57%     48.21% |        2786     32.25%     80.46% |        1688     19.54%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         8639                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |        6567     30.00%     30.00% |        5705     26.06%     56.05% |        4807     21.96%     78.01% |        4814     21.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total        21893                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         587     27.39%     27.39% |         531     24.78%     52.17% |         579     27.02%     79.19% |         446     20.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         2143                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |        5263     20.74%     20.74% |        7335     28.91%     49.66% |        7430     29.29%     78.94% |        5342     21.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total        25370                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     3585548     14.56%     14.56% |     6475743     26.29%     40.84% |     4408343     17.90%     58.74% |    10164839     41.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     24634473                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |   129771926     20.32%     20.32% |   193489635     30.30%     50.62% |   107832792     16.88%     67.50% |   207552691     32.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    638647044                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        4000     36.56%     36.56% |        3023     27.63%     64.18% |        2121     19.38%     83.57% |        1798     16.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total        10942                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |       12072     24.95%     24.95% |       13351     27.60%     52.55% |       12317     25.46%     78.01% |       10639     21.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        48379                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |      294952     22.88%     22.88% |      342040     26.53%     49.41% |      328808     25.51%     74.92% |      323326     25.08%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total      1289126                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |    32334489     18.57%     18.57% |    47482031     27.26%     45.83% |    35484058     20.37%     66.21% |    58855933     33.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total    174156511                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |      137383     11.98%     11.98% |      344906     30.07%     42.05% |      204488     17.83%     59.87% |      460267     40.13%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total      1147044                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |         541     23.20%     23.20% |         479     20.54%     43.74% |         858     36.79%     80.53% |         454     19.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total         2332                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |      798094     18.24%     18.24% |     1218832     27.86%     46.11% |      691340     15.80%     61.91% |     1666102     38.09%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      4374368                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |          74     12.23%     12.23% |          87     14.38%     26.61% |         386     63.80%     90.41% |          58      9.59%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total          605                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |        2306     22.76%     22.76% |        2635     26.01%     48.77% |        2157     21.29%     70.06% |        3033     29.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total        10131                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |   203596281     21.73%     21.73% |   285583905     30.48%     52.20% |   148411420     15.84%     68.04% |   299486624     31.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total    937078230                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |   108981641     20.97%     20.97% |   138689018     26.69%     47.65% |   114428007     22.02%     69.67% |   157617948     30.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total    519716614                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |        1208     26.80%     26.80% |         902     20.01%     46.82% |        1531     33.97%     80.79% |         866     19.21%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total         4507                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |     1502107     20.43%     20.43% |     1702262     23.15%     43.58% |     2107544     28.66%     72.24% |     2041424     27.76%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      7353337                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         392     14.39%     14.39% |        1125     41.28%     55.67% |         606     22.24%     77.91% |         602     22.09%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         2725                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |        3637     34.51%     34.51% |        2732     25.92%     60.43% |        2381     22.59%     83.02% |        1789     16.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total        10539                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           5      8.62%      8.62% |          15     25.86%     34.48% |           7     12.07%     46.55% |          31     53.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           58                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |      938513     16.96%     16.96% |     1566997     28.31%     45.27% |      899228     16.25%     61.52% |     2129965     38.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      5534703                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        5817     28.14%     28.14% |        5369     25.97%     54.11% |        4004     19.37%     73.48% |        5482     26.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        20672                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      299818     22.90%     22.90% |      348296     26.60%     49.50% |      335262     25.60%     75.10% |      326039     24.90%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      1309415                       (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1366316     21.99%     21.99% |     1359264     21.87%     43.86% |     1905684     30.67%     74.53% |     1582681     25.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      6213945                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |        2467     71.80%     71.80% |         327      9.52%     81.32% |         458     13.33%     94.64% |         184      5.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total         3436                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        6993     46.21%     46.21% |        3392     22.41%     68.62% |        2680     17.71%     86.33% |        2068     13.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        15133                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        4000     36.56%     36.56% |        3022     27.62%     64.19% |        2121     19.39%     83.57% |        1797     16.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total        10940                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |         281      6.26%      6.26% |        1450     32.30%     38.56% |         614     13.68%     52.24% |        2144     47.76%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total         4489                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           4     19.05%     19.05% |           0      0.00%     19.05% |          12     57.14%     76.19% |           5     23.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           21                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           2      9.52%      9.52% |          10     47.62%     57.14% |           3     14.29%     71.43% |           6     28.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           21                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     2300200     19.61%     19.61% |     2921094     24.91%     44.52% |     2798883     23.87%     68.39% |     3707525     31.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total     11727702                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           1     33.33%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR       944960      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        5920654      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        6214013      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE        10942      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX       11727707      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement       792600      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean       804295      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       1629438      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1596909      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          15047      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean        10132      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack              69576      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all         106517      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock          20672      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock     11759588      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv             28      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR       105737      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       931661      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       592038      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR       838594      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS       364485      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         1554      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE        10940      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement          844      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean       103341      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           45      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS      4603120      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX      5617022      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement       789412      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       696471      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.MEM_Inv            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS        20672      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         3331      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX     11727702      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement         2344      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean         4483      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR          202      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS          255      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX           68      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1596909      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.MEM_Inv            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data         1906      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all          450      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data         2601      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all         1882      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack          68565      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all       103341      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack           1011      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all          844      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS           79      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       931583      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR          382      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS           13      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data       105817      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       592038      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS          299      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock        12494      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS           30      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock     11747094      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS           40      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data        10489      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean        10064      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock          119      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           51      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           68      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock        20553      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples   2280012836                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.284298                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.019813                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     6.208121                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |  2279838610     99.99%     99.99% |      131123      0.01%    100.00% |       39349      0.00%    100.00% |        2402      0.00%    100.00% |        1218      0.00%    100.00% |         123      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total   2280012836                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples   2268330742                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000584                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000405                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.024169                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  2267004933     99.94%     99.94% |     1325807      0.06%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total   2268330742                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples     11682094                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    56.373466                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    42.540297                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    66.869299                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |    11507868     98.51%     98.51% |      131123      1.12%     99.63% |       39349      0.34%     99.97% |        2402      0.02%     99.99% |        1218      0.01%    100.00% |         123      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total     11682094                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    961157082                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.670636                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.105055                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     8.012671                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   961076518     99.99%     99.99% |       36748      0.00%    100.00% |       36149      0.00%    100.00% |        5489      0.00%    100.00% |        1658      0.00%    100.00% |         390      0.00%    100.00% |         121      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    961157082                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    948860528                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.077619                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.054862                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.376060                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   948859767    100.00%    100.00% |         638      0.00%    100.00% |          40      0.00%    100.00% |          34      0.00%    100.00% |          35      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    948860528                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples     12296554                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    47.430586                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    39.922642                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    53.725054                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |    12216113     99.35%     99.35% |       36674      0.30%     99.64% |       36103      0.29%     99.94% |        5488      0.04%     99.98% |        1656      0.01%    100.00% |         390      0.00%    100.00% |         121      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total     12296554                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples   1275122486                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.062910                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.004838                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.697637                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |  1275105965    100.00%    100.00% |       12340      0.00%    100.00% |        3829      0.00%    100.00% |         239      0.00%    100.00% |         104      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total   1275122486                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples   1273433053                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000175                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |  1273433014    100.00%    100.00% |          39      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total   1273433053                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples      1689433                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    48.482266                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    38.187685                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    56.929990                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |     1672912     99.02%     99.02% |       12340      0.73%     99.75% |        3829      0.23%     99.98% |         239      0.01%     99.99% |         104      0.01%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total      1689433                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples     89541940                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.118073                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.059547                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     2.265325                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |    89541091    100.00%    100.00% |         600      0.00%    100.00% |         217      0.00%    100.00% |          24      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total     89541940                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples     89491495                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.086891                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.057331                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.916036                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |    89490464    100.00%    100.00% |         912      0.00%    100.00% |          41      0.00%    100.00% |          43      0.00%    100.00% |          27      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total     89491495                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        50445                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    56.437427                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    43.421163                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    67.516467                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |       49715     98.55%     98.55% |         516      1.02%     99.58% |         182      0.36%     99.94% |          24      0.05%     99.98% |           7      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        50445                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       259004                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     8.959128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.750254                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    30.784223                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |      253296     97.80%     97.80% |        5336      2.06%     99.86% |         112      0.04%     99.90% |         136      0.05%     99.95% |          75      0.03%     99.98% |          36      0.01%     99.99% |           0      0.00%     99.99% |           6      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total       259004                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       219735                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.005661                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000292                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     0.803647                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |      219723     99.99%     99.99% |           4      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       219735                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        39269                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    53.463826                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    40.058812                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    62.548397                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       33564     85.47%     85.47% |        5333     13.58%     99.05% |         112      0.29%     99.34% |         136      0.35%     99.68% |          75      0.19%     99.88% |          36      0.09%     99.97% |           0      0.00%     99.97% |           6      0.02%     99.98% |           7      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        39269                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       259004                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      259004    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total       259004                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       259004                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      259004    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       259004                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count      1634860                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count      2430061                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000290                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time    269479500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time   110.894130                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count      3231783                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000316                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count      2430061                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000301                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count      1596909                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.fullyBusyCycles         3865652                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples      4973298                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.342920                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     1.689491                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15      4963218     99.80%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31         9660      0.19%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47          378      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63           35      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total      4973298                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits    348635342                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses      2391898                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses    351027240                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits    129771926                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses       222566                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses    129994492                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count    481021732                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.047081                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time    129535500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count          294                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.269292                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count      4914665                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.000961                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count        49173                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.449867                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count        55117                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count      4924125                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000481                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count      2314646                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000226                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles         5830586                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples      6260472                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.505845                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     2.258966                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15      6227679     99.48%     99.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31        31560      0.50%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47         1152      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63           69      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total      6260472                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits    478575959                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses      3024218                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses    481600177                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits    193489672                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses       258829                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses    193748501                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count    675348678                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.066114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time    236977000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count         1475                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.350896                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count      6204141                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.001213                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count        52711                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.454701                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count        58078                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count      6207860                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000607                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count      2934704                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000287                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles         2522172                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples      6019131                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.391110                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     1.912568                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15      6000006     99.68%     99.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31        18186      0.30%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          868      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           65      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total      6019131                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits    302936820                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses      2898344                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses    305835164                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits    107832882                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses       248095                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses    108080977                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count    413916141                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.040517                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time    101520500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count          636                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.245268                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count      5945323                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.001162                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count        70810                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.016518                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count        75348                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count      5948461                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000581                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count      2811123                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000275                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles         6277119                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples      7806220                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.535758                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     2.377018                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15      7758737     99.39%     99.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31        45450      0.58%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47         1908      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          117      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total      7806220                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits    526585611                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses      3830594                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses    530416205                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits    207552691                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses       215370                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses    207768061                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count    738184266                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.072276                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time    271098500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count         2186                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     0.367250                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count      7753490                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.001516                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count        50478                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.778480                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count        55301                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count      7755742                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000758                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count      3719925                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000364                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles            6615                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     40025271                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     1.777350                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     3.731125                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-15     39623127     99.00%     99.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::16-31       385910      0.96%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-47        14701      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::48-63         1374      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-79          133      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::80-95           23      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-111            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     40025271                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      1629677                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002868                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       147521                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count     24817619                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.002428                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      8139000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          899                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.327952                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits     11435760                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      1654154                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses     13089914                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count     26390051                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.021673                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      3427872                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000335                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count     11780398                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001152                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        44158773                       (Unspecified)
system.ruby.network.msg_byte.Control        353270184                       (Unspecified)
system.ruby.network.msg_count.Request_Control       593842                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      4750736                       (Unspecified)
system.ruby.network.msg_count.Response_Data     46573329                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   3353279688                       (Unspecified)
system.ruby.network.msg_count.Response_Control     78336966                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    626695728                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data     22073532                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data   1589294304                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control     13154013                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control    105232104                       (Unspecified)
system.ruby.network.int_links0.buffers0.m_msg_count      4914665                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers0.m_buf_msgs     0.004667                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers1.m_msg_count        55117                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers1.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers2.m_msg_count      2314646                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers2.m_buf_msgs     0.002198                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers0.m_msg_count      6204040                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers0.m_buf_msgs     0.005891                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers1.m_msg_count        58078                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers1.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers2.m_msg_count      2934652                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers2.m_buf_msgs     0.002787                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers1.m_msg_count      5948321                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers1.m_buf_msgs     0.005648                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers2.m_msg_count        70810                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers2.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers1.m_msg_count      7755742                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers1.m_buf_msgs     0.007365                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers2.m_msg_count        50478                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers2.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers0.m_msg_count     24817377                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers0.m_buf_msgs     0.023566                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers1.m_msg_count      3427633                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers1.m_buf_msgs     0.003255                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers2.m_msg_count     11780260                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers2.m_buf_msgs     0.011186                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers0.m_msg_count      1634620                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers0.m_buf_msgs     0.001552                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers1.m_msg_count      1596909                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers1.m_buf_msgs     0.001516                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links14.buffers1.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links14.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers0.m_msg_count      5945182                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers0.m_buf_msgs     0.005645                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers1.m_msg_count        75348                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers1.m_buf_msgs     0.000072                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers2.m_msg_count      2811037                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers2.m_buf_msgs     0.002669                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers0.m_msg_count      7753490                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers0.m_buf_msgs     0.007362                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers1.m_msg_count        55301                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers1.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers2.m_msg_count      3719925                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers2.m_buf_msgs     0.003532                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers0.m_msg_count      1629437                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers0.m_buf_msgs     0.001547                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers1.m_msg_count     26389812                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers1.m_buf_msgs     0.025059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers2.m_msg_count       147498                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers2.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links5.buffers1.m_msg_count      3231544                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links5.buffers1.m_buf_msgs     0.003069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links6.buffers0.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links6.buffers0.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers1.m_msg_count      4924125                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers1.m_buf_msgs     0.004676                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers2.m_msg_count        49173                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers2.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers1.m_msg_count      6207761                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers1.m_buf_msgs     0.005895                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers2.m_msg_count        52711                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers2.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized     1.074585                       (Unspecified)
system.ruby.network.routers0.msg_count.Control::0      2614464                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Control::0     20915712                       (Unspecified)
system.ruby.network.routers0.msg_count.Request_Control::2        49173                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Request_Control::2       393384                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Data::1      2622818                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Data::1    188842896                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::1      2355216                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::2      2314646                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::1     18841728                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::2     18517168                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::0      1502107                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::1         1208                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::0    108151704                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::1        86976                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Control::0       798094                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Control::0      6384752                       (Unspecified)
system.ruby.network.routers0.port_buffers1.m_msg_count      4924125                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers1.m_buf_msgs     0.000481                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers2.m_msg_count        49173                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_msg_count      4914665                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers3.m_buf_msgs     0.001097                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_stall_time   3154425500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers3.m_avg_stall_time   641.839373                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers4.m_msg_count        55117                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers4.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers4.m_stall_time     17449500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers4.m_avg_stall_time   316.590163                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers5.m_msg_count      2314646                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers5.m_buf_msgs     0.000226                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers5.m_stall_time        50000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers5.m_avg_stall_time     0.021602                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization 12928504.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization     1.227635                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count      4973298                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes    206856080                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes    167069696                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy     10441880                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.37                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.msg_count.Request_Control::2        49173                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Request_Control::2       393384                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Data::1      2610464                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Data::1    187953408                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Control::1      2313661                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Control::1     18509288                       (Unspecified)
system.ruby.network.routers0.throttle01.acc_link_utilization      9704890                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization     0.921534                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count      7284428                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes    155278240                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes     97002816                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time   3171925000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy      6114987                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time   435.439131                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.27                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.msg_count.Control::0      2614464                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Control::0     20915712                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Data::1        12354                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Data::1       889488                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::1        41555                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::2      2314646                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::1       332440                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::2     18517168                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::0      1502107                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::1         1208                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::0    108151704                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::1        86976                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Control::0       798094                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Control::0      6384752                       (Unspecified)
system.ruby.network.routers1.percent_links_utilized     1.315577                       (Unspecified)
system.ruby.network.routers1.msg_count.Control::0      3283047                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Control::0     26264376                       (Unspecified)
system.ruby.network.routers1.msg_count.Request_Control::2        52711                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Request_Control::2       421688                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Data::1      3291971                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Data::1    237021912                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::1      2973065                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::2      2934704                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::1     23784520                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::2     23477632                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::0      1702262                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::1          902                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::0    122562864                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::1        64944                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Control::0      1218832                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Control::0      9750656                       (Unspecified)
system.ruby.network.routers1.port_buffers1.m_msg_count      6207860                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers1.m_buf_msgs     0.000607                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers2.m_msg_count        52711                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_msg_count      6204141                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers3.m_buf_msgs     0.001340                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_stall_time   3754543000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers3.m_avg_stall_time   605.167258                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers4.m_msg_count        58078                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers4.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers4.m_stall_time     15190500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers4.m_avg_stall_time   261.553428                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers5.m_msg_count      2934704                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers5.m_buf_msgs     0.000287                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers5.m_stall_time        77500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers5.m_avg_stall_time     0.026408                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization 16250385.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization     1.543066                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count      6260571                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes    260006168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes    209921600                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy     13120164                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.msg_count.Request_Control::2        52711                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Request_Control::2       421688                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Data::1      3280025                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Data::1    236161800                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Control::1      2927835                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Control::1     23422680                       (Unspecified)
system.ruby.network.routers1.throttle01.acc_link_utilization 11458901.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization     1.088088                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count      9196923                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes    183342424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes    109767040                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time   3769811000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy      6979411                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time   409.899159                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.32                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.msg_count.Control::0      3283047                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Control::0     26264376                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Data::1        11946                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Data::1       860112                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::1        45230                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::2      2934704                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::1       361840                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::2     23477632                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::0      1702262                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::1          902                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::0    122562864                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::1        64944                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Control::0      1218832                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Control::0      9750656                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized     1.352139                       (Unspecified)
system.ruby.network.routers2.msg_count.Control::0      3146439                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Control::0     25171512                       (Unspecified)
system.ruby.network.routers2.msg_count.Request_Control::2        70810                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Request_Control::2       566480                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Data::1      3154387                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Data::1    227115864                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::1      2867891                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::2      2811123                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::1     22943128                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::2     22488984                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::0      2107544                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::1         1531                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::0    151743168                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::1       110232                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Control::0       691340                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Control::0      5530720                       (Unspecified)
system.ruby.network.routers2.port_buffers1.m_msg_count      5948461                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers1.m_buf_msgs     0.000581                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers2.m_msg_count        70810                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_msg_count      5945323                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers3.m_buf_msgs     0.001456                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_stall_time   4476251000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers3.m_avg_stall_time   752.902912                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers4.m_msg_count        75348                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers4.m_stall_time     12998500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers4.m_avg_stall_time   172.512874                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers5.m_msg_count      2811123                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers5.m_buf_msgs     0.000275                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers5.m_stall_time        71500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers5.m_avg_stall_time     0.025435                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization 15586907.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization     1.480065                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count      6019271                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes    249390520                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes    201236352                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy     12577329                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.44                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.36                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.msg_count.Request_Control::2        70810                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Request_Control::2       566480                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Data::1      3144318                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Data::1    226390896                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Control::1      2804143                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Control::1     22433144                       (Unspecified)
system.ruby.network.routers2.throttle01.acc_link_utilization     12892473                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization     1.224213                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count      8831794                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes    206279568                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes    135625216                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time   4489321000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy      8563618                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time   508.313600                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.36                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.24                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.msg_count.Control::0      3146439                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Control::0     25171512                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Data::1        10069                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Data::1       724968                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::1        63748                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::2      2811123                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::1       509984                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::2     22488984                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::0      2107544                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::1         1531                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::0    151743168                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::1       110232                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Control::0       691340                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Control::0      5530720                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized     1.616835                       (Unspecified)
system.ruby.network.routers3.msg_count.Control::0      4045964                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Control::0     32367712                       (Unspecified)
system.ruby.network.routers3.msg_count.Request_Control::2        50478                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Request_Control::2       403824                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Data::1      4054473                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Data::1    291922056                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::1      3755704                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::2      3719925                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::1     30045632                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::2     29759400                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::0      2041424                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::1          866                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::0    146982528                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::1        62352                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Control::0      1666102                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Control::0     13328816                       (Unspecified)
system.ruby.network.routers3.port_buffers1.m_msg_count      7755742                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers1.m_buf_msgs     0.000758                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers2.m_msg_count        50478                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_msg_count      7753490                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers3.m_buf_msgs     0.001655                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_stall_time   4587841500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers3.m_avg_stall_time   591.713087                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers4.m_msg_count        55301                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers4.m_stall_time     12728000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers4.m_avg_stall_time   230.158587                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers5.m_msg_count      3719925                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers5.m_buf_msgs     0.000364                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers5.m_stall_time        93500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers5.m_avg_stall_time     0.025135                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization     20079778                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization     1.906689                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count      7806220                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes    321276448                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes    258826688                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy     16176722                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.57                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.msg_count.Request_Control::2        50478                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Request_Control::2       403824                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Data::1      4044167                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Data::1    291180024                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Control::1      3711575                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Control::1     29692600                       (Unspecified)
system.ruby.network.routers3.throttle01.acc_link_utilization     13974742                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization     1.326981                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count     11528716                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes    223595872                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes    131366144                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time   4600663000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy      8375844                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time   399.061179                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.40                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.23                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.msg_count.Control::0      4045964                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Control::0     32367712                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Data::1        10306                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Data::1       742032                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::1        44129                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::2      3719925                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::1       353032                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::2     29759400                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::0      2041424                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::1          866                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::0    146982528                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::1        62352                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Control::0      1666102                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Control::0     13328816                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized     5.959806                       (Unspecified)
system.ruby.network.routers4.msg_count.Control::0     14719591                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Control::0    117756728                       (Unspecified)
system.ruby.network.routers4.msg_count.Request_Control::2       147498                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Request_Control::2      1179984                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Data::1     15500061                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Data::1   1116004392                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::1     14313355                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::2     11780398                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::1    114506840                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::2     94243184                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::0      7353337                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::1         4507                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::0    529440264                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::1       324504                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Control::0      4374368                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Control::0     34994944                       (Unspecified)
system.ruby.network.routers4.port_buffers0.m_msg_count     24817619                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers0.m_buf_msgs     0.002426                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers1.m_msg_count      3427872                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers1.m_buf_msgs     0.000335                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers2.m_msg_count     11780398                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers2.m_buf_msgs     0.001152                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_msg_count      1629677                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers3.m_buf_msgs     0.000438                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_stall_time   1427964500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers3.m_avg_stall_time   876.225473                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers4.m_msg_count     26390051                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers4.m_buf_msgs     0.003172                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers4.m_stall_time   3027512500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers4.m_avg_stall_time   114.721737                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers5.m_msg_count       147498                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers5.m_stall_time        46500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers5.m_avg_stall_time     0.315259                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization 56045716.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization     5.321859                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count     40025889                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes    896731464                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes    576524352                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy     36066420                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         1.59                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         1.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.msg_count.Control::0     13089914                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Control::0    104719312                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Data::1      1650349                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Data::1    118825128                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::1      1773016                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::2     11780398                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::1     14184128                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::2     94243184                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::0      7353337                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::1         4507                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::0    529440264                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::1       324504                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Control::0      4374368                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Control::0     34994944                       (Unspecified)
system.ruby.network.routers4.throttle01.acc_link_utilization     69482461                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization     6.597754                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count     28167226                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes   1111719376                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes    886381568                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time   4455523500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy     55965373                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time   158.181125                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         1.97                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         1.57                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.msg_count.Control::0      1629677                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Control::0     13037416                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Request_Control::2       147498                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Request_Control::2      1179984                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Data::1     13849712                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Data::1    997179264                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Control::1     12540339                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Control::1    100322712                       (Unspecified)
system.ruby.network.routers5.percent_links_utilized     0.613964                       (Unspecified)
system.ruby.network.routers5.msg_count.Control::0      1629677                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Control::0     13037416                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Data::1      2424955                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Data::1    174596760                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Control::1      2398617                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Control::1     19188936                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers5.port_buffers0.m_msg_count      1634860                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers0.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers1.m_msg_count      1596909                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers1.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_msg_count      3231783                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers4.m_buf_msgs     0.000320                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_stall_time     21511000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers5.port_buffers4.m_avg_stall_time     6.656078                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization 4796744.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization     0.455478                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count      3231769                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes     76747912                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes     50893760                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy      3180876                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.14                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.msg_count.Control::0      1629677                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Control::0     13037416                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Data::1       795215                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Data::1     57255480                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Control::1       801694                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Control::1      6413552                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers5.throttle01.acc_link_utilization 8134851.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization     0.772450                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count      3231783                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes    130157624                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes    104303360                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time     21511000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy      6519430                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time     6.656078                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.msg_count.Response_Data::1      1629740                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Data::1    117341280                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Response_Control::1      1596923                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Control::1     12775384                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.percent_links_utilized     0.000258                       (Unspecified)
system.ruby.network.routers6.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.port_buffers1.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers1.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.port_buffers3.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers3.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization  2843.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization     0.000270                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes        45496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes         4032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy          252                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.throttle01.acc_link_utilization  2591.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization     0.000246                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes        41464                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers6.throttle01.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized     1.491883                       (Unspecified)
system.ruby.network.routers8.msg_count.Control::0     14719591                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Control::0    117756728                       (Unspecified)
system.ruby.network.routers8.msg_count.Request_Control::2       223172                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Request_Control::2      1785376                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Data::1     15524601                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Data::1   1117771272                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::1     14331924                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::2     11780398                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::1    114655392                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::2     94243184                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::0      7353337                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::1         4507                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::0    529440264                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::1       324504                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::0      4379551                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::0     35036408                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers8.port_buffers1.m_msg_count      4924125                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers1.m_buf_msgs     0.000482                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers1.m_stall_time      4056000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers1.m_avg_stall_time     0.823700                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers10.m_msg_count      7755742                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers10.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers10.m_stall_time      3843000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers10.m_avg_stall_time     0.495504                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers11.m_msg_count        50478                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers11.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers11.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers11.m_avg_stall_time     0.039621                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers12.m_msg_count     24817619                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers12.m_buf_msgs     0.002761                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers12.m_stall_time   1713212000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers12.m_avg_stall_time    69.032086                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers13.m_msg_count      3427872                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers13.m_buf_msgs     0.000339                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers13.m_stall_time     21363500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers13.m_avg_stall_time     6.232292                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers14.m_msg_count     11780398                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers14.m_buf_msgs     0.001152                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers14.m_stall_time      1829500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers14.m_avg_stall_time     0.155300                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers15.m_msg_count      1634860                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers15.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers15.m_stall_time     14891500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers15.m_avg_stall_time     9.108731                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers16.m_msg_count      1596909                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers16.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers19.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_msg_count        49173                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers2.m_avg_stall_time     0.010168                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers4.m_msg_count      6207860                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers4.m_buf_msgs     0.000607                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers4.m_stall_time      2885000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers4.m_avg_stall_time     0.464733                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers5.m_msg_count        52711                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers5.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers5.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers5.m_avg_stall_time     0.056914                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers7.m_msg_count      5948461                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers7.m_buf_msgs     0.000582                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers7.m_stall_time      2008000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers7.m_avg_stall_time     0.337566                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers8.m_msg_count        70810                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers8.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers8.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers8.m_avg_stall_time     0.028245                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization     12928505                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization     1.227635                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count      4973298                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes    206856080                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes    167069696                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time      4056500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy     10444475                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time     0.815656                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.37                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.msg_count.Request_Control::2        49173                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Request_Control::2       393384                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Data::1      2610464                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Data::1    187953408                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Control::1      2313661                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Control::1     18509288                       (Unspecified)
system.ruby.network.routers8.throttle01.acc_link_utilization 16250385.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization     1.543066                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count      6260571                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes    260006168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes    209921600                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time      2888000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy     13120820                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time     0.461300                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.msg_count.Request_Control::2        52711                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Request_Control::2       421688                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Data::1      3280025                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Data::1    236161800                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Control::1      2927835                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Control::1     23422680                       (Unspecified)
system.ruby.network.routers8.throttle02.acc_link_utilization 15586907.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle02.link_utilization     1.480065                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle02.total_msg_count      6019271                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle02.total_msg_bytes    249390520                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_data_msg_bytes    201236352                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_msg_wait_time      2010000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle02.total_bw_sat_cy     12577947                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle02.avg_msg_wait_time     0.333927                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle02.avg_bandwidth         0.44                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.avg_useful_bandwidth         0.36                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.msg_count.Request_Control::2        70810                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Request_Control::2       566480                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Data::1      3144318                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Data::1    226390896                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Control::1      2804143                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Control::1     22433144                       (Unspecified)
system.ruby.network.routers8.throttle03.acc_link_utilization     20079778                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle03.link_utilization     1.906689                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle03.total_msg_count      7806220                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle03.total_msg_bytes    321276448                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_data_msg_bytes    258826688                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_msg_wait_time      3845000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle03.total_bw_sat_cy     16177553                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle03.avg_msg_wait_time     0.492556                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle03.avg_bandwidth         0.57                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.msg_count.Request_Control::2        50478                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Request_Control::2       403824                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Data::1      4044167                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Data::1    291180024                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Control::1      3711575                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Control::1     29692600                       (Unspecified)
system.ruby.network.routers8.throttle04.acc_link_utilization 56045716.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle04.link_utilization     5.321859                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle04.total_msg_count     40025889                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle04.total_msg_bytes    896731464                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_data_msg_bytes    576524352                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_msg_wait_time   1736405000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle04.total_bw_sat_cy     36966140                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle04.avg_msg_wait_time    43.382047                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle04.avg_bandwidth         1.59                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.avg_useful_bandwidth         1.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.msg_count.Control::0     13089914                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Control::0    104719312                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Data::1      1650349                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Data::1    118825128                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::1      1773016                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::2     11780398                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::1     14184128                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::2     94243184                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::0      7353337                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::1         4507                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::0    529440264                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::1       324504                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Control::0      4374368                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Control::0     34994944                       (Unspecified)
system.ruby.network.routers8.throttle05.acc_link_utilization 4796744.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle05.link_utilization     0.455478                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle05.total_msg_count      3231769                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle05.total_msg_bytes     76747912                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_data_msg_bytes     50893760                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_msg_wait_time     14891500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle05.total_bw_sat_cy      3182180                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle05.avg_msg_wait_time     4.607848                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle05.avg_bandwidth         0.14                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.msg_count.Control::0      1629677                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Control::0     13037416                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Data::1       795215                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Data::1     57255480                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Control::1       801694                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Control::1      6413552                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers8.throttle06.acc_link_utilization  2843.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle06.link_utilization     0.000270                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle06.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle06.total_msg_bytes        45496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_data_msg_bytes         4032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle06.total_bw_sat_cy          252                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle06.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers8.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               708826835                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded             1518118231                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          219097                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued            1430148910                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued       1132953                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined    240072454                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined    501206322                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        46962                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    706042445                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      2.025585                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     2.116420                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        247259178     35.02%     35.02% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1        122379077     17.33%     52.35% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2         81688131     11.57%     63.92% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3         72711471     10.30%     74.22% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4         72671170     10.29%     84.51% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5         53237819      7.54%     92.05% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6         31385164      4.45%     96.50% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7         16609081      2.35%     98.85% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8          8101354      1.15%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    706042445                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu        3541024     16.86%     16.86% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%     16.86% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              1      0.00%     16.86% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd         2512      0.01%     16.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     16.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt           19      0.00%     16.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     16.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     16.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     16.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     16.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     16.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd            43      0.00%     16.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     16.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu          1093      0.01%     16.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp            11      0.00%     16.87% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt           425      0.00%     16.88% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc          122      0.00%     16.88% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     16.88% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     16.88% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift           51      0.00%     16.88% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     16.88% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     16.88% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     16.88% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd         6239      0.03%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult         1576      0.01%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     16.91% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      15303190     72.85%     89.76% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       875281      4.17%     93.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead      1263335      6.01%     99.94% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite        12710      0.06%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass        62530      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu    725810887     50.75%     50.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult       355245      0.02%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        82619      0.01%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd     99918510      6.99%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt         1880      0.00%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd         5619      0.00%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu      2254198      0.16%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp          588      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt        11620      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc      1656994      0.12%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift         3025      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd     22393240      1.57%     59.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt     19078862      1.33%     60.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv       189650      0.01%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      6979309      0.49%     61.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt       373179      0.03%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead    356288310     24.91%     86.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite     73257776      5.12%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead     87460085      6.12%     97.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite     33964784      2.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total   1430148910                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                2.017628                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   21007632                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.014689                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads      3037794124                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites     1444910567                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses   1142787800                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads        550686726                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites       313778524                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses    259892122                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses         1175134468                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses           275959544                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts               1419769717                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts            437195459                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts          9129099                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                 543803303                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches              67731760                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts           106607844                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  2.002985                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                 119873                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                2784390                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles           344307789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts          886396963                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps           1278264801                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.799672                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.799672                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.250513                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.250513                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads        1660856075                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites        956383576                       # Number of integer regfile writes (Count)
system.switch_cpus0.fpRegfileReads          168523045                       # Number of floating regfile reads (Count)
system.switch_cpus0.fpRegfileWrites         215230898                       # Number of floating regfile writes (Count)
system.switch_cpus0.ccRegfileReads          382790893                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites         558095335                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads        686321832                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites           62075                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads    461661081                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores    119571102                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads    193586155                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     52772372                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups       81878408                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted     70961335                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      4085785                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups     64370076                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates      1449505                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits       64141624                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.996451                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        2383479                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect         1857                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups       805122                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       717691                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses        87431                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted        10331                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts    240070112                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls       172135                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      3821421                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    673552161                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     1.897796                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.724858                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    311817680     46.29%     46.29% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1    144532548     21.46%     67.75% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2     36340957      5.40%     73.15% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3     55864417      8.29%     81.44% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4     15703013      2.33%     83.77% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      5023924      0.75%     84.52% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      6802765      1.01%     85.53% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7     15026030      2.23%     87.76% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8     82440827     12.24%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    673552161                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted    886396963                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted    1278264801                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs          484866997                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads            384884976                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars              77164                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches          64186020                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating         245384240                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer         1139063658                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      2015949                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass        21061      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu    653831699     51.15%     51.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult       342805      0.03%     51.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        66821      0.01%     51.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd     86591771      6.77%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt         1776      0.00%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd         5268      0.00%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2115530      0.17%     58.12% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp          538      0.00%     58.12% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt         9498      0.00%     58.12% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1639846      0.13%     58.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift         2333      0.00%     58.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     22363028      1.75%     60.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     18877027      1.48%     61.48% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       188532      0.01%     61.49% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.49% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      6967417      0.55%     62.04% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.04% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       372854      0.03%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead    312745034     24.47%     86.53% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     66215792      5.18%     91.71% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     72139942      5.64%     97.36% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     33766229      2.64%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total   1278264801                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples     82440827                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles       105733203                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    367259222                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles        181504052                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles     47460706                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       4085262                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     61879080                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred       275464                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts    1559269124                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       625261                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles    137381239                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts            1123111164                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches           81878408                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches     67242794                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            564096914                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles        8710204                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             60702                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles        46859                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles        86951                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         5344                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles         9334                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines        130027608                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes      1188942                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes            1189                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    706042445                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     2.289453                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     3.272021                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       438561717     62.12%     62.12% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         7815988      1.11%     63.22% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2        24822421      3.52%     66.74% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3        25721037      3.64%     70.38% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        21371851      3.03%     73.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5        16851582      2.39%     75.79% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6        23492701      3.33%     79.12% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7         8115598      1.15%     80.27% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8       139289550     19.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    706042445                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.115513                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.584465                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          4085262                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles          37063761                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles        44912732                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts    1518337328                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts        61871                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts       461661081                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts      119571102                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts       112700                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents          2804064                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents        41444206                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       285849                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      2679457                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect      1243798                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      3923255                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit      1404580783                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount     1402679922                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst       1101658473                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst       1603616843                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               1.978875                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.686984                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads          144730759                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads       76776086                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses       224979                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       285849                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores      19589080                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads     12576559                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache          2832                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples    384883281                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     3.066909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev     6.167189                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9     382783138     99.45%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19       707904      0.18%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29       272756      0.07%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39       762032      0.20%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49        43962      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59         2742      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69         1292      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79         5303      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89         3551      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99         2346      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         3994      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119         5610      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129        30925      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139        94074      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149         9642      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159        30673      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169        18386      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179         6114      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189        36718      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199        17918      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209         4278      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219         1767      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229         3593      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239         1948      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249         1153      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259         1188      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269         1101      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279         1002      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289         1007      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299          890      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows        26274      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         1592                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total    384883281                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses      442215560                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses      106688888                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses          1170117                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses            80066                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses      130039364                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses             4923                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          399                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples          200                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean    860677315                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 292708243.608838                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          200    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value      5336000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    998065000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total          200                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 354413317500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 172135463000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF     18546000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       4085262                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles       125932590                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles      118493091                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      2547764                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles        205911188                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles    249072550                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts    1539610564                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents        43026                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents     103697737                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents     145769596                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents      47130857                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.fullRegistersEvents          242                       # Number of times there has been no free registers (Count)
system.switch_cpus0.rename.renamedOperands   2862873754                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups         5265139512                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups      1841163403                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups        189129222                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps   2384172472                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps       478701188                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          79126                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        79071                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts        284430615                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads              2109419682                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes             3069247224                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts       886396963                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps        1278264801                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               884248023                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded             2168121884                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          288327                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued            2025680627                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued       1807758                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined    363825293                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined    760467057                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        55764                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    881291146                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      2.298537                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     2.166837                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        264258244     29.99%     29.99% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1        138500580     15.72%     45.70% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2        109743246     12.45%     58.15% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3        102117847     11.59%     69.74% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4        102429582     11.62%     81.36% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         81277612      9.22%     90.59% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6         47030194      5.34%     95.92% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7         24418266      2.77%     98.69% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8         11515575      1.31%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    881291146                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu        5789382     21.43%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd           73      0.00%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt           21      0.00%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd            50      0.00%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     21.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu          4449      0.02%     21.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     21.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt            22      0.00%     21.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            7      0.00%     21.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     21.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     21.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift           29      0.00%     21.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     21.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     21.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     21.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd       107248      0.40%     21.85% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     21.85% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     21.85% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     21.85% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     21.85% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     21.85% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult        53157      0.20%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     22.04% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead      18119865     67.08%     89.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      1600787      5.93%     95.05% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead      1322310      4.90%     99.95% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite        14551      0.05%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass        67193      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu   1068877468     52.77%     52.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       192885      0.01%     52.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        70566      0.00%     52.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd    115179308      5.69%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt         2398      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         4904      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu      7204835      0.36%     58.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     58.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt         8339      0.00%     58.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc      4340760      0.21%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift         2692      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd     33369266      1.65%     60.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt     30958732      1.53%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv       609167      0.03%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult      8856907      0.44%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt       413738      0.02%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead    507472327     25.05%     87.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite    106027747      5.23%     92.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead    107133731      5.29%     98.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite     34887664      1.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total   2025680627                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                2.290851                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                   27011951                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.013335                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads      4258881216                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites     2125634072                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses   1655124658                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads        702590893                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites       406930341                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses    336779745                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses         1700614863                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses           352010522                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts               2009626225                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts            604176391                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts         14140201                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                 744114646                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              99371839                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts           139938255                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  2.272695                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                 134256                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                2956877                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles           168053297                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts         1274411756                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps           1804584917                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.693848                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.693848                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      1.441238                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 1.441238                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads        2379625732                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites       1387132539                       # Number of integer regfile writes (Count)
system.switch_cpus1.fpRegfileReads          259838956                       # Number of floating regfile reads (Count)
system.switch_cpus1.fpRegfileWrites         284304935                       # Number of floating regfile writes (Count)
system.switch_cpus1.ccRegfileReads          561858311                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites         805999221                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        958689919                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           92146                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads    648140532                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores    157650559                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads    245563348                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores     63636557                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups      121915242                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted    105157726                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      6170830                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     94128882                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates      2257631                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits       93881475                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.997372                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        3454148                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         2436                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups      1548493                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits      1448705                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        99788                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted        11838                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts    363831606                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       232563                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      5777213                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    832148110                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     2.168586                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.871809                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    352190085     42.32%     42.32% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1    170489613     20.49%     62.81% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     52171919      6.27%     69.08% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3     75342980      9.05%     78.13% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4     24941224      3.00%     81.13% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      5538492      0.67%     81.80% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6     10065165      1.21%     83.01% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7     15394876      1.85%     84.86% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8    126013756     15.14%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    832148110                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted   1274411756                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted    1804584917                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs          663100623                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads            534219624                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars             100868                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          93294892                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating         317790723                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer         1616127630                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls      2504194                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass        23962      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    957013504     53.03%     53.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       176878      0.01%     53.04% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        56746      0.00%     53.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd    100359687      5.56%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt         2304      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         4604      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu      6313214      0.35%     58.96% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.96% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt         7432      0.00%     58.96% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc      4117122      0.23%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift         2130      0.00%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     33090473      1.83%     61.02% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     30578999      1.69%     62.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       608984      0.03%     62.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult      8714755      0.48%     63.23% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.23% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       413500      0.02%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead    441970374     24.49%     87.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite     94288869      5.22%     92.97% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     92249250      5.11%     98.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     34592130      1.92%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total   1804584917                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples    126013756                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles       157776048                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    386441097                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles        274194041                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles     56785604                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       6094356                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     90476805                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred       408667                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts    2231018514                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       799854                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles    203352941                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts            1634897207                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches          121915242                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     98784328                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            671191012                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles       12990304                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             80859                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        43051                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles       118823                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         3272                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles         6036                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines        193782500                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes      1800640                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes            1738                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    881291146                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     2.622800                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     3.365343                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       498433744     56.56%     56.56% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         9910371      1.12%     57.68% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2        33295907      3.78%     61.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3        38796570      4.40%     65.86% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4        31405392      3.56%     69.43% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5        31022847      3.52%     72.95% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6        28888981      3.28%     76.22% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7        11810088      1.34%     77.56% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8       197727246     22.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    881291146                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.137874                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.848912                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles          6094356                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles          56383321                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles        26253928                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts    2168410211                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts        55625                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts       648140532                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts      157650559                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       150465                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents          2839847                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents        23120691                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents       337051                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect      3969542                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect      1934074                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts      5903616                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit      1995009104                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount     1991904403                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst       1602135368                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst       2366667244                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               2.252653                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.676958                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads          202047349                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads      113920908                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses       337127                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation       337051                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores      28769560                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads     10846873                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache          2073                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples    534216881                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean     2.995831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev     5.106808                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9     530697070     99.34%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19      1093378      0.20%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29       426842      0.08%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39      1592864      0.30%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49       126831      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59        10132      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69         3408      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79         9086      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         6657      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         2761      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109         4997      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         6664      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129        20472      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139        60872      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149        11007      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        18338      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169        15996      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179         8197      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189        32595      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199        21817      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209         7292      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219         5349      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229         2763      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239         2003      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249         1469      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259         1395      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269         1430      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279         1560      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289         1360      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299          803      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows        21473      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         1591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total    534216881                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses      610625106                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses      140065708                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses          1791463                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses           122916                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses      193798772                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses             6963                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          231                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples          117                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 721688136.811966                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 386380439.286750                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          117    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value       616000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    998557500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total          117                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 442008946493                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  84437512007                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    120868000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       6094356                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       184732024                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles      117181063                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      3953814                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles        301665047                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles    267664842                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts    2199329314                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        72841                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents      88065097                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents     152216095                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents      57582516                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents          182                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands   4130203807                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         7586690073                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups      2661583432                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups        291000523                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps   3413450271                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps       716753536                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing         111850                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing       112014                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts        338327991                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads              2874507923                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes             4386104899                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts      1274411756                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps        1804584917                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               677937577                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded             1349248282                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded          241739                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued            1288813835                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued        693475                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined    197187288                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined    402903232                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved        54206                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    672534838                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      1.916353                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     2.030307                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        236434023     35.16%     35.16% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1        123639319     18.38%     53.54% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2         85964713     12.78%     66.32% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3         74132625     11.02%     77.34% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4         64212305      9.55%     86.89% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5         42515973      6.32%     93.21% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6         25728453      3.83%     97.04% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7         12212004      1.82%     98.86% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8          7695423      1.14%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    672534838                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu        1920065      9.96%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             0      0.00%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv              1      0.00%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd          750      0.00%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt           14      0.00%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             1      0.00%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%      9.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu         12768      0.07%     10.03% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             6      0.00%     10.03% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt           283      0.00%     10.03% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc          362      0.00%     10.03% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     10.03% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     10.03% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            4      0.00%     10.03% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     10.03% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     10.03% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     10.03% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd        70827      0.37%     10.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     10.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     10.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            2      0.00%     10.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     10.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     10.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult        25216      0.13%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     10.53% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead      12973306     67.27%     77.79% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite      2152752     11.16%     88.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead      2098635     10.88%     99.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite        31136      0.16%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass        65307      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu    609882151     47.32%     47.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult      2479289      0.19%     47.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv      1620853      0.13%     47.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd     89186449      6.92%     54.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     54.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt         2528      0.00%     54.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     54.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     54.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     54.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     54.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     54.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd         1182      0.00%     54.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu     13188638      1.02%     55.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp         1308      0.00%     55.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt        10153      0.00%     55.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc     11876329      0.92%     56.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     56.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift          366      0.00%     56.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     56.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     56.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd     29605282      2.30%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt     26158075      2.03%     60.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv       761406      0.06%     60.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult     15584106      1.21%     62.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt       288439      0.02%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead    276464244     21.45%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite     73382560      5.69%     89.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead     96661514      7.50%     96.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite     41593656      3.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total   1288813835                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                1.901080                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                   19286128                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.014964                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads      2596199657                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites     1192139841                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses    943231060                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads        673942454                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites       354836496                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses    311145381                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses          969960562                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses           338074094                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.numInsts               1281303542                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts            368780420                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts          6729512                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                 483149070                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              59735359                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts           114368650                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  1.890002                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.timesIdled                 142338                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                5402739                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles           374377400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.committedInsts          744114826                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps           1152302743                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.911066                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.911066                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.097616                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.097616                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads        1415533025                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites        781792442                       # Number of integer regfile writes (Count)
system.switch_cpus2.fpRegfileReads          292334858                       # Number of floating regfile reads (Count)
system.switch_cpus2.fpRegfileWrites         257851019                       # Number of floating regfile writes (Count)
system.switch_cpus2.ccRegfileReads          292046488                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites         377910424                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        612422410                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites           56853                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads    375159525                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores    124734317                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads    166087281                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores     51954269                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups       71744668                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     56733970                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect      3211001                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     53098596                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBUpdates      1262229                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.BTBHits       52847623                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.995273                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed        4039152                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect         2362                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups      1022126                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits       936539                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        85587                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted        12992                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts    197198441                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls       187533                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts      3019021                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    645710277                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     1.784551                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.678030                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    315620946     48.88%     48.88% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1    138174268     21.40%     70.28% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     33563991      5.20%     75.48% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3     40950442      6.34%     81.82% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4     17616147      2.73%     84.55% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      5134251      0.80%     85.34% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6      8146043      1.26%     86.60% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7     12896446      2.00%     88.60% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8     73607743     11.40%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    645710277                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted    744114826                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted    1152302743                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs          423234669                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads            314752049                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars              90906                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          55979992                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating         298748044                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer          976461908                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls      3362466                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass        23589      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu    549241983     47.66%     47.67% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      2439401      0.21%     47.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv      1600279      0.14%     48.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd     79605374      6.91%     54.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     54.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt         2160      0.00%     54.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     54.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     54.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     54.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     54.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     54.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd          990      0.00%     54.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     54.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu     12537972      1.09%     56.01% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp         1170      0.00%     56.01% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt         9230      0.00%     56.01% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc     11734502      1.02%     57.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     57.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift          140      0.00%     57.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     57.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     57.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     29434440      2.55%     59.59% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.59% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.59% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     25889541      2.25%     61.83% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       752376      0.07%     61.90% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     15506694      1.35%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       288233      0.03%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.27% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead    243541211     21.14%     84.41% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite     67147843      5.83%     90.23% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     71210838      6.18%     96.41% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     41334777      3.59%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total   1152302743                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples     73607743                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles        81773366                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    391563167                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles        140645423                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles     55251988                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles       3300894                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     50921959                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred       204212                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts    1382141261                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts       599227                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles    115806826                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts             937193652                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches           71744668                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     57823314                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            552953534                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles        7001876                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles             97492                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles        50628                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles       117644                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         5754                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.icacheWaitRetryStallCycles         2022                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus2.fetch.cacheLines        108119379                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes       994772                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes            1683                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    672534838                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     2.129850                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     3.217111                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       435813729     64.80%     64.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1        10628641      1.58%     66.38% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2        20203081      3.00%     69.39% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3        18948556      2.82%     72.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4        17680832      2.63%     74.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5        15799360      2.35%     77.18% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6        21686357      3.22%     80.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7         9514812      1.41%     81.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8       122259470     18.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    672534838                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.105828                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.382419                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles          3300894                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles          36330109                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles        41059865                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts    1349490021                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts        53989                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts       375159525                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts      124734317                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts       116835                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents          2101591                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents        38510206                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents       305185                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect      1981270                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect      1120836                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts      3102106                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit      1256301166                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount     1254376441                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst        949776245                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst       1410047245                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               1.850283                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.673578                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads          120508179                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads       60407480                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses       163340                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation       305185                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores      16251697                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads     23009079                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache          1498                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples    314748744                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean     3.800712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev     9.023797                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9     302944207     96.25%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19      6567662      2.09%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29      1448905      0.46%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39       882017      0.28%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49       839874      0.27%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59       674685      0.21%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69       771168      0.25%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79        29732      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89        84038      0.03%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99       150687      0.05%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109        16009      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119         9827      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129        33982      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139        78349      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149        16007      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159        35497      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169        21030      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179        10197      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189        36567      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199        27797      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209        11664      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219         8391      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229         6512      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239         2912      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249         5172      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259         3350      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269         1472      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279         1648      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289         1311      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299         1053      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows        27022      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value         1719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total    314748744                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.dtb.rdAccesses      371849137                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses      114445047                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses           707888                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses            73317                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses      108136400                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses             9595                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions          425                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples          213                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 880717309.859155                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 260260736.111108                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          213    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value      8139000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    998571500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total          213                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 334574243500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 187592787000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   4400296000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles       3300894                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles       104083014                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles      115529840                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles      2678279                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles        171280172                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles    275662639                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts    1366821441                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents       103246                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents      92390034                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents     139872972                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      67648116                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.fullRegistersEvents            8                       # Number of times there has been no free registers (Count)
system.switch_cpus2.rename.renamedOperands   2213257601                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         4364693138                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups      1550527940                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.fpLookups        311232280                       # Number of floating rename lookups (Count)
system.switch_cpus2.rename.committedMaps   1839563702                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps       373693907                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing          77112                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        74159                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts        317264047                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads              1921578345                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes             2725914322                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       744114826                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps        1152302743                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles              1029984132                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded             2371888992                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded          229901                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued            2220030850                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued       1711639                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined    392492205                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined    816338566                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved        46070                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples   1027085541                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      2.161486                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     2.128469                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0        328740303     32.01%     32.01% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1        168771116     16.43%     48.44% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2        130407066     12.70%     61.14% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3        115586121     11.25%     72.39% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4        111874084     10.89%     83.28% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5         84036123      8.18%     91.46% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6         49748731      4.84%     96.31% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7         25858074      2.52%     98.83% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8         12063923      1.17%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total   1027085541                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu        5748683     19.12%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult             0      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv              0      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd         1278      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            4      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu          9009      0.03%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp            11      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt           404      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc          108      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift           60      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd       140212      0.47%     19.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     19.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     19.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     19.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     19.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     19.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult        71277      0.24%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     19.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead      20337845     67.63%     87.48% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite      2283573      7.59%     95.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead      1456175      4.84%     99.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite        24281      0.08%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass        56030      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu   1151061410     51.85%     51.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       730484      0.03%     51.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv       432451      0.02%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd    132171135      5.95%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt         1166      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd         2948      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu     11220996      0.51%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp          538      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt        10626      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc      6986167      0.31%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift         1760      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd     39587154      1.78%     60.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt     35173200      1.58%     62.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv       756262      0.03%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult     12420796      0.56%     62.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt       522628      0.02%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead    544371872     24.52%     87.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite    117655031      5.30%     92.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead    125265203      5.64%     98.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite     41602993      1.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total   2220030850                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                2.155403                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                   30072920                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.013546                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads      4662810032                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites     2287881133                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses   1782207197                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads        836121768                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites       477067515                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses    398734392                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses         1831162840                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses           418884900                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus3.numInsts               2203884051                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts            659230404                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts         14304084                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                 817455872                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches             107843473                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts           158225468                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  2.139726                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.timesIdled                 110884                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                2898591                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles            22060438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.committedInsts         1383473865                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps           1979626687                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.744491                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.744491                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.343199                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.343199                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads        2581274806                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites       1492126260                       # Number of integer regfile writes (Count)
system.switch_cpus3.fpRegfileReads          323466893                       # Number of floating regfile reads (Count)
system.switch_cpus3.fpRegfileWrites         337123760                       # Number of floating regfile writes (Count)
system.switch_cpus3.ccRegfileReads          595308342                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites         835394970                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads       1051247197                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites           77614                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads    703599882                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores    177516795                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads    275442828                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores     75053860                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups      131865304                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted    111765667                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect      6389685                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups    100645440                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBUpdates      2333553                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.BTBHits      100424498                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.997805                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        4697541                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect         1386                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1831529                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1748042                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        83487                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted        10010                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts    392508281                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls       183831                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts      6026700                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    974238440                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     2.031973                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.798984                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    432081387     44.35%     44.35% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1    201504543     20.68%     65.03% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2     60399761      6.20%     71.23% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3     82371713      8.45%     79.69% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4     27910877      2.86%     82.55% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      6937663      0.71%     83.27% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6     11127588      1.14%     84.41% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7     18129132      1.86%     86.27% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8    133775776     13.73%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    974238440                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted   1383473865                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted    1979626687                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs          727728400                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads            581392634                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars              81830                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches         100997107                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating         377050905                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer         1754459451                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      3364484                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass        21718      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu   1030833537     52.07%     52.07% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       707427      0.04%     52.11% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv       416286      0.02%     52.13% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd    115674497      5.84%     57.97% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     57.97% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt          976      0.00%     57.97% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     57.97% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.97% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     57.97% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     57.97% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     57.97% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd         2694      0.00%     57.97% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.97% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu     10054680      0.51%     58.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp          496      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt         8706      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc      6678689      0.34%     58.82% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.82% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.82% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift         1029      0.00%     58.82% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.82% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.82% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.82% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     39234231      1.98%     60.80% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.80% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.80% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     34746710      1.76%     62.56% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       753148      0.04%     62.59% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.59% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     12241136      0.62%     63.21% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       522327      0.03%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead    475975965     24.04%     87.28% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite    105050139      5.31%     92.59% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead    105416669      5.33%     97.91% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     41285627      2.09%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total   1979626687                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples    133775776                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles       162807408                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles    500624498                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles        285537537                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles     71766501                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles       6349597                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     96600652                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred       373811                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts    2437427300                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts       723308                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles    216562842                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts            1771528923                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches          131865304                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches    106870081                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles            803597460                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles       13433272                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             64444                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles        48389                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles        86373                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles          640                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles         8757                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines        207797129                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes      1836613                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes            1812                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples   1027085541                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     2.462425                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     3.324509                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       608914998     59.29%     59.29% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1        12107061      1.18%     60.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2        35927731      3.50%     63.96% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3        39982805      3.89%     67.86% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4        33583694      3.27%     71.13% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5        34154531      3.33%     74.45% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6        33154927      3.23%     77.68% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7        12905426      1.26%     78.94% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8       216354368     21.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total   1027085541                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.128027                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.719957                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles          6349597                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles          65620322                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles        41959593                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts    2372118893                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts        51574                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts       703599882                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts      177516795                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts       120993                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents          3150408                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents        38119563                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents       346097                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect      4110376                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect      2043252                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts      6153628                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit      2184483233                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount     2180941589                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst       1738128164                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst       2573849674                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               2.117452                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.675303                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads          217693767                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads      122207248                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses       317738                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation       346097                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores      31181029                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads     15425255                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache          1961                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples    581390125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean     3.147453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev     6.322984                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9     574813709     98.87%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19      2551532      0.44%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29       730071      0.13%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39      2099592      0.36%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49       380797      0.07%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59       158580      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69       163510      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79        13957      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89        32218      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99        48048      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109         6173      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119         7008      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129        39223      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139       107595      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149        15231      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159        38034      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169        25910      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179        11225      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189        49759      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199        30033      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209         9798      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219         5218      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229         4935      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239         3068      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249         2172      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259         1953      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269         1776      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279         2036      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289         1897      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299         1260      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows        33807      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value         1752                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total    581390125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.dtb.rdAccesses      665177076                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses      158358878                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses          1721377                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses           121447                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses      207808686                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses             5613                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions           44                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 500969782.608696                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 422830864.828007                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value      5687500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    997922000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 514992055000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  11522305000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF     52966500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles       6349597                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles       195465341                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles      154490141                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles      2936388                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles        321547502                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles    346296572                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts    2404160874                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents       105288                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents     128632262                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents     196239710                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents      67667645                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.fullRegistersEvents           15                       # Number of times there has been no free registers (Count)
system.switch_cpus3.rename.renamedOperands   4384559951                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups         8170480579                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups      2880311210                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.fpLookups        358581423                       # Number of floating rename lookups (Count)
system.switch_cpus3.rename.committedMaps   3626535178                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps       758024773                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing          95612                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing        88744                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts        428322900                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads              3212557906                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes             4797246723                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts      1383473865                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps        1979626687                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 5115012816000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
