{
    "f20fd0dc": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xa(10)",
            "VFADD.VV        v26, v4, v5, v0.t",
            "VMNAND.MM       v0, v0, v0",
            "VFSUB.VV        v26, v4, v5, v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "addsubps xmm3, xmm4"
    },
    "f20fd0d2": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xa(10)",
            "VFADD.VV        v26, v3, v3, v0.t",
            "VMNAND.MM       v0, v0, v0",
            "VFSUB.VV        v26, v3, v3, v0.t",
            "VMV.V.V         v3, v26"
        ],
        "disassembly": "addsubps xmm2, xmm2"
    },
    "f20fd00f": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xa(10)",
            "VFADD.VV        v26, v2, v27, v0.t",
            "VMNAND.MM       v0, v0, v0",
            "VFSUB.VV        v26, v2, v27, v0.t",
            "VMV.V.V         v2, v26"
        ],
        "disassembly": "addsubps xmm1, [rdi]"
    },
    "660fd0dc": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v0, 0x2(2)",
            "VFADD.VV        v26, v4, v5, v0.t",
            "VMNAND.MM       v0, v0, v0",
            "VFSUB.VV        v26, v4, v5, v0.t",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "addsubpd xmm3, xmm4"
    },
    "660fd0d2": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v0, 0x2(2)",
            "VFADD.VV        v26, v3, v3, v0.t",
            "VMNAND.MM       v0, v0, v0",
            "VFSUB.VV        v26, v3, v3, v0.t",
            "VMV.V.V         v3, v26"
        ],
        "disassembly": "addsubpd xmm2, xmm2"
    },
    "660fd00f": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v27, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v0, 0x2(2)",
            "VFADD.VV        v26, v2, v27, v0.t",
            "VMNAND.MM       v0, v0, v0",
            "VFSUB.VV        v26, v2, v27, v0.t",
            "VMV.V.V         v2, v26"
        ],
        "disassembly": "addsubpd xmm1, [rdi]"
    },
    "660f7cdc": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMV.V.I         v27, 0x0(0)",
            "VFREDUSUM.VS    v26, v5, v26, none",
            "VFREDUSUM.VS    v27, v4, v27, none",
            "VSLIDEUP.VI     v27, v26, 0x1(1), none",
            "VMV.V.V         v4, v27"
        ],
        "disassembly": "haddpd xmm3, xmm4"
    },
    "660f7cd2": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMV.V.I         v27, 0x0(0)",
            "VFREDUSUM.VS    v26, v3, v26, none",
            "VFREDUSUM.VS    v27, v3, v27, none",
            "VSLIDEUP.VI     v27, v26, 0x1(1), none",
            "VMV.V.V         v3, v27"
        ],
        "disassembly": "haddpd xmm2, xmm2"
    },
    "660f7c0f": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v28, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v26, 0x0(0)",
            "VMV.V.I         v27, 0x0(0)",
            "VFREDUSUM.VS    v26, v28, v26, none",
            "VFREDUSUM.VS    v27, v2, v27, none",
            "VSLIDEUP.VI     v27, v26, 0x1(1), none",
            "VMV.V.V         v2, v27"
        ],
        "disassembly": "haddpd xmm1, [rdi]"
    },
    "660f7ddc": {
        "instruction_count": 12,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.V         v28, v5",
            "VMV.V.V         v29, v4",
            "VMV.V.I         v0, 0x2(2)",
            "VFSGNJN.VV      v28, v28, v28, v0.t",
            "VFSGNJN.VV      v29, v29, v29, v0.t",
            "VMV.V.I         v26, 0x0(0)",
            "VMV.V.I         v27, 0x0(0)",
            "VFREDUSUM.VS    v26, v28, v26, none",
            "VFREDUSUM.VS    v27, v29, v27, none",
            "VSLIDEUP.VI     v27, v26, 0x1(1), none",
            "VMV.V.V         v4, v27"
        ],
        "disassembly": "hsubpd xmm3, xmm4"
    },
    "660f7dd2": {
        "instruction_count": 12,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.V         v28, v3",
            "VMV.V.V         v29, v3",
            "VMV.V.I         v0, 0x2(2)",
            "VFSGNJN.VV      v28, v28, v28, v0.t",
            "VFSGNJN.VV      v29, v29, v29, v0.t",
            "VMV.V.I         v26, 0x0(0)",
            "VMV.V.I         v27, 0x0(0)",
            "VFREDUSUM.VS    v26, v28, v26, none",
            "VFREDUSUM.VS    v27, v29, v27, none",
            "VSLIDEUP.VI     v27, v26, 0x1(1), none",
            "VMV.V.V         v3, v27"
        ],
        "disassembly": "hsubpd xmm2, xmm2"
    },
    "660f7d0f": {
        "instruction_count": 14,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v30, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.V         v28, v30",
            "VMV.V.V         v29, v2",
            "VMV.V.I         v0, 0x2(2)",
            "VFSGNJN.VV      v28, v28, v28, v0.t",
            "VFSGNJN.VV      v29, v29, v29, v0.t",
            "VMV.V.I         v26, 0x0(0)",
            "VMV.V.I         v27, 0x0(0)",
            "VFREDUSUM.VS    v26, v28, v26, none",
            "VFREDUSUM.VS    v27, v29, v27, none",
            "VSLIDEUP.VI     v27, v26, 0x1(1), none",
            "VMV.V.V         v2, v27"
        ],
        "disassembly": "hsubpd xmm1, [rdi]"
    },
    "f30f16dc": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSRL.VX         v27, v5, ra, none",
            "VSLL.VX         v26, v27, ra, none",
            "VOR.VV          v4, v26, v27, none"
        ],
        "disassembly": "movshdup xmm3, xmm4"
    },
    "f30f16d2": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSRL.VX         v27, v3, ra, none",
            "VSLL.VX         v26, v27, ra, none",
            "VOR.VV          v3, v26, v27, none"
        ],
        "disassembly": "movshdup xmm2, xmm2"
    },
    "f30f160f": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSRL.VX         v28, v26, ra, none",
            "VSLL.VX         v27, v28, ra, none",
            "VOR.VV          v2, v27, v28, none"
        ],
        "disassembly": "movshdup xmm1, [rdi]"
    },
    "f30f12dc": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v26, v5, ra, none",
            "VSRL.VX         v27, v26, ra, none",
            "VOR.VV          v4, v26, v27, none"
        ],
        "disassembly": "movsldup xmm3, xmm4"
    },
    "f30f12d2": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v26, v3, ra, none",
            "VSRL.VX         v27, v26, ra, none",
            "VOR.VV          v3, v26, v27, none"
        ],
        "disassembly": "movsldup xmm2, xmm2"
    },
    "f30f120f": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v27, v26, ra, none",
            "VSRL.VX         v28, v27, ra, none",
            "VOR.VV          v2, v27, v28, none"
        ],
        "disassembly": "movsldup xmm1, [rdi]"
    },
    "f20f12dc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v27, 0x0(0)",
            "VRGATHER.VV     v26, v5, v27, none",
            "VMV.V.V         v4, v26"
        ],
        "disassembly": "movddup xmm3, xmm4"
    },
    "f20f12d2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v27, 0x0(0)",
            "VRGATHER.VV     v26, v3, v27, none",
            "VMV.V.V         v3, v26"
        ],
        "disassembly": "movddup xmm2, xmm2"
    },
    "f20f120f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v28, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v27, 0x0(0)",
            "VRGATHER.VV     v26, v28, v27, none",
            "VMV.V.V         v2, v26"
        ],
        "disassembly": "movddup xmm1, qword ptr [rdi]"
    }
}