--------------- Build Started: 02/12/2019 20:23:34 Project: NGFLUI_Vikram_Slave, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\djjw\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\djjw\Documents\Customers\GE\Laundry - Richard Woodham Tyler Barton Joshua Whittle\NGFL_UI_PP1_RPP\NGFLUI\NGFLUI_Vikram_Slave.cydsn\NGFLUI_Vikram_Slave.cyprj" -d CY8C4045LQI-S411 -s "C:\Users\djjw\Documents\Customers\GE\Laundry - Richard Woodham Tyler Barton Joshua Whittle\NGFL_UI_PP1_RPP\NGFLUI\NGFLUI_Vikram_Slave.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 02/12/2019 20:23:57 ---------------
