strict digraph "" {
	node [label="\N"];
	"1799:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb677ad0>",
		fillcolor=turquoise,
		label="1799:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1800:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb677210>",
		fillcolor=springgreen,
		label="1800:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1799:BL" -> "1800:IF"	 [cond="[]",
		lineno=None];
	"1801:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb674f10>",
		fillcolor=turquoise,
		label="1801:BL
TxAbortInLatched <= 1'b0;
TxDoneInLatched <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674fd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f37fb674050>]",
		style=filled,
		typ=Block];
	"Leaf_1798:AL"	 [def_var="['TxAbortInLatched', 'TxDoneInLatched']",
		label="Leaf_1798:AL"];
	"1801:BL" -> "Leaf_1798:AL"	 [cond="[]",
		lineno=None];
	"1798:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb670f90>",
		clk_sens=True,
		fillcolor=gold,
		label="1798:AL",
		sens="['MTxClk', 'TxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TxDoneIn', 'TxAbortIn', 'TxReset']"];
	"1798:AL" -> "1799:BL"	 [cond="[]",
		lineno=None];
	"1800:IF" -> "1801:BL"	 [cond="['TxReset']",
		label=TxReset,
		lineno=1800];
	"1806:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb6778d0>",
		fillcolor=turquoise,
		label="1806:BL
TxAbortInLatched <= TxAbortIn;
TxDoneInLatched <= TxDoneIn;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb677110>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f37fb674e10>]",
		style=filled,
		typ=Block];
	"1800:IF" -> "1806:BL"	 [cond="['TxReset']",
		label="!(TxReset)",
		lineno=1800];
	"1806:BL" -> "Leaf_1798:AL"	 [cond="[]",
		lineno=None];
}
