

        *** GPGPU-Sim version 2.1.1b (beta) ***


GPGPU-Sim PTX: __cudaRegisterFunction _Z9addKernelPi : 0x403e10
GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-save_embedded_ptx                      1 # saves ptx files embedded in binary as <n>.ptx
-gpgpu_simd_model                       1 # 0 = no recombination, 1 = post-dominator, 2 = MIMD, 3 = dynamic warp formation
-gpgpu_dram_scheduler                    1 # 0 = fifo (default), 1 = fast ideal
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_tex_cache:l1             64:64:2:L # per-shader L1 texture cache  (READ-ONLY) config, i.e., {<nsets>:<linesize>:<assoc>:<repl>|none}
-gpgpu_const_cache:l1            64:64:2:L # per-shader L1 constant memory cache  (READ-ONLY) config, i.e., {<nsets>:<linesize>:<assoc>:<repl>|none}
-gpgpu_no_dl1                           1 # no dl1 cache (voids -gpgpu_cache:dl1 option)
-gpgpu_cache:dl1               128:64:4:L # shader L1 data cache config, i.e., {<nsets>:<bsize>:<assoc>:<repl>|none}
-gpgpu_cache:dl2                     NULL # unified banked L2 data cache config, i.e., {<nsets>:<bsize>:<assoc>:<repl>|none}; disabled by default
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-gpgpu_shader_core_pipeline           1024:32:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>:<pipe_simd_width>}
-gpgpu_shader_registers                16384 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_shader                        16 # number of shaders in gpu
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_dwf_heuristic                    0 # DWF scheduling heuristic: 0 = majority, 1 = minority, 2 = timestamp, 3 = pdom priority, 4 = pc-based, 5 = max-heap
-gpgpu_reg_bankconflict                    0 # Check for bank conflict in the pipeline
-gpgpu_dwf_regbk                        1 # Have dwf scheduler to avoid bank conflict
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_mshr_per_thread                    1 # Number of MSHRs per thread
-gpgpu_interwarp_mshr_merge                    6 # interwarp coalescing
-gpgpu_dram_sched_queue_size                   32 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    4 # Burst length of each DRAM request (default = 4 DDR cycle)
-gpgpu_dram_timing_opt 8:2:8:12:25:10:35:10:7:6 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tWTR}
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_flush_cache                      0 # Flush cache at the end of each kernel call
-gpgpu_l2_readoverwrite                    0 # Prioritize read requests over write requests for L2
-gpgpu_pre_mem_stages                    1 # default = 0 pre-memory pipeline stages
-gpgpu_no_divg_load                     0 # Don't allow divergence on load
-gpgpu_dwf_hw                        32:2 # dynamic warp formation hw config, i.e., {<#LUT_entries>:<associativity>|none}
-gpgpu_thread_swizzling                    0 # Thread Swizzling (1=on, 0=off)
-gpgpu_strict_simd_wrbk                    0 # Applying Strick SIMD WriteBack Stage (1=on, 0=off)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_bkconflict                    1 # Turn on bank conflict check for shared memory
-gpgpu_shmem_pipe_speedup                    1 # Number of groups each warp is divided for shared memory bank conflict check
-gpgpu_L2_queue         0:0:0:0:0:0:10:10 # L2 data cache queue length and latency config
-gpgpu_cache_wt_through                    0 # L1 cache become write through (1=on, 0=off)
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_cache_bkconflict                    1 # Turn on bank conflict check for L1 cache access
-gpgpu_n_cache_bank                     1 # Number of banks in L1 cache, also for memory coalescing stall
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_pdom_sched_type                    8 # 0 = first ready warp found, 1 = random, 8 = loose round robin
-gpgpu_spread_blocks_across_cores                    1 # Spread block-issuing across all cores instead of filling up core by core
-gpgpu_cuda_sim                         1 # use PTX instruction set
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 300.0:600.0:600.0:1000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_shmem_port_per_bank                    2 # Number of access processed by a shared memory bank per cycle (default = 2)
-gpgpu_cache_port_per_bank                    2 # Number of access processed by a cache bank per cycle (default = 2)
-gpgpu_const_port_per_bank                    2 # Number of access processed by a constant cache bank per cycle (default = 2)
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-gpgpu_partial_write_mask                    1 # use partial write mask to filter memory requests <1>No extra reads(use this!)<2>extra reads generated for partial chunks
-gpu_concentration                      1 # Number of shader cores per interconnection port (default = 1)
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = 1)
-pipetrace_out              pipetrace.txt # specifies file to output pipetrace to
-pipetrace                              1 # Turns pipetrace on/off
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RRBBBCCC.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-visualizer_enabled                     1 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
32 16 1024 524288
16384
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 000000000001c000 	high:17 low:14
addr_dec_mask[ROW]   = 000000007ffe0000 	high:31 low:17
addr_dec_mask[COL]   = 00000000000038ff 	high:14 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
*** Initializing Memory Statistics ***
nodemap
0 
1 2 4 5 6 8 
9 11 13 14 15 16 
17 18 19 20 21 22 
24 26 27 29 30 31 
33 34 35 3 7 10 
12 23 25 28 32 GPU performance model initialization complete.
GPGPU-Sim PTX: USING EMBEDDED .ptx files...
GPGPU-Sim PTX: parsing function _Z9addKernelPi
GPGPU-Sim PTX: instruction assembly for function '_Z9addKernelPi'...                 (_1.ptx:53) $LBB1__Z9addKernelPi:	opcode: -1, space -1, line 53
PC=  0 [idx=  0] (_1.ptx:55) 	ld.param.u64 	%rd1, [__cudaparm__Z9addKernelPi_g_odata]	opcode: 13, space 270, line 55
PC=  0 [idx=  0] (_1.ptx:56) 	ld.global.s32 	%r1, [%rd1+0]	opcode: 13, space 267, line 56
PC=  0 [idx=  0] (_1.ptx:58) 	add.s32 	%r2, %r1, 10	opcode: 1, space -1, line 58
PC=  0 [idx=  0] (_1.ptx:59) 	st.global.s32 	[%rd1+0], %r2	opcode: 38, space 267, line 59
PC=  0 [idx=  0] (_1.ptx:61) 	exit	opcode: 12, space -1, line 61
                (_1.ptx:62) $LDWend__Z9addKernelPi:	opcode: -1, space -1, line 62
  done.
GPGPU-Sim PTX: Finding postdominators for '_Z9addKernelPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9addKernelPi'...
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_MSIIwc"
GPGPU-Sim PTX: generating ptxinfo using "ptxas -v _ptx2_OLLQuM --output-file /dev/null 2> _ptx_MSIIwcinfo"
GPGPU-Sim PTX: Kernel _Z9addKernelPi
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_MSIIwc _ptx2_OLLQuM _ptx_MSIIwcinfo"
GPGPU-Sim PTX: loading global with explicit initializers...  done.
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Program parsing completed (max 8 registers used per thread).
Using Device 0: "GPGPU-Sim_v2.1.1b (beta)"
GPGPU-Sim PTX: allocating 4 bytes on GPU starting at address 0x10000000
GPGPU-Sim PTX: cudaMallocing 4 bytes starting at 0x10000000..
GPGPU-Sim PTX: cudaMemcpy(): devPtr = 0x10000000
GPGPU-Sim PTX: copying 4 bytes from CPU[0x1f40af0] to GPU[0x10000000] ...  done.



GPGPU-Sim PTX: cudaLaunch for 0x403e10 (mode=performance simulation)
GPGPU-Sim PTX: Launching kernel '_Z9addKernelPi' gridDim= (64,1,1) blockDim = (256,1,1); ntuid=1
GPGPU-Sim uArch: clock freqs: 300000000.000000:600000000.000000:600000000.000000:1000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000333333333333:0.00000000166666666667:0.00000000166666666667:0.00000000100000000000
Reconvergence Pairs for _Z9addKernelPi
CTA/core = 4, limited by: threads
Shader 0 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 1 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 2 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 3 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 4 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 5 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 6 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 7 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 8 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 9 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 10 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 11 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 12 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 13 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 14 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 15 initializing CTA #0 with hw tids from 0 to 256 @(1,0) shdr->not_completed = 0
Shader 0 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 1 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 2 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 3 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 4 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 5 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 6 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 7 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 8 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 9 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 10 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 11 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 12 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 13 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 14 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 15 initializing CTA #1 with hw tids from 256 to 512 @(2,0) shdr->not_completed = 256
Shader 0 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 1 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 2 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 3 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 4 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 5 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 6 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 7 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 8 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 9 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 10 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 11 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 12 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 13 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 14 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 15 initializing CTA #2 with hw tids from 512 to 768 @(3,0) shdr->not_completed = 512
Shader 0 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 1 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 2 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 3 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 4 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 5 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 6 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 7 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 8 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 9 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 10 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 11 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 12 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 13 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 14 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 15 initializing CTA #3 with hw tids from 768 to 1024 @(4,0) shdr->not_completed = 768
Shader 15 finished CTA #1 (180,0)
Shader 14 finished CTA #1 (191,0)
Shader 15 finished CTA #2 (241,0)
Shader 14 finished CTA #2 (255,0)
Shader 10 finished CTA #1 (275,0)
Shader 9 finished CTA #1 (300,0)
Shader 15 finished CTA #3 (305,0)
Shader 15 finished CTA #0 (311,0)
Shader 14 finished CTA #0 (317,0)
Shader 14 finished CTA #3 (319,0)
Shader 10 finished CTA #2 (361,0)
Shader 9 finished CTA #2 (379,0)
Shader 10 finished CTA #3 (432,0)
Shader 11 finished CTA #1 (435,0)
Shader 9 finished CTA #3 (443,0)
Shader 10 finished CTA #0 (444,0)
Shader 9 finished CTA #0 (455,0)
Shader 11 finished CTA #2 (508,0)
Shader 11 finished CTA #0 (549,0)
Shader 5 finished CTA #1 (562,0)
Shader 11 finished CTA #3 (592,0)
Shader 12 finished CTA #1 (602,0)
Shader 6 finished CTA #1 (607,0)
Shader 13 finished CTA #1 (626,0)
Shader 12 finished CTA #2 (686,0)
Shader 5 finished CTA #2 (688,0)
Shader 6 finished CTA #2 (698,0)
Shader 13 finished CTA #2 (705,0)
Shader 12 finished CTA #0 (738,0)
Shader 13 finished CTA #0 (751,0)
Shader 7 finished CTA #1 (760,0)
Shader 12 finished CTA #3 (762,0)
Shader 13 finished CTA #3 (769,0)
Shader 5 finished CTA #3 (775,0)
Shader 6 finished CTA #0 (784,0)
Shader 6 finished CTA #3 (787,0)
Shader 8 finished CTA #1 (804,0)
Shader 5 finished CTA #0 (809,0)
Shader 2 finished CTA #1 (941,0)
Shader 7 finished CTA #2 (969,0)
cycles: 1000  inst.: 64864 (ipc=64.9) sim_rate=32432 (inst/sec) elapsed = 0:0:00:02 / Wed Jun 15 16:22:32 2011
Shader 8 finished CTA #2 (1018,0)
Shader 7 finished CTA #0 (1141,0)
Shader 8 finished CTA #3 (1173,0)
Shader 7 finished CTA #3 (1179,0)
Shader 2 finished CTA #2 (1192,0)
Shader 8 finished CTA #0 (1208,0)
Shader 1 finished CTA #1 (1313,0)
Shader 2 finished CTA #3 (1322,0)
Shader 3 finished CTA #1 (1327,0)
Shader 2 finished CTA #0 (1339,0)
Shader 0 finished CTA #1 (1344,0)
Shader 4 finished CTA #1 (1364,0)
Shader 1 finished CTA #2 (1485,0)
Shader 3 finished CTA #2 (1506,0)
Shader 0 finished CTA #2 (1534,0)
Shader 4 finished CTA #2 (1553,0)
Shader 1 finished CTA #3 (1594,0)
Shader 3 finished CTA #3 (1597,0)
Shader 3 finished CTA #0 (1599,0)
Shader 4 finished CTA #0 (1604,0)
Shader 0 finished CTA #0 (1606,0)
Shader 1 finished CTA #0 (1606,0)
Shader 0 finished CTA #3 (1609,0)
Shader 4 finished CTA #3 (1613,0)
stats for grid: 0
gpu_sim_cycle = 1945
gpu_sim_insn = 81920
gpu_sim_no_ld_const_insn = 65536
gpu_ipc =      42.1183
gpu_completed_thread = 16384
gpu_tot_sim_cycle = 1945
gpu_tot_sim_insn = 81920
gpu_tot_ipc =      42.1183
gpu_tot_completed_thread = 16384
gpgpu_n_sent_writes = 512
gpgpu_n_processed_writes = 510
gpu_stall_by_MSHRwb= 82
gpu_stall_shd_mem  = 0
gpu_stall_wr_back  = 0
gpu_stall_dramfull = 303
gpu_stall_icnt2sh    = 0
gpu_stall_sh2icnt    = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 32768
gpgpu_n_cmem_portconflict = 0
gpgpu_n_writeback_l1_miss = 0
gpgpu_n_partial_writes = 512
maxmrqlatency = 46 
maxdqlatency = 7 
maxmflatency = 1531 
averagemflatency = 1276 
max_icnt2mem_latency = 1514 
max_icnt2sh_latency = 107 
mrq_lat_table:731 	3 	11 	21 	49 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	575 	447 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9 	17 	35 	65 	122 	143 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11 	14 	36 	39 	100 	128 	296 	267 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50 	181 	83 	58 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
maximum service time to same row:
dram[0]:        41         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
average row accesses per activate:
dram[0]: 1023.000000      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 
average row locality = 1023/1 = 1023.000000
number of total memory accesses made:
dram[0]:     32768         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
total accesses: 32768
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       512         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
total reads: 512
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       512         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
total reads: 512
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        313    none      none      none  
dram[1]:     none      none      none      none  
dram[2]:     none      none      none      none  
dram[3]:     none      none      none      none  
dram[4]:     none      none      none      none  
dram[5]:     none      none      none      none  
dram[6]:     none      none      none      none  
dram[7]:     none      none      none      none  
maximum mf latency per bank:
dram[0]:       1531         0         0         0
dram[1]:          0         0         0         0
dram[2]:          0         0         0         0
dram[3]:          0         0         0         0
dram[4]:          0         0         0         0
dram[5]:          0         0         0         0
dram[6]:          0         0         0         0
dram[7]:          0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	512	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=1.000000

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
max return queue length = 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 
merge misses = 15872
L1 read misses = 16384
L1 write misses = 0
L1 texture misses = 0
L1 const misses = 0
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
made_read_mfs = 512
made_write_mfs = 512
freed_read_mfs = 512
freed_L1write_mfs = 510
freed_L2write_mfs = 0
freed_dummy_read_mfs = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
max_n_mshr_used = 32 32 32 32 32 32 32 32 32 32 18 27 32 32 25 16 
DRAM[0]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=6482 n_nop=4946 n_act=1 n_pre=0 n_req=1024 n_rd=1024 n_write=511 bw_util=0.4736
n_activity=4150 dram_eff=0.7398
bk0: 1024a 6023i bk1: 0a 6124i bk2: 0a 6071i bk3: 0a 6144i bk4: 0a 6097i bk5: 0a 6090i bk6: 0a 6113i bk7: 0a 6053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=5.03548
DRAM[1]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=6482 n_nop=6482 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6482i bk1: 0a 6482i bk2: 0a 6482i bk3: 0a 6482i bk4: 0a 6482i bk5: 0a 6482i bk6: 0a 6482i bk7: 0a 6482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
DRAM[2]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=6482 n_nop=6482 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6482i bk1: 0a 6482i bk2: 0a 6482i bk3: 0a 6482i bk4: 0a 6482i bk5: 0a 6482i bk6: 0a 6482i bk7: 0a 6482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
DRAM[3]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=6482 n_nop=6482 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6482i bk1: 0a 6482i bk2: 0a 6482i bk3: 0a 6482i bk4: 0a 6482i bk5: 0a 6482i bk6: 0a 6482i bk7: 0a 6482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
DRAM[4]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=6482 n_nop=6482 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6482i bk1: 0a 6482i bk2: 0a 6482i bk3: 0a 6482i bk4: 0a 6482i bk5: 0a 6482i bk6: 0a 6482i bk7: 0a 6482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
DRAM[5]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=6482 n_nop=6482 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6482i bk1: 0a 6482i bk2: 0a 6482i bk3: 0a 6482i bk4: 0a 6482i bk5: 0a 6482i bk6: 0a 6482i bk7: 0a 6482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
DRAM[6]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=6482 n_nop=6482 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6482i bk1: 0a 6482i bk2: 0a 6482i bk3: 0a 6482i bk4: 0a 6482i bk5: 0a 6482i bk6: 0a 6482i bk7: 0a 6482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
DRAM[7]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=6482 n_nop=6482 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6482i bk1: 0a 6482i bk2: 0a 6482i bk3: 0a 6482i bk4: 0a 6482i bk5: 0a 6482i bk6: 0a 6482i bk7: 0a 6482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Cache L1c_000:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_001:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_002:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_003:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_004:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_005:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_006:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_007:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_008:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_009:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_010:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_011:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_012:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_013:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_014:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
Cache L1c_015:	Size = 32768 B (128 Set x 4-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = -992 (inf)
L1 Data Cache Total Miss Rate = -nan
Cache L1texc_000:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_001:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_002:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_003:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_004:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_005:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_006:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_007:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_008:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_009:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_010:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_011:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_012:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_013:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_014:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1texc_015:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
L1 Texture Cache Total Miss Rate = -nan
Cache L1constc_000:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_001:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_002:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_003:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_004:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_005:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_006:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_007:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_008:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_009:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_010:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_011:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_012:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_013:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_014:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
Cache L1constc_015:	Size = 8192 B (64 Set x 2-way x 64 byte line)
		Access = 0, Miss = 0 (-nan), -MgHts = 0 (-nan)
L1 Const Cache Total Miss Rate = -nan
n_regconflict_stall = 0
num_warps_issuable:12761 1546 17 16 17 16 16 16 33 16 17 17 16 17 16 32 16 16 16 16 16 16 32 16 16 16 16 16 528 16 0 0 0 
gpgpu_commit_pc_beyond_two = 0
Warp Occupancy Distribution:
Stall:96	W0_Idle:0	W0_Mem:12761	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2560
LD_mem_lat_dist  0 0 0 449 0 121 0 0 0 17 32 0 5 0 0
ST_mem_lat_dist  0 0 0 383 0 19 0 0 0 8
Traffic 0 Stat
%=================================
% Average latency = 965.392
% Accepted packets = 0 at node 0 (avg = 0.0219366)
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 77.2051
% Accepted packets = 0 at node 3 (avg = 0.0146244)
% latency change    = 11.5043
% throughput change = 0.5
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 965.392 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0219366 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 77.2051 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0146244 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------(LOGB2)Latency DRAM[0] Stats for mrqq
Min 0.000000 Max 0.000000 Average 0.000000 
mrqq_freq = [ 1023 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
(LOGB2)Latency DRAM[0] Stats for rwq
Min 0.000000 Max 2.000000 Average 0.999846 
rwq_freq = [ 4 6475 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
(LOGB2)Latency DRAM[1] Stats for mrqq
 was never updated!
(LOGB2)Latency DRAM[1] Stats for rwq
Min 0.000000 Max 2.000000 Average 1.000000 
rwq_freq = [ 4 6474 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
(LOGB2)Latency DRAM[2] Stats for mrqq
 was never updated!
(LOGB2)Latency DRAM[2] Stats for rwq
Min 0.000000 Max 2.000000 Average 1.000000 
rwq_freq = [ 4 6474 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
(LOGB2)Latency DRAM[3] Stats for mrqq
 was never updated!
(LOGB2)Latency DRAM[3] Stats for rwq
Min 0.000000 Max 2.000000 Average 1.000000 
rwq_freq = [ 4 6474 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
(LOGB2)Latency DRAM[4] Stats for mrqq
 was never updated!
(LOGB2)Latency DRAM[4] Stats for rwq
Min 0.000000 Max 2.000000 Average 1.000000 
rwq_freq = [ 4 6474 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
(LOGB2)Latency DRAM[5] Stats for mrqq
 was never updated!
(LOGB2)Latency DRAM[5] Stats for rwq
Min 0.000000 Max 2.000000 Average 1.000000 
rwq_freq = [ 4 6474 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
(LOGB2)Latency DRAM[6] Stats for mrqq
 was never updated!
(LOGB2)Latency DRAM[6] Stats for rwq
Min 0.000000 Max 2.000000 Average 1.000000 
rwq_freq = [ 4 6474 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
(LOGB2)Latency DRAM[7] Stats for mrqq
 was never updated!
(LOGB2)Latency DRAM[7] Stats for rwq
Min 0.000000 Max 2.000000 Average 1.000000 
rwq_freq = [ 4 6474 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Queue Length DRAM[0] Stats for mrqq_length
Min 0.000000 Max 32.000000 Average 5.035483 
mrqq_length_freq = [ 5128 167 11 13 7 7 14 17 13 9 8 6 6 7 10 19 22 8 14 16 14 9 9 5 8 16 7 26 20 12 15 839 ];
Queue Length DRAM[1] Stats for mrqq_length
Min 0.000000 Max 0.000000 Average 0.000000 
mrqq_length_freq = [ 6482 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Queue Length DRAM[2] Stats for mrqq_length
Min 0.000000 Max 0.000000 Average 0.000000 
mrqq_length_freq = [ 6482 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Queue Length DRAM[3] Stats for mrqq_length
Min 0.000000 Max 0.000000 Average 0.000000 
mrqq_length_freq = [ 6482 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Queue Length DRAM[4] Stats for mrqq_length
Min 0.000000 Max 0.000000 Average 0.000000 
mrqq_length_freq = [ 6482 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Queue Length DRAM[5] Stats for mrqq_length
Min 0.000000 Max 0.000000 Average 0.000000 
mrqq_length_freq = [ 6482 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Queue Length DRAM[6] Stats for mrqq_length
Min 0.000000 Max 0.000000 Average 0.000000 
mrqq_length_freq = [ 6482 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Queue Length DRAM[7] Stats for mrqq_length
Min 0.000000 Max 0.000000 Average 0.000000 
mrqq_length_freq = [ 6482 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 27306 (inst/sec)
gpgpu_simulation_rate = 648 (cycle/sec)
GPGPU-Sim PTX: Execution warning: ignoring call to "cudaError_t cudaEventSynchronize(cudaEvent_t)"
Standard Add time: 3000.000000 (ms)
GPGPU-Sim PTX: cudaMemcpy(): devPtr = 0x1f40af0
GPGPU-Sim PTX: copying 4 bytes from GPU[0x10000000] to CPU[0x1f40af0] ... done.
stdAdd failed
Test FAILED
