{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634780943695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634780943697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 20 20:49:03 2021 " "Processing started: Wed Oct 20 20:49:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634780943697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780943697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece385lab6 -c ece385lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece385lab6 -c ece385lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780943697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634780944451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634780944451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/lab62soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/lab62soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc " "Found entity 1: lab62soc" {  } { { "lab62soc/synthesis/lab62soc.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab62soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_irq_mapper " "Found entity 1: lab62soc_irq_mapper" {  } { { "lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0 " "Found entity 1: lab62soc_mm_interconnect_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_mux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953124 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_demux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_mux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_demux" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953129 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953129 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953129 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953129 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab62soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953136 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_007 " "Found entity 2: lab62soc_mm_interconnect_0_router_007" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953137 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_002 " "Found entity 2: lab62soc_mm_interconnect_0_router_002" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_default_decode" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953138 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router " "Found entity 2: lab62soc_mm_interconnect_0_router" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_usb_rst " "Found entity 1: lab62soc_usb_rst" {  } { { "lab62soc/synthesis/submodules/lab62soc_usb_rst.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_usb_gpx " "Found entity 1: lab62soc_usb_gpx" {  } { { "lab62soc/synthesis/submodules/lab62soc_usb_gpx.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_timer_0 " "Found entity 1: lab62soc_timer_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_timer_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sysid_qsys_0 " "Found entity 1: lab62soc_sysid_qsys_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_spi_0 " "Found entity 1: lab62soc_spi_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab62soc_sdram_pll_dffpipe_l2c" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953148 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab62soc_sdram_pll_stdsync_sv6" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953148 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_sdram_pll_altpll_vg92 " "Found entity 3: lab62soc_sdram_pll_altpll_vg92" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953148 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_sdram_pll " "Found entity 4: lab62soc_sdram_pll" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_input_efifo_module " "Found entity 1: lab62soc_sdram_input_efifo_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953149 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram " "Found entity 2: lab62soc_sdram" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_onchip_memory2_0 " "Found entity 1: lab62soc_onchip_memory2_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0 " "Found entity 1: lab62soc_nios2_gen2_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62soc_nios2_gen2_0_cpu " "Found entity 21: lab62soc_nios2_gen2_0_cpu" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_leds_pio " "Found entity 1: lab62soc_leds_pio" {  } { { "lab62soc/synthesis/submodules/lab62soc_leds_pio.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_keycode " "Found entity 1: lab62soc_keycode" {  } { { "lab62soc/synthesis/submodules/lab62soc_keycode.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_key " "Found entity 1: lab62soc_key" {  } { { "lab62soc/synthesis/submodules/lab62soc_key.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953169 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62soc_jtag_uart_0_scfifo_w" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953169 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953169 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62soc_jtag_uart_0_scfifo_r" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953169 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_jtag_uart_0 " "Found entity 5: lab62soc_jtag_uart_0" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_hex_digits_pio " "Found entity 1: lab62soc_hex_digits_pio" {  } { { "lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953170 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "/home/ece385user/Documents/lab6/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1634780953170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/ece385user/Documents/lab6/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "/home/ece385user/Documents/lab6/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Color_Mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file Color_Mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "/home/ece385user/Documents/lab6/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "/home/ece385user/Documents/lab6/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61 " "Found entity 1: lab61" {  } { { "lab61.sv" "" { Text "/home/ece385user/Documents/lab6/lab61.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/lab61soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/lab61soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc " "Found entity 1: lab61soc" {  } { { "lab61soc/synthesis/lab61soc.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/lab61soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab61soc/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab61soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_irq_mapper " "Found entity 1: lab61soc_irq_mapper" {  } { { "lab61soc/synthesis/submodules/lab61soc_irq_mapper.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0 " "Found entity 1: lab61soc_mm_interconnect_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab61soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab61soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab61soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab61soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab61soc_mm_interconnect_0_rsp_mux" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953201 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab61soc_mm_interconnect_0_rsp_demux" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab61soc_mm_interconnect_0_cmd_mux" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab61soc_mm_interconnect_0_cmd_demux" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953210 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953210 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953210 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953210 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab61soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab61soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab61soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953221 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_mm_interconnect_0_router_007 " "Found entity 2: lab61soc_mm_interconnect_0_router_007" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab61soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953222 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_mm_interconnect_0_router_002 " "Found entity 2: lab61soc_mm_interconnect_0_router_002" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634780953222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab61soc_mm_interconnect_0_router_default_decode" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953223 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_mm_interconnect_0_router " "Found entity 2: lab61soc_mm_interconnect_0_router" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab61soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab61soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab61soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_sysid_qsys_0 " "Found entity 1: lab61soc_sysid_qsys_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_sysid_qsys_0.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_switches " "Found entity 1: lab61soc_switches" {  } { { "lab61soc/synthesis/submodules/lab61soc_switches.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab61soc_sdram_pll_dffpipe_l2c" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953233 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab61soc_sdram_pll_stdsync_sv6" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953233 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab61soc_sdram_pll_altpll_vg92 " "Found entity 3: lab61soc_sdram_pll_altpll_vg92" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953233 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab61soc_sdram_pll " "Found entity 4: lab61soc_sdram_pll" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_sdram_input_efifo_module " "Found entity 1: lab61soc_sdram_input_efifo_module" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953235 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_sdram " "Found entity 2: lab61soc_sdram" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_onchip_memory2_0 " "Found entity 1: lab61soc_onchip_memory2_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0 " "Found entity 1: lab61soc_nios2_gen2_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab61soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab61soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab61soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab61soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab61soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab61soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab61soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab61soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab61soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab61soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab61soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab61soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab61soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab61soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab61soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab61soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab61soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab61soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab61soc_nios2_gen2_0_cpu " "Found entity 21: lab61soc_nios2_gen2_0_cpu" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_led " "Found entity 1: lab61soc_led" {  } { { "lab61soc/synthesis/submodules/lab61soc_led.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_button.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_button " "Found entity 1: lab61soc_button" {  } { { "lab61soc/synthesis/submodules/lab61soc_button.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953255 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1634780953273 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1634780953273 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1634780953273 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1634780953275 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab62soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab62soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1634780953276 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab61soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1634780953331 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab61soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1634780953331 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab61soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1634780953331 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab61soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "/home/ece385user/Documents/lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1634780953332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634780953440 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Red lab62.sv(72) " "Verilog HDL warning at lab62.sv(72): object Red used but never assigned" {  } { { "lab62.sv" "" { Text "/home/ece385user/Documents/lab6/lab62.sv" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1634780953440 "|lab62"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Blue lab62.sv(72) " "Verilog HDL warning at lab62.sv(72): object Blue used but never assigned" {  } { { "lab62.sv" "" { Text "/home/ece385user/Documents/lab6/lab62.sv" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1634780953441 "|lab62"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Green lab62.sv(72) " "Verilog HDL warning at lab62.sv(72): object Green used but never assigned" {  } { { "lab62.sv" "" { Text "/home/ece385user/Documents/lab6/lab62.sv" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1634780953441 "|lab62"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Red\[7..4\] 0 lab62.sv(72) " "Net \"Red\[7..4\]\" at lab62.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "lab62.sv" "" { Text "/home/ece385user/Documents/lab6/lab62.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1634780953442 "|lab62"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Blue\[7..4\] 0 lab62.sv(72) " "Net \"Blue\[7..4\]\" at lab62.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "lab62.sv" "" { Text "/home/ece385user/Documents/lab6/lab62.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1634780953442 "|lab62"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Green\[7..4\] 0 lab62.sv(72) " "Net \"Green\[7..4\]\" at lab62.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "lab62.sv" "" { Text "/home/ece385user/Documents/lab6/lab62.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1634780953442 "|lab62"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab62.sv" "hex_driver4" { Text "/home/ece385user/Documents/lab6/lab62.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc lab62soc:u0 " "Elaborating entity \"lab62soc\" for hierarchy \"lab62soc:u0\"" {  } { { "lab62.sv" "u0" { Text "/home/ece385user/Documents/lab6/lab62.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_hex_digits_pio lab62soc:u0\|lab62soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab62soc_hex_digits_pio\" for hierarchy \"lab62soc:u0\|lab62soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab62soc/synthesis/lab62soc.v" "hex_digits_pio" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab62soc_jtag_uart_0\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "jtag_uart_0" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0_scfifo_w lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab62soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "the_lab62soc_jtag_uart_0_scfifo_w" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "wfifo" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780953664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780953664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780953664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780953664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780953664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780953664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780953664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780953664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780953664 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634780953664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/home/ece385user/Documents/lab6/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/home/ece385user/Documents/lab6/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/home/ece385user/Documents/lab6/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/ece385user/Documents/lab6/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/home/ece385user/Documents/lab6/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/ece385user/Documents/lab6/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/ece385user/Documents/lab6/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/home/ece385user/Documents/lab6/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/home/ece385user/Documents/lab6/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/ece385user/Documents/lab6/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780953845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780953845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_w:the_lab62soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/home/ece385user/Documents/lab6/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_0_scfifo_r lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab62soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|lab62soc_jtag_uart_0_scfifo_r:the_lab62soc_jtag_uart_0_scfifo_r\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "the_lab62soc_jtag_uart_0_scfifo_r" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780953851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "lab62soc_jtag_uart_0_alt_jtag_atlantic" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954146 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634780954146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62soc:u0\|lab62soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_key lab62soc:u0\|lab62soc_key:key " "Elaborating entity \"lab62soc_key\" for hierarchy \"lab62soc:u0\|lab62soc_key:key\"" {  } { { "lab62soc/synthesis/lab62soc.v" "key" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_keycode lab62soc:u0\|lab62soc_keycode:keycode " "Elaborating entity \"lab62soc_keycode\" for hierarchy \"lab62soc:u0\|lab62soc_keycode:keycode\"" {  } { { "lab62soc/synthesis/lab62soc.v" "keycode" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_leds_pio lab62soc:u0\|lab62soc_leds_pio:leds_pio " "Elaborating entity \"lab62soc_leds_pio\" for hierarchy \"lab62soc:u0\|lab62soc_leds_pio:leds_pio\"" {  } { { "lab62soc/synthesis/lab62soc.v" "leds_pio" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab62soc_nios2_gen2_0\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "nios2_gen2_0" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "cpu" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_test_bench lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_test_bench" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_register_bank_a_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_register_bank_a" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780954951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780954951 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634780954951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "/home/ece385user/Documents/lab6/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780955002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780955002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_register_bank_b_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_register_bank_b" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_debug lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955031 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634780955031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_break lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_pib lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_im lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_ocimem lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955072 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634780955072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "/home/ece385user/Documents/lab6/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780955122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780955122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_tck lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab62soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955146 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634780955146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955147 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_onchip_memory2_0 lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab62soc_onchip_memory2_0\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "onchip_memory2_0" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "the_altsyncram" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab62soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab62soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634780955165 ""}  } { { "lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634780955165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34g1 " "Found entity 1: altsyncram_34g1" {  } { { "db/altsyncram_34g1.tdf" "" { Text "/home/ece385user/Documents/lab6/db/altsyncram_34g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780955217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780955217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_34g1 lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_34g1:auto_generated " "Elaborating entity \"altsyncram_34g1\" for hierarchy \"lab62soc:u0\|lab62soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_34g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram lab62soc:u0\|lab62soc_sdram:sdram " "Elaborating entity \"lab62soc_sdram\" for hierarchy \"lab62soc:u0\|lab62soc_sdram:sdram\"" {  } { { "lab62soc/synthesis/lab62soc.v" "sdram" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_input_efifo_module lab62soc:u0\|lab62soc_sdram:sdram\|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module " "Elaborating entity \"lab62soc_sdram_input_efifo_module\" for hierarchy \"lab62soc:u0\|lab62soc_sdram:sdram\|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram.v" "the_lab62soc_sdram_input_efifo_module" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll lab62soc:u0\|lab62soc_sdram_pll:sdram_pll " "Elaborating entity \"lab62soc_sdram_pll\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\"" {  } { { "lab62soc/synthesis/lab62soc.v" "sdram_pll" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_stdsync_sv6 lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab62soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "stdsync2" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_dffpipe_l2c lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab62soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "dffpipe3" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_altpll_vg92 lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab62soc_sdram_pll_altpll_vg92\" for hierarchy \"lab62soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" "sd1" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_spi_0 lab62soc:u0\|lab62soc_spi_0:spi_0 " "Elaborating entity \"lab62soc_spi_0\" for hierarchy \"lab62soc:u0\|lab62soc_spi_0:spi_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "spi_0" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sysid_qsys_0 lab62soc:u0\|lab62soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab62soc_sysid_qsys_0\" for hierarchy \"lab62soc:u0\|lab62soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "sysid_qsys_0" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_timer_0 lab62soc:u0\|lab62soc_timer_0:timer_0 " "Elaborating entity \"lab62soc_timer_0\" for hierarchy \"lab62soc:u0\|lab62soc_timer_0:timer_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "timer_0" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_usb_gpx lab62soc:u0\|lab62soc_usb_gpx:usb_gpx " "Elaborating entity \"lab62soc_usb_gpx\" for hierarchy \"lab62soc:u0\|lab62soc_usb_gpx:usb_gpx\"" {  } { { "lab62soc/synthesis/lab62soc.v" "usb_gpx" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_usb_rst lab62soc:u0\|lab62soc_usb_rst:usb_rst " "Elaborating entity \"lab62soc_usb_rst\" for hierarchy \"lab62soc:u0\|lab62soc_usb_rst:usb_rst\"" {  } { { "lab62soc/synthesis/lab62soc.v" "usb_rst" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab62soc_mm_interconnect_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab62soc/synthesis/lab62soc.v" "mm_interconnect_0" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router " "Elaborating entity \"lab62soc_mm_interconnect_0_router\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_002 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_002\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_002" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_002_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_007 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_007\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_007" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_007_default_decode lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\|lab62soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_007:router_007\|lab62soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_demux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_demux" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_mux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_mux" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_demux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_demux" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_mux lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_mux" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634780955583 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634780955583 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634780955583 "|lab62|lab62soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "crosser" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_005 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 6255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab62soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_irq_mapper lab62soc:u0\|lab62soc_irq_mapper:irq_mapper " "Elaborating entity \"lab62soc_irq_mapper\" for hierarchy \"lab62soc:u0\|lab62soc_irq_mapper:irq_mapper\"" {  } { { "lab62soc/synthesis/lab62soc.v" "irq_mapper" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab62soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller_001" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "lab62soc/synthesis/lab62soc.v" "rst_controller_002" { Text "/home/ece385user/Documents/lab6/lab62soc/synthesis/lab62soc.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball1 " "Elaborating entity \"ball\" for hierarchy \"ball:ball1\"" {  } { { "lab62.sv" "ball1" { Text "/home/ece385user/Documents/lab6/lab62.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(64) " "Verilog HDL assignment warning at ball.sv(64): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "/home/ece385user/Documents/lab6/ball.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634780955681 "|lab62|ball:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(82) " "Verilog HDL assignment warning at ball.sv(82): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "/home/ece385user/Documents/lab6/ball.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634780955681 "|lab62|ball:ball1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colour_mapper " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colour_mapper\"" {  } { { "lab62.sv" "colour_mapper" { Text "/home/ece385user/Documents/lab6/lab62.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "lab62.sv" "vga" { Text "/home/ece385user/Documents/lab6/lab62.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634780955684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "/home/ece385user/Documents/lab6/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634780955685 "|lab62|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "/home/ece385user/Documents/lab6/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634780955685 "|lab62|vga_controller:vga"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1634780958356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.10.20.20:49:22 Progress: Loading sld164f0e47/alt_sld_fab_wrapper_hw.tcl " "2021.10.20.20:49:22 Progress: Loading sld164f0e47/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780962037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780964291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780964461 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780965645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780965816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780965999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780966198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780966202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780966203 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1634780966866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld164f0e47/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld164f0e47/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld164f0e47/alt_sld_fab.v" "" { Text "/home/ece385user/Documents/lab6/db/ip/sld164f0e47/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780967163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780967163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ece385user/Documents/lab6/db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780967293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780967293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ece385user/Documents/lab6/db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780967295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780967295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ece385user/Documents/lab6/db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780967402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780967402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ece385user/Documents/lab6/db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780967531 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ece385user/Documents/lab6/db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780967531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780967531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ece385user/Documents/lab6/db/ip/sld164f0e47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634780967653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780967653 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "VGA_R\[3\] VGA_R\[3\] " "Net \"VGA_R\[3\]\", which fans out to \"VGA_R\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "color_mapper:colour_mapper\|Red\[3\] " "Net is fed by \"color_mapper:colour_mapper\|Red\[3\]\"" {  } { { "Color_Mapper.sv" "Red\[3\]" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""}  } { { "lab62.sv" "VGA_R\[3\]" { Text "/home/ece385user/Documents/lab6/lab62.sv" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1634780968993 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "VGA_R\[2\] VGA_R\[2\] " "Net \"VGA_R\[2\]\", which fans out to \"VGA_R\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "color_mapper:colour_mapper\|Red\[2\] " "Net is fed by \"color_mapper:colour_mapper\|Red\[2\]\"" {  } { { "Color_Mapper.sv" "Red\[2\]" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""}  } { { "lab62.sv" "VGA_R\[2\]" { Text "/home/ece385user/Documents/lab6/lab62.sv" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1634780968993 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "VGA_R\[1\] VGA_R\[1\] " "Net \"VGA_R\[1\]\", which fans out to \"VGA_R\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "color_mapper:colour_mapper\|Red\[1\] " "Net is fed by \"color_mapper:colour_mapper\|Red\[1\]\"" {  } { { "Color_Mapper.sv" "Red\[1\]" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""}  } { { "lab62.sv" "VGA_R\[1\]" { Text "/home/ece385user/Documents/lab6/lab62.sv" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1634780968993 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "VGA_R\[0\] VGA_R\[0\] " "Net \"VGA_R\[0\]\", which fans out to \"VGA_R\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "color_mapper:colour_mapper\|Red\[0\] " "Net is fed by \"color_mapper:colour_mapper\|Red\[0\]\"" {  } { { "Color_Mapper.sv" "Red\[0\]" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""}  } { { "lab62.sv" "VGA_R\[0\]" { Text "/home/ece385user/Documents/lab6/lab62.sv" 47 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1634780968993 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "VGA_G\[3\] VGA_G\[3\] " "Net \"VGA_G\[3\]\", which fans out to \"VGA_G\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "color_mapper:colour_mapper\|Green\[3\] " "Net is fed by \"color_mapper:colour_mapper\|Green\[3\]\"" {  } { { "Color_Mapper.sv" "Green\[3\]" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""}  } { { "lab62.sv" "VGA_G\[3\]" { Text "/home/ece385user/Documents/lab6/lab62.sv" 48 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1634780968993 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "VGA_G\[2\] VGA_G\[2\] " "Net \"VGA_G\[2\]\", which fans out to \"VGA_G\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "color_mapper:colour_mapper\|Green\[2\] " "Net is fed by \"color_mapper:colour_mapper\|Green\[2\]\"" {  } { { "Color_Mapper.sv" "Green\[2\]" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""}  } { { "lab62.sv" "VGA_G\[2\]" { Text "/home/ece385user/Documents/lab6/lab62.sv" 48 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1634780968993 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "VGA_G\[1\] VGA_G\[1\] " "Net \"VGA_G\[1\]\", which fans out to \"VGA_G\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "color_mapper:colour_mapper\|Green\[1\] " "Net is fed by \"color_mapper:colour_mapper\|Green\[1\]\"" {  } { { "Color_Mapper.sv" "Green\[1\]" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""}  } { { "lab62.sv" "VGA_G\[1\]" { Text "/home/ece385user/Documents/lab6/lab62.sv" 48 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1634780968993 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "VGA_G\[0\] VGA_G\[0\] " "Net \"VGA_G\[0\]\", which fans out to \"VGA_G\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "color_mapper:colour_mapper\|Green\[0\] " "Net is fed by \"color_mapper:colour_mapper\|Green\[0\]\"" {  } { { "Color_Mapper.sv" "Green\[0\]" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""}  } { { "lab62.sv" "VGA_G\[0\]" { Text "/home/ece385user/Documents/lab6/lab62.sv" 48 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1634780968993 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "VGA_B\[3\] VGA_B\[3\] " "Net \"VGA_B\[3\]\", which fans out to \"VGA_B\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "color_mapper:colour_mapper\|Blue\[3\] " "Net is fed by \"color_mapper:colour_mapper\|Blue\[3\]\"" {  } { { "Color_Mapper.sv" "Blue\[3\]" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""}  } { { "lab62.sv" "VGA_B\[3\]" { Text "/home/ece385user/Documents/lab6/lab62.sv" 49 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1634780968993 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "VGA_B\[2\] VGA_B\[2\] " "Net \"VGA_B\[2\]\", which fans out to \"VGA_B\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "color_mapper:colour_mapper\|Blue\[2\] " "Net is fed by \"color_mapper:colour_mapper\|Blue\[2\]\"" {  } { { "Color_Mapper.sv" "Blue\[2\]" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""}  } { { "lab62.sv" "VGA_B\[2\]" { Text "/home/ece385user/Documents/lab6/lab62.sv" 49 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1634780968993 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "VGA_B\[1\] VGA_B\[1\] " "Net \"VGA_B\[1\]\", which fans out to \"VGA_B\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "color_mapper:colour_mapper\|Blue\[1\] " "Net is fed by \"color_mapper:colour_mapper\|Blue\[1\]\"" {  } { { "Color_Mapper.sv" "Blue\[1\]" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968993 ""}  } { { "lab62.sv" "VGA_B\[1\]" { Text "/home/ece385user/Documents/lab6/lab62.sv" 49 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1634780968993 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "VGA_B\[0\] VGA_B\[0\] " "Net \"VGA_B\[0\]\", which fans out to \"VGA_B\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968994 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "color_mapper:colour_mapper\|Blue\[0\] " "Net is fed by \"color_mapper:colour_mapper\|Blue\[0\]\"" {  } { { "Color_Mapper.sv" "Blue\[0\]" { Text "/home/ece385user/Documents/lab6/Color_Mapper.sv" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1634780968994 ""}  } { { "lab62.sv" "VGA_B\[0\]" { Text "/home/ece385user/Documents/lab6/lab62.sv" 49 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1634780968994 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634780969046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ece385user/Documents/lab6/output_files/ece385lab6.map.smsg " "Generated suppressed messages file /home/ece385user/Documents/lab6/output_files/ece385lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780969587 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 36 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 36 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1150 " "Peak virtual memory: 1150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634780973411 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 20 20:49:33 2021 " "Processing ended: Wed Oct 20 20:49:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634780973411 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634780973411 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634780973411 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780973411 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 38 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 38 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634780973600 ""}
