# system info Lab4_sys on 2021.05.25.15:36:21
system_info:
name,value
DEVICE,EP4CE6E22C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1621942576
#
#
# Files generated for Lab4_sys on 2021.05.25.15:36:21
files:
filepath,kind,attributes,module,is_top
simulation/Lab4_sys.v,VERILOG,,Lab4_sys,true
simulation/submodules/my_Dslave.sv,SYSTEM_VERILOG,,my_Dslave,false
simulation/submodules/my_master.sv,SYSTEM_VERILOG,,my_master,false
simulation/submodules/my_slave.sv,SYSTEM_VERILOG,,my_slave,false
simulation/submodules/Lab4_sys_mm_interconnect_0.v,VERILOG,,Lab4_sys_mm_interconnect_0,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/Lab4_sys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Lab4_sys_mm_interconnect_0_router,false
simulation/submodules/Lab4_sys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,Lab4_sys_mm_interconnect_0_router_001,false
simulation/submodules/Lab4_sys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Lab4_sys_mm_interconnect_0_cmd_demux,false
simulation/submodules/Lab4_sys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Lab4_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Lab4_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/Lab4_sys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Lab4_sys_mm_interconnect_0_rsp_demux,false
simulation/submodules/Lab4_sys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Lab4_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Lab4_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/Lab4_sys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,Lab4_sys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Lab4_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Lab4_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Lab4_sys.my_Dslave_0,my_Dslave
Lab4_sys.my_master_0,my_master
Lab4_sys.my_slave_0,my_slave
Lab4_sys.my_slave_1,my_slave
Lab4_sys.mm_interconnect_0,Lab4_sys_mm_interconnect_0
Lab4_sys.mm_interconnect_0.my_master_0_m0_translator,altera_merlin_master_translator
Lab4_sys.mm_interconnect_0.my_slave_0_s0_translator,altera_merlin_slave_translator
Lab4_sys.mm_interconnect_0.my_slave_1_s0_translator,altera_merlin_slave_translator
Lab4_sys.mm_interconnect_0.my_Dslave_0_s0_translator,altera_merlin_slave_translator
Lab4_sys.mm_interconnect_0.my_master_0_m0_agent,altera_merlin_master_agent
Lab4_sys.mm_interconnect_0.my_slave_0_s0_agent,altera_merlin_slave_agent
Lab4_sys.mm_interconnect_0.my_slave_1_s0_agent,altera_merlin_slave_agent
Lab4_sys.mm_interconnect_0.my_Dslave_0_s0_agent,altera_merlin_slave_agent
Lab4_sys.mm_interconnect_0.my_slave_0_s0_agent_rsp_fifo,altera_avalon_sc_fifo
Lab4_sys.mm_interconnect_0.my_slave_1_s0_agent_rsp_fifo,altera_avalon_sc_fifo
Lab4_sys.mm_interconnect_0.my_Dslave_0_s0_agent_rsp_fifo,altera_avalon_sc_fifo
Lab4_sys.mm_interconnect_0.router,Lab4_sys_mm_interconnect_0_router
Lab4_sys.mm_interconnect_0.router_001,Lab4_sys_mm_interconnect_0_router_001
Lab4_sys.mm_interconnect_0.router_002,Lab4_sys_mm_interconnect_0_router_001
Lab4_sys.mm_interconnect_0.router_003,Lab4_sys_mm_interconnect_0_router_001
Lab4_sys.mm_interconnect_0.cmd_demux,Lab4_sys_mm_interconnect_0_cmd_demux
Lab4_sys.mm_interconnect_0.cmd_mux,Lab4_sys_mm_interconnect_0_cmd_mux
Lab4_sys.mm_interconnect_0.cmd_mux_001,Lab4_sys_mm_interconnect_0_cmd_mux
Lab4_sys.mm_interconnect_0.cmd_mux_002,Lab4_sys_mm_interconnect_0_cmd_mux
Lab4_sys.mm_interconnect_0.rsp_demux,Lab4_sys_mm_interconnect_0_rsp_demux
Lab4_sys.mm_interconnect_0.rsp_demux_001,Lab4_sys_mm_interconnect_0_rsp_demux
Lab4_sys.mm_interconnect_0.rsp_demux_002,Lab4_sys_mm_interconnect_0_rsp_demux
Lab4_sys.mm_interconnect_0.rsp_mux,Lab4_sys_mm_interconnect_0_rsp_mux
Lab4_sys.mm_interconnect_0.avalon_st_adapter,Lab4_sys_mm_interconnect_0_avalon_st_adapter
Lab4_sys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Lab4_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Lab4_sys.mm_interconnect_0.avalon_st_adapter_001,Lab4_sys_mm_interconnect_0_avalon_st_adapter
Lab4_sys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Lab4_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Lab4_sys.mm_interconnect_0.avalon_st_adapter_002,Lab4_sys_mm_interconnect_0_avalon_st_adapter
Lab4_sys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Lab4_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
