FIRE_CORE_INTR_ENABLE,VAR_0
FIRE_DMC_DBG_SEL_A,VAR_1
FIRE_DMC_DBG_SEL_B,VAR_2
FIRE_DMC_IENAB,VAR_3
FIRE_FATAL_RESET_APE,VAR_4
FIRE_FATAL_RESET_CPE,VAR_5
FIRE_FATAL_RESET_CTL,VAR_6
FIRE_FATAL_RESET_JI,VAR_7
FIRE_FATAL_RESET_JR,VAR_8
FIRE_FATAL_RESET_JW,VAR_9
FIRE_FATAL_RESET_MB,VAR_10
FIRE_FATAL_RESET_PIO,VAR_11
FIRE_FATAL_RESET_SPARE,VAR_12
FIRE_LPU_FCTRL_UCTRL,VAR_13
FIRE_LPU_FCTRL_UCTRL_N,VAR_14
FIRE_LPU_FCTRL_UCTRL_P,VAR_15
FIRE_LPU_LLCFG,VAR_16
FIRE_LPU_LLCFG_VC0,VAR_17
FIRE_LPU_LTSSM_CFG2,VAR_18
FIRE_LPU_LTSSM_CFG3,VAR_19
FIRE_LPU_LTSSM_CFG4,VAR_20
FIRE_LPU_LTSSM_CFG5,VAR_21
FIRE_LPU_RESET,VAR_22
FIRE_LPU_TXL_FIFOP,VAR_23
FIRE_PARITY_CONTROL,VAR_24
FIRE_PARITY_ENAB,VAR_25
FIRE_PEC_IENAB,VAR_26
FIRE_TLU_CTRL,VAR_27
FIRE_TLU_CTRL_CFG,VAR_28
FIRE_TLU_CTRL_QDET,VAR_29
FIRE_TLU_CTRL_TIM,VAR_30
FIRE_TLU_DEV_CTRL,VAR_31
FIRE_TLU_LINK_CTRL,VAR_32
FIRE_TLU_LINK_CTRL_CLK,VAR_33
upa_readq,FUNC_0
upa_writeq,FUNC_1
pci_fire_hw_init,FUNC_2
pbm,VAR_34
val,VAR_35
