######## IP Build Summary Report #######
########################################
#Info only 
########################################
ip_top_module_name = hqm_sip
KitVendor          = Intel
KitLibrary         = Intel
ip_version         = 1.0

########################################
# RTL Parameters (info only)
########################################
#RTL Parameter	Value
HQM_DTF_DATA_WIDTH	64
HQM_DTF_HEADER_WIDTH	25
HQM_DTF_TO_CNT_THRESHOLD	1000
HQM_DVP_USE_LEGACY_TIMESTAMP	0
HQM_DVP_USE_PUSH_SWD	0
HQM_SBE_DATAWIDTH	8
HQM_SBE_NPQUEUEDEPTH	4
HQM_SBE_PARITY_REQUIRED	1
HQM_SBE_PCQUEUEDEPTH	4
HQM_SFI_RX_BCM_EN	1
HQM_SFI_RX_BLOCK_EARLY_VLD_EN	1
HQM_SFI_RX_D	32
HQM_SFI_RX_DATA_AUX_PARITY_EN	1
HQM_SFI_RX_DATA_CRD_GRAN	4
HQM_SFI_RX_DATA_INTERLEAVE	0
HQM_SFI_RX_DATA_LAYER_EN	1
HQM_SFI_RX_DATA_MAX_FC_VC	1
HQM_SFI_RX_DATA_PARITY_EN	1
HQM_SFI_RX_DATA_PASS_HDR	0
HQM_SFI_RX_DS	1
HQM_SFI_RX_ECRC_SUPPORT	0
HQM_SFI_RX_FATAL_EN	0
HQM_SFI_RX_FLIT_MODE_PREFIX_EN	0
HQM_SFI_RX_H	32
HQM_SFI_RX_HDR_DATA_SEP	1
HQM_SFI_RX_HDR_MAX_FC_VC	1
HQM_SFI_RX_HGRAN	4
HQM_SFI_RX_HPARITY	1
HQM_SFI_RX_IDE_SUPPORT	0
HQM_SFI_RX_M	1
HQM_SFI_RX_MAX_CRD_CNT_WIDTH	12
HQM_SFI_RX_MAX_HDR_WIDTH	32
HQM_SFI_RX_NDCRD	4
HQM_SFI_RX_NHCRD	4
HQM_SFI_RX_NUM_SHARED_POOLS	0
HQM_SFI_RX_PCIE_MERGED_SELECT	0
HQM_SFI_RX_PCIE_SHARED_SELECT	0
HQM_SFI_RX_RBN	3
HQM_SFI_RX_SHARED_CREDIT_EN	0
HQM_SFI_RX_SH_DATA_CRD_BLK_SZ	1
HQM_SFI_RX_SH_HDR_CRD_BLK_SZ	1
HQM_SFI_RX_TBN	1
HQM_SFI_RX_TX_CRD_REG	1
HQM_SFI_RX_VIRAL_EN	0
HQM_SFI_RX_VR	0
HQM_SFI_RX_VT	0
HQM_SFI_TX_BCM_EN	1
HQM_SFI_TX_BLOCK_EARLY_VLD_EN	1
HQM_SFI_TX_D	32
HQM_SFI_TX_DATA_AUX_PARITY_EN	1
HQM_SFI_TX_DATA_CRD_GRAN	4
HQM_SFI_TX_DATA_INTERLEAVE	0
HQM_SFI_TX_DATA_LAYER_EN	1
HQM_SFI_TX_DATA_MAX_FC_VC	1
HQM_SFI_TX_DATA_PARITY_EN	1
HQM_SFI_TX_DATA_PASS_HDR	0
HQM_SFI_TX_DS	1
HQM_SFI_TX_ECRC_SUPPORT	0
HQM_SFI_TX_FATAL_EN	0
HQM_SFI_TX_FLIT_MODE_PREFIX_EN	0
HQM_SFI_TX_H	32
HQM_SFI_TX_HDR_DATA_SEP	0
HQM_SFI_TX_HDR_MAX_FC_VC	1
HQM_SFI_TX_HGRAN	4
HQM_SFI_TX_HPARITY	1
HQM_SFI_TX_IDE_SUPPORT	0
HQM_SFI_TX_M	1
HQM_SFI_TX_MAX_CRD_CNT_WIDTH	12
HQM_SFI_TX_MAX_HDR_WIDTH	32
HQM_SFI_TX_NDCRD	4
HQM_SFI_TX_NHCRD	4
HQM_SFI_TX_NUM_SHARED_POOLS	0
HQM_SFI_TX_PCIE_MERGED_SELECT	0
HQM_SFI_TX_PCIE_SHARED_SELECT	0
HQM_SFI_TX_RBN	1
HQM_SFI_TX_SHARED_CREDIT_EN	0
HQM_SFI_TX_SH_DATA_CRD_BLK_SZ	1
HQM_SFI_TX_SH_HDR_CRD_BLK_SZ	1
HQM_SFI_TX_TBN	3
HQM_SFI_TX_TX_CRD_REG	1
HQM_SFI_TX_VIRAL_EN	0
HQM_SFI_TX_VR	0
HQM_SFI_TX_VT	0
HQM_TRIGFABWIDTH	4
HQM_TRIGGER_WIDTH	3

########################################
# Ports with PortWidth and PortDirection (info only)
########################################
#Port_name	PortWidth	Port_Direction
adtf_dnstream_data	[(@HQM_DTF_DATA_WIDTH-1):0]		out
adtf_dnstream_header	[(@HQM_DTF_HEADER_WIDTH-1):0]		out
adtf_dnstream_valid	1		out
atrig_fabric_in_ack	[(@HQM_TRIGFABWIDTH-1):0]		out
atrig_fabric_out	[(@HQM_TRIGFABWIDTH-1):0]		out
bcam_AW_bcam_2048x26_cclk	1		out
bcam_AW_bcam_2048x26_cdata	[207:0]		out
bcam_AW_bcam_2048x26_ce	[7:0]		out
bcam_AW_bcam_2048x26_cmatch	[2047:0]		in
bcam_AW_bcam_2048x26_dfx_clk	1		out
bcam_AW_bcam_2048x26_raddr	[7:0]		out
bcam_AW_bcam_2048x26_rclk	1		out
bcam_AW_bcam_2048x26_rdata	[207:0]		in
bcam_AW_bcam_2048x26_re	1		out
bcam_AW_bcam_2048x26_waddr	[63:0]		out
bcam_AW_bcam_2048x26_wclk	1		out
bcam_AW_bcam_2048x26_wdata	[207:0]		out
bcam_AW_bcam_2048x26_we	[7:0]		out
dig_view_out_0	1		out
dig_view_out_1	1		out
dvp_paddr	[31:0]		in
dvp_penable	1		in
dvp_pprot	[2:0]		in
dvp_prdata	[31:0]		out
dvp_pready	1		out
dvp_psel	1		in
dvp_pslverr	1		out
dvp_pstrb	[3:0]		in
dvp_pwdata	[31:0]		in
dvp_pwrite	1		in
early_fuses	[15:0]		in
fdfx_debug_cap	[7:0]		in
fdfx_debug_cap_valid	1		in
fdfx_earlyboot_debug_exit	1		in
fdfx_policy_update	1		in
fdfx_powergood	1		in
fdfx_sbparity_def	1		in
fdfx_security_policy	[7:0]		in
fdtf_clk	1		in
fdtf_cry_clk	1		in
fdtf_fast_cnt_width	[1:0]		in
fdtf_force_ts	1		in
fdtf_packetizer_cid	[7:0]		in
fdtf_packetizer_mid	[7:0]		in
fdtf_rst_b	1		in
fdtf_serial_download_tsc	1		in
fdtf_survive_mode	1		in
fdtf_timestamp_valid	1		in
fdtf_timestamp_value	[55:0]		in
fdtf_tsc_adjustment_strap	[15:0]		in
fdtf_upstream_active	1		in
fdtf_upstream_credit	1		in
fdtf_upstream_sync	1		in
fscan_byprst_b	1		in
fscan_clkungate	1		in
fscan_clkungate_syn	1		in
fscan_isol_ctrl	1		in
fscan_isol_lat_ctrl	1		in
fscan_latchclosed_b	1		in
fscan_latchopen	1		in
fscan_mode	1		in
fscan_ret_ctrl	1		in
fscan_rstbypen	1		in
fscan_shiften	1		in
ftrig_fabric_in	[(@HQM_TRIGFABWIDTH-1):0]		in
ftrig_fabric_out_ack	[(@HQM_TRIGFABWIDTH-1):0]		in
gpsb_meom	1		out
gpsb_mnpcup	1		in
gpsb_mnpput	1		out
gpsb_mparity	1		out
gpsb_mpayload	[(@HQM_SBE_DATAWIDTH-1):0]		out
gpsb_mpccup	1		in
gpsb_mpcput	1		out
gpsb_side_ism_agent	[2:0]		out
gpsb_side_ism_fabric	[2:0]		in
gpsb_teom	1		in
gpsb_tnpcup	1		out
gpsb_tnpput	1		in
gpsb_tparity	1		in
gpsb_tpayload	[(@HQM_SBE_DATAWIDTH-1):0]		in
gpsb_tpccup	1		out
gpsb_tpcput	1		in
hqm_pm_adr_ack	1		out
hqm_pwrgood_rst_b	1		out
iosf_pgcb_clk	1		in
ip_ready	1		out
par_mem_pgcb_fet_en_ack_b	1		in
par_mem_pgcb_fet_en_b	1		out
pgcb_clk	1		in
pgcb_isol_en	1		out
pgcb_isol_en_b	1		out
pgcb_tck	1		in
pm_hqm_adr_assert	1		in
pma_safemode	1		in
powergood_rst_b	1		in
prim_clk	1		in
prim_clkack	1		in
prim_clkreq	1		out
prim_pwrgate_pmc_wake	1		in
prim_rst_b	1		in
prochot	1		in
reset_prep_ack	1		out
rf_alarm_vf_synd0_raddr	[3:0]		out
rf_alarm_vf_synd0_rclk	1		out
rf_alarm_vf_synd0_rclk_rst_n	1		out
rf_alarm_vf_synd0_rdata	[29:0]		in
rf_alarm_vf_synd0_re	1		out
rf_alarm_vf_synd0_waddr	[3:0]		out
rf_alarm_vf_synd0_wclk	1		out
rf_alarm_vf_synd0_wclk_rst_n	1		out
rf_alarm_vf_synd0_wdata	[29:0]		out
rf_alarm_vf_synd0_we	1		out
rf_alarm_vf_synd1_raddr	[3:0]		out
rf_alarm_vf_synd1_rclk	1		out
rf_alarm_vf_synd1_rclk_rst_n	1		out
rf_alarm_vf_synd1_rdata	[31:0]		in
rf_alarm_vf_synd1_re	1		out
rf_alarm_vf_synd1_waddr	[3:0]		out
rf_alarm_vf_synd1_wclk	1		out
rf_alarm_vf_synd1_wclk_rst_n	1		out
rf_alarm_vf_synd1_wdata	[31:0]		out
rf_alarm_vf_synd1_we	1		out
rf_alarm_vf_synd2_raddr	[3:0]		out
rf_alarm_vf_synd2_rclk	1		out
rf_alarm_vf_synd2_rclk_rst_n	1		out
rf_alarm_vf_synd2_rdata	[31:0]		in
rf_alarm_vf_synd2_re	1		out
rf_alarm_vf_synd2_waddr	[3:0]		out
rf_alarm_vf_synd2_wclk	1		out
rf_alarm_vf_synd2_wclk_rst_n	1		out
rf_alarm_vf_synd2_wdata	[31:0]		out
rf_alarm_vf_synd2_we	1		out
rf_aqed_chp_sch_rx_sync_mem_raddr	[1:0]		out
rf_aqed_chp_sch_rx_sync_mem_rclk	1		out
rf_aqed_chp_sch_rx_sync_mem_rclk_rst_n	1		out
rf_aqed_chp_sch_rx_sync_mem_rdata	[178:0]		in
rf_aqed_chp_sch_rx_sync_mem_re	1		out
rf_aqed_chp_sch_rx_sync_mem_waddr	[1:0]		out
rf_aqed_chp_sch_rx_sync_mem_wclk	1		out
rf_aqed_chp_sch_rx_sync_mem_wclk_rst_n	1		out
rf_aqed_chp_sch_rx_sync_mem_wdata	[178:0]		out
rf_aqed_chp_sch_rx_sync_mem_we	1		out
rf_aqed_fid_cnt_raddr	[10:0]		out
rf_aqed_fid_cnt_rclk	1		out
rf_aqed_fid_cnt_rclk_rst_n	1		out
rf_aqed_fid_cnt_rdata	[16:0]		in
rf_aqed_fid_cnt_re	1		out
rf_aqed_fid_cnt_waddr	[10:0]		out
rf_aqed_fid_cnt_wclk	1		out
rf_aqed_fid_cnt_wclk_rst_n	1		out
rf_aqed_fid_cnt_wdata	[16:0]		out
rf_aqed_fid_cnt_we	1		out
rf_aqed_fifo_ap_aqed_raddr	[3:0]		out
rf_aqed_fifo_ap_aqed_rclk	1		out
rf_aqed_fifo_ap_aqed_rclk_rst_n	1		out
rf_aqed_fifo_ap_aqed_rdata	[44:0]		in
rf_aqed_fifo_ap_aqed_re	1		out
rf_aqed_fifo_ap_aqed_waddr	[3:0]		out
rf_aqed_fifo_ap_aqed_wclk	1		out
rf_aqed_fifo_ap_aqed_wclk_rst_n	1		out
rf_aqed_fifo_ap_aqed_wdata	[44:0]		out
rf_aqed_fifo_ap_aqed_we	1		out
rf_aqed_fifo_aqed_ap_enq_raddr	[3:0]		out
rf_aqed_fifo_aqed_ap_enq_rclk	1		out
rf_aqed_fifo_aqed_ap_enq_rclk_rst_n	1		out
rf_aqed_fifo_aqed_ap_enq_rdata	[23:0]		in
rf_aqed_fifo_aqed_ap_enq_re	1		out
rf_aqed_fifo_aqed_ap_enq_waddr	[3:0]		out
rf_aqed_fifo_aqed_ap_enq_wclk	1		out
rf_aqed_fifo_aqed_ap_enq_wclk_rst_n	1		out
rf_aqed_fifo_aqed_ap_enq_wdata	[23:0]		out
rf_aqed_fifo_aqed_ap_enq_we	1		out
rf_aqed_fifo_aqed_chp_sch_raddr	[3:0]		out
rf_aqed_fifo_aqed_chp_sch_rclk	1		out
rf_aqed_fifo_aqed_chp_sch_rclk_rst_n	1		out
rf_aqed_fifo_aqed_chp_sch_rdata	[179:0]		in
rf_aqed_fifo_aqed_chp_sch_re	1		out
rf_aqed_fifo_aqed_chp_sch_waddr	[3:0]		out
rf_aqed_fifo_aqed_chp_sch_wclk	1		out
rf_aqed_fifo_aqed_chp_sch_wclk_rst_n	1		out
rf_aqed_fifo_aqed_chp_sch_wdata	[179:0]		out
rf_aqed_fifo_aqed_chp_sch_we	1		out
rf_aqed_fifo_freelist_return_raddr	[3:0]		out
rf_aqed_fifo_freelist_return_rclk	1		out
rf_aqed_fifo_freelist_return_rclk_rst_n	1		out
rf_aqed_fifo_freelist_return_rdata	[31:0]		in
rf_aqed_fifo_freelist_return_re	1		out
rf_aqed_fifo_freelist_return_waddr	[3:0]		out
rf_aqed_fifo_freelist_return_wclk	1		out
rf_aqed_fifo_freelist_return_wclk_rst_n	1		out
rf_aqed_fifo_freelist_return_wdata	[31:0]		out
rf_aqed_fifo_freelist_return_we	1		out
rf_aqed_fifo_lsp_aqed_cmp_raddr	[3:0]		out
rf_aqed_fifo_lsp_aqed_cmp_rclk	1		out
rf_aqed_fifo_lsp_aqed_cmp_rclk_rst_n	1		out
rf_aqed_fifo_lsp_aqed_cmp_rdata	[34:0]		in
rf_aqed_fifo_lsp_aqed_cmp_re	1		out
rf_aqed_fifo_lsp_aqed_cmp_waddr	[3:0]		out
rf_aqed_fifo_lsp_aqed_cmp_wclk	1		out
rf_aqed_fifo_lsp_aqed_cmp_wclk_rst_n	1		out
rf_aqed_fifo_lsp_aqed_cmp_wdata	[34:0]		out
rf_aqed_fifo_lsp_aqed_cmp_we	1		out
rf_aqed_fifo_qed_aqed_enq_fid_raddr	[2:0]		out
rf_aqed_fifo_qed_aqed_enq_fid_rclk	1		out
rf_aqed_fifo_qed_aqed_enq_fid_rclk_rst_n	1		out
rf_aqed_fifo_qed_aqed_enq_fid_rdata	[152:0]		in
rf_aqed_fifo_qed_aqed_enq_fid_re	1		out
rf_aqed_fifo_qed_aqed_enq_fid_waddr	[2:0]		out
rf_aqed_fifo_qed_aqed_enq_fid_wclk	1		out
rf_aqed_fifo_qed_aqed_enq_fid_wclk_rst_n	1		out
rf_aqed_fifo_qed_aqed_enq_fid_wdata	[152:0]		out
rf_aqed_fifo_qed_aqed_enq_fid_we	1		out
rf_aqed_fifo_qed_aqed_enq_raddr	[1:0]		out
rf_aqed_fifo_qed_aqed_enq_rclk	1		out
rf_aqed_fifo_qed_aqed_enq_rclk_rst_n	1		out
rf_aqed_fifo_qed_aqed_enq_rdata	[154:0]		in
rf_aqed_fifo_qed_aqed_enq_re	1		out
rf_aqed_fifo_qed_aqed_enq_waddr	[1:0]		out
rf_aqed_fifo_qed_aqed_enq_wclk	1		out
rf_aqed_fifo_qed_aqed_enq_wclk_rst_n	1		out
rf_aqed_fifo_qed_aqed_enq_wdata	[154:0]		out
rf_aqed_fifo_qed_aqed_enq_we	1		out
rf_aqed_ll_cnt_pri0_raddr	[10:0]		out
rf_aqed_ll_cnt_pri0_rclk	1		out
rf_aqed_ll_cnt_pri0_rclk_rst_n	1		out
rf_aqed_ll_cnt_pri0_rdata	[15:0]		in
rf_aqed_ll_cnt_pri0_re	1		out
rf_aqed_ll_cnt_pri0_waddr	[10:0]		out
rf_aqed_ll_cnt_pri0_wclk	1		out
rf_aqed_ll_cnt_pri0_wclk_rst_n	1		out
rf_aqed_ll_cnt_pri0_wdata	[15:0]		out
rf_aqed_ll_cnt_pri0_we	1		out
rf_aqed_ll_cnt_pri1_raddr	[10:0]		out
rf_aqed_ll_cnt_pri1_rclk	1		out
rf_aqed_ll_cnt_pri1_rclk_rst_n	1		out
rf_aqed_ll_cnt_pri1_rdata	[15:0]		in
rf_aqed_ll_cnt_pri1_re	1		out
rf_aqed_ll_cnt_pri1_waddr	[10:0]		out
rf_aqed_ll_cnt_pri1_wclk	1		out
rf_aqed_ll_cnt_pri1_wclk_rst_n	1		out
rf_aqed_ll_cnt_pri1_wdata	[15:0]		out
rf_aqed_ll_cnt_pri1_we	1		out
rf_aqed_ll_cnt_pri2_raddr	[10:0]		out
rf_aqed_ll_cnt_pri2_rclk	1		out
rf_aqed_ll_cnt_pri2_rclk_rst_n	1		out
rf_aqed_ll_cnt_pri2_rdata	[15:0]		in
rf_aqed_ll_cnt_pri2_re	1		out
rf_aqed_ll_cnt_pri2_waddr	[10:0]		out
rf_aqed_ll_cnt_pri2_wclk	1		out
rf_aqed_ll_cnt_pri2_wclk_rst_n	1		out
rf_aqed_ll_cnt_pri2_wdata	[15:0]		out
rf_aqed_ll_cnt_pri2_we	1		out
rf_aqed_ll_cnt_pri3_raddr	[10:0]		out
rf_aqed_ll_cnt_pri3_rclk	1		out
rf_aqed_ll_cnt_pri3_rclk_rst_n	1		out
rf_aqed_ll_cnt_pri3_rdata	[15:0]		in
rf_aqed_ll_cnt_pri3_re	1		out
rf_aqed_ll_cnt_pri3_waddr	[10:0]		out
rf_aqed_ll_cnt_pri3_wclk	1		out
rf_aqed_ll_cnt_pri3_wclk_rst_n	1		out
rf_aqed_ll_cnt_pri3_wdata	[15:0]		out
rf_aqed_ll_cnt_pri3_we	1		out
rf_aqed_ll_qe_hp_pri0_raddr	[10:0]		out
rf_aqed_ll_qe_hp_pri0_rclk	1		out
rf_aqed_ll_qe_hp_pri0_rclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri0_rdata	[13:0]		in
rf_aqed_ll_qe_hp_pri0_re	1		out
rf_aqed_ll_qe_hp_pri0_waddr	[10:0]		out
rf_aqed_ll_qe_hp_pri0_wclk	1		out
rf_aqed_ll_qe_hp_pri0_wclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri0_wdata	[13:0]		out
rf_aqed_ll_qe_hp_pri0_we	1		out
rf_aqed_ll_qe_hp_pri1_raddr	[10:0]		out
rf_aqed_ll_qe_hp_pri1_rclk	1		out
rf_aqed_ll_qe_hp_pri1_rclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri1_rdata	[13:0]		in
rf_aqed_ll_qe_hp_pri1_re	1		out
rf_aqed_ll_qe_hp_pri1_waddr	[10:0]		out
rf_aqed_ll_qe_hp_pri1_wclk	1		out
rf_aqed_ll_qe_hp_pri1_wclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri1_wdata	[13:0]		out
rf_aqed_ll_qe_hp_pri1_we	1		out
rf_aqed_ll_qe_hp_pri2_raddr	[10:0]		out
rf_aqed_ll_qe_hp_pri2_rclk	1		out
rf_aqed_ll_qe_hp_pri2_rclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri2_rdata	[13:0]		in
rf_aqed_ll_qe_hp_pri2_re	1		out
rf_aqed_ll_qe_hp_pri2_waddr	[10:0]		out
rf_aqed_ll_qe_hp_pri2_wclk	1		out
rf_aqed_ll_qe_hp_pri2_wclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri2_wdata	[13:0]		out
rf_aqed_ll_qe_hp_pri2_we	1		out
rf_aqed_ll_qe_hp_pri3_raddr	[10:0]		out
rf_aqed_ll_qe_hp_pri3_rclk	1		out
rf_aqed_ll_qe_hp_pri3_rclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri3_rdata	[13:0]		in
rf_aqed_ll_qe_hp_pri3_re	1		out
rf_aqed_ll_qe_hp_pri3_waddr	[10:0]		out
rf_aqed_ll_qe_hp_pri3_wclk	1		out
rf_aqed_ll_qe_hp_pri3_wclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri3_wdata	[13:0]		out
rf_aqed_ll_qe_hp_pri3_we	1		out
rf_aqed_ll_qe_tp_pri0_raddr	[10:0]		out
rf_aqed_ll_qe_tp_pri0_rclk	1		out
rf_aqed_ll_qe_tp_pri0_rclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri0_rdata	[13:0]		in
rf_aqed_ll_qe_tp_pri0_re	1		out
rf_aqed_ll_qe_tp_pri0_waddr	[10:0]		out
rf_aqed_ll_qe_tp_pri0_wclk	1		out
rf_aqed_ll_qe_tp_pri0_wclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri0_wdata	[13:0]		out
rf_aqed_ll_qe_tp_pri0_we	1		out
rf_aqed_ll_qe_tp_pri1_raddr	[10:0]		out
rf_aqed_ll_qe_tp_pri1_rclk	1		out
rf_aqed_ll_qe_tp_pri1_rclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri1_rdata	[13:0]		in
rf_aqed_ll_qe_tp_pri1_re	1		out
rf_aqed_ll_qe_tp_pri1_waddr	[10:0]		out
rf_aqed_ll_qe_tp_pri1_wclk	1		out
rf_aqed_ll_qe_tp_pri1_wclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri1_wdata	[13:0]		out
rf_aqed_ll_qe_tp_pri1_we	1		out
rf_aqed_ll_qe_tp_pri2_raddr	[10:0]		out
rf_aqed_ll_qe_tp_pri2_rclk	1		out
rf_aqed_ll_qe_tp_pri2_rclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri2_rdata	[13:0]		in
rf_aqed_ll_qe_tp_pri2_re	1		out
rf_aqed_ll_qe_tp_pri2_waddr	[10:0]		out
rf_aqed_ll_qe_tp_pri2_wclk	1		out
rf_aqed_ll_qe_tp_pri2_wclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri2_wdata	[13:0]		out
rf_aqed_ll_qe_tp_pri2_we	1		out
rf_aqed_ll_qe_tp_pri3_raddr	[10:0]		out
rf_aqed_ll_qe_tp_pri3_rclk	1		out
rf_aqed_ll_qe_tp_pri3_rclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri3_rdata	[13:0]		in
rf_aqed_ll_qe_tp_pri3_re	1		out
rf_aqed_ll_qe_tp_pri3_waddr	[10:0]		out
rf_aqed_ll_qe_tp_pri3_wclk	1		out
rf_aqed_ll_qe_tp_pri3_wclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri3_wdata	[13:0]		out
rf_aqed_ll_qe_tp_pri3_we	1		out
rf_aqed_lsp_deq_fifo_mem_raddr	[4:0]		out
rf_aqed_lsp_deq_fifo_mem_rclk	1		out
rf_aqed_lsp_deq_fifo_mem_rclk_rst_n	1		out
rf_aqed_lsp_deq_fifo_mem_rdata	[8:0]		in
rf_aqed_lsp_deq_fifo_mem_re	1		out
rf_aqed_lsp_deq_fifo_mem_waddr	[4:0]		out
rf_aqed_lsp_deq_fifo_mem_wclk	1		out
rf_aqed_lsp_deq_fifo_mem_wclk_rst_n	1		out
rf_aqed_lsp_deq_fifo_mem_wdata	[8:0]		out
rf_aqed_lsp_deq_fifo_mem_we	1		out
rf_aqed_qid2cqidix_raddr	[4:0]		out
rf_aqed_qid2cqidix_rclk	1		out
rf_aqed_qid2cqidix_rclk_rst_n	1		out
rf_aqed_qid2cqidix_rdata	[527:0]		in
rf_aqed_qid2cqidix_re	1		out
rf_aqed_qid2cqidix_waddr	[4:0]		out
rf_aqed_qid2cqidix_wclk	1		out
rf_aqed_qid2cqidix_wclk_rst_n	1		out
rf_aqed_qid2cqidix_wdata	[527:0]		out
rf_aqed_qid2cqidix_we	1		out
rf_aqed_qid_cnt_raddr	[4:0]		out
rf_aqed_qid_cnt_rclk	1		out
rf_aqed_qid_cnt_rclk_rst_n	1		out
rf_aqed_qid_cnt_rdata	[14:0]		in
rf_aqed_qid_cnt_re	1		out
rf_aqed_qid_cnt_waddr	[4:0]		out
rf_aqed_qid_cnt_wclk	1		out
rf_aqed_qid_cnt_wclk_rst_n	1		out
rf_aqed_qid_cnt_wdata	[14:0]		out
rf_aqed_qid_cnt_we	1		out
rf_aqed_qid_fid_limit_raddr	[4:0]		out
rf_aqed_qid_fid_limit_rclk	1		out
rf_aqed_qid_fid_limit_rclk_rst_n	1		out
rf_aqed_qid_fid_limit_rdata	[13:0]		in
rf_aqed_qid_fid_limit_re	1		out
rf_aqed_qid_fid_limit_waddr	[4:0]		out
rf_aqed_qid_fid_limit_wclk	1		out
rf_aqed_qid_fid_limit_wclk_rst_n	1		out
rf_aqed_qid_fid_limit_wdata	[13:0]		out
rf_aqed_qid_fid_limit_we	1		out
rf_atm_cmp_fifo_mem_raddr	[2:0]		out
rf_atm_cmp_fifo_mem_rclk	1		out
rf_atm_cmp_fifo_mem_rclk_rst_n	1		out
rf_atm_cmp_fifo_mem_rdata	[54:0]		in
rf_atm_cmp_fifo_mem_re	1		out
rf_atm_cmp_fifo_mem_waddr	[2:0]		out
rf_atm_cmp_fifo_mem_wclk	1		out
rf_atm_cmp_fifo_mem_wclk_rst_n	1		out
rf_atm_cmp_fifo_mem_wdata	[54:0]		out
rf_atm_cmp_fifo_mem_we	1		out
rf_atm_fifo_ap_aqed_raddr	[3:0]		out
rf_atm_fifo_ap_aqed_rclk	1		out
rf_atm_fifo_ap_aqed_rclk_rst_n	1		out
rf_atm_fifo_ap_aqed_rdata	[44:0]		in
rf_atm_fifo_ap_aqed_re	1		out
rf_atm_fifo_ap_aqed_waddr	[3:0]		out
rf_atm_fifo_ap_aqed_wclk	1		out
rf_atm_fifo_ap_aqed_wclk_rst_n	1		out
rf_atm_fifo_ap_aqed_wdata	[44:0]		out
rf_atm_fifo_ap_aqed_we	1		out
rf_atm_fifo_aqed_ap_enq_raddr	[4:0]		out
rf_atm_fifo_aqed_ap_enq_rclk	1		out
rf_atm_fifo_aqed_ap_enq_rclk_rst_n	1		out
rf_atm_fifo_aqed_ap_enq_rdata	[23:0]		in
rf_atm_fifo_aqed_ap_enq_re	1		out
rf_atm_fifo_aqed_ap_enq_waddr	[4:0]		out
rf_atm_fifo_aqed_ap_enq_wclk	1		out
rf_atm_fifo_aqed_ap_enq_wclk_rst_n	1		out
rf_atm_fifo_aqed_ap_enq_wdata	[23:0]		out
rf_atm_fifo_aqed_ap_enq_we	1		out
rf_atq_cnt_raddr	[4:0]		out
rf_atq_cnt_rclk	1		out
rf_atq_cnt_rclk_rst_n	1		out
rf_atq_cnt_rdata	[67:0]		in
rf_atq_cnt_re	1		out
rf_atq_cnt_waddr	[4:0]		out
rf_atq_cnt_wclk	1		out
rf_atq_cnt_wclk_rst_n	1		out
rf_atq_cnt_wdata	[67:0]		out
rf_atq_cnt_we	1		out
rf_atq_hp_raddr	[6:0]		out
rf_atq_hp_rclk	1		out
rf_atq_hp_rclk_rst_n	1		out
rf_atq_hp_rdata	[14:0]		in
rf_atq_hp_re	1		out
rf_atq_hp_waddr	[6:0]		out
rf_atq_hp_wclk	1		out
rf_atq_hp_wclk_rst_n	1		out
rf_atq_hp_wdata	[14:0]		out
rf_atq_hp_we	1		out
rf_atq_tp_raddr	[6:0]		out
rf_atq_tp_rclk	1		out
rf_atq_tp_rclk_rst_n	1		out
rf_atq_tp_rdata	[14:0]		in
rf_atq_tp_re	1		out
rf_atq_tp_waddr	[6:0]		out
rf_atq_tp_wclk	1		out
rf_atq_tp_wclk_rst_n	1		out
rf_atq_tp_wdata	[14:0]		out
rf_atq_tp_we	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_raddr	[4:0]		out
rf_cfg_atm_qid_dpth_thrsh_mem_rclk	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_rclk_rst_n	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_rdata	[15:0]		in
rf_cfg_atm_qid_dpth_thrsh_mem_re	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_waddr	[4:0]		out
rf_cfg_atm_qid_dpth_thrsh_mem_wclk	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_wclk_rst_n	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_wdata	[15:0]		out
rf_cfg_atm_qid_dpth_thrsh_mem_we	1		out
rf_cfg_cq2priov_mem_raddr	[4:0]		out
rf_cfg_cq2priov_mem_rclk	1		out
rf_cfg_cq2priov_mem_rclk_rst_n	1		out
rf_cfg_cq2priov_mem_rdata	[32:0]		in
rf_cfg_cq2priov_mem_re	1		out
rf_cfg_cq2priov_mem_waddr	[4:0]		out
rf_cfg_cq2priov_mem_wclk	1		out
rf_cfg_cq2priov_mem_wclk_rst_n	1		out
rf_cfg_cq2priov_mem_wdata	[32:0]		out
rf_cfg_cq2priov_mem_we	1		out
rf_cfg_cq2priov_odd_mem_raddr	[4:0]		out
rf_cfg_cq2priov_odd_mem_rclk	1		out
rf_cfg_cq2priov_odd_mem_rclk_rst_n	1		out
rf_cfg_cq2priov_odd_mem_rdata	[32:0]		in
rf_cfg_cq2priov_odd_mem_re	1		out
rf_cfg_cq2priov_odd_mem_waddr	[4:0]		out
rf_cfg_cq2priov_odd_mem_wclk	1		out
rf_cfg_cq2priov_odd_mem_wclk_rst_n	1		out
rf_cfg_cq2priov_odd_mem_wdata	[32:0]		out
rf_cfg_cq2priov_odd_mem_we	1		out
rf_cfg_cq2qid_0_mem_raddr	[4:0]		out
rf_cfg_cq2qid_0_mem_rclk	1		out
rf_cfg_cq2qid_0_mem_rclk_rst_n	1		out
rf_cfg_cq2qid_0_mem_rdata	[28:0]		in
rf_cfg_cq2qid_0_mem_re	1		out
rf_cfg_cq2qid_0_mem_waddr	[4:0]		out
rf_cfg_cq2qid_0_mem_wclk	1		out
rf_cfg_cq2qid_0_mem_wclk_rst_n	1		out
rf_cfg_cq2qid_0_mem_wdata	[28:0]		out
rf_cfg_cq2qid_0_mem_we	1		out
rf_cfg_cq2qid_0_odd_mem_raddr	[4:0]		out
rf_cfg_cq2qid_0_odd_mem_rclk	1		out
rf_cfg_cq2qid_0_odd_mem_rclk_rst_n	1		out
rf_cfg_cq2qid_0_odd_mem_rdata	[28:0]		in
rf_cfg_cq2qid_0_odd_mem_re	1		out
rf_cfg_cq2qid_0_odd_mem_waddr	[4:0]		out
rf_cfg_cq2qid_0_odd_mem_wclk	1		out
rf_cfg_cq2qid_0_odd_mem_wclk_rst_n	1		out
rf_cfg_cq2qid_0_odd_mem_wdata	[28:0]		out
rf_cfg_cq2qid_0_odd_mem_we	1		out
rf_cfg_cq2qid_1_mem_raddr	[4:0]		out
rf_cfg_cq2qid_1_mem_rclk	1		out
rf_cfg_cq2qid_1_mem_rclk_rst_n	1		out
rf_cfg_cq2qid_1_mem_rdata	[28:0]		in
rf_cfg_cq2qid_1_mem_re	1		out
rf_cfg_cq2qid_1_mem_waddr	[4:0]		out
rf_cfg_cq2qid_1_mem_wclk	1		out
rf_cfg_cq2qid_1_mem_wclk_rst_n	1		out
rf_cfg_cq2qid_1_mem_wdata	[28:0]		out
rf_cfg_cq2qid_1_mem_we	1		out
rf_cfg_cq2qid_1_odd_mem_raddr	[4:0]		out
rf_cfg_cq2qid_1_odd_mem_rclk	1		out
rf_cfg_cq2qid_1_odd_mem_rclk_rst_n	1		out
rf_cfg_cq2qid_1_odd_mem_rdata	[28:0]		in
rf_cfg_cq2qid_1_odd_mem_re	1		out
rf_cfg_cq2qid_1_odd_mem_waddr	[4:0]		out
rf_cfg_cq2qid_1_odd_mem_wclk	1		out
rf_cfg_cq2qid_1_odd_mem_wclk_rst_n	1		out
rf_cfg_cq2qid_1_odd_mem_wdata	[28:0]		out
rf_cfg_cq2qid_1_odd_mem_we	1		out
rf_cfg_cq_ldb_inflight_limit_mem_raddr	[5:0]		out
rf_cfg_cq_ldb_inflight_limit_mem_rclk	1		out
rf_cfg_cq_ldb_inflight_limit_mem_rclk_rst_n	1		out
rf_cfg_cq_ldb_inflight_limit_mem_rdata	[13:0]		in
rf_cfg_cq_ldb_inflight_limit_mem_re	1		out
rf_cfg_cq_ldb_inflight_limit_mem_waddr	[5:0]		out
rf_cfg_cq_ldb_inflight_limit_mem_wclk	1		out
rf_cfg_cq_ldb_inflight_limit_mem_wclk_rst_n	1		out
rf_cfg_cq_ldb_inflight_limit_mem_wdata	[13:0]		out
rf_cfg_cq_ldb_inflight_limit_mem_we	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_raddr	[5:0]		out
rf_cfg_cq_ldb_inflight_threshold_mem_rclk	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_rclk_rst_n	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_rdata	[13:0]		in
rf_cfg_cq_ldb_inflight_threshold_mem_re	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_waddr	[5:0]		out
rf_cfg_cq_ldb_inflight_threshold_mem_wclk	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_wclk_rst_n	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_wdata	[13:0]		out
rf_cfg_cq_ldb_inflight_threshold_mem_we	1		out
rf_cfg_cq_ldb_token_depth_select_mem_raddr	[5:0]		out
rf_cfg_cq_ldb_token_depth_select_mem_rclk	1		out
rf_cfg_cq_ldb_token_depth_select_mem_rclk_rst_n	1		out
rf_cfg_cq_ldb_token_depth_select_mem_rdata	[4:0]		in
rf_cfg_cq_ldb_token_depth_select_mem_re	1		out
rf_cfg_cq_ldb_token_depth_select_mem_waddr	[5:0]		out
rf_cfg_cq_ldb_token_depth_select_mem_wclk	1		out
rf_cfg_cq_ldb_token_depth_select_mem_wclk_rst_n	1		out
rf_cfg_cq_ldb_token_depth_select_mem_wdata	[4:0]		out
rf_cfg_cq_ldb_token_depth_select_mem_we	1		out
rf_cfg_cq_ldb_wu_limit_mem_raddr	[5:0]		out
rf_cfg_cq_ldb_wu_limit_mem_rclk	1		out
rf_cfg_cq_ldb_wu_limit_mem_rclk_rst_n	1		out
rf_cfg_cq_ldb_wu_limit_mem_rdata	[16:0]		in
rf_cfg_cq_ldb_wu_limit_mem_re	1		out
rf_cfg_cq_ldb_wu_limit_mem_waddr	[5:0]		out
rf_cfg_cq_ldb_wu_limit_mem_wclk	1		out
rf_cfg_cq_ldb_wu_limit_mem_wclk_rst_n	1		out
rf_cfg_cq_ldb_wu_limit_mem_wdata	[16:0]		out
rf_cfg_cq_ldb_wu_limit_mem_we	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_raddr	[5:0]		out
rf_cfg_dir_qid_dpth_thrsh_mem_rclk	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_rclk_rst_n	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_rdata	[15:0]		in
rf_cfg_dir_qid_dpth_thrsh_mem_re	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_waddr	[5:0]		out
rf_cfg_dir_qid_dpth_thrsh_mem_wclk	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_wclk_rst_n	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_wdata	[15:0]		out
rf_cfg_dir_qid_dpth_thrsh_mem_we	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_raddr	[4:0]		out
rf_cfg_nalb_qid_dpth_thrsh_mem_rclk	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_rclk_rst_n	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_rdata	[15:0]		in
rf_cfg_nalb_qid_dpth_thrsh_mem_re	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_waddr	[4:0]		out
rf_cfg_nalb_qid_dpth_thrsh_mem_wclk	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_wclk_rst_n	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_wdata	[15:0]		out
rf_cfg_nalb_qid_dpth_thrsh_mem_we	1		out
rf_cfg_qid_aqed_active_limit_mem_raddr	[4:0]		out
rf_cfg_qid_aqed_active_limit_mem_rclk	1		out
rf_cfg_qid_aqed_active_limit_mem_rclk_rst_n	1		out
rf_cfg_qid_aqed_active_limit_mem_rdata	[12:0]		in
rf_cfg_qid_aqed_active_limit_mem_re	1		out
rf_cfg_qid_aqed_active_limit_mem_waddr	[4:0]		out
rf_cfg_qid_aqed_active_limit_mem_wclk	1		out
rf_cfg_qid_aqed_active_limit_mem_wclk_rst_n	1		out
rf_cfg_qid_aqed_active_limit_mem_wdata	[12:0]		out
rf_cfg_qid_aqed_active_limit_mem_we	1		out
rf_cfg_qid_ldb_inflight_limit_mem_raddr	[4:0]		out
rf_cfg_qid_ldb_inflight_limit_mem_rclk	1		out
rf_cfg_qid_ldb_inflight_limit_mem_rclk_rst_n	1		out
rf_cfg_qid_ldb_inflight_limit_mem_rdata	[12:0]		in
rf_cfg_qid_ldb_inflight_limit_mem_re	1		out
rf_cfg_qid_ldb_inflight_limit_mem_waddr	[4:0]		out
rf_cfg_qid_ldb_inflight_limit_mem_wclk	1		out
rf_cfg_qid_ldb_inflight_limit_mem_wclk_rst_n	1		out
rf_cfg_qid_ldb_inflight_limit_mem_wdata	[12:0]		out
rf_cfg_qid_ldb_inflight_limit_mem_we	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_raddr	[4:0]		out
rf_cfg_qid_ldb_qid2cqidix2_mem_rclk	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_rclk_rst_n	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_rdata	[527:0]		in
rf_cfg_qid_ldb_qid2cqidix2_mem_re	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_waddr	[4:0]		out
rf_cfg_qid_ldb_qid2cqidix2_mem_wclk	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_wclk_rst_n	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_wdata	[527:0]		out
rf_cfg_qid_ldb_qid2cqidix2_mem_we	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_raddr	[4:0]		out
rf_cfg_qid_ldb_qid2cqidix_mem_rclk	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_rclk_rst_n	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_rdata	[527:0]		in
rf_cfg_qid_ldb_qid2cqidix_mem_re	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_waddr	[4:0]		out
rf_cfg_qid_ldb_qid2cqidix_mem_wclk	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_wclk_rst_n	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_wdata	[527:0]		out
rf_cfg_qid_ldb_qid2cqidix_mem_we	1		out
rf_chp_chp_rop_hcw_fifo_mem_raddr	[3:0]		out
rf_chp_chp_rop_hcw_fifo_mem_rclk	1		out
rf_chp_chp_rop_hcw_fifo_mem_rclk_rst_n	1		out
rf_chp_chp_rop_hcw_fifo_mem_rdata	[200:0]		in
rf_chp_chp_rop_hcw_fifo_mem_re	1		out
rf_chp_chp_rop_hcw_fifo_mem_waddr	[3:0]		out
rf_chp_chp_rop_hcw_fifo_mem_wclk	1		out
rf_chp_chp_rop_hcw_fifo_mem_wclk_rst_n	1		out
rf_chp_chp_rop_hcw_fifo_mem_wdata	[200:0]		out
rf_chp_chp_rop_hcw_fifo_mem_we	1		out
rf_chp_lsp_ap_cmp_fifo_mem_raddr	[3:0]		out
rf_chp_lsp_ap_cmp_fifo_mem_rclk	1		out
rf_chp_lsp_ap_cmp_fifo_mem_rclk_rst_n	1		out
rf_chp_lsp_ap_cmp_fifo_mem_rdata	[73:0]		in
rf_chp_lsp_ap_cmp_fifo_mem_re	1		out
rf_chp_lsp_ap_cmp_fifo_mem_waddr	[3:0]		out
rf_chp_lsp_ap_cmp_fifo_mem_wclk	1		out
rf_chp_lsp_ap_cmp_fifo_mem_wclk_rst_n	1		out
rf_chp_lsp_ap_cmp_fifo_mem_wdata	[73:0]		out
rf_chp_lsp_ap_cmp_fifo_mem_we	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_raddr	[1:0]		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_rdata	[72:0]		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_re	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_waddr	[1:0]		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_wdata	[72:0]		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_we	1		out
rf_chp_lsp_tok_fifo_mem_raddr	[3:0]		out
rf_chp_lsp_tok_fifo_mem_rclk	1		out
rf_chp_lsp_tok_fifo_mem_rclk_rst_n	1		out
rf_chp_lsp_tok_fifo_mem_rdata	[28:0]		in
rf_chp_lsp_tok_fifo_mem_re	1		out
rf_chp_lsp_tok_fifo_mem_waddr	[3:0]		out
rf_chp_lsp_tok_fifo_mem_wclk	1		out
rf_chp_lsp_tok_fifo_mem_wclk_rst_n	1		out
rf_chp_lsp_tok_fifo_mem_wdata	[28:0]		out
rf_chp_lsp_tok_fifo_mem_we	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_raddr	[1:0]		out
rf_chp_lsp_token_rx_sync_fifo_mem_rclk	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_rdata	[24:0]		in
rf_chp_lsp_token_rx_sync_fifo_mem_re	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_waddr	[1:0]		out
rf_chp_lsp_token_rx_sync_fifo_mem_wclk	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_wdata	[24:0]		out
rf_chp_lsp_token_rx_sync_fifo_mem_we	1		out
rf_chp_sys_tx_fifo_mem_raddr	[2:0]		out
rf_chp_sys_tx_fifo_mem_rclk	1		out
rf_chp_sys_tx_fifo_mem_rclk_rst_n	1		out
rf_chp_sys_tx_fifo_mem_rdata	[199:0]		in
rf_chp_sys_tx_fifo_mem_re	1		out
rf_chp_sys_tx_fifo_mem_waddr	[2:0]		out
rf_chp_sys_tx_fifo_mem_wclk	1		out
rf_chp_sys_tx_fifo_mem_wclk_rst_n	1		out
rf_chp_sys_tx_fifo_mem_wdata	[199:0]		out
rf_chp_sys_tx_fifo_mem_we	1		out
rf_cmp_id_chk_enbl_mem_raddr	[5:0]		out
rf_cmp_id_chk_enbl_mem_rclk	1		out
rf_cmp_id_chk_enbl_mem_rclk_rst_n	1		out
rf_cmp_id_chk_enbl_mem_rdata	[1:0]		in
rf_cmp_id_chk_enbl_mem_re	1		out
rf_cmp_id_chk_enbl_mem_waddr	[5:0]		out
rf_cmp_id_chk_enbl_mem_wclk	1		out
rf_cmp_id_chk_enbl_mem_wclk_rst_n	1		out
rf_cmp_id_chk_enbl_mem_wdata	[1:0]		out
rf_cmp_id_chk_enbl_mem_we	1		out
rf_count_rmw_pipe_dir_mem_raddr	[5:0]		out
rf_count_rmw_pipe_dir_mem_rclk	1		out
rf_count_rmw_pipe_dir_mem_rclk_rst_n	1		out
rf_count_rmw_pipe_dir_mem_rdata	[15:0]		in
rf_count_rmw_pipe_dir_mem_re	1		out
rf_count_rmw_pipe_dir_mem_waddr	[5:0]		out
rf_count_rmw_pipe_dir_mem_wclk	1		out
rf_count_rmw_pipe_dir_mem_wclk_rst_n	1		out
rf_count_rmw_pipe_dir_mem_wdata	[15:0]		out
rf_count_rmw_pipe_dir_mem_we	1		out
rf_count_rmw_pipe_ldb_mem_raddr	[5:0]		out
rf_count_rmw_pipe_ldb_mem_rclk	1		out
rf_count_rmw_pipe_ldb_mem_rclk_rst_n	1		out
rf_count_rmw_pipe_ldb_mem_rdata	[15:0]		in
rf_count_rmw_pipe_ldb_mem_re	1		out
rf_count_rmw_pipe_ldb_mem_waddr	[5:0]		out
rf_count_rmw_pipe_ldb_mem_wclk	1		out
rf_count_rmw_pipe_ldb_mem_wclk_rst_n	1		out
rf_count_rmw_pipe_ldb_mem_wdata	[15:0]		out
rf_count_rmw_pipe_ldb_mem_we	1		out
rf_count_rmw_pipe_wd_dir_mem_raddr	[5:0]		out
rf_count_rmw_pipe_wd_dir_mem_rclk	1		out
rf_count_rmw_pipe_wd_dir_mem_rclk_rst_n	1		out
rf_count_rmw_pipe_wd_dir_mem_rdata	[9:0]		in
rf_count_rmw_pipe_wd_dir_mem_re	1		out
rf_count_rmw_pipe_wd_dir_mem_waddr	[5:0]		out
rf_count_rmw_pipe_wd_dir_mem_wclk	1		out
rf_count_rmw_pipe_wd_dir_mem_wclk_rst_n	1		out
rf_count_rmw_pipe_wd_dir_mem_wdata	[9:0]		out
rf_count_rmw_pipe_wd_dir_mem_we	1		out
rf_count_rmw_pipe_wd_ldb_mem_raddr	[5:0]		out
rf_count_rmw_pipe_wd_ldb_mem_rclk	1		out
rf_count_rmw_pipe_wd_ldb_mem_rclk_rst_n	1		out
rf_count_rmw_pipe_wd_ldb_mem_rdata	[9:0]		in
rf_count_rmw_pipe_wd_ldb_mem_re	1		out
rf_count_rmw_pipe_wd_ldb_mem_waddr	[5:0]		out
rf_count_rmw_pipe_wd_ldb_mem_wclk	1		out
rf_count_rmw_pipe_wd_ldb_mem_wclk_rst_n	1		out
rf_count_rmw_pipe_wd_ldb_mem_wdata	[9:0]		out
rf_count_rmw_pipe_wd_ldb_mem_we	1		out
rf_cq_atm_pri_arbindex_mem_raddr	[4:0]		out
rf_cq_atm_pri_arbindex_mem_rclk	1		out
rf_cq_atm_pri_arbindex_mem_rclk_rst_n	1		out
rf_cq_atm_pri_arbindex_mem_rdata	[95:0]		in
rf_cq_atm_pri_arbindex_mem_re	1		out
rf_cq_atm_pri_arbindex_mem_waddr	[4:0]		out
rf_cq_atm_pri_arbindex_mem_wclk	1		out
rf_cq_atm_pri_arbindex_mem_wclk_rst_n	1		out
rf_cq_atm_pri_arbindex_mem_wdata	[95:0]		out
rf_cq_atm_pri_arbindex_mem_we	1		out
rf_cq_dir_tot_sch_cnt_mem_raddr	[5:0]		out
rf_cq_dir_tot_sch_cnt_mem_rclk	1		out
rf_cq_dir_tot_sch_cnt_mem_rclk_rst_n	1		out
rf_cq_dir_tot_sch_cnt_mem_rdata	[65:0]		in
rf_cq_dir_tot_sch_cnt_mem_re	1		out
rf_cq_dir_tot_sch_cnt_mem_waddr	[5:0]		out
rf_cq_dir_tot_sch_cnt_mem_wclk	1		out
rf_cq_dir_tot_sch_cnt_mem_wclk_rst_n	1		out
rf_cq_dir_tot_sch_cnt_mem_wdata	[65:0]		out
rf_cq_dir_tot_sch_cnt_mem_we	1		out
rf_cq_ldb_inflight_count_mem_raddr	[5:0]		out
rf_cq_ldb_inflight_count_mem_rclk	1		out
rf_cq_ldb_inflight_count_mem_rclk_rst_n	1		out
rf_cq_ldb_inflight_count_mem_rdata	[14:0]		in
rf_cq_ldb_inflight_count_mem_re	1		out
rf_cq_ldb_inflight_count_mem_waddr	[5:0]		out
rf_cq_ldb_inflight_count_mem_wclk	1		out
rf_cq_ldb_inflight_count_mem_wclk_rst_n	1		out
rf_cq_ldb_inflight_count_mem_wdata	[14:0]		out
rf_cq_ldb_inflight_count_mem_we	1		out
rf_cq_ldb_token_count_mem_raddr	[5:0]		out
rf_cq_ldb_token_count_mem_rclk	1		out
rf_cq_ldb_token_count_mem_rclk_rst_n	1		out
rf_cq_ldb_token_count_mem_rdata	[12:0]		in
rf_cq_ldb_token_count_mem_re	1		out
rf_cq_ldb_token_count_mem_waddr	[5:0]		out
rf_cq_ldb_token_count_mem_wclk	1		out
rf_cq_ldb_token_count_mem_wclk_rst_n	1		out
rf_cq_ldb_token_count_mem_wdata	[12:0]		out
rf_cq_ldb_token_count_mem_we	1		out
rf_cq_ldb_tot_sch_cnt_mem_raddr	[5:0]		out
rf_cq_ldb_tot_sch_cnt_mem_rclk	1		out
rf_cq_ldb_tot_sch_cnt_mem_rclk_rst_n	1		out
rf_cq_ldb_tot_sch_cnt_mem_rdata	[65:0]		in
rf_cq_ldb_tot_sch_cnt_mem_re	1		out
rf_cq_ldb_tot_sch_cnt_mem_waddr	[5:0]		out
rf_cq_ldb_tot_sch_cnt_mem_wclk	1		out
rf_cq_ldb_tot_sch_cnt_mem_wclk_rst_n	1		out
rf_cq_ldb_tot_sch_cnt_mem_wdata	[65:0]		out
rf_cq_ldb_tot_sch_cnt_mem_we	1		out
rf_cq_ldb_wu_count_mem_raddr	[5:0]		out
rf_cq_ldb_wu_count_mem_rclk	1		out
rf_cq_ldb_wu_count_mem_rclk_rst_n	1		out
rf_cq_ldb_wu_count_mem_rdata	[18:0]		in
rf_cq_ldb_wu_count_mem_re	1		out
rf_cq_ldb_wu_count_mem_waddr	[5:0]		out
rf_cq_ldb_wu_count_mem_wclk	1		out
rf_cq_ldb_wu_count_mem_wclk_rst_n	1		out
rf_cq_ldb_wu_count_mem_wdata	[18:0]		out
rf_cq_ldb_wu_count_mem_we	1		out
rf_cq_nalb_pri_arbindex_mem_raddr	[4:0]		out
rf_cq_nalb_pri_arbindex_mem_rclk	1		out
rf_cq_nalb_pri_arbindex_mem_rclk_rst_n	1		out
rf_cq_nalb_pri_arbindex_mem_rdata	[95:0]		in
rf_cq_nalb_pri_arbindex_mem_re	1		out
rf_cq_nalb_pri_arbindex_mem_waddr	[4:0]		out
rf_cq_nalb_pri_arbindex_mem_wclk	1		out
rf_cq_nalb_pri_arbindex_mem_wclk_rst_n	1		out
rf_cq_nalb_pri_arbindex_mem_wdata	[95:0]		out
rf_cq_nalb_pri_arbindex_mem_we	1		out
rf_dir_cnt_raddr	[5:0]		out
rf_dir_cnt_rclk	1		out
rf_dir_cnt_rclk_rst_n	1		out
rf_dir_cnt_rdata	[67:0]		in
rf_dir_cnt_re	1		out
rf_dir_cnt_waddr	[5:0]		out
rf_dir_cnt_wclk	1		out
rf_dir_cnt_wclk_rst_n	1		out
rf_dir_cnt_wdata	[67:0]		out
rf_dir_cnt_we	1		out
rf_dir_cq_depth_raddr	[5:0]		out
rf_dir_cq_depth_rclk	1		out
rf_dir_cq_depth_rclk_rst_n	1		out
rf_dir_cq_depth_rdata	[12:0]		in
rf_dir_cq_depth_re	1		out
rf_dir_cq_depth_waddr	[5:0]		out
rf_dir_cq_depth_wclk	1		out
rf_dir_cq_depth_wclk_rst_n	1		out
rf_dir_cq_depth_wdata	[12:0]		out
rf_dir_cq_depth_we	1		out
rf_dir_cq_intr_thresh_raddr	[5:0]		out
rf_dir_cq_intr_thresh_rclk	1		out
rf_dir_cq_intr_thresh_rclk_rst_n	1		out
rf_dir_cq_intr_thresh_rdata	[14:0]		in
rf_dir_cq_intr_thresh_re	1		out
rf_dir_cq_intr_thresh_waddr	[5:0]		out
rf_dir_cq_intr_thresh_wclk	1		out
rf_dir_cq_intr_thresh_wclk_rst_n	1		out
rf_dir_cq_intr_thresh_wdata	[14:0]		out
rf_dir_cq_intr_thresh_we	1		out
rf_dir_cq_token_depth_select_raddr	[5:0]		out
rf_dir_cq_token_depth_select_rclk	1		out
rf_dir_cq_token_depth_select_rclk_rst_n	1		out
rf_dir_cq_token_depth_select_rdata	[5:0]		in
rf_dir_cq_token_depth_select_re	1		out
rf_dir_cq_token_depth_select_waddr	[5:0]		out
rf_dir_cq_token_depth_select_wclk	1		out
rf_dir_cq_token_depth_select_wclk_rst_n	1		out
rf_dir_cq_token_depth_select_wdata	[5:0]		out
rf_dir_cq_token_depth_select_we	1		out
rf_dir_cq_wptr_raddr	[5:0]		out
rf_dir_cq_wptr_rclk	1		out
rf_dir_cq_wptr_rclk_rst_n	1		out
rf_dir_cq_wptr_rdata	[12:0]		in
rf_dir_cq_wptr_re	1		out
rf_dir_cq_wptr_waddr	[5:0]		out
rf_dir_cq_wptr_wclk	1		out
rf_dir_cq_wptr_wclk_rst_n	1		out
rf_dir_cq_wptr_wdata	[12:0]		out
rf_dir_cq_wptr_we	1		out
rf_dir_enq_cnt_mem_raddr	[5:0]		out
rf_dir_enq_cnt_mem_rclk	1		out
rf_dir_enq_cnt_mem_rclk_rst_n	1		out
rf_dir_enq_cnt_mem_rdata	[16:0]		in
rf_dir_enq_cnt_mem_re	1		out
rf_dir_enq_cnt_mem_waddr	[5:0]		out
rf_dir_enq_cnt_mem_wclk	1		out
rf_dir_enq_cnt_mem_wclk_rst_n	1		out
rf_dir_enq_cnt_mem_wdata	[16:0]		out
rf_dir_enq_cnt_mem_we	1		out
rf_dir_hp_raddr	[7:0]		out
rf_dir_hp_rclk	1		out
rf_dir_hp_rclk_rst_n	1		out
rf_dir_hp_rdata	[14:0]		in
rf_dir_hp_re	1		out
rf_dir_hp_waddr	[7:0]		out
rf_dir_hp_wclk	1		out
rf_dir_hp_wclk_rst_n	1		out
rf_dir_hp_wdata	[14:0]		out
rf_dir_hp_we	1		out
rf_dir_replay_cnt_raddr	[4:0]		out
rf_dir_replay_cnt_rclk	1		out
rf_dir_replay_cnt_rclk_rst_n	1		out
rf_dir_replay_cnt_rdata	[67:0]		in
rf_dir_replay_cnt_re	1		out
rf_dir_replay_cnt_waddr	[4:0]		out
rf_dir_replay_cnt_wclk	1		out
rf_dir_replay_cnt_wclk_rst_n	1		out
rf_dir_replay_cnt_wdata	[67:0]		out
rf_dir_replay_cnt_we	1		out
rf_dir_replay_hp_raddr	[6:0]		out
rf_dir_replay_hp_rclk	1		out
rf_dir_replay_hp_rclk_rst_n	1		out
rf_dir_replay_hp_rdata	[14:0]		in
rf_dir_replay_hp_re	1		out
rf_dir_replay_hp_waddr	[6:0]		out
rf_dir_replay_hp_wclk	1		out
rf_dir_replay_hp_wclk_rst_n	1		out
rf_dir_replay_hp_wdata	[14:0]		out
rf_dir_replay_hp_we	1		out
rf_dir_replay_tp_raddr	[6:0]		out
rf_dir_replay_tp_rclk	1		out
rf_dir_replay_tp_rclk_rst_n	1		out
rf_dir_replay_tp_rdata	[14:0]		in
rf_dir_replay_tp_re	1		out
rf_dir_replay_tp_waddr	[6:0]		out
rf_dir_replay_tp_wclk	1		out
rf_dir_replay_tp_wclk_rst_n	1		out
rf_dir_replay_tp_wdata	[14:0]		out
rf_dir_replay_tp_we	1		out
rf_dir_rofrag_cnt_raddr	[8:0]		out
rf_dir_rofrag_cnt_rclk	1		out
rf_dir_rofrag_cnt_rclk_rst_n	1		out
rf_dir_rofrag_cnt_rdata	[16:0]		in
rf_dir_rofrag_cnt_re	1		out
rf_dir_rofrag_cnt_waddr	[8:0]		out
rf_dir_rofrag_cnt_wclk	1		out
rf_dir_rofrag_cnt_wclk_rst_n	1		out
rf_dir_rofrag_cnt_wdata	[16:0]		out
rf_dir_rofrag_cnt_we	1		out
rf_dir_rofrag_hp_raddr	[8:0]		out
rf_dir_rofrag_hp_rclk	1		out
rf_dir_rofrag_hp_rclk_rst_n	1		out
rf_dir_rofrag_hp_rdata	[14:0]		in
rf_dir_rofrag_hp_re	1		out
rf_dir_rofrag_hp_waddr	[8:0]		out
rf_dir_rofrag_hp_wclk	1		out
rf_dir_rofrag_hp_wclk_rst_n	1		out
rf_dir_rofrag_hp_wdata	[14:0]		out
rf_dir_rofrag_hp_we	1		out
rf_dir_rofrag_tp_raddr	[8:0]		out
rf_dir_rofrag_tp_rclk	1		out
rf_dir_rofrag_tp_rclk_rst_n	1		out
rf_dir_rofrag_tp_rdata	[14:0]		in
rf_dir_rofrag_tp_re	1		out
rf_dir_rofrag_tp_waddr	[8:0]		out
rf_dir_rofrag_tp_wclk	1		out
rf_dir_rofrag_tp_wclk_rst_n	1		out
rf_dir_rofrag_tp_wdata	[14:0]		out
rf_dir_rofrag_tp_we	1		out
rf_dir_rply_req_fifo_mem_raddr	[2:0]		out
rf_dir_rply_req_fifo_mem_rclk	1		out
rf_dir_rply_req_fifo_mem_rclk_rst_n	1		out
rf_dir_rply_req_fifo_mem_rdata	[59:0]		in
rf_dir_rply_req_fifo_mem_re	1		out
rf_dir_rply_req_fifo_mem_waddr	[2:0]		out
rf_dir_rply_req_fifo_mem_wclk	1		out
rf_dir_rply_req_fifo_mem_wclk_rst_n	1		out
rf_dir_rply_req_fifo_mem_wdata	[59:0]		out
rf_dir_rply_req_fifo_mem_we	1		out
rf_dir_tok_cnt_mem_raddr	[5:0]		out
rf_dir_tok_cnt_mem_rclk	1		out
rf_dir_tok_cnt_mem_rclk_rst_n	1		out
rf_dir_tok_cnt_mem_rdata	[12:0]		in
rf_dir_tok_cnt_mem_re	1		out
rf_dir_tok_cnt_mem_waddr	[5:0]		out
rf_dir_tok_cnt_mem_wclk	1		out
rf_dir_tok_cnt_mem_wclk_rst_n	1		out
rf_dir_tok_cnt_mem_wdata	[12:0]		out
rf_dir_tok_cnt_mem_we	1		out
rf_dir_tok_lim_mem_raddr	[5:0]		out
rf_dir_tok_lim_mem_rclk	1		out
rf_dir_tok_lim_mem_rclk_rst_n	1		out
rf_dir_tok_lim_mem_rdata	[7:0]		in
rf_dir_tok_lim_mem_re	1		out
rf_dir_tok_lim_mem_waddr	[5:0]		out
rf_dir_tok_lim_mem_wclk	1		out
rf_dir_tok_lim_mem_wclk_rst_n	1		out
rf_dir_tok_lim_mem_wdata	[7:0]		out
rf_dir_tok_lim_mem_we	1		out
rf_dir_tp_raddr	[7:0]		out
rf_dir_tp_rclk	1		out
rf_dir_tp_rclk_rst_n	1		out
rf_dir_tp_rdata	[14:0]		in
rf_dir_tp_re	1		out
rf_dir_tp_waddr	[7:0]		out
rf_dir_tp_wclk	1		out
rf_dir_tp_wclk_rst_n	1		out
rf_dir_tp_wdata	[14:0]		out
rf_dir_tp_we	1		out
rf_dir_wb0_raddr	[5:0]		out
rf_dir_wb0_rclk	1		out
rf_dir_wb0_rclk_rst_n	1		out
rf_dir_wb0_rdata	[143:0]		in
rf_dir_wb0_re	1		out
rf_dir_wb0_waddr	[5:0]		out
rf_dir_wb0_wclk	1		out
rf_dir_wb0_wclk_rst_n	1		out
rf_dir_wb0_wdata	[143:0]		out
rf_dir_wb0_we	1		out
rf_dir_wb1_raddr	[5:0]		out
rf_dir_wb1_rclk	1		out
rf_dir_wb1_rclk_rst_n	1		out
rf_dir_wb1_rdata	[143:0]		in
rf_dir_wb1_re	1		out
rf_dir_wb1_waddr	[5:0]		out
rf_dir_wb1_wclk	1		out
rf_dir_wb1_wclk_rst_n	1		out
rf_dir_wb1_wdata	[143:0]		out
rf_dir_wb1_we	1		out
rf_dir_wb2_raddr	[5:0]		out
rf_dir_wb2_rclk	1		out
rf_dir_wb2_rclk_rst_n	1		out
rf_dir_wb2_rdata	[143:0]		in
rf_dir_wb2_re	1		out
rf_dir_wb2_waddr	[5:0]		out
rf_dir_wb2_wclk	1		out
rf_dir_wb2_wclk_rst_n	1		out
rf_dir_wb2_wdata	[143:0]		out
rf_dir_wb2_we	1		out
rf_dp_dqed_raddr	[4:0]		out
rf_dp_dqed_rclk	1		out
rf_dp_dqed_rclk_rst_n	1		out
rf_dp_dqed_rdata	[44:0]		in
rf_dp_dqed_re	1		out
rf_dp_dqed_waddr	[4:0]		out
rf_dp_dqed_wclk	1		out
rf_dp_dqed_wclk_rst_n	1		out
rf_dp_dqed_wdata	[44:0]		out
rf_dp_dqed_we	1		out
rf_dp_lsp_enq_dir_raddr	[3:0]		out
rf_dp_lsp_enq_dir_rclk	1		out
rf_dp_lsp_enq_dir_rclk_rst_n	1		out
rf_dp_lsp_enq_dir_rdata	[7:0]		in
rf_dp_lsp_enq_dir_re	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_raddr	[1:0]		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rdata	[7:0]		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_re	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_waddr	[1:0]		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wdata	[7:0]		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_we	1		out
rf_dp_lsp_enq_dir_waddr	[3:0]		out
rf_dp_lsp_enq_dir_wclk	1		out
rf_dp_lsp_enq_dir_wclk_rst_n	1		out
rf_dp_lsp_enq_dir_wdata	[7:0]		out
rf_dp_lsp_enq_dir_we	1		out
rf_dp_lsp_enq_rorply_raddr	[3:0]		out
rf_dp_lsp_enq_rorply_rclk	1		out
rf_dp_lsp_enq_rorply_rclk_rst_n	1		out
rf_dp_lsp_enq_rorply_rdata	[22:0]		in
rf_dp_lsp_enq_rorply_re	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_raddr	[1:0]		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rdata	[22:0]		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_re	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_waddr	[1:0]		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wdata	[22:0]		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_we	1		out
rf_dp_lsp_enq_rorply_waddr	[3:0]		out
rf_dp_lsp_enq_rorply_wclk	1		out
rf_dp_lsp_enq_rorply_wclk_rst_n	1		out
rf_dp_lsp_enq_rorply_wdata	[22:0]		out
rf_dp_lsp_enq_rorply_we	1		out
rf_enq_nalb_fifo_mem_raddr	[1:0]		out
rf_enq_nalb_fifo_mem_rclk	1		out
rf_enq_nalb_fifo_mem_rclk_rst_n	1		out
rf_enq_nalb_fifo_mem_rdata	[9:0]		in
rf_enq_nalb_fifo_mem_re	1		out
rf_enq_nalb_fifo_mem_waddr	[1:0]		out
rf_enq_nalb_fifo_mem_wclk	1		out
rf_enq_nalb_fifo_mem_wclk_rst_n	1		out
rf_enq_nalb_fifo_mem_wdata	[9:0]		out
rf_enq_nalb_fifo_mem_we	1		out
rf_fid2cqqidix_raddr	[10:0]		out
rf_fid2cqqidix_rclk	1		out
rf_fid2cqqidix_rclk_rst_n	1		out
rf_fid2cqqidix_rdata	[11:0]		in
rf_fid2cqqidix_re	1		out
rf_fid2cqqidix_waddr	[10:0]		out
rf_fid2cqqidix_wclk	1		out
rf_fid2cqqidix_wclk_rst_n	1		out
rf_fid2cqqidix_wdata	[11:0]		out
rf_fid2cqqidix_we	1		out
rf_hcw_enq_fifo_raddr	[7:0]		out
rf_hcw_enq_fifo_rclk	1		out
rf_hcw_enq_fifo_rclk_rst_n	1		out
rf_hcw_enq_fifo_rdata	[166:0]		in
rf_hcw_enq_fifo_re	1		out
rf_hcw_enq_fifo_waddr	[7:0]		out
rf_hcw_enq_fifo_wclk	1		out
rf_hcw_enq_fifo_wclk_rst_n	1		out
rf_hcw_enq_fifo_wdata	[166:0]		out
rf_hcw_enq_fifo_we	1		out
rf_hcw_enq_w_rx_sync_mem_raddr	[3:0]		out
rf_hcw_enq_w_rx_sync_mem_rclk	1		out
rf_hcw_enq_w_rx_sync_mem_rclk_rst_n	1		out
rf_hcw_enq_w_rx_sync_mem_rdata	[159:0]		in
rf_hcw_enq_w_rx_sync_mem_re	1		out
rf_hcw_enq_w_rx_sync_mem_waddr	[3:0]		out
rf_hcw_enq_w_rx_sync_mem_wclk	1		out
rf_hcw_enq_w_rx_sync_mem_wclk_rst_n	1		out
rf_hcw_enq_w_rx_sync_mem_wdata	[159:0]		out
rf_hcw_enq_w_rx_sync_mem_we	1		out
rf_hist_list_a_minmax_raddr	[5:0]		out
rf_hist_list_a_minmax_rclk	1		out
rf_hist_list_a_minmax_rclk_rst_n	1		out
rf_hist_list_a_minmax_rdata	[29:0]		in
rf_hist_list_a_minmax_re	1		out
rf_hist_list_a_minmax_waddr	[5:0]		out
rf_hist_list_a_minmax_wclk	1		out
rf_hist_list_a_minmax_wclk_rst_n	1		out
rf_hist_list_a_minmax_wdata	[29:0]		out
rf_hist_list_a_minmax_we	1		out
rf_hist_list_a_ptr_raddr	[5:0]		out
rf_hist_list_a_ptr_rclk	1		out
rf_hist_list_a_ptr_rclk_rst_n	1		out
rf_hist_list_a_ptr_rdata	[31:0]		in
rf_hist_list_a_ptr_re	1		out
rf_hist_list_a_ptr_waddr	[5:0]		out
rf_hist_list_a_ptr_wclk	1		out
rf_hist_list_a_ptr_wclk_rst_n	1		out
rf_hist_list_a_ptr_wdata	[31:0]		out
rf_hist_list_a_ptr_we	1		out
rf_hist_list_minmax_raddr	[5:0]		out
rf_hist_list_minmax_rclk	1		out
rf_hist_list_minmax_rclk_rst_n	1		out
rf_hist_list_minmax_rdata	[29:0]		in
rf_hist_list_minmax_re	1		out
rf_hist_list_minmax_waddr	[5:0]		out
rf_hist_list_minmax_wclk	1		out
rf_hist_list_minmax_wclk_rst_n	1		out
rf_hist_list_minmax_wdata	[29:0]		out
rf_hist_list_minmax_we	1		out
rf_hist_list_ptr_raddr	[5:0]		out
rf_hist_list_ptr_rclk	1		out
rf_hist_list_ptr_rclk_rst_n	1		out
rf_hist_list_ptr_rdata	[31:0]		in
rf_hist_list_ptr_re	1		out
rf_hist_list_ptr_waddr	[5:0]		out
rf_hist_list_ptr_wclk	1		out
rf_hist_list_ptr_wclk_rst_n	1		out
rf_hist_list_ptr_wdata	[31:0]		out
rf_hist_list_ptr_we	1		out
rf_ibcpl_data_fifo_raddr	[7:0]		out
rf_ibcpl_data_fifo_rclk	1		out
rf_ibcpl_data_fifo_rclk_rst_n	1		out
rf_ibcpl_data_fifo_rdata	[65:0]		in
rf_ibcpl_data_fifo_re	1		out
rf_ibcpl_data_fifo_waddr	[7:0]		out
rf_ibcpl_data_fifo_wclk	1		out
rf_ibcpl_data_fifo_wclk_rst_n	1		out
rf_ibcpl_data_fifo_wdata	[65:0]		out
rf_ibcpl_data_fifo_we	1		out
rf_ibcpl_hdr_fifo_raddr	[7:0]		out
rf_ibcpl_hdr_fifo_rclk	1		out
rf_ibcpl_hdr_fifo_rclk_rst_n	1		out
rf_ibcpl_hdr_fifo_rdata	[19:0]		in
rf_ibcpl_hdr_fifo_re	1		out
rf_ibcpl_hdr_fifo_waddr	[7:0]		out
rf_ibcpl_hdr_fifo_wclk	1		out
rf_ibcpl_hdr_fifo_wclk_rst_n	1		out
rf_ibcpl_hdr_fifo_wdata	[19:0]		out
rf_ibcpl_hdr_fifo_we	1		out
rf_ldb_cq_depth_raddr	[5:0]		out
rf_ldb_cq_depth_rclk	1		out
rf_ldb_cq_depth_rclk_rst_n	1		out
rf_ldb_cq_depth_rdata	[12:0]		in
rf_ldb_cq_depth_re	1		out
rf_ldb_cq_depth_waddr	[5:0]		out
rf_ldb_cq_depth_wclk	1		out
rf_ldb_cq_depth_wclk_rst_n	1		out
rf_ldb_cq_depth_wdata	[12:0]		out
rf_ldb_cq_depth_we	1		out
rf_ldb_cq_intr_thresh_raddr	[5:0]		out
rf_ldb_cq_intr_thresh_rclk	1		out
rf_ldb_cq_intr_thresh_rclk_rst_n	1		out
rf_ldb_cq_intr_thresh_rdata	[12:0]		in
rf_ldb_cq_intr_thresh_re	1		out
rf_ldb_cq_intr_thresh_waddr	[5:0]		out
rf_ldb_cq_intr_thresh_wclk	1		out
rf_ldb_cq_intr_thresh_wclk_rst_n	1		out
rf_ldb_cq_intr_thresh_wdata	[12:0]		out
rf_ldb_cq_intr_thresh_we	1		out
rf_ldb_cq_on_off_threshold_raddr	[5:0]		out
rf_ldb_cq_on_off_threshold_rclk	1		out
rf_ldb_cq_on_off_threshold_rclk_rst_n	1		out
rf_ldb_cq_on_off_threshold_rdata	[31:0]		in
rf_ldb_cq_on_off_threshold_re	1		out
rf_ldb_cq_on_off_threshold_waddr	[5:0]		out
rf_ldb_cq_on_off_threshold_wclk	1		out
rf_ldb_cq_on_off_threshold_wclk_rst_n	1		out
rf_ldb_cq_on_off_threshold_wdata	[31:0]		out
rf_ldb_cq_on_off_threshold_we	1		out
rf_ldb_cq_token_depth_select_raddr	[5:0]		out
rf_ldb_cq_token_depth_select_rclk	1		out
rf_ldb_cq_token_depth_select_rclk_rst_n	1		out
rf_ldb_cq_token_depth_select_rdata	[5:0]		in
rf_ldb_cq_token_depth_select_re	1		out
rf_ldb_cq_token_depth_select_waddr	[5:0]		out
rf_ldb_cq_token_depth_select_wclk	1		out
rf_ldb_cq_token_depth_select_wclk_rst_n	1		out
rf_ldb_cq_token_depth_select_wdata	[5:0]		out
rf_ldb_cq_token_depth_select_we	1		out
rf_ldb_cq_wptr_raddr	[5:0]		out
rf_ldb_cq_wptr_rclk	1		out
rf_ldb_cq_wptr_rclk_rst_n	1		out
rf_ldb_cq_wptr_rdata	[12:0]		in
rf_ldb_cq_wptr_re	1		out
rf_ldb_cq_wptr_waddr	[5:0]		out
rf_ldb_cq_wptr_wclk	1		out
rf_ldb_cq_wptr_wclk_rst_n	1		out
rf_ldb_cq_wptr_wdata	[12:0]		out
rf_ldb_cq_wptr_we	1		out
rf_ldb_rply_req_fifo_mem_raddr	[2:0]		out
rf_ldb_rply_req_fifo_mem_rclk	1		out
rf_ldb_rply_req_fifo_mem_rclk_rst_n	1		out
rf_ldb_rply_req_fifo_mem_rdata	[59:0]		in
rf_ldb_rply_req_fifo_mem_re	1		out
rf_ldb_rply_req_fifo_mem_waddr	[2:0]		out
rf_ldb_rply_req_fifo_mem_wclk	1		out
rf_ldb_rply_req_fifo_mem_wclk_rst_n	1		out
rf_ldb_rply_req_fifo_mem_wdata	[59:0]		out
rf_ldb_rply_req_fifo_mem_we	1		out
rf_ldb_token_rtn_fifo_mem_raddr	[2:0]		out
rf_ldb_token_rtn_fifo_mem_rclk	1		out
rf_ldb_token_rtn_fifo_mem_rclk_rst_n	1		out
rf_ldb_token_rtn_fifo_mem_rdata	[24:0]		in
rf_ldb_token_rtn_fifo_mem_re	1		out
rf_ldb_token_rtn_fifo_mem_waddr	[2:0]		out
rf_ldb_token_rtn_fifo_mem_wclk	1		out
rf_ldb_token_rtn_fifo_mem_wclk_rst_n	1		out
rf_ldb_token_rtn_fifo_mem_wdata	[24:0]		out
rf_ldb_token_rtn_fifo_mem_we	1		out
rf_ldb_wb0_raddr	[5:0]		out
rf_ldb_wb0_rclk	1		out
rf_ldb_wb0_rclk_rst_n	1		out
rf_ldb_wb0_rdata	[143:0]		in
rf_ldb_wb0_re	1		out
rf_ldb_wb0_waddr	[5:0]		out
rf_ldb_wb0_wclk	1		out
rf_ldb_wb0_wclk_rst_n	1		out
rf_ldb_wb0_wdata	[143:0]		out
rf_ldb_wb0_we	1		out
rf_ldb_wb1_raddr	[5:0]		out
rf_ldb_wb1_rclk	1		out
rf_ldb_wb1_rclk_rst_n	1		out
rf_ldb_wb1_rdata	[143:0]		in
rf_ldb_wb1_re	1		out
rf_ldb_wb1_waddr	[5:0]		out
rf_ldb_wb1_wclk	1		out
rf_ldb_wb1_wclk_rst_n	1		out
rf_ldb_wb1_wdata	[143:0]		out
rf_ldb_wb1_we	1		out
rf_ldb_wb2_raddr	[5:0]		out
rf_ldb_wb2_rclk	1		out
rf_ldb_wb2_rclk_rst_n	1		out
rf_ldb_wb2_rdata	[143:0]		in
rf_ldb_wb2_re	1		out
rf_ldb_wb2_waddr	[5:0]		out
rf_ldb_wb2_wclk	1		out
rf_ldb_wb2_wclk_rst_n	1		out
rf_ldb_wb2_wdata	[143:0]		out
rf_ldb_wb2_we	1		out
rf_ll_enq_cnt_r_bin0_dup0_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup0_rclk	1		out
rf_ll_enq_cnt_r_bin0_dup0_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup0_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin0_dup0_re	1		out
rf_ll_enq_cnt_r_bin0_dup0_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup0_wclk	1		out
rf_ll_enq_cnt_r_bin0_dup0_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup0_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin0_dup0_we	1		out
rf_ll_enq_cnt_r_bin0_dup1_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup1_rclk	1		out
rf_ll_enq_cnt_r_bin0_dup1_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup1_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin0_dup1_re	1		out
rf_ll_enq_cnt_r_bin0_dup1_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup1_wclk	1		out
rf_ll_enq_cnt_r_bin0_dup1_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup1_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin0_dup1_we	1		out
rf_ll_enq_cnt_r_bin0_dup2_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup2_rclk	1		out
rf_ll_enq_cnt_r_bin0_dup2_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup2_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin0_dup2_re	1		out
rf_ll_enq_cnt_r_bin0_dup2_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup2_wclk	1		out
rf_ll_enq_cnt_r_bin0_dup2_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup2_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin0_dup2_we	1		out
rf_ll_enq_cnt_r_bin0_dup3_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup3_rclk	1		out
rf_ll_enq_cnt_r_bin0_dup3_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup3_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin0_dup3_re	1		out
rf_ll_enq_cnt_r_bin0_dup3_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup3_wclk	1		out
rf_ll_enq_cnt_r_bin0_dup3_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup3_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin0_dup3_we	1		out
rf_ll_enq_cnt_r_bin1_dup0_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup0_rclk	1		out
rf_ll_enq_cnt_r_bin1_dup0_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup0_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin1_dup0_re	1		out
rf_ll_enq_cnt_r_bin1_dup0_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup0_wclk	1		out
rf_ll_enq_cnt_r_bin1_dup0_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup0_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin1_dup0_we	1		out
rf_ll_enq_cnt_r_bin1_dup1_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup1_rclk	1		out
rf_ll_enq_cnt_r_bin1_dup1_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup1_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin1_dup1_re	1		out
rf_ll_enq_cnt_r_bin1_dup1_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup1_wclk	1		out
rf_ll_enq_cnt_r_bin1_dup1_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup1_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin1_dup1_we	1		out
rf_ll_enq_cnt_r_bin1_dup2_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup2_rclk	1		out
rf_ll_enq_cnt_r_bin1_dup2_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup2_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin1_dup2_re	1		out
rf_ll_enq_cnt_r_bin1_dup2_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup2_wclk	1		out
rf_ll_enq_cnt_r_bin1_dup2_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup2_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin1_dup2_we	1		out
rf_ll_enq_cnt_r_bin1_dup3_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup3_rclk	1		out
rf_ll_enq_cnt_r_bin1_dup3_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup3_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin1_dup3_re	1		out
rf_ll_enq_cnt_r_bin1_dup3_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup3_wclk	1		out
rf_ll_enq_cnt_r_bin1_dup3_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup3_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin1_dup3_we	1		out
rf_ll_enq_cnt_r_bin2_dup0_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup0_rclk	1		out
rf_ll_enq_cnt_r_bin2_dup0_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup0_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin2_dup0_re	1		out
rf_ll_enq_cnt_r_bin2_dup0_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup0_wclk	1		out
rf_ll_enq_cnt_r_bin2_dup0_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup0_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin2_dup0_we	1		out
rf_ll_enq_cnt_r_bin2_dup1_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup1_rclk	1		out
rf_ll_enq_cnt_r_bin2_dup1_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup1_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin2_dup1_re	1		out
rf_ll_enq_cnt_r_bin2_dup1_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup1_wclk	1		out
rf_ll_enq_cnt_r_bin2_dup1_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup1_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin2_dup1_we	1		out
rf_ll_enq_cnt_r_bin2_dup2_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup2_rclk	1		out
rf_ll_enq_cnt_r_bin2_dup2_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup2_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin2_dup2_re	1		out
rf_ll_enq_cnt_r_bin2_dup2_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup2_wclk	1		out
rf_ll_enq_cnt_r_bin2_dup2_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup2_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin2_dup2_we	1		out
rf_ll_enq_cnt_r_bin2_dup3_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup3_rclk	1		out
rf_ll_enq_cnt_r_bin2_dup3_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup3_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin2_dup3_re	1		out
rf_ll_enq_cnt_r_bin2_dup3_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup3_wclk	1		out
rf_ll_enq_cnt_r_bin2_dup3_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup3_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin2_dup3_we	1		out
rf_ll_enq_cnt_r_bin3_dup0_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup0_rclk	1		out
rf_ll_enq_cnt_r_bin3_dup0_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup0_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin3_dup0_re	1		out
rf_ll_enq_cnt_r_bin3_dup0_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup0_wclk	1		out
rf_ll_enq_cnt_r_bin3_dup0_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup0_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin3_dup0_we	1		out
rf_ll_enq_cnt_r_bin3_dup1_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup1_rclk	1		out
rf_ll_enq_cnt_r_bin3_dup1_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup1_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin3_dup1_re	1		out
rf_ll_enq_cnt_r_bin3_dup1_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup1_wclk	1		out
rf_ll_enq_cnt_r_bin3_dup1_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup1_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin3_dup1_we	1		out
rf_ll_enq_cnt_r_bin3_dup2_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup2_rclk	1		out
rf_ll_enq_cnt_r_bin3_dup2_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup2_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin3_dup2_re	1		out
rf_ll_enq_cnt_r_bin3_dup2_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup2_wclk	1		out
rf_ll_enq_cnt_r_bin3_dup2_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup2_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin3_dup2_we	1		out
rf_ll_enq_cnt_r_bin3_dup3_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup3_rclk	1		out
rf_ll_enq_cnt_r_bin3_dup3_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup3_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin3_dup3_re	1		out
rf_ll_enq_cnt_r_bin3_dup3_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup3_wclk	1		out
rf_ll_enq_cnt_r_bin3_dup3_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup3_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin3_dup3_we	1		out
rf_ll_enq_cnt_s_bin0_raddr	[10:0]		out
rf_ll_enq_cnt_s_bin0_rclk	1		out
rf_ll_enq_cnt_s_bin0_rclk_rst_n	1		out
rf_ll_enq_cnt_s_bin0_rdata	[15:0]		in
rf_ll_enq_cnt_s_bin0_re	1		out
rf_ll_enq_cnt_s_bin0_waddr	[10:0]		out
rf_ll_enq_cnt_s_bin0_wclk	1		out
rf_ll_enq_cnt_s_bin0_wclk_rst_n	1		out
rf_ll_enq_cnt_s_bin0_wdata	[15:0]		out
rf_ll_enq_cnt_s_bin0_we	1		out
rf_ll_enq_cnt_s_bin1_raddr	[10:0]		out
rf_ll_enq_cnt_s_bin1_rclk	1		out
rf_ll_enq_cnt_s_bin1_rclk_rst_n	1		out
rf_ll_enq_cnt_s_bin1_rdata	[15:0]		in
rf_ll_enq_cnt_s_bin1_re	1		out
rf_ll_enq_cnt_s_bin1_waddr	[10:0]		out
rf_ll_enq_cnt_s_bin1_wclk	1		out
rf_ll_enq_cnt_s_bin1_wclk_rst_n	1		out
rf_ll_enq_cnt_s_bin1_wdata	[15:0]		out
rf_ll_enq_cnt_s_bin1_we	1		out
rf_ll_enq_cnt_s_bin2_raddr	[10:0]		out
rf_ll_enq_cnt_s_bin2_rclk	1		out
rf_ll_enq_cnt_s_bin2_rclk_rst_n	1		out
rf_ll_enq_cnt_s_bin2_rdata	[15:0]		in
rf_ll_enq_cnt_s_bin2_re	1		out
rf_ll_enq_cnt_s_bin2_waddr	[10:0]		out
rf_ll_enq_cnt_s_bin2_wclk	1		out
rf_ll_enq_cnt_s_bin2_wclk_rst_n	1		out
rf_ll_enq_cnt_s_bin2_wdata	[15:0]		out
rf_ll_enq_cnt_s_bin2_we	1		out
rf_ll_enq_cnt_s_bin3_raddr	[10:0]		out
rf_ll_enq_cnt_s_bin3_rclk	1		out
rf_ll_enq_cnt_s_bin3_rclk_rst_n	1		out
rf_ll_enq_cnt_s_bin3_rdata	[15:0]		in
rf_ll_enq_cnt_s_bin3_re	1		out
rf_ll_enq_cnt_s_bin3_waddr	[10:0]		out
rf_ll_enq_cnt_s_bin3_wclk	1		out
rf_ll_enq_cnt_s_bin3_wclk_rst_n	1		out
rf_ll_enq_cnt_s_bin3_wdata	[15:0]		out
rf_ll_enq_cnt_s_bin3_we	1		out
rf_ll_rdylst_hp_bin0_raddr	[4:0]		out
rf_ll_rdylst_hp_bin0_rclk	1		out
rf_ll_rdylst_hp_bin0_rclk_rst_n	1		out
rf_ll_rdylst_hp_bin0_rdata	[13:0]		in
rf_ll_rdylst_hp_bin0_re	1		out
rf_ll_rdylst_hp_bin0_waddr	[4:0]		out
rf_ll_rdylst_hp_bin0_wclk	1		out
rf_ll_rdylst_hp_bin0_wclk_rst_n	1		out
rf_ll_rdylst_hp_bin0_wdata	[13:0]		out
rf_ll_rdylst_hp_bin0_we	1		out
rf_ll_rdylst_hp_bin1_raddr	[4:0]		out
rf_ll_rdylst_hp_bin1_rclk	1		out
rf_ll_rdylst_hp_bin1_rclk_rst_n	1		out
rf_ll_rdylst_hp_bin1_rdata	[13:0]		in
rf_ll_rdylst_hp_bin1_re	1		out
rf_ll_rdylst_hp_bin1_waddr	[4:0]		out
rf_ll_rdylst_hp_bin1_wclk	1		out
rf_ll_rdylst_hp_bin1_wclk_rst_n	1		out
rf_ll_rdylst_hp_bin1_wdata	[13:0]		out
rf_ll_rdylst_hp_bin1_we	1		out
rf_ll_rdylst_hp_bin2_raddr	[4:0]		out
rf_ll_rdylst_hp_bin2_rclk	1		out
rf_ll_rdylst_hp_bin2_rclk_rst_n	1		out
rf_ll_rdylst_hp_bin2_rdata	[13:0]		in
rf_ll_rdylst_hp_bin2_re	1		out
rf_ll_rdylst_hp_bin2_waddr	[4:0]		out
rf_ll_rdylst_hp_bin2_wclk	1		out
rf_ll_rdylst_hp_bin2_wclk_rst_n	1		out
rf_ll_rdylst_hp_bin2_wdata	[13:0]		out
rf_ll_rdylst_hp_bin2_we	1		out
rf_ll_rdylst_hp_bin3_raddr	[4:0]		out
rf_ll_rdylst_hp_bin3_rclk	1		out
rf_ll_rdylst_hp_bin3_rclk_rst_n	1		out
rf_ll_rdylst_hp_bin3_rdata	[13:0]		in
rf_ll_rdylst_hp_bin3_re	1		out
rf_ll_rdylst_hp_bin3_waddr	[4:0]		out
rf_ll_rdylst_hp_bin3_wclk	1		out
rf_ll_rdylst_hp_bin3_wclk_rst_n	1		out
rf_ll_rdylst_hp_bin3_wdata	[13:0]		out
rf_ll_rdylst_hp_bin3_we	1		out
rf_ll_rdylst_hpnxt_bin0_raddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin0_rclk	1		out
rf_ll_rdylst_hpnxt_bin0_rclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin0_rdata	[15:0]		in
rf_ll_rdylst_hpnxt_bin0_re	1		out
rf_ll_rdylst_hpnxt_bin0_waddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin0_wclk	1		out
rf_ll_rdylst_hpnxt_bin0_wclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin0_wdata	[15:0]		out
rf_ll_rdylst_hpnxt_bin0_we	1		out
rf_ll_rdylst_hpnxt_bin1_raddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin1_rclk	1		out
rf_ll_rdylst_hpnxt_bin1_rclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin1_rdata	[15:0]		in
rf_ll_rdylst_hpnxt_bin1_re	1		out
rf_ll_rdylst_hpnxt_bin1_waddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin1_wclk	1		out
rf_ll_rdylst_hpnxt_bin1_wclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin1_wdata	[15:0]		out
rf_ll_rdylst_hpnxt_bin1_we	1		out
rf_ll_rdylst_hpnxt_bin2_raddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin2_rclk	1		out
rf_ll_rdylst_hpnxt_bin2_rclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin2_rdata	[15:0]		in
rf_ll_rdylst_hpnxt_bin2_re	1		out
rf_ll_rdylst_hpnxt_bin2_waddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin2_wclk	1		out
rf_ll_rdylst_hpnxt_bin2_wclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin2_wdata	[15:0]		out
rf_ll_rdylst_hpnxt_bin2_we	1		out
rf_ll_rdylst_hpnxt_bin3_raddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin3_rclk	1		out
rf_ll_rdylst_hpnxt_bin3_rclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin3_rdata	[15:0]		in
rf_ll_rdylst_hpnxt_bin3_re	1		out
rf_ll_rdylst_hpnxt_bin3_waddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin3_wclk	1		out
rf_ll_rdylst_hpnxt_bin3_wclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin3_wdata	[15:0]		out
rf_ll_rdylst_hpnxt_bin3_we	1		out
rf_ll_rdylst_tp_bin0_raddr	[4:0]		out
rf_ll_rdylst_tp_bin0_rclk	1		out
rf_ll_rdylst_tp_bin0_rclk_rst_n	1		out
rf_ll_rdylst_tp_bin0_rdata	[13:0]		in
rf_ll_rdylst_tp_bin0_re	1		out
rf_ll_rdylst_tp_bin0_waddr	[4:0]		out
rf_ll_rdylst_tp_bin0_wclk	1		out
rf_ll_rdylst_tp_bin0_wclk_rst_n	1		out
rf_ll_rdylst_tp_bin0_wdata	[13:0]		out
rf_ll_rdylst_tp_bin0_we	1		out
rf_ll_rdylst_tp_bin1_raddr	[4:0]		out
rf_ll_rdylst_tp_bin1_rclk	1		out
rf_ll_rdylst_tp_bin1_rclk_rst_n	1		out
rf_ll_rdylst_tp_bin1_rdata	[13:0]		in
rf_ll_rdylst_tp_bin1_re	1		out
rf_ll_rdylst_tp_bin1_waddr	[4:0]		out
rf_ll_rdylst_tp_bin1_wclk	1		out
rf_ll_rdylst_tp_bin1_wclk_rst_n	1		out
rf_ll_rdylst_tp_bin1_wdata	[13:0]		out
rf_ll_rdylst_tp_bin1_we	1		out
rf_ll_rdylst_tp_bin2_raddr	[4:0]		out
rf_ll_rdylst_tp_bin2_rclk	1		out
rf_ll_rdylst_tp_bin2_rclk_rst_n	1		out
rf_ll_rdylst_tp_bin2_rdata	[13:0]		in
rf_ll_rdylst_tp_bin2_re	1		out
rf_ll_rdylst_tp_bin2_waddr	[4:0]		out
rf_ll_rdylst_tp_bin2_wclk	1		out
rf_ll_rdylst_tp_bin2_wclk_rst_n	1		out
rf_ll_rdylst_tp_bin2_wdata	[13:0]		out
rf_ll_rdylst_tp_bin2_we	1		out
rf_ll_rdylst_tp_bin3_raddr	[4:0]		out
rf_ll_rdylst_tp_bin3_rclk	1		out
rf_ll_rdylst_tp_bin3_rclk_rst_n	1		out
rf_ll_rdylst_tp_bin3_rdata	[13:0]		in
rf_ll_rdylst_tp_bin3_re	1		out
rf_ll_rdylst_tp_bin3_waddr	[4:0]		out
rf_ll_rdylst_tp_bin3_wclk	1		out
rf_ll_rdylst_tp_bin3_wclk_rst_n	1		out
rf_ll_rdylst_tp_bin3_wdata	[13:0]		out
rf_ll_rdylst_tp_bin3_we	1		out
rf_ll_rlst_cnt_raddr	[4:0]		out
rf_ll_rlst_cnt_rclk	1		out
rf_ll_rlst_cnt_rclk_rst_n	1		out
rf_ll_rlst_cnt_rdata	[55:0]		in
rf_ll_rlst_cnt_re	1		out
rf_ll_rlst_cnt_waddr	[4:0]		out
rf_ll_rlst_cnt_wclk	1		out
rf_ll_rlst_cnt_wclk_rst_n	1		out
rf_ll_rlst_cnt_wdata	[55:0]		out
rf_ll_rlst_cnt_we	1		out
rf_ll_sch_cnt_dup0_raddr	[10:0]		out
rf_ll_sch_cnt_dup0_rclk	1		out
rf_ll_sch_cnt_dup0_rclk_rst_n	1		out
rf_ll_sch_cnt_dup0_rdata	[16:0]		in
rf_ll_sch_cnt_dup0_re	1		out
rf_ll_sch_cnt_dup0_waddr	[10:0]		out
rf_ll_sch_cnt_dup0_wclk	1		out
rf_ll_sch_cnt_dup0_wclk_rst_n	1		out
rf_ll_sch_cnt_dup0_wdata	[16:0]		out
rf_ll_sch_cnt_dup0_we	1		out
rf_ll_sch_cnt_dup1_raddr	[10:0]		out
rf_ll_sch_cnt_dup1_rclk	1		out
rf_ll_sch_cnt_dup1_rclk_rst_n	1		out
rf_ll_sch_cnt_dup1_rdata	[16:0]		in
rf_ll_sch_cnt_dup1_re	1		out
rf_ll_sch_cnt_dup1_waddr	[10:0]		out
rf_ll_sch_cnt_dup1_wclk	1		out
rf_ll_sch_cnt_dup1_wclk_rst_n	1		out
rf_ll_sch_cnt_dup1_wdata	[16:0]		out
rf_ll_sch_cnt_dup1_we	1		out
rf_ll_sch_cnt_dup2_raddr	[10:0]		out
rf_ll_sch_cnt_dup2_rclk	1		out
rf_ll_sch_cnt_dup2_rclk_rst_n	1		out
rf_ll_sch_cnt_dup2_rdata	[16:0]		in
rf_ll_sch_cnt_dup2_re	1		out
rf_ll_sch_cnt_dup2_waddr	[10:0]		out
rf_ll_sch_cnt_dup2_wclk	1		out
rf_ll_sch_cnt_dup2_wclk_rst_n	1		out
rf_ll_sch_cnt_dup2_wdata	[16:0]		out
rf_ll_sch_cnt_dup2_we	1		out
rf_ll_sch_cnt_dup3_raddr	[10:0]		out
rf_ll_sch_cnt_dup3_rclk	1		out
rf_ll_sch_cnt_dup3_rclk_rst_n	1		out
rf_ll_sch_cnt_dup3_rdata	[16:0]		in
rf_ll_sch_cnt_dup3_re	1		out
rf_ll_sch_cnt_dup3_waddr	[10:0]		out
rf_ll_sch_cnt_dup3_wclk	1		out
rf_ll_sch_cnt_dup3_wclk_rst_n	1		out
rf_ll_sch_cnt_dup3_wdata	[16:0]		out
rf_ll_sch_cnt_dup3_we	1		out
rf_ll_schlst_hp_bin0_raddr	[8:0]		out
rf_ll_schlst_hp_bin0_rclk	1		out
rf_ll_schlst_hp_bin0_rclk_rst_n	1		out
rf_ll_schlst_hp_bin0_rdata	[13:0]		in
rf_ll_schlst_hp_bin0_re	1		out
rf_ll_schlst_hp_bin0_waddr	[8:0]		out
rf_ll_schlst_hp_bin0_wclk	1		out
rf_ll_schlst_hp_bin0_wclk_rst_n	1		out
rf_ll_schlst_hp_bin0_wdata	[13:0]		out
rf_ll_schlst_hp_bin0_we	1		out
rf_ll_schlst_hp_bin1_raddr	[8:0]		out
rf_ll_schlst_hp_bin1_rclk	1		out
rf_ll_schlst_hp_bin1_rclk_rst_n	1		out
rf_ll_schlst_hp_bin1_rdata	[13:0]		in
rf_ll_schlst_hp_bin1_re	1		out
rf_ll_schlst_hp_bin1_waddr	[8:0]		out
rf_ll_schlst_hp_bin1_wclk	1		out
rf_ll_schlst_hp_bin1_wclk_rst_n	1		out
rf_ll_schlst_hp_bin1_wdata	[13:0]		out
rf_ll_schlst_hp_bin1_we	1		out
rf_ll_schlst_hp_bin2_raddr	[8:0]		out
rf_ll_schlst_hp_bin2_rclk	1		out
rf_ll_schlst_hp_bin2_rclk_rst_n	1		out
rf_ll_schlst_hp_bin2_rdata	[13:0]		in
rf_ll_schlst_hp_bin2_re	1		out
rf_ll_schlst_hp_bin2_waddr	[8:0]		out
rf_ll_schlst_hp_bin2_wclk	1		out
rf_ll_schlst_hp_bin2_wclk_rst_n	1		out
rf_ll_schlst_hp_bin2_wdata	[13:0]		out
rf_ll_schlst_hp_bin2_we	1		out
rf_ll_schlst_hp_bin3_raddr	[8:0]		out
rf_ll_schlst_hp_bin3_rclk	1		out
rf_ll_schlst_hp_bin3_rclk_rst_n	1		out
rf_ll_schlst_hp_bin3_rdata	[13:0]		in
rf_ll_schlst_hp_bin3_re	1		out
rf_ll_schlst_hp_bin3_waddr	[8:0]		out
rf_ll_schlst_hp_bin3_wclk	1		out
rf_ll_schlst_hp_bin3_wclk_rst_n	1		out
rf_ll_schlst_hp_bin3_wdata	[13:0]		out
rf_ll_schlst_hp_bin3_we	1		out
rf_ll_schlst_hpnxt_bin0_raddr	[10:0]		out
rf_ll_schlst_hpnxt_bin0_rclk	1		out
rf_ll_schlst_hpnxt_bin0_rclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin0_rdata	[15:0]		in
rf_ll_schlst_hpnxt_bin0_re	1		out
rf_ll_schlst_hpnxt_bin0_waddr	[10:0]		out
rf_ll_schlst_hpnxt_bin0_wclk	1		out
rf_ll_schlst_hpnxt_bin0_wclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin0_wdata	[15:0]		out
rf_ll_schlst_hpnxt_bin0_we	1		out
rf_ll_schlst_hpnxt_bin1_raddr	[10:0]		out
rf_ll_schlst_hpnxt_bin1_rclk	1		out
rf_ll_schlst_hpnxt_bin1_rclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin1_rdata	[15:0]		in
rf_ll_schlst_hpnxt_bin1_re	1		out
rf_ll_schlst_hpnxt_bin1_waddr	[10:0]		out
rf_ll_schlst_hpnxt_bin1_wclk	1		out
rf_ll_schlst_hpnxt_bin1_wclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin1_wdata	[15:0]		out
rf_ll_schlst_hpnxt_bin1_we	1		out
rf_ll_schlst_hpnxt_bin2_raddr	[10:0]		out
rf_ll_schlst_hpnxt_bin2_rclk	1		out
rf_ll_schlst_hpnxt_bin2_rclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin2_rdata	[15:0]		in
rf_ll_schlst_hpnxt_bin2_re	1		out
rf_ll_schlst_hpnxt_bin2_waddr	[10:0]		out
rf_ll_schlst_hpnxt_bin2_wclk	1		out
rf_ll_schlst_hpnxt_bin2_wclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin2_wdata	[15:0]		out
rf_ll_schlst_hpnxt_bin2_we	1		out
rf_ll_schlst_hpnxt_bin3_raddr	[10:0]		out
rf_ll_schlst_hpnxt_bin3_rclk	1		out
rf_ll_schlst_hpnxt_bin3_rclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin3_rdata	[15:0]		in
rf_ll_schlst_hpnxt_bin3_re	1		out
rf_ll_schlst_hpnxt_bin3_waddr	[10:0]		out
rf_ll_schlst_hpnxt_bin3_wclk	1		out
rf_ll_schlst_hpnxt_bin3_wclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin3_wdata	[15:0]		out
rf_ll_schlst_hpnxt_bin3_we	1		out
rf_ll_schlst_tp_bin0_raddr	[8:0]		out
rf_ll_schlst_tp_bin0_rclk	1		out
rf_ll_schlst_tp_bin0_rclk_rst_n	1		out
rf_ll_schlst_tp_bin0_rdata	[13:0]		in
rf_ll_schlst_tp_bin0_re	1		out
rf_ll_schlst_tp_bin0_waddr	[8:0]		out
rf_ll_schlst_tp_bin0_wclk	1		out
rf_ll_schlst_tp_bin0_wclk_rst_n	1		out
rf_ll_schlst_tp_bin0_wdata	[13:0]		out
rf_ll_schlst_tp_bin0_we	1		out
rf_ll_schlst_tp_bin1_raddr	[8:0]		out
rf_ll_schlst_tp_bin1_rclk	1		out
rf_ll_schlst_tp_bin1_rclk_rst_n	1		out
rf_ll_schlst_tp_bin1_rdata	[13:0]		in
rf_ll_schlst_tp_bin1_re	1		out
rf_ll_schlst_tp_bin1_waddr	[8:0]		out
rf_ll_schlst_tp_bin1_wclk	1		out
rf_ll_schlst_tp_bin1_wclk_rst_n	1		out
rf_ll_schlst_tp_bin1_wdata	[13:0]		out
rf_ll_schlst_tp_bin1_we	1		out
rf_ll_schlst_tp_bin2_raddr	[8:0]		out
rf_ll_schlst_tp_bin2_rclk	1		out
rf_ll_schlst_tp_bin2_rclk_rst_n	1		out
rf_ll_schlst_tp_bin2_rdata	[13:0]		in
rf_ll_schlst_tp_bin2_re	1		out
rf_ll_schlst_tp_bin2_waddr	[8:0]		out
rf_ll_schlst_tp_bin2_wclk	1		out
rf_ll_schlst_tp_bin2_wclk_rst_n	1		out
rf_ll_schlst_tp_bin2_wdata	[13:0]		out
rf_ll_schlst_tp_bin2_we	1		out
rf_ll_schlst_tp_bin3_raddr	[8:0]		out
rf_ll_schlst_tp_bin3_rclk	1		out
rf_ll_schlst_tp_bin3_rclk_rst_n	1		out
rf_ll_schlst_tp_bin3_rdata	[13:0]		in
rf_ll_schlst_tp_bin3_re	1		out
rf_ll_schlst_tp_bin3_waddr	[8:0]		out
rf_ll_schlst_tp_bin3_wclk	1		out
rf_ll_schlst_tp_bin3_wclk_rst_n	1		out
rf_ll_schlst_tp_bin3_wdata	[13:0]		out
rf_ll_schlst_tp_bin3_we	1		out
rf_ll_schlst_tpprv_bin0_raddr	[10:0]		out
rf_ll_schlst_tpprv_bin0_rclk	1		out
rf_ll_schlst_tpprv_bin0_rclk_rst_n	1		out
rf_ll_schlst_tpprv_bin0_rdata	[15:0]		in
rf_ll_schlst_tpprv_bin0_re	1		out
rf_ll_schlst_tpprv_bin0_waddr	[10:0]		out
rf_ll_schlst_tpprv_bin0_wclk	1		out
rf_ll_schlst_tpprv_bin0_wclk_rst_n	1		out
rf_ll_schlst_tpprv_bin0_wdata	[15:0]		out
rf_ll_schlst_tpprv_bin0_we	1		out
rf_ll_schlst_tpprv_bin1_raddr	[10:0]		out
rf_ll_schlst_tpprv_bin1_rclk	1		out
rf_ll_schlst_tpprv_bin1_rclk_rst_n	1		out
rf_ll_schlst_tpprv_bin1_rdata	[15:0]		in
rf_ll_schlst_tpprv_bin1_re	1		out
rf_ll_schlst_tpprv_bin1_waddr	[10:0]		out
rf_ll_schlst_tpprv_bin1_wclk	1		out
rf_ll_schlst_tpprv_bin1_wclk_rst_n	1		out
rf_ll_schlst_tpprv_bin1_wdata	[15:0]		out
rf_ll_schlst_tpprv_bin1_we	1		out
rf_ll_schlst_tpprv_bin2_raddr	[10:0]		out
rf_ll_schlst_tpprv_bin2_rclk	1		out
rf_ll_schlst_tpprv_bin2_rclk_rst_n	1		out
rf_ll_schlst_tpprv_bin2_rdata	[15:0]		in
rf_ll_schlst_tpprv_bin2_re	1		out
rf_ll_schlst_tpprv_bin2_waddr	[10:0]		out
rf_ll_schlst_tpprv_bin2_wclk	1		out
rf_ll_schlst_tpprv_bin2_wclk_rst_n	1		out
rf_ll_schlst_tpprv_bin2_wdata	[15:0]		out
rf_ll_schlst_tpprv_bin2_we	1		out
rf_ll_schlst_tpprv_bin3_raddr	[10:0]		out
rf_ll_schlst_tpprv_bin3_rclk	1		out
rf_ll_schlst_tpprv_bin3_rclk_rst_n	1		out
rf_ll_schlst_tpprv_bin3_rdata	[15:0]		in
rf_ll_schlst_tpprv_bin3_re	1		out
rf_ll_schlst_tpprv_bin3_waddr	[10:0]		out
rf_ll_schlst_tpprv_bin3_wclk	1		out
rf_ll_schlst_tpprv_bin3_wclk_rst_n	1		out
rf_ll_schlst_tpprv_bin3_wdata	[15:0]		out
rf_ll_schlst_tpprv_bin3_we	1		out
rf_ll_slst_cnt_raddr	[8:0]		out
rf_ll_slst_cnt_rclk	1		out
rf_ll_slst_cnt_rclk_rst_n	1		out
rf_ll_slst_cnt_rdata	[59:0]		in
rf_ll_slst_cnt_re	1		out
rf_ll_slst_cnt_waddr	[8:0]		out
rf_ll_slst_cnt_wclk	1		out
rf_ll_slst_cnt_wclk_rst_n	1		out
rf_ll_slst_cnt_wdata	[59:0]		out
rf_ll_slst_cnt_we	1		out
rf_lsp_dp_sch_dir_raddr	[1:0]		out
rf_lsp_dp_sch_dir_rclk	1		out
rf_lsp_dp_sch_dir_rclk_rst_n	1		out
rf_lsp_dp_sch_dir_rdata	[26:0]		in
rf_lsp_dp_sch_dir_re	1		out
rf_lsp_dp_sch_dir_waddr	[1:0]		out
rf_lsp_dp_sch_dir_wclk	1		out
rf_lsp_dp_sch_dir_wclk_rst_n	1		out
rf_lsp_dp_sch_dir_wdata	[26:0]		out
rf_lsp_dp_sch_dir_we	1		out
rf_lsp_dp_sch_rorply_raddr	[1:0]		out
rf_lsp_dp_sch_rorply_rclk	1		out
rf_lsp_dp_sch_rorply_rclk_rst_n	1		out
rf_lsp_dp_sch_rorply_rdata	[7:0]		in
rf_lsp_dp_sch_rorply_re	1		out
rf_lsp_dp_sch_rorply_waddr	[1:0]		out
rf_lsp_dp_sch_rorply_wclk	1		out
rf_lsp_dp_sch_rorply_wclk_rst_n	1		out
rf_lsp_dp_sch_rorply_wdata	[7:0]		out
rf_lsp_dp_sch_rorply_we	1		out
rf_lsp_nalb_sch_atq_raddr	[4:0]		out
rf_lsp_nalb_sch_atq_rclk	1		out
rf_lsp_nalb_sch_atq_rclk_rst_n	1		out
rf_lsp_nalb_sch_atq_rdata	[7:0]		in
rf_lsp_nalb_sch_atq_re	1		out
rf_lsp_nalb_sch_atq_waddr	[4:0]		out
rf_lsp_nalb_sch_atq_wclk	1		out
rf_lsp_nalb_sch_atq_wclk_rst_n	1		out
rf_lsp_nalb_sch_atq_wdata	[7:0]		out
rf_lsp_nalb_sch_atq_we	1		out
rf_lsp_nalb_sch_rorply_raddr	[1:0]		out
rf_lsp_nalb_sch_rorply_rclk	1		out
rf_lsp_nalb_sch_rorply_rclk_rst_n	1		out
rf_lsp_nalb_sch_rorply_rdata	[7:0]		in
rf_lsp_nalb_sch_rorply_re	1		out
rf_lsp_nalb_sch_rorply_waddr	[1:0]		out
rf_lsp_nalb_sch_rorply_wclk	1		out
rf_lsp_nalb_sch_rorply_wclk_rst_n	1		out
rf_lsp_nalb_sch_rorply_wdata	[7:0]		out
rf_lsp_nalb_sch_rorply_we	1		out
rf_lsp_nalb_sch_unoord_raddr	[1:0]		out
rf_lsp_nalb_sch_unoord_rclk	1		out
rf_lsp_nalb_sch_unoord_rclk_rst_n	1		out
rf_lsp_nalb_sch_unoord_rdata	[26:0]		in
rf_lsp_nalb_sch_unoord_re	1		out
rf_lsp_nalb_sch_unoord_waddr	[1:0]		out
rf_lsp_nalb_sch_unoord_wclk	1		out
rf_lsp_nalb_sch_unoord_wclk_rst_n	1		out
rf_lsp_nalb_sch_unoord_wdata	[26:0]		out
rf_lsp_nalb_sch_unoord_we	1		out
rf_lsp_reordercmp_fifo_mem_raddr	[2:0]		out
rf_lsp_reordercmp_fifo_mem_rclk	1		out
rf_lsp_reordercmp_fifo_mem_rclk_rst_n	1		out
rf_lsp_reordercmp_fifo_mem_rdata	[18:0]		in
rf_lsp_reordercmp_fifo_mem_re	1		out
rf_lsp_reordercmp_fifo_mem_waddr	[2:0]		out
rf_lsp_reordercmp_fifo_mem_wclk	1		out
rf_lsp_reordercmp_fifo_mem_wclk_rst_n	1		out
rf_lsp_reordercmp_fifo_mem_wdata	[18:0]		out
rf_lsp_reordercmp_fifo_mem_we	1		out
rf_lut_dir_cq2vf_pf_ro_raddr	[4:0]		out
rf_lut_dir_cq2vf_pf_ro_rclk	1		out
rf_lut_dir_cq2vf_pf_ro_rclk_rst_n	1		out
rf_lut_dir_cq2vf_pf_ro_rdata	[12:0]		in
rf_lut_dir_cq2vf_pf_ro_re	1		out
rf_lut_dir_cq2vf_pf_ro_waddr	[4:0]		out
rf_lut_dir_cq2vf_pf_ro_wclk	1		out
rf_lut_dir_cq2vf_pf_ro_wclk_rst_n	1		out
rf_lut_dir_cq2vf_pf_ro_wdata	[12:0]		out
rf_lut_dir_cq2vf_pf_ro_we	1		out
rf_lut_dir_cq_addr_l_raddr	[5:0]		out
rf_lut_dir_cq_addr_l_rclk	1		out
rf_lut_dir_cq_addr_l_rclk_rst_n	1		out
rf_lut_dir_cq_addr_l_rdata	[26:0]		in
rf_lut_dir_cq_addr_l_re	1		out
rf_lut_dir_cq_addr_l_waddr	[5:0]		out
rf_lut_dir_cq_addr_l_wclk	1		out
rf_lut_dir_cq_addr_l_wclk_rst_n	1		out
rf_lut_dir_cq_addr_l_wdata	[26:0]		out
rf_lut_dir_cq_addr_l_we	1		out
rf_lut_dir_cq_addr_u_raddr	[5:0]		out
rf_lut_dir_cq_addr_u_rclk	1		out
rf_lut_dir_cq_addr_u_rclk_rst_n	1		out
rf_lut_dir_cq_addr_u_rdata	[32:0]		in
rf_lut_dir_cq_addr_u_re	1		out
rf_lut_dir_cq_addr_u_waddr	[5:0]		out
rf_lut_dir_cq_addr_u_wclk	1		out
rf_lut_dir_cq_addr_u_wclk_rst_n	1		out
rf_lut_dir_cq_addr_u_wdata	[32:0]		out
rf_lut_dir_cq_addr_u_we	1		out
rf_lut_dir_cq_ai_addr_l_raddr	[5:0]		out
rf_lut_dir_cq_ai_addr_l_rclk	1		out
rf_lut_dir_cq_ai_addr_l_rclk_rst_n	1		out
rf_lut_dir_cq_ai_addr_l_rdata	[30:0]		in
rf_lut_dir_cq_ai_addr_l_re	1		out
rf_lut_dir_cq_ai_addr_l_waddr	[5:0]		out
rf_lut_dir_cq_ai_addr_l_wclk	1		out
rf_lut_dir_cq_ai_addr_l_wclk_rst_n	1		out
rf_lut_dir_cq_ai_addr_l_wdata	[30:0]		out
rf_lut_dir_cq_ai_addr_l_we	1		out
rf_lut_dir_cq_ai_addr_u_raddr	[5:0]		out
rf_lut_dir_cq_ai_addr_u_rclk	1		out
rf_lut_dir_cq_ai_addr_u_rclk_rst_n	1		out
rf_lut_dir_cq_ai_addr_u_rdata	[32:0]		in
rf_lut_dir_cq_ai_addr_u_re	1		out
rf_lut_dir_cq_ai_addr_u_waddr	[5:0]		out
rf_lut_dir_cq_ai_addr_u_wclk	1		out
rf_lut_dir_cq_ai_addr_u_wclk_rst_n	1		out
rf_lut_dir_cq_ai_addr_u_wdata	[32:0]		out
rf_lut_dir_cq_ai_addr_u_we	1		out
rf_lut_dir_cq_ai_data_raddr	[5:0]		out
rf_lut_dir_cq_ai_data_rclk	1		out
rf_lut_dir_cq_ai_data_rclk_rst_n	1		out
rf_lut_dir_cq_ai_data_rdata	[32:0]		in
rf_lut_dir_cq_ai_data_re	1		out
rf_lut_dir_cq_ai_data_waddr	[5:0]		out
rf_lut_dir_cq_ai_data_wclk	1		out
rf_lut_dir_cq_ai_data_wclk_rst_n	1		out
rf_lut_dir_cq_ai_data_wdata	[32:0]		out
rf_lut_dir_cq_ai_data_we	1		out
rf_lut_dir_cq_isr_raddr	[5:0]		out
rf_lut_dir_cq_isr_rclk	1		out
rf_lut_dir_cq_isr_rclk_rst_n	1		out
rf_lut_dir_cq_isr_rdata	[12:0]		in
rf_lut_dir_cq_isr_re	1		out
rf_lut_dir_cq_isr_waddr	[5:0]		out
rf_lut_dir_cq_isr_wclk	1		out
rf_lut_dir_cq_isr_wclk_rst_n	1		out
rf_lut_dir_cq_isr_wdata	[12:0]		out
rf_lut_dir_cq_isr_we	1		out
rf_lut_dir_cq_pasid_raddr	[5:0]		out
rf_lut_dir_cq_pasid_rclk	1		out
rf_lut_dir_cq_pasid_rclk_rst_n	1		out
rf_lut_dir_cq_pasid_rdata	[23:0]		in
rf_lut_dir_cq_pasid_re	1		out
rf_lut_dir_cq_pasid_waddr	[5:0]		out
rf_lut_dir_cq_pasid_wclk	1		out
rf_lut_dir_cq_pasid_wclk_rst_n	1		out
rf_lut_dir_cq_pasid_wdata	[23:0]		out
rf_lut_dir_cq_pasid_we	1		out
rf_lut_dir_pp2vas_raddr	[4:0]		out
rf_lut_dir_pp2vas_rclk	1		out
rf_lut_dir_pp2vas_rclk_rst_n	1		out
rf_lut_dir_pp2vas_rdata	[10:0]		in
rf_lut_dir_pp2vas_re	1		out
rf_lut_dir_pp2vas_waddr	[4:0]		out
rf_lut_dir_pp2vas_wclk	1		out
rf_lut_dir_pp2vas_wclk_rst_n	1		out
rf_lut_dir_pp2vas_wdata	[10:0]		out
rf_lut_dir_pp2vas_we	1		out
rf_lut_dir_pp_v_raddr	[1:0]		out
rf_lut_dir_pp_v_rclk	1		out
rf_lut_dir_pp_v_rclk_rst_n	1		out
rf_lut_dir_pp_v_rdata	[16:0]		in
rf_lut_dir_pp_v_re	1		out
rf_lut_dir_pp_v_waddr	[1:0]		out
rf_lut_dir_pp_v_wclk	1		out
rf_lut_dir_pp_v_wclk_rst_n	1		out
rf_lut_dir_pp_v_wdata	[16:0]		out
rf_lut_dir_pp_v_we	1		out
rf_lut_dir_vasqid_v_raddr	[5:0]		out
rf_lut_dir_vasqid_v_rclk	1		out
rf_lut_dir_vasqid_v_rclk_rst_n	1		out
rf_lut_dir_vasqid_v_rdata	[32:0]		in
rf_lut_dir_vasqid_v_re	1		out
rf_lut_dir_vasqid_v_waddr	[5:0]		out
rf_lut_dir_vasqid_v_wclk	1		out
rf_lut_dir_vasqid_v_wclk_rst_n	1		out
rf_lut_dir_vasqid_v_wdata	[32:0]		out
rf_lut_dir_vasqid_v_we	1		out
rf_lut_ldb_cq2vf_pf_ro_raddr	[4:0]		out
rf_lut_ldb_cq2vf_pf_ro_rclk	1		out
rf_lut_ldb_cq2vf_pf_ro_rclk_rst_n	1		out
rf_lut_ldb_cq2vf_pf_ro_rdata	[12:0]		in
rf_lut_ldb_cq2vf_pf_ro_re	1		out
rf_lut_ldb_cq2vf_pf_ro_waddr	[4:0]		out
rf_lut_ldb_cq2vf_pf_ro_wclk	1		out
rf_lut_ldb_cq2vf_pf_ro_wclk_rst_n	1		out
rf_lut_ldb_cq2vf_pf_ro_wdata	[12:0]		out
rf_lut_ldb_cq2vf_pf_ro_we	1		out
rf_lut_ldb_cq_addr_l_raddr	[5:0]		out
rf_lut_ldb_cq_addr_l_rclk	1		out
rf_lut_ldb_cq_addr_l_rclk_rst_n	1		out
rf_lut_ldb_cq_addr_l_rdata	[26:0]		in
rf_lut_ldb_cq_addr_l_re	1		out
rf_lut_ldb_cq_addr_l_waddr	[5:0]		out
rf_lut_ldb_cq_addr_l_wclk	1		out
rf_lut_ldb_cq_addr_l_wclk_rst_n	1		out
rf_lut_ldb_cq_addr_l_wdata	[26:0]		out
rf_lut_ldb_cq_addr_l_we	1		out
rf_lut_ldb_cq_addr_u_raddr	[5:0]		out
rf_lut_ldb_cq_addr_u_rclk	1		out
rf_lut_ldb_cq_addr_u_rclk_rst_n	1		out
rf_lut_ldb_cq_addr_u_rdata	[32:0]		in
rf_lut_ldb_cq_addr_u_re	1		out
rf_lut_ldb_cq_addr_u_waddr	[5:0]		out
rf_lut_ldb_cq_addr_u_wclk	1		out
rf_lut_ldb_cq_addr_u_wclk_rst_n	1		out
rf_lut_ldb_cq_addr_u_wdata	[32:0]		out
rf_lut_ldb_cq_addr_u_we	1		out
rf_lut_ldb_cq_ai_addr_l_raddr	[5:0]		out
rf_lut_ldb_cq_ai_addr_l_rclk	1		out
rf_lut_ldb_cq_ai_addr_l_rclk_rst_n	1		out
rf_lut_ldb_cq_ai_addr_l_rdata	[30:0]		in
rf_lut_ldb_cq_ai_addr_l_re	1		out
rf_lut_ldb_cq_ai_addr_l_waddr	[5:0]		out
rf_lut_ldb_cq_ai_addr_l_wclk	1		out
rf_lut_ldb_cq_ai_addr_l_wclk_rst_n	1		out
rf_lut_ldb_cq_ai_addr_l_wdata	[30:0]		out
rf_lut_ldb_cq_ai_addr_l_we	1		out
rf_lut_ldb_cq_ai_addr_u_raddr	[5:0]		out
rf_lut_ldb_cq_ai_addr_u_rclk	1		out
rf_lut_ldb_cq_ai_addr_u_rclk_rst_n	1		out
rf_lut_ldb_cq_ai_addr_u_rdata	[32:0]		in
rf_lut_ldb_cq_ai_addr_u_re	1		out
rf_lut_ldb_cq_ai_addr_u_waddr	[5:0]		out
rf_lut_ldb_cq_ai_addr_u_wclk	1		out
rf_lut_ldb_cq_ai_addr_u_wclk_rst_n	1		out
rf_lut_ldb_cq_ai_addr_u_wdata	[32:0]		out
rf_lut_ldb_cq_ai_addr_u_we	1		out
rf_lut_ldb_cq_ai_data_raddr	[5:0]		out
rf_lut_ldb_cq_ai_data_rclk	1		out
rf_lut_ldb_cq_ai_data_rclk_rst_n	1		out
rf_lut_ldb_cq_ai_data_rdata	[32:0]		in
rf_lut_ldb_cq_ai_data_re	1		out
rf_lut_ldb_cq_ai_data_waddr	[5:0]		out
rf_lut_ldb_cq_ai_data_wclk	1		out
rf_lut_ldb_cq_ai_data_wclk_rst_n	1		out
rf_lut_ldb_cq_ai_data_wdata	[32:0]		out
rf_lut_ldb_cq_ai_data_we	1		out
rf_lut_ldb_cq_isr_raddr	[5:0]		out
rf_lut_ldb_cq_isr_rclk	1		out
rf_lut_ldb_cq_isr_rclk_rst_n	1		out
rf_lut_ldb_cq_isr_rdata	[12:0]		in
rf_lut_ldb_cq_isr_re	1		out
rf_lut_ldb_cq_isr_waddr	[5:0]		out
rf_lut_ldb_cq_isr_wclk	1		out
rf_lut_ldb_cq_isr_wclk_rst_n	1		out
rf_lut_ldb_cq_isr_wdata	[12:0]		out
rf_lut_ldb_cq_isr_we	1		out
rf_lut_ldb_cq_pasid_raddr	[5:0]		out
rf_lut_ldb_cq_pasid_rclk	1		out
rf_lut_ldb_cq_pasid_rclk_rst_n	1		out
rf_lut_ldb_cq_pasid_rdata	[23:0]		in
rf_lut_ldb_cq_pasid_re	1		out
rf_lut_ldb_cq_pasid_waddr	[5:0]		out
rf_lut_ldb_cq_pasid_wclk	1		out
rf_lut_ldb_cq_pasid_wclk_rst_n	1		out
rf_lut_ldb_cq_pasid_wdata	[23:0]		out
rf_lut_ldb_cq_pasid_we	1		out
rf_lut_ldb_pp2vas_raddr	[4:0]		out
rf_lut_ldb_pp2vas_rclk	1		out
rf_lut_ldb_pp2vas_rclk_rst_n	1		out
rf_lut_ldb_pp2vas_rdata	[10:0]		in
rf_lut_ldb_pp2vas_re	1		out
rf_lut_ldb_pp2vas_waddr	[4:0]		out
rf_lut_ldb_pp2vas_wclk	1		out
rf_lut_ldb_pp2vas_wclk_rst_n	1		out
rf_lut_ldb_pp2vas_wdata	[10:0]		out
rf_lut_ldb_pp2vas_we	1		out
rf_lut_ldb_qid2vqid_raddr	[2:0]		out
rf_lut_ldb_qid2vqid_rclk	1		out
rf_lut_ldb_qid2vqid_rclk_rst_n	1		out
rf_lut_ldb_qid2vqid_rdata	[20:0]		in
rf_lut_ldb_qid2vqid_re	1		out
rf_lut_ldb_qid2vqid_waddr	[2:0]		out
rf_lut_ldb_qid2vqid_wclk	1		out
rf_lut_ldb_qid2vqid_wclk_rst_n	1		out
rf_lut_ldb_qid2vqid_wdata	[20:0]		out
rf_lut_ldb_qid2vqid_we	1		out
rf_lut_ldb_vasqid_v_raddr	[5:0]		out
rf_lut_ldb_vasqid_v_rclk	1		out
rf_lut_ldb_vasqid_v_rclk_rst_n	1		out
rf_lut_ldb_vasqid_v_rdata	[16:0]		in
rf_lut_ldb_vasqid_v_re	1		out
rf_lut_ldb_vasqid_v_waddr	[5:0]		out
rf_lut_ldb_vasqid_v_wclk	1		out
rf_lut_ldb_vasqid_v_wclk_rst_n	1		out
rf_lut_ldb_vasqid_v_wdata	[16:0]		out
rf_lut_ldb_vasqid_v_we	1		out
rf_lut_vf_dir_vpp2pp_raddr	[7:0]		out
rf_lut_vf_dir_vpp2pp_rclk	1		out
rf_lut_vf_dir_vpp2pp_rclk_rst_n	1		out
rf_lut_vf_dir_vpp2pp_rdata	[30:0]		in
rf_lut_vf_dir_vpp2pp_re	1		out
rf_lut_vf_dir_vpp2pp_waddr	[7:0]		out
rf_lut_vf_dir_vpp2pp_wclk	1		out
rf_lut_vf_dir_vpp2pp_wclk_rst_n	1		out
rf_lut_vf_dir_vpp2pp_wdata	[30:0]		out
rf_lut_vf_dir_vpp2pp_we	1		out
rf_lut_vf_dir_vpp_v_raddr	[5:0]		out
rf_lut_vf_dir_vpp_v_rclk	1		out
rf_lut_vf_dir_vpp_v_rclk_rst_n	1		out
rf_lut_vf_dir_vpp_v_rdata	[16:0]		in
rf_lut_vf_dir_vpp_v_re	1		out
rf_lut_vf_dir_vpp_v_waddr	[5:0]		out
rf_lut_vf_dir_vpp_v_wclk	1		out
rf_lut_vf_dir_vpp_v_wclk_rst_n	1		out
rf_lut_vf_dir_vpp_v_wdata	[16:0]		out
rf_lut_vf_dir_vpp_v_we	1		out
rf_lut_vf_dir_vqid2qid_raddr	[7:0]		out
rf_lut_vf_dir_vqid2qid_rclk	1		out
rf_lut_vf_dir_vqid2qid_rclk_rst_n	1		out
rf_lut_vf_dir_vqid2qid_rdata	[30:0]		in
rf_lut_vf_dir_vqid2qid_re	1		out
rf_lut_vf_dir_vqid2qid_waddr	[7:0]		out
rf_lut_vf_dir_vqid2qid_wclk	1		out
rf_lut_vf_dir_vqid2qid_wclk_rst_n	1		out
rf_lut_vf_dir_vqid2qid_wdata	[30:0]		out
rf_lut_vf_dir_vqid2qid_we	1		out
rf_lut_vf_dir_vqid_v_raddr	[5:0]		out
rf_lut_vf_dir_vqid_v_rclk	1		out
rf_lut_vf_dir_vqid_v_rclk_rst_n	1		out
rf_lut_vf_dir_vqid_v_rdata	[16:0]		in
rf_lut_vf_dir_vqid_v_re	1		out
rf_lut_vf_dir_vqid_v_waddr	[5:0]		out
rf_lut_vf_dir_vqid_v_wclk	1		out
rf_lut_vf_dir_vqid_v_wclk_rst_n	1		out
rf_lut_vf_dir_vqid_v_wdata	[16:0]		out
rf_lut_vf_dir_vqid_v_we	1		out
rf_lut_vf_ldb_vpp2pp_raddr	[7:0]		out
rf_lut_vf_ldb_vpp2pp_rclk	1		out
rf_lut_vf_ldb_vpp2pp_rclk_rst_n	1		out
rf_lut_vf_ldb_vpp2pp_rdata	[24:0]		in
rf_lut_vf_ldb_vpp2pp_re	1		out
rf_lut_vf_ldb_vpp2pp_waddr	[7:0]		out
rf_lut_vf_ldb_vpp2pp_wclk	1		out
rf_lut_vf_ldb_vpp2pp_wclk_rst_n	1		out
rf_lut_vf_ldb_vpp2pp_wdata	[24:0]		out
rf_lut_vf_ldb_vpp2pp_we	1		out
rf_lut_vf_ldb_vpp_v_raddr	[5:0]		out
rf_lut_vf_ldb_vpp_v_rclk	1		out
rf_lut_vf_ldb_vpp_v_rclk_rst_n	1		out
rf_lut_vf_ldb_vpp_v_rdata	[16:0]		in
rf_lut_vf_ldb_vpp_v_re	1		out
rf_lut_vf_ldb_vpp_v_waddr	[5:0]		out
rf_lut_vf_ldb_vpp_v_wclk	1		out
rf_lut_vf_ldb_vpp_v_wclk_rst_n	1		out
rf_lut_vf_ldb_vpp_v_wdata	[16:0]		out
rf_lut_vf_ldb_vpp_v_we	1		out
rf_lut_vf_ldb_vqid2qid_raddr	[6:0]		out
rf_lut_vf_ldb_vqid2qid_rclk	1		out
rf_lut_vf_ldb_vqid2qid_rclk_rst_n	1		out
rf_lut_vf_ldb_vqid2qid_rdata	[26:0]		in
rf_lut_vf_ldb_vqid2qid_re	1		out
rf_lut_vf_ldb_vqid2qid_waddr	[6:0]		out
rf_lut_vf_ldb_vqid2qid_wclk	1		out
rf_lut_vf_ldb_vqid2qid_wclk_rst_n	1		out
rf_lut_vf_ldb_vqid2qid_wdata	[26:0]		out
rf_lut_vf_ldb_vqid2qid_we	1		out
rf_lut_vf_ldb_vqid_v_raddr	[4:0]		out
rf_lut_vf_ldb_vqid_v_rclk	1		out
rf_lut_vf_ldb_vqid_v_rclk_rst_n	1		out
rf_lut_vf_ldb_vqid_v_rdata	[16:0]		in
rf_lut_vf_ldb_vqid_v_re	1		out
rf_lut_vf_ldb_vqid_v_waddr	[4:0]		out
rf_lut_vf_ldb_vqid_v_wclk	1		out
rf_lut_vf_ldb_vqid_v_wclk_rst_n	1		out
rf_lut_vf_ldb_vqid_v_wdata	[16:0]		out
rf_lut_vf_ldb_vqid_v_we	1		out
rf_msix_tbl_word0_raddr	[5:0]		out
rf_msix_tbl_word0_rclk	1		out
rf_msix_tbl_word0_rclk_rst_n	1		out
rf_msix_tbl_word0_rdata	[32:0]		in
rf_msix_tbl_word0_re	1		out
rf_msix_tbl_word0_waddr	[5:0]		out
rf_msix_tbl_word0_wclk	1		out
rf_msix_tbl_word0_wclk_rst_n	1		out
rf_msix_tbl_word0_wdata	[32:0]		out
rf_msix_tbl_word0_we	1		out
rf_msix_tbl_word1_raddr	[5:0]		out
rf_msix_tbl_word1_rclk	1		out
rf_msix_tbl_word1_rclk_rst_n	1		out
rf_msix_tbl_word1_rdata	[32:0]		in
rf_msix_tbl_word1_re	1		out
rf_msix_tbl_word1_waddr	[5:0]		out
rf_msix_tbl_word1_wclk	1		out
rf_msix_tbl_word1_wclk_rst_n	1		out
rf_msix_tbl_word1_wdata	[32:0]		out
rf_msix_tbl_word1_we	1		out
rf_msix_tbl_word2_raddr	[5:0]		out
rf_msix_tbl_word2_rclk	1		out
rf_msix_tbl_word2_rclk_rst_n	1		out
rf_msix_tbl_word2_rdata	[32:0]		in
rf_msix_tbl_word2_re	1		out
rf_msix_tbl_word2_waddr	[5:0]		out
rf_msix_tbl_word2_wclk	1		out
rf_msix_tbl_word2_wclk_rst_n	1		out
rf_msix_tbl_word2_wdata	[32:0]		out
rf_msix_tbl_word2_we	1		out
rf_mstr_ll_data0_raddr	[7:0]		out
rf_mstr_ll_data0_rclk	1		out
rf_mstr_ll_data0_rclk_rst_n	1		out
rf_mstr_ll_data0_rdata	[128:0]		in
rf_mstr_ll_data0_re	1		out
rf_mstr_ll_data0_waddr	[7:0]		out
rf_mstr_ll_data0_wclk	1		out
rf_mstr_ll_data0_wclk_rst_n	1		out
rf_mstr_ll_data0_wdata	[128:0]		out
rf_mstr_ll_data0_we	1		out
rf_mstr_ll_data1_raddr	[7:0]		out
rf_mstr_ll_data1_rclk	1		out
rf_mstr_ll_data1_rclk_rst_n	1		out
rf_mstr_ll_data1_rdata	[128:0]		in
rf_mstr_ll_data1_re	1		out
rf_mstr_ll_data1_waddr	[7:0]		out
rf_mstr_ll_data1_wclk	1		out
rf_mstr_ll_data1_wclk_rst_n	1		out
rf_mstr_ll_data1_wdata	[128:0]		out
rf_mstr_ll_data1_we	1		out
rf_mstr_ll_data2_raddr	[7:0]		out
rf_mstr_ll_data2_rclk	1		out
rf_mstr_ll_data2_rclk_rst_n	1		out
rf_mstr_ll_data2_rdata	[128:0]		in
rf_mstr_ll_data2_re	1		out
rf_mstr_ll_data2_waddr	[7:0]		out
rf_mstr_ll_data2_wclk	1		out
rf_mstr_ll_data2_wclk_rst_n	1		out
rf_mstr_ll_data2_wdata	[128:0]		out
rf_mstr_ll_data2_we	1		out
rf_mstr_ll_data3_raddr	[7:0]		out
rf_mstr_ll_data3_rclk	1		out
rf_mstr_ll_data3_rclk_rst_n	1		out
rf_mstr_ll_data3_rdata	[128:0]		in
rf_mstr_ll_data3_re	1		out
rf_mstr_ll_data3_waddr	[7:0]		out
rf_mstr_ll_data3_wclk	1		out
rf_mstr_ll_data3_wclk_rst_n	1		out
rf_mstr_ll_data3_wdata	[128:0]		out
rf_mstr_ll_data3_we	1		out
rf_mstr_ll_hdr_raddr	[7:0]		out
rf_mstr_ll_hdr_rclk	1		out
rf_mstr_ll_hdr_rclk_rst_n	1		out
rf_mstr_ll_hdr_rdata	[152:0]		in
rf_mstr_ll_hdr_re	1		out
rf_mstr_ll_hdr_waddr	[7:0]		out
rf_mstr_ll_hdr_wclk	1		out
rf_mstr_ll_hdr_wclk_rst_n	1		out
rf_mstr_ll_hdr_wdata	[152:0]		out
rf_mstr_ll_hdr_we	1		out
rf_mstr_ll_hpa_raddr	[6:0]		out
rf_mstr_ll_hpa_rclk	1		out
rf_mstr_ll_hpa_rclk_rst_n	1		out
rf_mstr_ll_hpa_rdata	[34:0]		in
rf_mstr_ll_hpa_re	1		out
rf_mstr_ll_hpa_waddr	[6:0]		out
rf_mstr_ll_hpa_wclk	1		out
rf_mstr_ll_hpa_wclk_rst_n	1		out
rf_mstr_ll_hpa_wdata	[34:0]		out
rf_mstr_ll_hpa_we	1		out
rf_nalb_cmp_fifo_mem_raddr	[2:0]		out
rf_nalb_cmp_fifo_mem_rclk	1		out
rf_nalb_cmp_fifo_mem_rclk_rst_n	1		out
rf_nalb_cmp_fifo_mem_rdata	[17:0]		in
rf_nalb_cmp_fifo_mem_re	1		out
rf_nalb_cmp_fifo_mem_waddr	[2:0]		out
rf_nalb_cmp_fifo_mem_wclk	1		out
rf_nalb_cmp_fifo_mem_wclk_rst_n	1		out
rf_nalb_cmp_fifo_mem_wdata	[17:0]		out
rf_nalb_cmp_fifo_mem_we	1		out
rf_nalb_cnt_raddr	[4:0]		out
rf_nalb_cnt_rclk	1		out
rf_nalb_cnt_rclk_rst_n	1		out
rf_nalb_cnt_rdata	[67:0]		in
rf_nalb_cnt_re	1		out
rf_nalb_cnt_waddr	[4:0]		out
rf_nalb_cnt_wclk	1		out
rf_nalb_cnt_wclk_rst_n	1		out
rf_nalb_cnt_wdata	[67:0]		out
rf_nalb_cnt_we	1		out
rf_nalb_hp_raddr	[6:0]		out
rf_nalb_hp_rclk	1		out
rf_nalb_hp_rclk_rst_n	1		out
rf_nalb_hp_rdata	[14:0]		in
rf_nalb_hp_re	1		out
rf_nalb_hp_waddr	[6:0]		out
rf_nalb_hp_wclk	1		out
rf_nalb_hp_wclk_rst_n	1		out
rf_nalb_hp_wdata	[14:0]		out
rf_nalb_hp_we	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_raddr	[1:0]		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rdata	[9:0]		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_re	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_waddr	[1:0]		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wdata	[9:0]		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_we	1		out
rf_nalb_lsp_enq_rorply_raddr	[4:0]		out
rf_nalb_lsp_enq_rorply_rclk	1		out
rf_nalb_lsp_enq_rorply_rclk_rst_n	1		out
rf_nalb_lsp_enq_rorply_rdata	[26:0]		in
rf_nalb_lsp_enq_rorply_re	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_raddr	[1:0]		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rdata	[26:0]		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_re	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_waddr	[1:0]		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wdata	[26:0]		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_we	1		out
rf_nalb_lsp_enq_rorply_waddr	[4:0]		out
rf_nalb_lsp_enq_rorply_wclk	1		out
rf_nalb_lsp_enq_rorply_wclk_rst_n	1		out
rf_nalb_lsp_enq_rorply_wdata	[26:0]		out
rf_nalb_lsp_enq_rorply_we	1		out
rf_nalb_lsp_enq_unoord_raddr	[4:0]		out
rf_nalb_lsp_enq_unoord_rclk	1		out
rf_nalb_lsp_enq_unoord_rclk_rst_n	1		out
rf_nalb_lsp_enq_unoord_rdata	[9:0]		in
rf_nalb_lsp_enq_unoord_re	1		out
rf_nalb_lsp_enq_unoord_waddr	[4:0]		out
rf_nalb_lsp_enq_unoord_wclk	1		out
rf_nalb_lsp_enq_unoord_wclk_rst_n	1		out
rf_nalb_lsp_enq_unoord_wdata	[9:0]		out
rf_nalb_lsp_enq_unoord_we	1		out
rf_nalb_qed_raddr	[4:0]		out
rf_nalb_qed_rclk	1		out
rf_nalb_qed_rclk_rst_n	1		out
rf_nalb_qed_rdata	[44:0]		in
rf_nalb_qed_re	1		out
rf_nalb_qed_waddr	[4:0]		out
rf_nalb_qed_wclk	1		out
rf_nalb_qed_wclk_rst_n	1		out
rf_nalb_qed_wdata	[44:0]		out
rf_nalb_qed_we	1		out
rf_nalb_replay_cnt_raddr	[4:0]		out
rf_nalb_replay_cnt_rclk	1		out
rf_nalb_replay_cnt_rclk_rst_n	1		out
rf_nalb_replay_cnt_rdata	[67:0]		in
rf_nalb_replay_cnt_re	1		out
rf_nalb_replay_cnt_waddr	[4:0]		out
rf_nalb_replay_cnt_wclk	1		out
rf_nalb_replay_cnt_wclk_rst_n	1		out
rf_nalb_replay_cnt_wdata	[67:0]		out
rf_nalb_replay_cnt_we	1		out
rf_nalb_replay_hp_raddr	[6:0]		out
rf_nalb_replay_hp_rclk	1		out
rf_nalb_replay_hp_rclk_rst_n	1		out
rf_nalb_replay_hp_rdata	[14:0]		in
rf_nalb_replay_hp_re	1		out
rf_nalb_replay_hp_waddr	[6:0]		out
rf_nalb_replay_hp_wclk	1		out
rf_nalb_replay_hp_wclk_rst_n	1		out
rf_nalb_replay_hp_wdata	[14:0]		out
rf_nalb_replay_hp_we	1		out
rf_nalb_replay_tp_raddr	[6:0]		out
rf_nalb_replay_tp_rclk	1		out
rf_nalb_replay_tp_rclk_rst_n	1		out
rf_nalb_replay_tp_rdata	[14:0]		in
rf_nalb_replay_tp_re	1		out
rf_nalb_replay_tp_waddr	[6:0]		out
rf_nalb_replay_tp_wclk	1		out
rf_nalb_replay_tp_wclk_rst_n	1		out
rf_nalb_replay_tp_wdata	[14:0]		out
rf_nalb_replay_tp_we	1		out
rf_nalb_rofrag_cnt_raddr	[8:0]		out
rf_nalb_rofrag_cnt_rclk	1		out
rf_nalb_rofrag_cnt_rclk_rst_n	1		out
rf_nalb_rofrag_cnt_rdata	[16:0]		in
rf_nalb_rofrag_cnt_re	1		out
rf_nalb_rofrag_cnt_waddr	[8:0]		out
rf_nalb_rofrag_cnt_wclk	1		out
rf_nalb_rofrag_cnt_wclk_rst_n	1		out
rf_nalb_rofrag_cnt_wdata	[16:0]		out
rf_nalb_rofrag_cnt_we	1		out
rf_nalb_rofrag_hp_raddr	[8:0]		out
rf_nalb_rofrag_hp_rclk	1		out
rf_nalb_rofrag_hp_rclk_rst_n	1		out
rf_nalb_rofrag_hp_rdata	[14:0]		in
rf_nalb_rofrag_hp_re	1		out
rf_nalb_rofrag_hp_waddr	[8:0]		out
rf_nalb_rofrag_hp_wclk	1		out
rf_nalb_rofrag_hp_wclk_rst_n	1		out
rf_nalb_rofrag_hp_wdata	[14:0]		out
rf_nalb_rofrag_hp_we	1		out
rf_nalb_rofrag_tp_raddr	[8:0]		out
rf_nalb_rofrag_tp_rclk	1		out
rf_nalb_rofrag_tp_rclk_rst_n	1		out
rf_nalb_rofrag_tp_rdata	[14:0]		in
rf_nalb_rofrag_tp_re	1		out
rf_nalb_rofrag_tp_waddr	[8:0]		out
rf_nalb_rofrag_tp_wclk	1		out
rf_nalb_rofrag_tp_wclk_rst_n	1		out
rf_nalb_rofrag_tp_wdata	[14:0]		out
rf_nalb_rofrag_tp_we	1		out
rf_nalb_sel_nalb_fifo_mem_raddr	[3:0]		out
rf_nalb_sel_nalb_fifo_mem_rclk	1		out
rf_nalb_sel_nalb_fifo_mem_rclk_rst_n	1		out
rf_nalb_sel_nalb_fifo_mem_rdata	[26:0]		in
rf_nalb_sel_nalb_fifo_mem_re	1		out
rf_nalb_sel_nalb_fifo_mem_waddr	[3:0]		out
rf_nalb_sel_nalb_fifo_mem_wclk	1		out
rf_nalb_sel_nalb_fifo_mem_wclk_rst_n	1		out
rf_nalb_sel_nalb_fifo_mem_wdata	[26:0]		out
rf_nalb_sel_nalb_fifo_mem_we	1		out
rf_nalb_tp_raddr	[6:0]		out
rf_nalb_tp_rclk	1		out
rf_nalb_tp_rclk_rst_n	1		out
rf_nalb_tp_rdata	[14:0]		in
rf_nalb_tp_re	1		out
rf_nalb_tp_waddr	[6:0]		out
rf_nalb_tp_wclk	1		out
rf_nalb_tp_wclk_rst_n	1		out
rf_nalb_tp_wdata	[14:0]		out
rf_nalb_tp_we	1		out
rf_ord_qid_sn_map_raddr	[4:0]		out
rf_ord_qid_sn_map_rclk	1		out
rf_ord_qid_sn_map_rclk_rst_n	1		out
rf_ord_qid_sn_map_rdata	[11:0]		in
rf_ord_qid_sn_map_re	1		out
rf_ord_qid_sn_map_waddr	[4:0]		out
rf_ord_qid_sn_map_wclk	1		out
rf_ord_qid_sn_map_wclk_rst_n	1		out
rf_ord_qid_sn_map_wdata	[11:0]		out
rf_ord_qid_sn_map_we	1		out
rf_ord_qid_sn_raddr	[4:0]		out
rf_ord_qid_sn_rclk	1		out
rf_ord_qid_sn_rclk_rst_n	1		out
rf_ord_qid_sn_rdata	[11:0]		in
rf_ord_qid_sn_re	1		out
rf_ord_qid_sn_waddr	[4:0]		out
rf_ord_qid_sn_wclk	1		out
rf_ord_qid_sn_wclk_rst_n	1		out
rf_ord_qid_sn_wdata	[11:0]		out
rf_ord_qid_sn_we	1		out
rf_outbound_hcw_fifo_mem_raddr	[3:0]		out
rf_outbound_hcw_fifo_mem_rclk	1		out
rf_outbound_hcw_fifo_mem_rclk_rst_n	1		out
rf_outbound_hcw_fifo_mem_rdata	[159:0]		in
rf_outbound_hcw_fifo_mem_re	1		out
rf_outbound_hcw_fifo_mem_waddr	[3:0]		out
rf_outbound_hcw_fifo_mem_wclk	1		out
rf_outbound_hcw_fifo_mem_wclk_rst_n	1		out
rf_outbound_hcw_fifo_mem_wdata	[159:0]		out
rf_outbound_hcw_fifo_mem_we	1		out
rf_qed_chp_sch_data_raddr	[2:0]		out
rf_qed_chp_sch_data_rclk	1		out
rf_qed_chp_sch_data_rclk_rst_n	1		out
rf_qed_chp_sch_data_rdata	[176:0]		in
rf_qed_chp_sch_data_re	1		out
rf_qed_chp_sch_data_waddr	[2:0]		out
rf_qed_chp_sch_data_wclk	1		out
rf_qed_chp_sch_data_wclk_rst_n	1		out
rf_qed_chp_sch_data_wdata	[176:0]		out
rf_qed_chp_sch_data_we	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_raddr	[1:0]		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk_rst_n	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_rdata	[25:0]		in
rf_qed_chp_sch_flid_ret_rx_sync_mem_re	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_waddr	[1:0]		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk_rst_n	1		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_wdata	[25:0]		out
rf_qed_chp_sch_flid_ret_rx_sync_mem_we	1		out
rf_qed_chp_sch_rx_sync_mem_raddr	[2:0]		out
rf_qed_chp_sch_rx_sync_mem_rclk	1		out
rf_qed_chp_sch_rx_sync_mem_rclk_rst_n	1		out
rf_qed_chp_sch_rx_sync_mem_rdata	[176:0]		in
rf_qed_chp_sch_rx_sync_mem_re	1		out
rf_qed_chp_sch_rx_sync_mem_waddr	[2:0]		out
rf_qed_chp_sch_rx_sync_mem_wclk	1		out
rf_qed_chp_sch_rx_sync_mem_wclk_rst_n	1		out
rf_qed_chp_sch_rx_sync_mem_wdata	[176:0]		out
rf_qed_chp_sch_rx_sync_mem_we	1		out
rf_qed_lsp_deq_fifo_mem_raddr	[4:0]		out
rf_qed_lsp_deq_fifo_mem_rclk	1		out
rf_qed_lsp_deq_fifo_mem_rclk_rst_n	1		out
rf_qed_lsp_deq_fifo_mem_rdata	[8:0]		in
rf_qed_lsp_deq_fifo_mem_re	1		out
rf_qed_lsp_deq_fifo_mem_waddr	[4:0]		out
rf_qed_lsp_deq_fifo_mem_wclk	1		out
rf_qed_lsp_deq_fifo_mem_wclk_rst_n	1		out
rf_qed_lsp_deq_fifo_mem_wdata	[8:0]		out
rf_qed_lsp_deq_fifo_mem_we	1		out
rf_qed_to_cq_fifo_mem_raddr	[2:0]		out
rf_qed_to_cq_fifo_mem_rclk	1		out
rf_qed_to_cq_fifo_mem_rclk_rst_n	1		out
rf_qed_to_cq_fifo_mem_rdata	[196:0]		in
rf_qed_to_cq_fifo_mem_re	1		out
rf_qed_to_cq_fifo_mem_waddr	[2:0]		out
rf_qed_to_cq_fifo_mem_wclk	1		out
rf_qed_to_cq_fifo_mem_wclk_rst_n	1		out
rf_qed_to_cq_fifo_mem_wdata	[196:0]		out
rf_qed_to_cq_fifo_mem_we	1		out
rf_qid_aqed_active_count_mem_raddr	[4:0]		out
rf_qid_aqed_active_count_mem_rclk	1		out
rf_qid_aqed_active_count_mem_rclk_rst_n	1		out
rf_qid_aqed_active_count_mem_rdata	[13:0]		in
rf_qid_aqed_active_count_mem_re	1		out
rf_qid_aqed_active_count_mem_waddr	[4:0]		out
rf_qid_aqed_active_count_mem_wclk	1		out
rf_qid_aqed_active_count_mem_wclk_rst_n	1		out
rf_qid_aqed_active_count_mem_wdata	[13:0]		out
rf_qid_aqed_active_count_mem_we	1		out
rf_qid_atm_active_mem_raddr	[4:0]		out
rf_qid_atm_active_mem_rclk	1		out
rf_qid_atm_active_mem_rclk_rst_n	1		out
rf_qid_atm_active_mem_rdata	[16:0]		in
rf_qid_atm_active_mem_re	1		out
rf_qid_atm_active_mem_waddr	[4:0]		out
rf_qid_atm_active_mem_wclk	1		out
rf_qid_atm_active_mem_wclk_rst_n	1		out
rf_qid_atm_active_mem_wdata	[16:0]		out
rf_qid_atm_active_mem_we	1		out
rf_qid_atm_tot_enq_cnt_mem_raddr	[4:0]		out
rf_qid_atm_tot_enq_cnt_mem_rclk	1		out
rf_qid_atm_tot_enq_cnt_mem_rclk_rst_n	1		out
rf_qid_atm_tot_enq_cnt_mem_rdata	[65:0]		in
rf_qid_atm_tot_enq_cnt_mem_re	1		out
rf_qid_atm_tot_enq_cnt_mem_waddr	[4:0]		out
rf_qid_atm_tot_enq_cnt_mem_wclk	1		out
rf_qid_atm_tot_enq_cnt_mem_wclk_rst_n	1		out
rf_qid_atm_tot_enq_cnt_mem_wdata	[65:0]		out
rf_qid_atm_tot_enq_cnt_mem_we	1		out
rf_qid_atq_enqueue_count_mem_raddr	[4:0]		out
rf_qid_atq_enqueue_count_mem_rclk	1		out
rf_qid_atq_enqueue_count_mem_rclk_rst_n	1		out
rf_qid_atq_enqueue_count_mem_rdata	[16:0]		in
rf_qid_atq_enqueue_count_mem_re	1		out
rf_qid_atq_enqueue_count_mem_waddr	[4:0]		out
rf_qid_atq_enqueue_count_mem_wclk	1		out
rf_qid_atq_enqueue_count_mem_wclk_rst_n	1		out
rf_qid_atq_enqueue_count_mem_wdata	[16:0]		out
rf_qid_atq_enqueue_count_mem_we	1		out
rf_qid_dir_max_depth_mem_raddr	[5:0]		out
rf_qid_dir_max_depth_mem_rclk	1		out
rf_qid_dir_max_depth_mem_rclk_rst_n	1		out
rf_qid_dir_max_depth_mem_rdata	[14:0]		in
rf_qid_dir_max_depth_mem_re	1		out
rf_qid_dir_max_depth_mem_waddr	[5:0]		out
rf_qid_dir_max_depth_mem_wclk	1		out
rf_qid_dir_max_depth_mem_wclk_rst_n	1		out
rf_qid_dir_max_depth_mem_wdata	[14:0]		out
rf_qid_dir_max_depth_mem_we	1		out
rf_qid_dir_replay_count_mem_raddr	[4:0]		out
rf_qid_dir_replay_count_mem_rclk	1		out
rf_qid_dir_replay_count_mem_rclk_rst_n	1		out
rf_qid_dir_replay_count_mem_rdata	[16:0]		in
rf_qid_dir_replay_count_mem_re	1		out
rf_qid_dir_replay_count_mem_waddr	[4:0]		out
rf_qid_dir_replay_count_mem_wclk	1		out
rf_qid_dir_replay_count_mem_wclk_rst_n	1		out
rf_qid_dir_replay_count_mem_wdata	[16:0]		out
rf_qid_dir_replay_count_mem_we	1		out
rf_qid_dir_tot_enq_cnt_mem_raddr	[5:0]		out
rf_qid_dir_tot_enq_cnt_mem_rclk	1		out
rf_qid_dir_tot_enq_cnt_mem_rclk_rst_n	1		out
rf_qid_dir_tot_enq_cnt_mem_rdata	[65:0]		in
rf_qid_dir_tot_enq_cnt_mem_re	1		out
rf_qid_dir_tot_enq_cnt_mem_waddr	[5:0]		out
rf_qid_dir_tot_enq_cnt_mem_wclk	1		out
rf_qid_dir_tot_enq_cnt_mem_wclk_rst_n	1		out
rf_qid_dir_tot_enq_cnt_mem_wdata	[65:0]		out
rf_qid_dir_tot_enq_cnt_mem_we	1		out
rf_qid_ldb_enqueue_count_mem_raddr	[4:0]		out
rf_qid_ldb_enqueue_count_mem_rclk	1		out
rf_qid_ldb_enqueue_count_mem_rclk_rst_n	1		out
rf_qid_ldb_enqueue_count_mem_rdata	[16:0]		in
rf_qid_ldb_enqueue_count_mem_re	1		out
rf_qid_ldb_enqueue_count_mem_waddr	[4:0]		out
rf_qid_ldb_enqueue_count_mem_wclk	1		out
rf_qid_ldb_enqueue_count_mem_wclk_rst_n	1		out
rf_qid_ldb_enqueue_count_mem_wdata	[16:0]		out
rf_qid_ldb_enqueue_count_mem_we	1		out
rf_qid_ldb_inflight_count_mem_raddr	[4:0]		out
rf_qid_ldb_inflight_count_mem_rclk	1		out
rf_qid_ldb_inflight_count_mem_rclk_rst_n	1		out
rf_qid_ldb_inflight_count_mem_rdata	[13:0]		in
rf_qid_ldb_inflight_count_mem_re	1		out
rf_qid_ldb_inflight_count_mem_waddr	[4:0]		out
rf_qid_ldb_inflight_count_mem_wclk	1		out
rf_qid_ldb_inflight_count_mem_wclk_rst_n	1		out
rf_qid_ldb_inflight_count_mem_wdata	[13:0]		out
rf_qid_ldb_inflight_count_mem_we	1		out
rf_qid_ldb_replay_count_mem_raddr	[4:0]		out
rf_qid_ldb_replay_count_mem_rclk	1		out
rf_qid_ldb_replay_count_mem_rclk_rst_n	1		out
rf_qid_ldb_replay_count_mem_rdata	[16:0]		in
rf_qid_ldb_replay_count_mem_re	1		out
rf_qid_ldb_replay_count_mem_waddr	[4:0]		out
rf_qid_ldb_replay_count_mem_wclk	1		out
rf_qid_ldb_replay_count_mem_wclk_rst_n	1		out
rf_qid_ldb_replay_count_mem_wdata	[16:0]		out
rf_qid_ldb_replay_count_mem_we	1		out
rf_qid_naldb_max_depth_mem_raddr	[4:0]		out
rf_qid_naldb_max_depth_mem_rclk	1		out
rf_qid_naldb_max_depth_mem_rclk_rst_n	1		out
rf_qid_naldb_max_depth_mem_rdata	[14:0]		in
rf_qid_naldb_max_depth_mem_re	1		out
rf_qid_naldb_max_depth_mem_waddr	[4:0]		out
rf_qid_naldb_max_depth_mem_wclk	1		out
rf_qid_naldb_max_depth_mem_wclk_rst_n	1		out
rf_qid_naldb_max_depth_mem_wdata	[14:0]		out
rf_qid_naldb_max_depth_mem_we	1		out
rf_qid_naldb_tot_enq_cnt_mem_raddr	[4:0]		out
rf_qid_naldb_tot_enq_cnt_mem_rclk	1		out
rf_qid_naldb_tot_enq_cnt_mem_rclk_rst_n	1		out
rf_qid_naldb_tot_enq_cnt_mem_rdata	[65:0]		in
rf_qid_naldb_tot_enq_cnt_mem_re	1		out
rf_qid_naldb_tot_enq_cnt_mem_waddr	[4:0]		out
rf_qid_naldb_tot_enq_cnt_mem_wclk	1		out
rf_qid_naldb_tot_enq_cnt_mem_wclk_rst_n	1		out
rf_qid_naldb_tot_enq_cnt_mem_wdata	[65:0]		out
rf_qid_naldb_tot_enq_cnt_mem_we	1		out
rf_qid_rdylst_clamp_raddr	[4:0]		out
rf_qid_rdylst_clamp_rclk	1		out
rf_qid_rdylst_clamp_rclk_rst_n	1		out
rf_qid_rdylst_clamp_rdata	[5:0]		in
rf_qid_rdylst_clamp_re	1		out
rf_qid_rdylst_clamp_waddr	[4:0]		out
rf_qid_rdylst_clamp_wclk	1		out
rf_qid_rdylst_clamp_wclk_rst_n	1		out
rf_qid_rdylst_clamp_wdata	[5:0]		out
rf_qid_rdylst_clamp_we	1		out
rf_reord_cnt_mem_raddr	[10:0]		out
rf_reord_cnt_mem_rclk	1		out
rf_reord_cnt_mem_rclk_rst_n	1		out
rf_reord_cnt_mem_rdata	[15:0]		in
rf_reord_cnt_mem_re	1		out
rf_reord_cnt_mem_waddr	[10:0]		out
rf_reord_cnt_mem_wclk	1		out
rf_reord_cnt_mem_wclk_rst_n	1		out
rf_reord_cnt_mem_wdata	[15:0]		out
rf_reord_cnt_mem_we	1		out
rf_reord_dirhp_mem_raddr	[10:0]		out
rf_reord_dirhp_mem_rclk	1		out
rf_reord_dirhp_mem_rclk_rst_n	1		out
rf_reord_dirhp_mem_rdata	[16:0]		in
rf_reord_dirhp_mem_re	1		out
rf_reord_dirhp_mem_waddr	[10:0]		out
rf_reord_dirhp_mem_wclk	1		out
rf_reord_dirhp_mem_wclk_rst_n	1		out
rf_reord_dirhp_mem_wdata	[16:0]		out
rf_reord_dirhp_mem_we	1		out
rf_reord_dirtp_mem_raddr	[10:0]		out
rf_reord_dirtp_mem_rclk	1		out
rf_reord_dirtp_mem_rclk_rst_n	1		out
rf_reord_dirtp_mem_rdata	[16:0]		in
rf_reord_dirtp_mem_re	1		out
rf_reord_dirtp_mem_waddr	[10:0]		out
rf_reord_dirtp_mem_wclk	1		out
rf_reord_dirtp_mem_wclk_rst_n	1		out
rf_reord_dirtp_mem_wdata	[16:0]		out
rf_reord_dirtp_mem_we	1		out
rf_reord_lbhp_mem_raddr	[10:0]		out
rf_reord_lbhp_mem_rclk	1		out
rf_reord_lbhp_mem_rclk_rst_n	1		out
rf_reord_lbhp_mem_rdata	[16:0]		in
rf_reord_lbhp_mem_re	1		out
rf_reord_lbhp_mem_waddr	[10:0]		out
rf_reord_lbhp_mem_wclk	1		out
rf_reord_lbhp_mem_wclk_rst_n	1		out
rf_reord_lbhp_mem_wdata	[16:0]		out
rf_reord_lbhp_mem_we	1		out
rf_reord_lbtp_mem_raddr	[10:0]		out
rf_reord_lbtp_mem_rclk	1		out
rf_reord_lbtp_mem_rclk_rst_n	1		out
rf_reord_lbtp_mem_rdata	[16:0]		in
rf_reord_lbtp_mem_re	1		out
rf_reord_lbtp_mem_waddr	[10:0]		out
rf_reord_lbtp_mem_wclk	1		out
rf_reord_lbtp_mem_wclk_rst_n	1		out
rf_reord_lbtp_mem_wdata	[16:0]		out
rf_reord_lbtp_mem_we	1		out
rf_reord_st_mem_raddr	[10:0]		out
rf_reord_st_mem_rclk	1		out
rf_reord_st_mem_rclk_rst_n	1		out
rf_reord_st_mem_rdata	[24:0]		in
rf_reord_st_mem_re	1		out
rf_reord_st_mem_waddr	[10:0]		out
rf_reord_st_mem_wclk	1		out
rf_reord_st_mem_wclk_rst_n	1		out
rf_reord_st_mem_wdata	[24:0]		out
rf_reord_st_mem_we	1		out
rf_ri_tlq_fifo_npdata_raddr	[2:0]		out
rf_ri_tlq_fifo_npdata_rclk	1		out
rf_ri_tlq_fifo_npdata_rclk_rst_n	1		out
rf_ri_tlq_fifo_npdata_rdata	[32:0]		in
rf_ri_tlq_fifo_npdata_re	1		out
rf_ri_tlq_fifo_npdata_waddr	[2:0]		out
rf_ri_tlq_fifo_npdata_wclk	1		out
rf_ri_tlq_fifo_npdata_wclk_rst_n	1		out
rf_ri_tlq_fifo_npdata_wdata	[32:0]		out
rf_ri_tlq_fifo_npdata_we	1		out
rf_ri_tlq_fifo_nphdr_raddr	[2:0]		out
rf_ri_tlq_fifo_nphdr_rclk	1		out
rf_ri_tlq_fifo_nphdr_rclk_rst_n	1		out
rf_ri_tlq_fifo_nphdr_rdata	[157:0]		in
rf_ri_tlq_fifo_nphdr_re	1		out
rf_ri_tlq_fifo_nphdr_waddr	[2:0]		out
rf_ri_tlq_fifo_nphdr_wclk	1		out
rf_ri_tlq_fifo_nphdr_wclk_rst_n	1		out
rf_ri_tlq_fifo_nphdr_wdata	[157:0]		out
rf_ri_tlq_fifo_nphdr_we	1		out
rf_ri_tlq_fifo_pdata_raddr	[4:0]		out
rf_ri_tlq_fifo_pdata_rclk	1		out
rf_ri_tlq_fifo_pdata_rclk_rst_n	1		out
rf_ri_tlq_fifo_pdata_rdata	[263:0]		in
rf_ri_tlq_fifo_pdata_re	1		out
rf_ri_tlq_fifo_pdata_waddr	[4:0]		out
rf_ri_tlq_fifo_pdata_wclk	1		out
rf_ri_tlq_fifo_pdata_wclk_rst_n	1		out
rf_ri_tlq_fifo_pdata_wdata	[263:0]		out
rf_ri_tlq_fifo_pdata_we	1		out
rf_ri_tlq_fifo_phdr_raddr	[3:0]		out
rf_ri_tlq_fifo_phdr_rclk	1		out
rf_ri_tlq_fifo_phdr_rclk_rst_n	1		out
rf_ri_tlq_fifo_phdr_rdata	[152:0]		in
rf_ri_tlq_fifo_phdr_re	1		out
rf_ri_tlq_fifo_phdr_waddr	[3:0]		out
rf_ri_tlq_fifo_phdr_wclk	1		out
rf_ri_tlq_fifo_phdr_wclk_rst_n	1		out
rf_ri_tlq_fifo_phdr_wdata	[152:0]		out
rf_ri_tlq_fifo_phdr_we	1		out
rf_rop_chp_rop_hcw_fifo_mem_raddr	[1:0]		out
rf_rop_chp_rop_hcw_fifo_mem_rclk	1		out
rf_rop_chp_rop_hcw_fifo_mem_rclk_rst_n	1		out
rf_rop_chp_rop_hcw_fifo_mem_rdata	[203:0]		in
rf_rop_chp_rop_hcw_fifo_mem_re	1		out
rf_rop_chp_rop_hcw_fifo_mem_waddr	[1:0]		out
rf_rop_chp_rop_hcw_fifo_mem_wclk	1		out
rf_rop_chp_rop_hcw_fifo_mem_wclk_rst_n	1		out
rf_rop_chp_rop_hcw_fifo_mem_wdata	[203:0]		out
rf_rop_chp_rop_hcw_fifo_mem_we	1		out
rf_rop_dp_enq_dir_raddr	[1:0]		out
rf_rop_dp_enq_dir_rclk	1		out
rf_rop_dp_enq_dir_rclk_rst_n	1		out
rf_rop_dp_enq_dir_rdata	[99:0]		in
rf_rop_dp_enq_dir_re	1		out
rf_rop_dp_enq_dir_waddr	[1:0]		out
rf_rop_dp_enq_dir_wclk	1		out
rf_rop_dp_enq_dir_wclk_rst_n	1		out
rf_rop_dp_enq_dir_wdata	[99:0]		out
rf_rop_dp_enq_dir_we	1		out
rf_rop_dp_enq_ro_raddr	[1:0]		out
rf_rop_dp_enq_ro_rclk	1		out
rf_rop_dp_enq_ro_rclk_rst_n	1		out
rf_rop_dp_enq_ro_rdata	[99:0]		in
rf_rop_dp_enq_ro_re	1		out
rf_rop_dp_enq_ro_waddr	[1:0]		out
rf_rop_dp_enq_ro_wclk	1		out
rf_rop_dp_enq_ro_wclk_rst_n	1		out
rf_rop_dp_enq_ro_wdata	[99:0]		out
rf_rop_dp_enq_ro_we	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_raddr	[2:0]		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rdata	[16:0]		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_re	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_waddr	[2:0]		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wdata	[16:0]		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_we	1		out
rf_rop_nalb_enq_ro_raddr	[1:0]		out
rf_rop_nalb_enq_ro_rclk	1		out
rf_rop_nalb_enq_ro_rclk_rst_n	1		out
rf_rop_nalb_enq_ro_rdata	[99:0]		in
rf_rop_nalb_enq_ro_re	1		out
rf_rop_nalb_enq_ro_waddr	[1:0]		out
rf_rop_nalb_enq_ro_wclk	1		out
rf_rop_nalb_enq_ro_wclk_rst_n	1		out
rf_rop_nalb_enq_ro_wdata	[99:0]		out
rf_rop_nalb_enq_ro_we	1		out
rf_rop_nalb_enq_unoord_raddr	[1:0]		out
rf_rop_nalb_enq_unoord_rclk	1		out
rf_rop_nalb_enq_unoord_rclk_rst_n	1		out
rf_rop_nalb_enq_unoord_rdata	[99:0]		in
rf_rop_nalb_enq_unoord_re	1		out
rf_rop_nalb_enq_unoord_waddr	[1:0]		out
rf_rop_nalb_enq_unoord_wclk	1		out
rf_rop_nalb_enq_unoord_wclk_rst_n	1		out
rf_rop_nalb_enq_unoord_wdata	[99:0]		out
rf_rop_nalb_enq_unoord_we	1		out
rf_rx_sync_dp_dqed_data_raddr	[1:0]		out
rf_rx_sync_dp_dqed_data_rclk	1		out
rf_rx_sync_dp_dqed_data_rclk_rst_n	1		out
rf_rx_sync_dp_dqed_data_rdata	[44:0]		in
rf_rx_sync_dp_dqed_data_re	1		out
rf_rx_sync_dp_dqed_data_waddr	[1:0]		out
rf_rx_sync_dp_dqed_data_wclk	1		out
rf_rx_sync_dp_dqed_data_wclk_rst_n	1		out
rf_rx_sync_dp_dqed_data_wdata	[44:0]		out
rf_rx_sync_dp_dqed_data_we	1		out
rf_rx_sync_lsp_dp_sch_dir_raddr	[1:0]		out
rf_rx_sync_lsp_dp_sch_dir_rclk	1		out
rf_rx_sync_lsp_dp_sch_dir_rclk_rst_n	1		out
rf_rx_sync_lsp_dp_sch_dir_rdata	[26:0]		in
rf_rx_sync_lsp_dp_sch_dir_re	1		out
rf_rx_sync_lsp_dp_sch_dir_waddr	[1:0]		out
rf_rx_sync_lsp_dp_sch_dir_wclk	1		out
rf_rx_sync_lsp_dp_sch_dir_wclk_rst_n	1		out
rf_rx_sync_lsp_dp_sch_dir_wdata	[26:0]		out
rf_rx_sync_lsp_dp_sch_dir_we	1		out
rf_rx_sync_lsp_dp_sch_rorply_raddr	[1:0]		out
rf_rx_sync_lsp_dp_sch_rorply_rclk	1		out
rf_rx_sync_lsp_dp_sch_rorply_rclk_rst_n	1		out
rf_rx_sync_lsp_dp_sch_rorply_rdata	[7:0]		in
rf_rx_sync_lsp_dp_sch_rorply_re	1		out
rf_rx_sync_lsp_dp_sch_rorply_waddr	[1:0]		out
rf_rx_sync_lsp_dp_sch_rorply_wclk	1		out
rf_rx_sync_lsp_dp_sch_rorply_wclk_rst_n	1		out
rf_rx_sync_lsp_dp_sch_rorply_wdata	[7:0]		out
rf_rx_sync_lsp_dp_sch_rorply_we	1		out
rf_rx_sync_lsp_nalb_sch_atq_raddr	[1:0]		out
rf_rx_sync_lsp_nalb_sch_atq_rclk	1		out
rf_rx_sync_lsp_nalb_sch_atq_rclk_rst_n	1		out
rf_rx_sync_lsp_nalb_sch_atq_rdata	[7:0]		in
rf_rx_sync_lsp_nalb_sch_atq_re	1		out
rf_rx_sync_lsp_nalb_sch_atq_waddr	[1:0]		out
rf_rx_sync_lsp_nalb_sch_atq_wclk	1		out
rf_rx_sync_lsp_nalb_sch_atq_wclk_rst_n	1		out
rf_rx_sync_lsp_nalb_sch_atq_wdata	[7:0]		out
rf_rx_sync_lsp_nalb_sch_atq_we	1		out
rf_rx_sync_lsp_nalb_sch_rorply_raddr	[1:0]		out
rf_rx_sync_lsp_nalb_sch_rorply_rclk	1		out
rf_rx_sync_lsp_nalb_sch_rorply_rclk_rst_n	1		out
rf_rx_sync_lsp_nalb_sch_rorply_rdata	[7:0]		in
rf_rx_sync_lsp_nalb_sch_rorply_re	1		out
rf_rx_sync_lsp_nalb_sch_rorply_waddr	[1:0]		out
rf_rx_sync_lsp_nalb_sch_rorply_wclk	1		out
rf_rx_sync_lsp_nalb_sch_rorply_wclk_rst_n	1		out
rf_rx_sync_lsp_nalb_sch_rorply_wdata	[7:0]		out
rf_rx_sync_lsp_nalb_sch_rorply_we	1		out
rf_rx_sync_lsp_nalb_sch_unoord_raddr	[1:0]		out
rf_rx_sync_lsp_nalb_sch_unoord_rclk	1		out
rf_rx_sync_lsp_nalb_sch_unoord_rclk_rst_n	1		out
rf_rx_sync_lsp_nalb_sch_unoord_rdata	[26:0]		in
rf_rx_sync_lsp_nalb_sch_unoord_re	1		out
rf_rx_sync_lsp_nalb_sch_unoord_waddr	[1:0]		out
rf_rx_sync_lsp_nalb_sch_unoord_wclk	1		out
rf_rx_sync_lsp_nalb_sch_unoord_wclk_rst_n	1		out
rf_rx_sync_lsp_nalb_sch_unoord_wdata	[26:0]		out
rf_rx_sync_lsp_nalb_sch_unoord_we	1		out
rf_rx_sync_nalb_qed_data_raddr	[1:0]		out
rf_rx_sync_nalb_qed_data_rclk	1		out
rf_rx_sync_nalb_qed_data_rclk_rst_n	1		out
rf_rx_sync_nalb_qed_data_rdata	[44:0]		in
rf_rx_sync_nalb_qed_data_re	1		out
rf_rx_sync_nalb_qed_data_waddr	[1:0]		out
rf_rx_sync_nalb_qed_data_wclk	1		out
rf_rx_sync_nalb_qed_data_wclk_rst_n	1		out
rf_rx_sync_nalb_qed_data_wdata	[44:0]		out
rf_rx_sync_nalb_qed_data_we	1		out
rf_rx_sync_qed_aqed_enq_raddr	[1:0]		out
rf_rx_sync_qed_aqed_enq_rclk	1		out
rf_rx_sync_qed_aqed_enq_rclk_rst_n	1		out
rf_rx_sync_qed_aqed_enq_rdata	[138:0]		in
rf_rx_sync_qed_aqed_enq_re	1		out
rf_rx_sync_qed_aqed_enq_waddr	[1:0]		out
rf_rx_sync_qed_aqed_enq_wclk	1		out
rf_rx_sync_qed_aqed_enq_wclk_rst_n	1		out
rf_rx_sync_qed_aqed_enq_wdata	[138:0]		out
rf_rx_sync_qed_aqed_enq_we	1		out
rf_rx_sync_rop_dp_enq_raddr	[1:0]		out
rf_rx_sync_rop_dp_enq_rclk	1		out
rf_rx_sync_rop_dp_enq_rclk_rst_n	1		out
rf_rx_sync_rop_dp_enq_rdata	[99:0]		in
rf_rx_sync_rop_dp_enq_re	1		out
rf_rx_sync_rop_dp_enq_waddr	[1:0]		out
rf_rx_sync_rop_dp_enq_wclk	1		out
rf_rx_sync_rop_dp_enq_wclk_rst_n	1		out
rf_rx_sync_rop_dp_enq_wdata	[99:0]		out
rf_rx_sync_rop_dp_enq_we	1		out
rf_rx_sync_rop_nalb_enq_raddr	[1:0]		out
rf_rx_sync_rop_nalb_enq_rclk	1		out
rf_rx_sync_rop_nalb_enq_rclk_rst_n	1		out
rf_rx_sync_rop_nalb_enq_rdata	[99:0]		in
rf_rx_sync_rop_nalb_enq_re	1		out
rf_rx_sync_rop_nalb_enq_waddr	[1:0]		out
rf_rx_sync_rop_nalb_enq_wclk	1		out
rf_rx_sync_rop_nalb_enq_wclk_rst_n	1		out
rf_rx_sync_rop_nalb_enq_wdata	[99:0]		out
rf_rx_sync_rop_nalb_enq_we	1		out
rf_rx_sync_rop_qed_dqed_enq_raddr	[1:0]		out
rf_rx_sync_rop_qed_dqed_enq_rclk	1		out
rf_rx_sync_rop_qed_dqed_enq_rclk_rst_n	1		out
rf_rx_sync_rop_qed_dqed_enq_rdata	[156:0]		in
rf_rx_sync_rop_qed_dqed_enq_re	1		out
rf_rx_sync_rop_qed_dqed_enq_waddr	[1:0]		out
rf_rx_sync_rop_qed_dqed_enq_wclk	1		out
rf_rx_sync_rop_qed_dqed_enq_wclk_rst_n	1		out
rf_rx_sync_rop_qed_dqed_enq_wdata	[156:0]		out
rf_rx_sync_rop_qed_dqed_enq_we	1		out
rf_sch_out_fifo_raddr	[6:0]		out
rf_sch_out_fifo_rclk	1		out
rf_sch_out_fifo_rclk_rst_n	1		out
rf_sch_out_fifo_rdata	[269:0]		in
rf_sch_out_fifo_re	1		out
rf_sch_out_fifo_waddr	[6:0]		out
rf_sch_out_fifo_wclk	1		out
rf_sch_out_fifo_wclk_rst_n	1		out
rf_sch_out_fifo_wdata	[269:0]		out
rf_sch_out_fifo_we	1		out
rf_scrbd_mem_raddr	[7:0]		out
rf_scrbd_mem_rclk	1		out
rf_scrbd_mem_rclk_rst_n	1		out
rf_scrbd_mem_rdata	[9:0]		in
rf_scrbd_mem_re	1		out
rf_scrbd_mem_waddr	[7:0]		out
rf_scrbd_mem_wclk	1		out
rf_scrbd_mem_wclk_rst_n	1		out
rf_scrbd_mem_wdata	[9:0]		out
rf_scrbd_mem_we	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_raddr	[1:0]		out
rf_send_atm_to_cq_rx_sync_fifo_mem_rclk	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_rdata	[34:0]		in
rf_send_atm_to_cq_rx_sync_fifo_mem_re	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_waddr	[1:0]		out
rf_send_atm_to_cq_rx_sync_fifo_mem_wclk	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_wdata	[34:0]		out
rf_send_atm_to_cq_rx_sync_fifo_mem_we	1		out
rf_sn0_order_shft_mem_raddr	[3:0]		out
rf_sn0_order_shft_mem_rclk	1		out
rf_sn0_order_shft_mem_rclk_rst_n	1		out
rf_sn0_order_shft_mem_rdata	[11:0]		in
rf_sn0_order_shft_mem_re	1		out
rf_sn0_order_shft_mem_waddr	[3:0]		out
rf_sn0_order_shft_mem_wclk	1		out
rf_sn0_order_shft_mem_wclk_rst_n	1		out
rf_sn0_order_shft_mem_wdata	[11:0]		out
rf_sn0_order_shft_mem_we	1		out
rf_sn1_order_shft_mem_raddr	[3:0]		out
rf_sn1_order_shft_mem_rclk	1		out
rf_sn1_order_shft_mem_rclk_rst_n	1		out
rf_sn1_order_shft_mem_rdata	[11:0]		in
rf_sn1_order_shft_mem_re	1		out
rf_sn1_order_shft_mem_waddr	[3:0]		out
rf_sn1_order_shft_mem_wclk	1		out
rf_sn1_order_shft_mem_wclk_rst_n	1		out
rf_sn1_order_shft_mem_wdata	[11:0]		out
rf_sn1_order_shft_mem_we	1		out
rf_sn_complete_fifo_mem_raddr	[1:0]		out
rf_sn_complete_fifo_mem_rclk	1		out
rf_sn_complete_fifo_mem_rclk_rst_n	1		out
rf_sn_complete_fifo_mem_rdata	[20:0]		in
rf_sn_complete_fifo_mem_re	1		out
rf_sn_complete_fifo_mem_waddr	[1:0]		out
rf_sn_complete_fifo_mem_wclk	1		out
rf_sn_complete_fifo_mem_wclk_rst_n	1		out
rf_sn_complete_fifo_mem_wdata	[20:0]		out
rf_sn_complete_fifo_mem_we	1		out
rf_sn_ordered_fifo_mem_raddr	[4:0]		out
rf_sn_ordered_fifo_mem_rclk	1		out
rf_sn_ordered_fifo_mem_rclk_rst_n	1		out
rf_sn_ordered_fifo_mem_rdata	[12:0]		in
rf_sn_ordered_fifo_mem_re	1		out
rf_sn_ordered_fifo_mem_waddr	[4:0]		out
rf_sn_ordered_fifo_mem_wclk	1		out
rf_sn_ordered_fifo_mem_wclk_rst_n	1		out
rf_sn_ordered_fifo_mem_wdata	[12:0]		out
rf_sn_ordered_fifo_mem_we	1		out
rf_threshold_r_pipe_dir_mem_raddr	[5:0]		out
rf_threshold_r_pipe_dir_mem_rclk	1		out
rf_threshold_r_pipe_dir_mem_rclk_rst_n	1		out
rf_threshold_r_pipe_dir_mem_rdata	[13:0]		in
rf_threshold_r_pipe_dir_mem_re	1		out
rf_threshold_r_pipe_dir_mem_waddr	[5:0]		out
rf_threshold_r_pipe_dir_mem_wclk	1		out
rf_threshold_r_pipe_dir_mem_wclk_rst_n	1		out
rf_threshold_r_pipe_dir_mem_wdata	[13:0]		out
rf_threshold_r_pipe_dir_mem_we	1		out
rf_threshold_r_pipe_ldb_mem_raddr	[5:0]		out
rf_threshold_r_pipe_ldb_mem_rclk	1		out
rf_threshold_r_pipe_ldb_mem_rclk_rst_n	1		out
rf_threshold_r_pipe_ldb_mem_rdata	[13:0]		in
rf_threshold_r_pipe_ldb_mem_re	1		out
rf_threshold_r_pipe_ldb_mem_waddr	[5:0]		out
rf_threshold_r_pipe_ldb_mem_wclk	1		out
rf_threshold_r_pipe_ldb_mem_wclk_rst_n	1		out
rf_threshold_r_pipe_ldb_mem_wdata	[13:0]		out
rf_threshold_r_pipe_ldb_mem_we	1		out
rf_tlb_data0_4k_raddr	[3:0]		out
rf_tlb_data0_4k_rclk	1		out
rf_tlb_data0_4k_rclk_rst_n	1		out
rf_tlb_data0_4k_rdata	[38:0]		in
rf_tlb_data0_4k_re	1		out
rf_tlb_data0_4k_waddr	[3:0]		out
rf_tlb_data0_4k_wclk	1		out
rf_tlb_data0_4k_wclk_rst_n	1		out
rf_tlb_data0_4k_wdata	[38:0]		out
rf_tlb_data0_4k_we	1		out
rf_tlb_data1_4k_raddr	[3:0]		out
rf_tlb_data1_4k_rclk	1		out
rf_tlb_data1_4k_rclk_rst_n	1		out
rf_tlb_data1_4k_rdata	[38:0]		in
rf_tlb_data1_4k_re	1		out
rf_tlb_data1_4k_waddr	[3:0]		out
rf_tlb_data1_4k_wclk	1		out
rf_tlb_data1_4k_wclk_rst_n	1		out
rf_tlb_data1_4k_wdata	[38:0]		out
rf_tlb_data1_4k_we	1		out
rf_tlb_data2_4k_raddr	[3:0]		out
rf_tlb_data2_4k_rclk	1		out
rf_tlb_data2_4k_rclk_rst_n	1		out
rf_tlb_data2_4k_rdata	[38:0]		in
rf_tlb_data2_4k_re	1		out
rf_tlb_data2_4k_waddr	[3:0]		out
rf_tlb_data2_4k_wclk	1		out
rf_tlb_data2_4k_wclk_rst_n	1		out
rf_tlb_data2_4k_wdata	[38:0]		out
rf_tlb_data2_4k_we	1		out
rf_tlb_data3_4k_raddr	[3:0]		out
rf_tlb_data3_4k_rclk	1		out
rf_tlb_data3_4k_rclk_rst_n	1		out
rf_tlb_data3_4k_rdata	[38:0]		in
rf_tlb_data3_4k_re	1		out
rf_tlb_data3_4k_waddr	[3:0]		out
rf_tlb_data3_4k_wclk	1		out
rf_tlb_data3_4k_wclk_rst_n	1		out
rf_tlb_data3_4k_wdata	[38:0]		out
rf_tlb_data3_4k_we	1		out
rf_tlb_data4_4k_raddr	[3:0]		out
rf_tlb_data4_4k_rclk	1		out
rf_tlb_data4_4k_rclk_rst_n	1		out
rf_tlb_data4_4k_rdata	[38:0]		in
rf_tlb_data4_4k_re	1		out
rf_tlb_data4_4k_waddr	[3:0]		out
rf_tlb_data4_4k_wclk	1		out
rf_tlb_data4_4k_wclk_rst_n	1		out
rf_tlb_data4_4k_wdata	[38:0]		out
rf_tlb_data4_4k_we	1		out
rf_tlb_data5_4k_raddr	[3:0]		out
rf_tlb_data5_4k_rclk	1		out
rf_tlb_data5_4k_rclk_rst_n	1		out
rf_tlb_data5_4k_rdata	[38:0]		in
rf_tlb_data5_4k_re	1		out
rf_tlb_data5_4k_waddr	[3:0]		out
rf_tlb_data5_4k_wclk	1		out
rf_tlb_data5_4k_wclk_rst_n	1		out
rf_tlb_data5_4k_wdata	[38:0]		out
rf_tlb_data5_4k_we	1		out
rf_tlb_data6_4k_raddr	[3:0]		out
rf_tlb_data6_4k_rclk	1		out
rf_tlb_data6_4k_rclk_rst_n	1		out
rf_tlb_data6_4k_rdata	[38:0]		in
rf_tlb_data6_4k_re	1		out
rf_tlb_data6_4k_waddr	[3:0]		out
rf_tlb_data6_4k_wclk	1		out
rf_tlb_data6_4k_wclk_rst_n	1		out
rf_tlb_data6_4k_wdata	[38:0]		out
rf_tlb_data6_4k_we	1		out
rf_tlb_data7_4k_raddr	[3:0]		out
rf_tlb_data7_4k_rclk	1		out
rf_tlb_data7_4k_rclk_rst_n	1		out
rf_tlb_data7_4k_rdata	[38:0]		in
rf_tlb_data7_4k_re	1		out
rf_tlb_data7_4k_waddr	[3:0]		out
rf_tlb_data7_4k_wclk	1		out
rf_tlb_data7_4k_wclk_rst_n	1		out
rf_tlb_data7_4k_wdata	[38:0]		out
rf_tlb_data7_4k_we	1		out
rf_tlb_tag0_4k_raddr	[3:0]		out
rf_tlb_tag0_4k_rclk	1		out
rf_tlb_tag0_4k_rclk_rst_n	1		out
rf_tlb_tag0_4k_rdata	[84:0]		in
rf_tlb_tag0_4k_re	1		out
rf_tlb_tag0_4k_waddr	[3:0]		out
rf_tlb_tag0_4k_wclk	1		out
rf_tlb_tag0_4k_wclk_rst_n	1		out
rf_tlb_tag0_4k_wdata	[84:0]		out
rf_tlb_tag0_4k_we	1		out
rf_tlb_tag1_4k_raddr	[3:0]		out
rf_tlb_tag1_4k_rclk	1		out
rf_tlb_tag1_4k_rclk_rst_n	1		out
rf_tlb_tag1_4k_rdata	[84:0]		in
rf_tlb_tag1_4k_re	1		out
rf_tlb_tag1_4k_waddr	[3:0]		out
rf_tlb_tag1_4k_wclk	1		out
rf_tlb_tag1_4k_wclk_rst_n	1		out
rf_tlb_tag1_4k_wdata	[84:0]		out
rf_tlb_tag1_4k_we	1		out
rf_tlb_tag2_4k_raddr	[3:0]		out
rf_tlb_tag2_4k_rclk	1		out
rf_tlb_tag2_4k_rclk_rst_n	1		out
rf_tlb_tag2_4k_rdata	[84:0]		in
rf_tlb_tag2_4k_re	1		out
rf_tlb_tag2_4k_waddr	[3:0]		out
rf_tlb_tag2_4k_wclk	1		out
rf_tlb_tag2_4k_wclk_rst_n	1		out
rf_tlb_tag2_4k_wdata	[84:0]		out
rf_tlb_tag2_4k_we	1		out
rf_tlb_tag3_4k_raddr	[3:0]		out
rf_tlb_tag3_4k_rclk	1		out
rf_tlb_tag3_4k_rclk_rst_n	1		out
rf_tlb_tag3_4k_rdata	[84:0]		in
rf_tlb_tag3_4k_re	1		out
rf_tlb_tag3_4k_waddr	[3:0]		out
rf_tlb_tag3_4k_wclk	1		out
rf_tlb_tag3_4k_wclk_rst_n	1		out
rf_tlb_tag3_4k_wdata	[84:0]		out
rf_tlb_tag3_4k_we	1		out
rf_tlb_tag4_4k_raddr	[3:0]		out
rf_tlb_tag4_4k_rclk	1		out
rf_tlb_tag4_4k_rclk_rst_n	1		out
rf_tlb_tag4_4k_rdata	[84:0]		in
rf_tlb_tag4_4k_re	1		out
rf_tlb_tag4_4k_waddr	[3:0]		out
rf_tlb_tag4_4k_wclk	1		out
rf_tlb_tag4_4k_wclk_rst_n	1		out
rf_tlb_tag4_4k_wdata	[84:0]		out
rf_tlb_tag4_4k_we	1		out
rf_tlb_tag5_4k_raddr	[3:0]		out
rf_tlb_tag5_4k_rclk	1		out
rf_tlb_tag5_4k_rclk_rst_n	1		out
rf_tlb_tag5_4k_rdata	[84:0]		in
rf_tlb_tag5_4k_re	1		out
rf_tlb_tag5_4k_waddr	[3:0]		out
rf_tlb_tag5_4k_wclk	1		out
rf_tlb_tag5_4k_wclk_rst_n	1		out
rf_tlb_tag5_4k_wdata	[84:0]		out
rf_tlb_tag5_4k_we	1		out
rf_tlb_tag6_4k_raddr	[3:0]		out
rf_tlb_tag6_4k_rclk	1		out
rf_tlb_tag6_4k_rclk_rst_n	1		out
rf_tlb_tag6_4k_rdata	[84:0]		in
rf_tlb_tag6_4k_re	1		out
rf_tlb_tag6_4k_waddr	[3:0]		out
rf_tlb_tag6_4k_wclk	1		out
rf_tlb_tag6_4k_wclk_rst_n	1		out
rf_tlb_tag6_4k_wdata	[84:0]		out
rf_tlb_tag6_4k_we	1		out
rf_tlb_tag7_4k_raddr	[3:0]		out
rf_tlb_tag7_4k_rclk	1		out
rf_tlb_tag7_4k_rclk_rst_n	1		out
rf_tlb_tag7_4k_rdata	[84:0]		in
rf_tlb_tag7_4k_re	1		out
rf_tlb_tag7_4k_waddr	[3:0]		out
rf_tlb_tag7_4k_wclk	1		out
rf_tlb_tag7_4k_wclk_rst_n	1		out
rf_tlb_tag7_4k_wdata	[84:0]		out
rf_tlb_tag7_4k_we	1		out
rf_uno_atm_cmp_fifo_mem_raddr	[2:0]		out
rf_uno_atm_cmp_fifo_mem_rclk	1		out
rf_uno_atm_cmp_fifo_mem_rclk_rst_n	1		out
rf_uno_atm_cmp_fifo_mem_rdata	[19:0]		in
rf_uno_atm_cmp_fifo_mem_re	1		out
rf_uno_atm_cmp_fifo_mem_waddr	[2:0]		out
rf_uno_atm_cmp_fifo_mem_wclk	1		out
rf_uno_atm_cmp_fifo_mem_wclk_rst_n	1		out
rf_uno_atm_cmp_fifo_mem_wdata	[19:0]		out
rf_uno_atm_cmp_fifo_mem_we	1		out
rtdr_iosfsb_ism_capturedr	1		in
rtdr_iosfsb_ism_irdec	1		in
rtdr_iosfsb_ism_shiftdr	1		in
rtdr_iosfsb_ism_tck	1		in
rtdr_iosfsb_ism_tdi	1		in
rtdr_iosfsb_ism_tdo	1		out
rtdr_iosfsb_ism_trst_b	1		in
rtdr_iosfsb_ism_updatedr	1		in
rtdr_tapconfig_capturedr	1		in
rtdr_tapconfig_irdec	1		in
rtdr_tapconfig_shiftdr	1		in
rtdr_tapconfig_tck	1		in
rtdr_tapconfig_tdi	1		in
rtdr_tapconfig_tdo	1		out
rtdr_tapconfig_trst_b	1		in
rtdr_tapconfig_updatedr	1		in
rtdr_taptrigger_capturedr	1		in
rtdr_taptrigger_irdec	1		in
rtdr_taptrigger_shiftdr	1		in
rtdr_taptrigger_tck	1		in
rtdr_taptrigger_tdi	1		in
rtdr_taptrigger_tdo	1		out
rtdr_taptrigger_trst_b	1		in
rtdr_taptrigger_updatedr	1		in
sfi_rx_data	[((@HQM_SFI_RX_D*8)-1):0]		in
sfi_rx_data_aux_parity	1		in
sfi_rx_data_block	1		out
sfi_rx_data_crd_rtn_block	1		in
sfi_rx_data_crd_rtn_fc_id	[1:0]		out
sfi_rx_data_crd_rtn_valid	1		out
sfi_rx_data_crd_rtn_value	[(@HQM_SFI_RX_NDCRD-1):0]		out
sfi_rx_data_crd_rtn_vc_id	[4:0]		out
sfi_rx_data_early_valid	1		in
sfi_rx_data_edb	[((@HQM_SFI_RX_D/4)-1):0]		in
sfi_rx_data_end	[((@HQM_SFI_RX_D/4)-1):0]		in
sfi_rx_data_info_byte	[((@HQM_SFI_RX_DS*8)-1):0]		in
sfi_rx_data_parity	[((@HQM_SFI_RX_D/8)-1):0]		in
sfi_rx_data_poison	[((@HQM_SFI_RX_D/4)-1):0]		in
sfi_rx_data_start	1		in
sfi_rx_data_valid	1		in
sfi_rx_hdr_block	1		out
sfi_rx_hdr_crd_rtn_block	1		in
sfi_rx_hdr_crd_rtn_fc_id	[1:0]		out
sfi_rx_hdr_crd_rtn_valid	1		out
sfi_rx_hdr_crd_rtn_value	[(@HQM_SFI_RX_NHCRD-1):0]		out
sfi_rx_hdr_crd_rtn_vc_id	[4:0]		out
sfi_rx_hdr_early_valid	1		in
sfi_rx_hdr_info_bytes	[((@HQM_SFI_RX_M*16)-1):0]		in
sfi_rx_hdr_valid	1		in
sfi_rx_header	[((@HQM_SFI_RX_H*8)-1):0]		in
sfi_rx_rx_empty	1		out
sfi_rx_rxcon_ack	1		out
sfi_rx_rxdiscon_nack	1		out
sfi_rx_txcon_req	1		in
sfi_tx_data	[((@HQM_SFI_TX_D*8)-1):0]		out
sfi_tx_data_aux_parity	1		out
sfi_tx_data_block	1		in
sfi_tx_data_crd_rtn_block	1		out
sfi_tx_data_crd_rtn_fc_id	[1:0]		in
sfi_tx_data_crd_rtn_valid	1		in
sfi_tx_data_crd_rtn_value	[(@HQM_SFI_TX_NDCRD-1):0]		in
sfi_tx_data_crd_rtn_vc_id	[4:0]		in
sfi_tx_data_early_valid	1		out
sfi_tx_data_edb	[((@HQM_SFI_TX_D/4)-1):0]		out
sfi_tx_data_end	[((@HQM_SFI_TX_D/4)-1):0]		out
sfi_tx_data_info_byte	[((@HQM_SFI_TX_DS*8)-1):0]		out
sfi_tx_data_parity	[((@HQM_SFI_TX_D/8)-1):0]		out
sfi_tx_data_poison	[((@HQM_SFI_TX_D/4)-1):0]		out
sfi_tx_data_start	1		out
sfi_tx_data_valid	1		out
sfi_tx_hdr_block	1		in
sfi_tx_hdr_crd_rtn_block	1		out
sfi_tx_hdr_crd_rtn_fc_id	[1:0]		in
sfi_tx_hdr_crd_rtn_valid	1		in
sfi_tx_hdr_crd_rtn_value	[(@HQM_SFI_TX_NHCRD-1):0]		in
sfi_tx_hdr_crd_rtn_vc_id	[4:0]		in
sfi_tx_hdr_early_valid	1		out
sfi_tx_hdr_info_bytes	[((@HQM_SFI_TX_M*16)-1):0]		out
sfi_tx_hdr_valid	1		out
sfi_tx_header	[((@HQM_SFI_TX_H*8)-1):0]		out
sfi_tx_rx_empty	1		in
sfi_tx_rxcon_ack	1		in
sfi_tx_rxdiscon_nack	1		in
sfi_tx_txcon_req	1		out
side_clk	1		in
side_clkack	1		in
side_clkreq	1		out
side_pok	1		out
side_pwrgate_pmc_wake	1		in
side_rst_b	1		in
sr_aqed_addr	[10:0]		out
sr_aqed_clk	1		out
sr_aqed_clk_rst_n	1		out
sr_aqed_freelist_addr	[10:0]		out
sr_aqed_freelist_clk	1		out
sr_aqed_freelist_clk_rst_n	1		out
sr_aqed_freelist_rdata	[15:0]		in
sr_aqed_freelist_re	1		out
sr_aqed_freelist_wdata	[15:0]		out
sr_aqed_freelist_we	1		out
sr_aqed_ll_qe_hpnxt_addr	[10:0]		out
sr_aqed_ll_qe_hpnxt_clk	1		out
sr_aqed_ll_qe_hpnxt_clk_rst_n	1		out
sr_aqed_ll_qe_hpnxt_rdata	[15:0]		in
sr_aqed_ll_qe_hpnxt_re	1		out
sr_aqed_ll_qe_hpnxt_wdata	[15:0]		out
sr_aqed_ll_qe_hpnxt_we	1		out
sr_aqed_rdata	[138:0]		in
sr_aqed_re	1		out
sr_aqed_wdata	[138:0]		out
sr_aqed_we	1		out
sr_dir_nxthp_addr	[13:0]		out
sr_dir_nxthp_clk	1		out
sr_dir_nxthp_clk_rst_n	1		out
sr_dir_nxthp_rdata	[20:0]		in
sr_dir_nxthp_re	1		out
sr_dir_nxthp_wdata	[20:0]		out
sr_dir_nxthp_we	1		out
sr_freelist_0_addr	[10:0]		out
sr_freelist_0_clk	1		out
sr_freelist_0_clk_rst_n	1		out
sr_freelist_0_rdata	[15:0]		in
sr_freelist_0_re	1		out
sr_freelist_0_wdata	[15:0]		out
sr_freelist_0_we	1		out
sr_freelist_1_addr	[10:0]		out
sr_freelist_1_clk	1		out
sr_freelist_1_clk_rst_n	1		out
sr_freelist_1_rdata	[15:0]		in
sr_freelist_1_re	1		out
sr_freelist_1_wdata	[15:0]		out
sr_freelist_1_we	1		out
sr_freelist_2_addr	[10:0]		out
sr_freelist_2_clk	1		out
sr_freelist_2_clk_rst_n	1		out
sr_freelist_2_rdata	[15:0]		in
sr_freelist_2_re	1		out
sr_freelist_2_wdata	[15:0]		out
sr_freelist_2_we	1		out
sr_freelist_3_addr	[10:0]		out
sr_freelist_3_clk	1		out
sr_freelist_3_clk_rst_n	1		out
sr_freelist_3_rdata	[15:0]		in
sr_freelist_3_re	1		out
sr_freelist_3_wdata	[15:0]		out
sr_freelist_3_we	1		out
sr_freelist_4_addr	[10:0]		out
sr_freelist_4_clk	1		out
sr_freelist_4_clk_rst_n	1		out
sr_freelist_4_rdata	[15:0]		in
sr_freelist_4_re	1		out
sr_freelist_4_wdata	[15:0]		out
sr_freelist_4_we	1		out
sr_freelist_5_addr	[10:0]		out
sr_freelist_5_clk	1		out
sr_freelist_5_clk_rst_n	1		out
sr_freelist_5_rdata	[15:0]		in
sr_freelist_5_re	1		out
sr_freelist_5_wdata	[15:0]		out
sr_freelist_5_we	1		out
sr_freelist_6_addr	[10:0]		out
sr_freelist_6_clk	1		out
sr_freelist_6_clk_rst_n	1		out
sr_freelist_6_rdata	[15:0]		in
sr_freelist_6_re	1		out
sr_freelist_6_wdata	[15:0]		out
sr_freelist_6_we	1		out
sr_freelist_7_addr	[10:0]		out
sr_freelist_7_clk	1		out
sr_freelist_7_clk_rst_n	1		out
sr_freelist_7_rdata	[15:0]		in
sr_freelist_7_re	1		out
sr_freelist_7_wdata	[15:0]		out
sr_freelist_7_we	1		out
sr_hist_list_a_addr	[10:0]		out
sr_hist_list_a_clk	1		out
sr_hist_list_a_clk_rst_n	1		out
sr_hist_list_a_rdata	[65:0]		in
sr_hist_list_a_re	1		out
sr_hist_list_a_wdata	[65:0]		out
sr_hist_list_a_we	1		out
sr_hist_list_addr	[10:0]		out
sr_hist_list_clk	1		out
sr_hist_list_clk_rst_n	1		out
sr_hist_list_rdata	[65:0]		in
sr_hist_list_re	1		out
sr_hist_list_wdata	[65:0]		out
sr_hist_list_we	1		out
sr_nalb_nxthp_addr	[13:0]		out
sr_nalb_nxthp_clk	1		out
sr_nalb_nxthp_clk_rst_n	1		out
sr_nalb_nxthp_rdata	[20:0]		in
sr_nalb_nxthp_re	1		out
sr_nalb_nxthp_wdata	[20:0]		out
sr_nalb_nxthp_we	1		out
sr_qed_0_addr	[10:0]		out
sr_qed_0_clk	1		out
sr_qed_0_clk_rst_n	1		out
sr_qed_0_rdata	[138:0]		in
sr_qed_0_re	1		out
sr_qed_0_wdata	[138:0]		out
sr_qed_0_we	1		out
sr_qed_1_addr	[10:0]		out
sr_qed_1_clk	1		out
sr_qed_1_clk_rst_n	1		out
sr_qed_1_rdata	[138:0]		in
sr_qed_1_re	1		out
sr_qed_1_wdata	[138:0]		out
sr_qed_1_we	1		out
sr_qed_2_addr	[10:0]		out
sr_qed_2_clk	1		out
sr_qed_2_clk_rst_n	1		out
sr_qed_2_rdata	[138:0]		in
sr_qed_2_re	1		out
sr_qed_2_wdata	[138:0]		out
sr_qed_2_we	1		out
sr_qed_3_addr	[10:0]		out
sr_qed_3_clk	1		out
sr_qed_3_clk_rst_n	1		out
sr_qed_3_rdata	[138:0]		in
sr_qed_3_re	1		out
sr_qed_3_wdata	[138:0]		out
sr_qed_3_we	1		out
sr_qed_4_addr	[10:0]		out
sr_qed_4_clk	1		out
sr_qed_4_clk_rst_n	1		out
sr_qed_4_rdata	[138:0]		in
sr_qed_4_re	1		out
sr_qed_4_wdata	[138:0]		out
sr_qed_4_we	1		out
sr_qed_5_addr	[10:0]		out
sr_qed_5_clk	1		out
sr_qed_5_clk_rst_n	1		out
sr_qed_5_rdata	[138:0]		in
sr_qed_5_re	1		out
sr_qed_5_wdata	[138:0]		out
sr_qed_5_we	1		out
sr_qed_6_addr	[10:0]		out
sr_qed_6_clk	1		out
sr_qed_6_clk_rst_n	1		out
sr_qed_6_rdata	[138:0]		in
sr_qed_6_re	1		out
sr_qed_6_wdata	[138:0]		out
sr_qed_6_we	1		out
sr_qed_7_addr	[10:0]		out
sr_qed_7_clk	1		out
sr_qed_7_clk_rst_n	1		out
sr_qed_7_rdata	[138:0]		in
sr_qed_7_re	1		out
sr_qed_7_wdata	[138:0]		out
sr_qed_7_we	1		out
sr_rob_mem_addr	[10:0]		out
sr_rob_mem_clk	1		out
sr_rob_mem_clk_rst_n	1		out
sr_rob_mem_rdata	[155:0]		in
sr_rob_mem_re	1		out
sr_rob_mem_wdata	[155:0]		out
sr_rob_mem_we	1		out
strap_hqm_16b_portids	1		in
strap_hqm_cmpl_sai	[7:0]		in
strap_hqm_csr_cp	[63:0]		in
strap_hqm_csr_rac	[63:0]		in
strap_hqm_csr_wac	[63:0]		in
strap_hqm_device_id	[15:0]		in
strap_hqm_do_serr_dstid	[15:0]		in
strap_hqm_do_serr_rs	[0:0]		in
strap_hqm_do_serr_sai	[7:0]		in
strap_hqm_do_serr_sairs_valid	1		in
strap_hqm_do_serr_tag	[2:0]		in
strap_hqm_err_sb_dstid	[15:0]		in
strap_hqm_err_sb_sai	[7:0]		in
strap_hqm_force_pok_sai_0	[7:0]		in
strap_hqm_force_pok_sai_1	[7:0]		in
strap_hqm_gpsb_srcid	[15:0]		in
strap_hqm_resetprep_ack_sai	[7:0]		in
strap_hqm_resetprep_sai_0	[7:0]		in
strap_hqm_resetprep_sai_1	[7:0]		in
strap_hqm_tx_sai	[7:0]		in
strap_no_mgmt_acks	1		in

########################################
# Non-standard Interfaces Ports (info only)
########################################
bcam_AW_bcam_2048x26_cclk
bcam_AW_bcam_2048x26_cdata
bcam_AW_bcam_2048x26_ce
bcam_AW_bcam_2048x26_cmatch
bcam_AW_bcam_2048x26_dfx_clk
bcam_AW_bcam_2048x26_raddr
bcam_AW_bcam_2048x26_rclk
bcam_AW_bcam_2048x26_rdata
bcam_AW_bcam_2048x26_re
bcam_AW_bcam_2048x26_waddr
bcam_AW_bcam_2048x26_wclk
bcam_AW_bcam_2048x26_wdata
bcam_AW_bcam_2048x26_we
early_fuses
fdfx_sbparity_def
fdtf_force_ts
fdtf_serial_download_tsc
fdtf_timestamp_valid
fdtf_timestamp_value
fdtf_tsc_adjustment_strap
hqm_pm_adr_ack
hqm_pwrgood_rst_b
iosf_pgcb_clk
ip_ready
par_mem_pgcb_fet_en_ack_b
par_mem_pgcb_fet_en_b
pgcb_clk
pgcb_isol_en
pgcb_isol_en_b
pgcb_tck
pm_hqm_adr_assert
prim_clk
prochot
reset_prep_ack
rf_alarm_vf_synd0_raddr
rf_alarm_vf_synd0_rclk
rf_alarm_vf_synd0_rclk_rst_n
rf_alarm_vf_synd0_rdata
rf_alarm_vf_synd0_re
rf_alarm_vf_synd0_waddr
rf_alarm_vf_synd0_wclk
rf_alarm_vf_synd0_wclk_rst_n
rf_alarm_vf_synd0_wdata
rf_alarm_vf_synd0_we
rf_alarm_vf_synd1_raddr
rf_alarm_vf_synd1_rclk
rf_alarm_vf_synd1_rclk_rst_n
rf_alarm_vf_synd1_rdata
rf_alarm_vf_synd1_re
rf_alarm_vf_synd1_waddr
rf_alarm_vf_synd1_wclk
rf_alarm_vf_synd1_wclk_rst_n
rf_alarm_vf_synd1_wdata
rf_alarm_vf_synd1_we
rf_alarm_vf_synd2_raddr
rf_alarm_vf_synd2_rclk
rf_alarm_vf_synd2_rclk_rst_n
rf_alarm_vf_synd2_rdata
rf_alarm_vf_synd2_re
rf_alarm_vf_synd2_waddr
rf_alarm_vf_synd2_wclk
rf_alarm_vf_synd2_wclk_rst_n
rf_alarm_vf_synd2_wdata
rf_alarm_vf_synd2_we
rf_aqed_chp_sch_rx_sync_mem_raddr
rf_aqed_chp_sch_rx_sync_mem_rclk
rf_aqed_chp_sch_rx_sync_mem_rclk_rst_n
rf_aqed_chp_sch_rx_sync_mem_rdata
rf_aqed_chp_sch_rx_sync_mem_re
rf_aqed_chp_sch_rx_sync_mem_waddr
rf_aqed_chp_sch_rx_sync_mem_wclk
rf_aqed_chp_sch_rx_sync_mem_wclk_rst_n
rf_aqed_chp_sch_rx_sync_mem_wdata
rf_aqed_chp_sch_rx_sync_mem_we
rf_aqed_fid_cnt_raddr
rf_aqed_fid_cnt_rclk
rf_aqed_fid_cnt_rclk_rst_n
rf_aqed_fid_cnt_rdata
rf_aqed_fid_cnt_re
rf_aqed_fid_cnt_waddr
rf_aqed_fid_cnt_wclk
rf_aqed_fid_cnt_wclk_rst_n
rf_aqed_fid_cnt_wdata
rf_aqed_fid_cnt_we
rf_aqed_fifo_ap_aqed_raddr
rf_aqed_fifo_ap_aqed_rclk
rf_aqed_fifo_ap_aqed_rclk_rst_n
rf_aqed_fifo_ap_aqed_rdata
rf_aqed_fifo_ap_aqed_re
rf_aqed_fifo_ap_aqed_waddr
rf_aqed_fifo_ap_aqed_wclk
rf_aqed_fifo_ap_aqed_wclk_rst_n
rf_aqed_fifo_ap_aqed_wdata
rf_aqed_fifo_ap_aqed_we
rf_aqed_fifo_aqed_ap_enq_raddr
rf_aqed_fifo_aqed_ap_enq_rclk
rf_aqed_fifo_aqed_ap_enq_rclk_rst_n
rf_aqed_fifo_aqed_ap_enq_rdata
rf_aqed_fifo_aqed_ap_enq_re
rf_aqed_fifo_aqed_ap_enq_waddr
rf_aqed_fifo_aqed_ap_enq_wclk
rf_aqed_fifo_aqed_ap_enq_wclk_rst_n
rf_aqed_fifo_aqed_ap_enq_wdata
rf_aqed_fifo_aqed_ap_enq_we
rf_aqed_fifo_aqed_chp_sch_raddr
rf_aqed_fifo_aqed_chp_sch_rclk
rf_aqed_fifo_aqed_chp_sch_rclk_rst_n
rf_aqed_fifo_aqed_chp_sch_rdata
rf_aqed_fifo_aqed_chp_sch_re
rf_aqed_fifo_aqed_chp_sch_waddr
rf_aqed_fifo_aqed_chp_sch_wclk
rf_aqed_fifo_aqed_chp_sch_wclk_rst_n
rf_aqed_fifo_aqed_chp_sch_wdata
rf_aqed_fifo_aqed_chp_sch_we
rf_aqed_fifo_freelist_return_raddr
rf_aqed_fifo_freelist_return_rclk
rf_aqed_fifo_freelist_return_rclk_rst_n
rf_aqed_fifo_freelist_return_rdata
rf_aqed_fifo_freelist_return_re
rf_aqed_fifo_freelist_return_waddr
rf_aqed_fifo_freelist_return_wclk
rf_aqed_fifo_freelist_return_wclk_rst_n
rf_aqed_fifo_freelist_return_wdata
rf_aqed_fifo_freelist_return_we
rf_aqed_fifo_lsp_aqed_cmp_raddr
rf_aqed_fifo_lsp_aqed_cmp_rclk
rf_aqed_fifo_lsp_aqed_cmp_rclk_rst_n
rf_aqed_fifo_lsp_aqed_cmp_rdata
rf_aqed_fifo_lsp_aqed_cmp_re
rf_aqed_fifo_lsp_aqed_cmp_waddr
rf_aqed_fifo_lsp_aqed_cmp_wclk
rf_aqed_fifo_lsp_aqed_cmp_wclk_rst_n
rf_aqed_fifo_lsp_aqed_cmp_wdata
rf_aqed_fifo_lsp_aqed_cmp_we
rf_aqed_fifo_qed_aqed_enq_fid_raddr
rf_aqed_fifo_qed_aqed_enq_fid_rclk
rf_aqed_fifo_qed_aqed_enq_fid_rclk_rst_n
rf_aqed_fifo_qed_aqed_enq_fid_rdata
rf_aqed_fifo_qed_aqed_enq_fid_re
rf_aqed_fifo_qed_aqed_enq_fid_waddr
rf_aqed_fifo_qed_aqed_enq_fid_wclk
rf_aqed_fifo_qed_aqed_enq_fid_wclk_rst_n
rf_aqed_fifo_qed_aqed_enq_fid_wdata
rf_aqed_fifo_qed_aqed_enq_fid_we
rf_aqed_fifo_qed_aqed_enq_raddr
rf_aqed_fifo_qed_aqed_enq_rclk
rf_aqed_fifo_qed_aqed_enq_rclk_rst_n
rf_aqed_fifo_qed_aqed_enq_rdata
rf_aqed_fifo_qed_aqed_enq_re
rf_aqed_fifo_qed_aqed_enq_waddr
rf_aqed_fifo_qed_aqed_enq_wclk
rf_aqed_fifo_qed_aqed_enq_wclk_rst_n
rf_aqed_fifo_qed_aqed_enq_wdata
rf_aqed_fifo_qed_aqed_enq_we
rf_aqed_ll_cnt_pri0_raddr
rf_aqed_ll_cnt_pri0_rclk
rf_aqed_ll_cnt_pri0_rclk_rst_n
rf_aqed_ll_cnt_pri0_rdata
rf_aqed_ll_cnt_pri0_re
rf_aqed_ll_cnt_pri0_waddr
rf_aqed_ll_cnt_pri0_wclk
rf_aqed_ll_cnt_pri0_wclk_rst_n
rf_aqed_ll_cnt_pri0_wdata
rf_aqed_ll_cnt_pri0_we
rf_aqed_ll_cnt_pri1_raddr
rf_aqed_ll_cnt_pri1_rclk
rf_aqed_ll_cnt_pri1_rclk_rst_n
rf_aqed_ll_cnt_pri1_rdata
rf_aqed_ll_cnt_pri1_re
rf_aqed_ll_cnt_pri1_waddr
rf_aqed_ll_cnt_pri1_wclk
rf_aqed_ll_cnt_pri1_wclk_rst_n
rf_aqed_ll_cnt_pri1_wdata
rf_aqed_ll_cnt_pri1_we
rf_aqed_ll_cnt_pri2_raddr
rf_aqed_ll_cnt_pri2_rclk
rf_aqed_ll_cnt_pri2_rclk_rst_n
rf_aqed_ll_cnt_pri2_rdata
rf_aqed_ll_cnt_pri2_re
rf_aqed_ll_cnt_pri2_waddr
rf_aqed_ll_cnt_pri2_wclk
rf_aqed_ll_cnt_pri2_wclk_rst_n
rf_aqed_ll_cnt_pri2_wdata
rf_aqed_ll_cnt_pri2_we
rf_aqed_ll_cnt_pri3_raddr
rf_aqed_ll_cnt_pri3_rclk
rf_aqed_ll_cnt_pri3_rclk_rst_n
rf_aqed_ll_cnt_pri3_rdata
rf_aqed_ll_cnt_pri3_re
rf_aqed_ll_cnt_pri3_waddr
rf_aqed_ll_cnt_pri3_wclk
rf_aqed_ll_cnt_pri3_wclk_rst_n
rf_aqed_ll_cnt_pri3_wdata
rf_aqed_ll_cnt_pri3_we
rf_aqed_ll_qe_hp_pri0_raddr
rf_aqed_ll_qe_hp_pri0_rclk
rf_aqed_ll_qe_hp_pri0_rclk_rst_n
rf_aqed_ll_qe_hp_pri0_rdata
rf_aqed_ll_qe_hp_pri0_re
rf_aqed_ll_qe_hp_pri0_waddr
rf_aqed_ll_qe_hp_pri0_wclk
rf_aqed_ll_qe_hp_pri0_wclk_rst_n
rf_aqed_ll_qe_hp_pri0_wdata
rf_aqed_ll_qe_hp_pri0_we
rf_aqed_ll_qe_hp_pri1_raddr
rf_aqed_ll_qe_hp_pri1_rclk
rf_aqed_ll_qe_hp_pri1_rclk_rst_n
rf_aqed_ll_qe_hp_pri1_rdata
rf_aqed_ll_qe_hp_pri1_re
rf_aqed_ll_qe_hp_pri1_waddr
rf_aqed_ll_qe_hp_pri1_wclk
rf_aqed_ll_qe_hp_pri1_wclk_rst_n
rf_aqed_ll_qe_hp_pri1_wdata
rf_aqed_ll_qe_hp_pri1_we
rf_aqed_ll_qe_hp_pri2_raddr
rf_aqed_ll_qe_hp_pri2_rclk
rf_aqed_ll_qe_hp_pri2_rclk_rst_n
rf_aqed_ll_qe_hp_pri2_rdata
rf_aqed_ll_qe_hp_pri2_re
rf_aqed_ll_qe_hp_pri2_waddr
rf_aqed_ll_qe_hp_pri2_wclk
rf_aqed_ll_qe_hp_pri2_wclk_rst_n
rf_aqed_ll_qe_hp_pri2_wdata
rf_aqed_ll_qe_hp_pri2_we
rf_aqed_ll_qe_hp_pri3_raddr
rf_aqed_ll_qe_hp_pri3_rclk
rf_aqed_ll_qe_hp_pri3_rclk_rst_n
rf_aqed_ll_qe_hp_pri3_rdata
rf_aqed_ll_qe_hp_pri3_re
rf_aqed_ll_qe_hp_pri3_waddr
rf_aqed_ll_qe_hp_pri3_wclk
rf_aqed_ll_qe_hp_pri3_wclk_rst_n
rf_aqed_ll_qe_hp_pri3_wdata
rf_aqed_ll_qe_hp_pri3_we
rf_aqed_ll_qe_tp_pri0_raddr
rf_aqed_ll_qe_tp_pri0_rclk
rf_aqed_ll_qe_tp_pri0_rclk_rst_n
rf_aqed_ll_qe_tp_pri0_rdata
rf_aqed_ll_qe_tp_pri0_re
rf_aqed_ll_qe_tp_pri0_waddr
rf_aqed_ll_qe_tp_pri0_wclk
rf_aqed_ll_qe_tp_pri0_wclk_rst_n
rf_aqed_ll_qe_tp_pri0_wdata
rf_aqed_ll_qe_tp_pri0_we
rf_aqed_ll_qe_tp_pri1_raddr
rf_aqed_ll_qe_tp_pri1_rclk
rf_aqed_ll_qe_tp_pri1_rclk_rst_n
rf_aqed_ll_qe_tp_pri1_rdata
rf_aqed_ll_qe_tp_pri1_re
rf_aqed_ll_qe_tp_pri1_waddr
rf_aqed_ll_qe_tp_pri1_wclk
rf_aqed_ll_qe_tp_pri1_wclk_rst_n
rf_aqed_ll_qe_tp_pri1_wdata
rf_aqed_ll_qe_tp_pri1_we
rf_aqed_ll_qe_tp_pri2_raddr
rf_aqed_ll_qe_tp_pri2_rclk
rf_aqed_ll_qe_tp_pri2_rclk_rst_n
rf_aqed_ll_qe_tp_pri2_rdata
rf_aqed_ll_qe_tp_pri2_re
rf_aqed_ll_qe_tp_pri2_waddr
rf_aqed_ll_qe_tp_pri2_wclk
rf_aqed_ll_qe_tp_pri2_wclk_rst_n
rf_aqed_ll_qe_tp_pri2_wdata
rf_aqed_ll_qe_tp_pri2_we
rf_aqed_ll_qe_tp_pri3_raddr
rf_aqed_ll_qe_tp_pri3_rclk
rf_aqed_ll_qe_tp_pri3_rclk_rst_n
rf_aqed_ll_qe_tp_pri3_rdata
rf_aqed_ll_qe_tp_pri3_re
rf_aqed_ll_qe_tp_pri3_waddr
rf_aqed_ll_qe_tp_pri3_wclk
rf_aqed_ll_qe_tp_pri3_wclk_rst_n
rf_aqed_ll_qe_tp_pri3_wdata
rf_aqed_ll_qe_tp_pri3_we
rf_aqed_lsp_deq_fifo_mem_raddr
rf_aqed_lsp_deq_fifo_mem_rclk
rf_aqed_lsp_deq_fifo_mem_rclk_rst_n
rf_aqed_lsp_deq_fifo_mem_rdata
rf_aqed_lsp_deq_fifo_mem_re
rf_aqed_lsp_deq_fifo_mem_waddr
rf_aqed_lsp_deq_fifo_mem_wclk
rf_aqed_lsp_deq_fifo_mem_wclk_rst_n
rf_aqed_lsp_deq_fifo_mem_wdata
rf_aqed_lsp_deq_fifo_mem_we
rf_aqed_qid2cqidix_raddr
rf_aqed_qid2cqidix_rclk
rf_aqed_qid2cqidix_rclk_rst_n
rf_aqed_qid2cqidix_rdata
rf_aqed_qid2cqidix_re
rf_aqed_qid2cqidix_waddr
rf_aqed_qid2cqidix_wclk
rf_aqed_qid2cqidix_wclk_rst_n
rf_aqed_qid2cqidix_wdata
rf_aqed_qid2cqidix_we
rf_aqed_qid_cnt_raddr
rf_aqed_qid_cnt_rclk
rf_aqed_qid_cnt_rclk_rst_n
rf_aqed_qid_cnt_rdata
rf_aqed_qid_cnt_re
rf_aqed_qid_cnt_waddr
rf_aqed_qid_cnt_wclk
rf_aqed_qid_cnt_wclk_rst_n
rf_aqed_qid_cnt_wdata
rf_aqed_qid_cnt_we
rf_aqed_qid_fid_limit_raddr
rf_aqed_qid_fid_limit_rclk
rf_aqed_qid_fid_limit_rclk_rst_n
rf_aqed_qid_fid_limit_rdata
rf_aqed_qid_fid_limit_re
rf_aqed_qid_fid_limit_waddr
rf_aqed_qid_fid_limit_wclk
rf_aqed_qid_fid_limit_wclk_rst_n
rf_aqed_qid_fid_limit_wdata
rf_aqed_qid_fid_limit_we
rf_atm_cmp_fifo_mem_raddr
rf_atm_cmp_fifo_mem_rclk
rf_atm_cmp_fifo_mem_rclk_rst_n
rf_atm_cmp_fifo_mem_rdata
rf_atm_cmp_fifo_mem_re
rf_atm_cmp_fifo_mem_waddr
rf_atm_cmp_fifo_mem_wclk
rf_atm_cmp_fifo_mem_wclk_rst_n
rf_atm_cmp_fifo_mem_wdata
rf_atm_cmp_fifo_mem_we
rf_atm_fifo_ap_aqed_raddr
rf_atm_fifo_ap_aqed_rclk
rf_atm_fifo_ap_aqed_rclk_rst_n
rf_atm_fifo_ap_aqed_rdata
rf_atm_fifo_ap_aqed_re
rf_atm_fifo_ap_aqed_waddr
rf_atm_fifo_ap_aqed_wclk
rf_atm_fifo_ap_aqed_wclk_rst_n
rf_atm_fifo_ap_aqed_wdata
rf_atm_fifo_ap_aqed_we
rf_atm_fifo_aqed_ap_enq_raddr
rf_atm_fifo_aqed_ap_enq_rclk
rf_atm_fifo_aqed_ap_enq_rclk_rst_n
rf_atm_fifo_aqed_ap_enq_rdata
rf_atm_fifo_aqed_ap_enq_re
rf_atm_fifo_aqed_ap_enq_waddr
rf_atm_fifo_aqed_ap_enq_wclk
rf_atm_fifo_aqed_ap_enq_wclk_rst_n
rf_atm_fifo_aqed_ap_enq_wdata
rf_atm_fifo_aqed_ap_enq_we
rf_atq_cnt_raddr
rf_atq_cnt_rclk
rf_atq_cnt_rclk_rst_n
rf_atq_cnt_rdata
rf_atq_cnt_re
rf_atq_cnt_waddr
rf_atq_cnt_wclk
rf_atq_cnt_wclk_rst_n
rf_atq_cnt_wdata
rf_atq_cnt_we
rf_atq_hp_raddr
rf_atq_hp_rclk
rf_atq_hp_rclk_rst_n
rf_atq_hp_rdata
rf_atq_hp_re
rf_atq_hp_waddr
rf_atq_hp_wclk
rf_atq_hp_wclk_rst_n
rf_atq_hp_wdata
rf_atq_hp_we
rf_atq_tp_raddr
rf_atq_tp_rclk
rf_atq_tp_rclk_rst_n
rf_atq_tp_rdata
rf_atq_tp_re
rf_atq_tp_waddr
rf_atq_tp_wclk
rf_atq_tp_wclk_rst_n
rf_atq_tp_wdata
rf_atq_tp_we
rf_cfg_atm_qid_dpth_thrsh_mem_raddr
rf_cfg_atm_qid_dpth_thrsh_mem_rclk
rf_cfg_atm_qid_dpth_thrsh_mem_rclk_rst_n
rf_cfg_atm_qid_dpth_thrsh_mem_rdata
rf_cfg_atm_qid_dpth_thrsh_mem_re
rf_cfg_atm_qid_dpth_thrsh_mem_waddr
rf_cfg_atm_qid_dpth_thrsh_mem_wclk
rf_cfg_atm_qid_dpth_thrsh_mem_wclk_rst_n
rf_cfg_atm_qid_dpth_thrsh_mem_wdata
rf_cfg_atm_qid_dpth_thrsh_mem_we
rf_cfg_cq2priov_mem_raddr
rf_cfg_cq2priov_mem_rclk
rf_cfg_cq2priov_mem_rclk_rst_n
rf_cfg_cq2priov_mem_rdata
rf_cfg_cq2priov_mem_re
rf_cfg_cq2priov_mem_waddr
rf_cfg_cq2priov_mem_wclk
rf_cfg_cq2priov_mem_wclk_rst_n
rf_cfg_cq2priov_mem_wdata
rf_cfg_cq2priov_mem_we
rf_cfg_cq2priov_odd_mem_raddr
rf_cfg_cq2priov_odd_mem_rclk
rf_cfg_cq2priov_odd_mem_rclk_rst_n
rf_cfg_cq2priov_odd_mem_rdata
rf_cfg_cq2priov_odd_mem_re
rf_cfg_cq2priov_odd_mem_waddr
rf_cfg_cq2priov_odd_mem_wclk
rf_cfg_cq2priov_odd_mem_wclk_rst_n
rf_cfg_cq2priov_odd_mem_wdata
rf_cfg_cq2priov_odd_mem_we
rf_cfg_cq2qid_0_mem_raddr
rf_cfg_cq2qid_0_mem_rclk
rf_cfg_cq2qid_0_mem_rclk_rst_n
rf_cfg_cq2qid_0_mem_rdata
rf_cfg_cq2qid_0_mem_re
rf_cfg_cq2qid_0_mem_waddr
rf_cfg_cq2qid_0_mem_wclk
rf_cfg_cq2qid_0_mem_wclk_rst_n
rf_cfg_cq2qid_0_mem_wdata
rf_cfg_cq2qid_0_mem_we
rf_cfg_cq2qid_0_odd_mem_raddr
rf_cfg_cq2qid_0_odd_mem_rclk
rf_cfg_cq2qid_0_odd_mem_rclk_rst_n
rf_cfg_cq2qid_0_odd_mem_rdata
rf_cfg_cq2qid_0_odd_mem_re
rf_cfg_cq2qid_0_odd_mem_waddr
rf_cfg_cq2qid_0_odd_mem_wclk
rf_cfg_cq2qid_0_odd_mem_wclk_rst_n
rf_cfg_cq2qid_0_odd_mem_wdata
rf_cfg_cq2qid_0_odd_mem_we
rf_cfg_cq2qid_1_mem_raddr
rf_cfg_cq2qid_1_mem_rclk
rf_cfg_cq2qid_1_mem_rclk_rst_n
rf_cfg_cq2qid_1_mem_rdata
rf_cfg_cq2qid_1_mem_re
rf_cfg_cq2qid_1_mem_waddr
rf_cfg_cq2qid_1_mem_wclk
rf_cfg_cq2qid_1_mem_wclk_rst_n
rf_cfg_cq2qid_1_mem_wdata
rf_cfg_cq2qid_1_mem_we
rf_cfg_cq2qid_1_odd_mem_raddr
rf_cfg_cq2qid_1_odd_mem_rclk
rf_cfg_cq2qid_1_odd_mem_rclk_rst_n
rf_cfg_cq2qid_1_odd_mem_rdata
rf_cfg_cq2qid_1_odd_mem_re
rf_cfg_cq2qid_1_odd_mem_waddr
rf_cfg_cq2qid_1_odd_mem_wclk
rf_cfg_cq2qid_1_odd_mem_wclk_rst_n
rf_cfg_cq2qid_1_odd_mem_wdata
rf_cfg_cq2qid_1_odd_mem_we
rf_cfg_cq_ldb_inflight_limit_mem_raddr
rf_cfg_cq_ldb_inflight_limit_mem_rclk
rf_cfg_cq_ldb_inflight_limit_mem_rclk_rst_n
rf_cfg_cq_ldb_inflight_limit_mem_rdata
rf_cfg_cq_ldb_inflight_limit_mem_re
rf_cfg_cq_ldb_inflight_limit_mem_waddr
rf_cfg_cq_ldb_inflight_limit_mem_wclk
rf_cfg_cq_ldb_inflight_limit_mem_wclk_rst_n
rf_cfg_cq_ldb_inflight_limit_mem_wdata
rf_cfg_cq_ldb_inflight_limit_mem_we
rf_cfg_cq_ldb_inflight_threshold_mem_raddr
rf_cfg_cq_ldb_inflight_threshold_mem_rclk
rf_cfg_cq_ldb_inflight_threshold_mem_rclk_rst_n
rf_cfg_cq_ldb_inflight_threshold_mem_rdata
rf_cfg_cq_ldb_inflight_threshold_mem_re
rf_cfg_cq_ldb_inflight_threshold_mem_waddr
rf_cfg_cq_ldb_inflight_threshold_mem_wclk
rf_cfg_cq_ldb_inflight_threshold_mem_wclk_rst_n
rf_cfg_cq_ldb_inflight_threshold_mem_wdata
rf_cfg_cq_ldb_inflight_threshold_mem_we
rf_cfg_cq_ldb_token_depth_select_mem_raddr
rf_cfg_cq_ldb_token_depth_select_mem_rclk
rf_cfg_cq_ldb_token_depth_select_mem_rclk_rst_n
rf_cfg_cq_ldb_token_depth_select_mem_rdata
rf_cfg_cq_ldb_token_depth_select_mem_re
rf_cfg_cq_ldb_token_depth_select_mem_waddr
rf_cfg_cq_ldb_token_depth_select_mem_wclk
rf_cfg_cq_ldb_token_depth_select_mem_wclk_rst_n
rf_cfg_cq_ldb_token_depth_select_mem_wdata
rf_cfg_cq_ldb_token_depth_select_mem_we
rf_cfg_cq_ldb_wu_limit_mem_raddr
rf_cfg_cq_ldb_wu_limit_mem_rclk
rf_cfg_cq_ldb_wu_limit_mem_rclk_rst_n
rf_cfg_cq_ldb_wu_limit_mem_rdata
rf_cfg_cq_ldb_wu_limit_mem_re
rf_cfg_cq_ldb_wu_limit_mem_waddr
rf_cfg_cq_ldb_wu_limit_mem_wclk
rf_cfg_cq_ldb_wu_limit_mem_wclk_rst_n
rf_cfg_cq_ldb_wu_limit_mem_wdata
rf_cfg_cq_ldb_wu_limit_mem_we
rf_cfg_dir_qid_dpth_thrsh_mem_raddr
rf_cfg_dir_qid_dpth_thrsh_mem_rclk
rf_cfg_dir_qid_dpth_thrsh_mem_rclk_rst_n
rf_cfg_dir_qid_dpth_thrsh_mem_rdata
rf_cfg_dir_qid_dpth_thrsh_mem_re
rf_cfg_dir_qid_dpth_thrsh_mem_waddr
rf_cfg_dir_qid_dpth_thrsh_mem_wclk
rf_cfg_dir_qid_dpth_thrsh_mem_wclk_rst_n
rf_cfg_dir_qid_dpth_thrsh_mem_wdata
rf_cfg_dir_qid_dpth_thrsh_mem_we
rf_cfg_nalb_qid_dpth_thrsh_mem_raddr
rf_cfg_nalb_qid_dpth_thrsh_mem_rclk
rf_cfg_nalb_qid_dpth_thrsh_mem_rclk_rst_n
rf_cfg_nalb_qid_dpth_thrsh_mem_rdata
rf_cfg_nalb_qid_dpth_thrsh_mem_re
rf_cfg_nalb_qid_dpth_thrsh_mem_waddr
rf_cfg_nalb_qid_dpth_thrsh_mem_wclk
rf_cfg_nalb_qid_dpth_thrsh_mem_wclk_rst_n
rf_cfg_nalb_qid_dpth_thrsh_mem_wdata
rf_cfg_nalb_qid_dpth_thrsh_mem_we
rf_cfg_qid_aqed_active_limit_mem_raddr
rf_cfg_qid_aqed_active_limit_mem_rclk
rf_cfg_qid_aqed_active_limit_mem_rclk_rst_n
rf_cfg_qid_aqed_active_limit_mem_rdata
rf_cfg_qid_aqed_active_limit_mem_re
rf_cfg_qid_aqed_active_limit_mem_waddr
rf_cfg_qid_aqed_active_limit_mem_wclk
rf_cfg_qid_aqed_active_limit_mem_wclk_rst_n
rf_cfg_qid_aqed_active_limit_mem_wdata
rf_cfg_qid_aqed_active_limit_mem_we
rf_cfg_qid_ldb_inflight_limit_mem_raddr
rf_cfg_qid_ldb_inflight_limit_mem_rclk
rf_cfg_qid_ldb_inflight_limit_mem_rclk_rst_n
rf_cfg_qid_ldb_inflight_limit_mem_rdata
rf_cfg_qid_ldb_inflight_limit_mem_re
rf_cfg_qid_ldb_inflight_limit_mem_waddr
rf_cfg_qid_ldb_inflight_limit_mem_wclk
rf_cfg_qid_ldb_inflight_limit_mem_wclk_rst_n
rf_cfg_qid_ldb_inflight_limit_mem_wdata
rf_cfg_qid_ldb_inflight_limit_mem_we
rf_cfg_qid_ldb_qid2cqidix2_mem_raddr
rf_cfg_qid_ldb_qid2cqidix2_mem_rclk
rf_cfg_qid_ldb_qid2cqidix2_mem_rclk_rst_n
rf_cfg_qid_ldb_qid2cqidix2_mem_rdata
rf_cfg_qid_ldb_qid2cqidix2_mem_re
rf_cfg_qid_ldb_qid2cqidix2_mem_waddr
rf_cfg_qid_ldb_qid2cqidix2_mem_wclk
rf_cfg_qid_ldb_qid2cqidix2_mem_wclk_rst_n
rf_cfg_qid_ldb_qid2cqidix2_mem_wdata
rf_cfg_qid_ldb_qid2cqidix2_mem_we
rf_cfg_qid_ldb_qid2cqidix_mem_raddr
rf_cfg_qid_ldb_qid2cqidix_mem_rclk
rf_cfg_qid_ldb_qid2cqidix_mem_rclk_rst_n
rf_cfg_qid_ldb_qid2cqidix_mem_rdata
rf_cfg_qid_ldb_qid2cqidix_mem_re
rf_cfg_qid_ldb_qid2cqidix_mem_waddr
rf_cfg_qid_ldb_qid2cqidix_mem_wclk
rf_cfg_qid_ldb_qid2cqidix_mem_wclk_rst_n
rf_cfg_qid_ldb_qid2cqidix_mem_wdata
rf_cfg_qid_ldb_qid2cqidix_mem_we
rf_chp_chp_rop_hcw_fifo_mem_raddr
rf_chp_chp_rop_hcw_fifo_mem_rclk
rf_chp_chp_rop_hcw_fifo_mem_rclk_rst_n
rf_chp_chp_rop_hcw_fifo_mem_rdata
rf_chp_chp_rop_hcw_fifo_mem_re
rf_chp_chp_rop_hcw_fifo_mem_waddr
rf_chp_chp_rop_hcw_fifo_mem_wclk
rf_chp_chp_rop_hcw_fifo_mem_wclk_rst_n
rf_chp_chp_rop_hcw_fifo_mem_wdata
rf_chp_chp_rop_hcw_fifo_mem_we
rf_chp_lsp_ap_cmp_fifo_mem_raddr
rf_chp_lsp_ap_cmp_fifo_mem_rclk
rf_chp_lsp_ap_cmp_fifo_mem_rclk_rst_n
rf_chp_lsp_ap_cmp_fifo_mem_rdata
rf_chp_lsp_ap_cmp_fifo_mem_re
rf_chp_lsp_ap_cmp_fifo_mem_waddr
rf_chp_lsp_ap_cmp_fifo_mem_wclk
rf_chp_lsp_ap_cmp_fifo_mem_wclk_rst_n
rf_chp_lsp_ap_cmp_fifo_mem_wdata
rf_chp_lsp_ap_cmp_fifo_mem_we
rf_chp_lsp_cmp_rx_sync_fifo_mem_raddr
rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk
rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk_rst_n
rf_chp_lsp_cmp_rx_sync_fifo_mem_rdata
rf_chp_lsp_cmp_rx_sync_fifo_mem_re
rf_chp_lsp_cmp_rx_sync_fifo_mem_waddr
rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk
rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk_rst_n
rf_chp_lsp_cmp_rx_sync_fifo_mem_wdata
rf_chp_lsp_cmp_rx_sync_fifo_mem_we
rf_chp_lsp_tok_fifo_mem_raddr
rf_chp_lsp_tok_fifo_mem_rclk
rf_chp_lsp_tok_fifo_mem_rclk_rst_n
rf_chp_lsp_tok_fifo_mem_rdata
rf_chp_lsp_tok_fifo_mem_re
rf_chp_lsp_tok_fifo_mem_waddr
rf_chp_lsp_tok_fifo_mem_wclk
rf_chp_lsp_tok_fifo_mem_wclk_rst_n
rf_chp_lsp_tok_fifo_mem_wdata
rf_chp_lsp_tok_fifo_mem_we
rf_chp_lsp_token_rx_sync_fifo_mem_raddr
rf_chp_lsp_token_rx_sync_fifo_mem_rclk
rf_chp_lsp_token_rx_sync_fifo_mem_rclk_rst_n
rf_chp_lsp_token_rx_sync_fifo_mem_rdata
rf_chp_lsp_token_rx_sync_fifo_mem_re
rf_chp_lsp_token_rx_sync_fifo_mem_waddr
rf_chp_lsp_token_rx_sync_fifo_mem_wclk
rf_chp_lsp_token_rx_sync_fifo_mem_wclk_rst_n
rf_chp_lsp_token_rx_sync_fifo_mem_wdata
rf_chp_lsp_token_rx_sync_fifo_mem_we
rf_chp_sys_tx_fifo_mem_raddr
rf_chp_sys_tx_fifo_mem_rclk
rf_chp_sys_tx_fifo_mem_rclk_rst_n
rf_chp_sys_tx_fifo_mem_rdata
rf_chp_sys_tx_fifo_mem_re
rf_chp_sys_tx_fifo_mem_waddr
rf_chp_sys_tx_fifo_mem_wclk
rf_chp_sys_tx_fifo_mem_wclk_rst_n
rf_chp_sys_tx_fifo_mem_wdata
rf_chp_sys_tx_fifo_mem_we
rf_cmp_id_chk_enbl_mem_raddr
rf_cmp_id_chk_enbl_mem_rclk
rf_cmp_id_chk_enbl_mem_rclk_rst_n
rf_cmp_id_chk_enbl_mem_rdata
rf_cmp_id_chk_enbl_mem_re
rf_cmp_id_chk_enbl_mem_waddr
rf_cmp_id_chk_enbl_mem_wclk
rf_cmp_id_chk_enbl_mem_wclk_rst_n
rf_cmp_id_chk_enbl_mem_wdata
rf_cmp_id_chk_enbl_mem_we
rf_count_rmw_pipe_dir_mem_raddr
rf_count_rmw_pipe_dir_mem_rclk
rf_count_rmw_pipe_dir_mem_rclk_rst_n
rf_count_rmw_pipe_dir_mem_rdata
rf_count_rmw_pipe_dir_mem_re
rf_count_rmw_pipe_dir_mem_waddr
rf_count_rmw_pipe_dir_mem_wclk
rf_count_rmw_pipe_dir_mem_wclk_rst_n
rf_count_rmw_pipe_dir_mem_wdata
rf_count_rmw_pipe_dir_mem_we
rf_count_rmw_pipe_ldb_mem_raddr
rf_count_rmw_pipe_ldb_mem_rclk
rf_count_rmw_pipe_ldb_mem_rclk_rst_n
rf_count_rmw_pipe_ldb_mem_rdata
rf_count_rmw_pipe_ldb_mem_re
rf_count_rmw_pipe_ldb_mem_waddr
rf_count_rmw_pipe_ldb_mem_wclk
rf_count_rmw_pipe_ldb_mem_wclk_rst_n
rf_count_rmw_pipe_ldb_mem_wdata
rf_count_rmw_pipe_ldb_mem_we
rf_count_rmw_pipe_wd_dir_mem_raddr
rf_count_rmw_pipe_wd_dir_mem_rclk
rf_count_rmw_pipe_wd_dir_mem_rclk_rst_n
rf_count_rmw_pipe_wd_dir_mem_rdata
rf_count_rmw_pipe_wd_dir_mem_re
rf_count_rmw_pipe_wd_dir_mem_waddr
rf_count_rmw_pipe_wd_dir_mem_wclk
rf_count_rmw_pipe_wd_dir_mem_wclk_rst_n
rf_count_rmw_pipe_wd_dir_mem_wdata
rf_count_rmw_pipe_wd_dir_mem_we
rf_count_rmw_pipe_wd_ldb_mem_raddr
rf_count_rmw_pipe_wd_ldb_mem_rclk
rf_count_rmw_pipe_wd_ldb_mem_rclk_rst_n
rf_count_rmw_pipe_wd_ldb_mem_rdata
rf_count_rmw_pipe_wd_ldb_mem_re
rf_count_rmw_pipe_wd_ldb_mem_waddr
rf_count_rmw_pipe_wd_ldb_mem_wclk
rf_count_rmw_pipe_wd_ldb_mem_wclk_rst_n
rf_count_rmw_pipe_wd_ldb_mem_wdata
rf_count_rmw_pipe_wd_ldb_mem_we
rf_cq_atm_pri_arbindex_mem_raddr
rf_cq_atm_pri_arbindex_mem_rclk
rf_cq_atm_pri_arbindex_mem_rclk_rst_n
rf_cq_atm_pri_arbindex_mem_rdata
rf_cq_atm_pri_arbindex_mem_re
rf_cq_atm_pri_arbindex_mem_waddr
rf_cq_atm_pri_arbindex_mem_wclk
rf_cq_atm_pri_arbindex_mem_wclk_rst_n
rf_cq_atm_pri_arbindex_mem_wdata
rf_cq_atm_pri_arbindex_mem_we
rf_cq_dir_tot_sch_cnt_mem_raddr
rf_cq_dir_tot_sch_cnt_mem_rclk
rf_cq_dir_tot_sch_cnt_mem_rclk_rst_n
rf_cq_dir_tot_sch_cnt_mem_rdata
rf_cq_dir_tot_sch_cnt_mem_re
rf_cq_dir_tot_sch_cnt_mem_waddr
rf_cq_dir_tot_sch_cnt_mem_wclk
rf_cq_dir_tot_sch_cnt_mem_wclk_rst_n
rf_cq_dir_tot_sch_cnt_mem_wdata
rf_cq_dir_tot_sch_cnt_mem_we
rf_cq_ldb_inflight_count_mem_raddr
rf_cq_ldb_inflight_count_mem_rclk
rf_cq_ldb_inflight_count_mem_rclk_rst_n
rf_cq_ldb_inflight_count_mem_rdata
rf_cq_ldb_inflight_count_mem_re
rf_cq_ldb_inflight_count_mem_waddr
rf_cq_ldb_inflight_count_mem_wclk
rf_cq_ldb_inflight_count_mem_wclk_rst_n
rf_cq_ldb_inflight_count_mem_wdata
rf_cq_ldb_inflight_count_mem_we
rf_cq_ldb_token_count_mem_raddr
rf_cq_ldb_token_count_mem_rclk
rf_cq_ldb_token_count_mem_rclk_rst_n
rf_cq_ldb_token_count_mem_rdata
rf_cq_ldb_token_count_mem_re
rf_cq_ldb_token_count_mem_waddr
rf_cq_ldb_token_count_mem_wclk
rf_cq_ldb_token_count_mem_wclk_rst_n
rf_cq_ldb_token_count_mem_wdata
rf_cq_ldb_token_count_mem_we
rf_cq_ldb_tot_sch_cnt_mem_raddr
rf_cq_ldb_tot_sch_cnt_mem_rclk
rf_cq_ldb_tot_sch_cnt_mem_rclk_rst_n
rf_cq_ldb_tot_sch_cnt_mem_rdata
rf_cq_ldb_tot_sch_cnt_mem_re
rf_cq_ldb_tot_sch_cnt_mem_waddr
rf_cq_ldb_tot_sch_cnt_mem_wclk
rf_cq_ldb_tot_sch_cnt_mem_wclk_rst_n
rf_cq_ldb_tot_sch_cnt_mem_wdata
rf_cq_ldb_tot_sch_cnt_mem_we
rf_cq_ldb_wu_count_mem_raddr
rf_cq_ldb_wu_count_mem_rclk
rf_cq_ldb_wu_count_mem_rclk_rst_n
rf_cq_ldb_wu_count_mem_rdata
rf_cq_ldb_wu_count_mem_re
rf_cq_ldb_wu_count_mem_waddr
rf_cq_ldb_wu_count_mem_wclk
rf_cq_ldb_wu_count_mem_wclk_rst_n
rf_cq_ldb_wu_count_mem_wdata
rf_cq_ldb_wu_count_mem_we
rf_cq_nalb_pri_arbindex_mem_raddr
rf_cq_nalb_pri_arbindex_mem_rclk
rf_cq_nalb_pri_arbindex_mem_rclk_rst_n
rf_cq_nalb_pri_arbindex_mem_rdata
rf_cq_nalb_pri_arbindex_mem_re
rf_cq_nalb_pri_arbindex_mem_waddr
rf_cq_nalb_pri_arbindex_mem_wclk
rf_cq_nalb_pri_arbindex_mem_wclk_rst_n
rf_cq_nalb_pri_arbindex_mem_wdata
rf_cq_nalb_pri_arbindex_mem_we
rf_dir_cnt_raddr
rf_dir_cnt_rclk
rf_dir_cnt_rclk_rst_n
rf_dir_cnt_rdata
rf_dir_cnt_re
rf_dir_cnt_waddr
rf_dir_cnt_wclk
rf_dir_cnt_wclk_rst_n
rf_dir_cnt_wdata
rf_dir_cnt_we
rf_dir_cq_depth_raddr
rf_dir_cq_depth_rclk
rf_dir_cq_depth_rclk_rst_n
rf_dir_cq_depth_rdata
rf_dir_cq_depth_re
rf_dir_cq_depth_waddr
rf_dir_cq_depth_wclk
rf_dir_cq_depth_wclk_rst_n
rf_dir_cq_depth_wdata
rf_dir_cq_depth_we
rf_dir_cq_intr_thresh_raddr
rf_dir_cq_intr_thresh_rclk
rf_dir_cq_intr_thresh_rclk_rst_n
rf_dir_cq_intr_thresh_rdata
rf_dir_cq_intr_thresh_re
rf_dir_cq_intr_thresh_waddr
rf_dir_cq_intr_thresh_wclk
rf_dir_cq_intr_thresh_wclk_rst_n
rf_dir_cq_intr_thresh_wdata
rf_dir_cq_intr_thresh_we
rf_dir_cq_token_depth_select_raddr
rf_dir_cq_token_depth_select_rclk
rf_dir_cq_token_depth_select_rclk_rst_n
rf_dir_cq_token_depth_select_rdata
rf_dir_cq_token_depth_select_re
rf_dir_cq_token_depth_select_waddr
rf_dir_cq_token_depth_select_wclk
rf_dir_cq_token_depth_select_wclk_rst_n
rf_dir_cq_token_depth_select_wdata
rf_dir_cq_token_depth_select_we
rf_dir_cq_wptr_raddr
rf_dir_cq_wptr_rclk
rf_dir_cq_wptr_rclk_rst_n
rf_dir_cq_wptr_rdata
rf_dir_cq_wptr_re
rf_dir_cq_wptr_waddr
rf_dir_cq_wptr_wclk
rf_dir_cq_wptr_wclk_rst_n
rf_dir_cq_wptr_wdata
rf_dir_cq_wptr_we
rf_dir_enq_cnt_mem_raddr
rf_dir_enq_cnt_mem_rclk
rf_dir_enq_cnt_mem_rclk_rst_n
rf_dir_enq_cnt_mem_rdata
rf_dir_enq_cnt_mem_re
rf_dir_enq_cnt_mem_waddr
rf_dir_enq_cnt_mem_wclk
rf_dir_enq_cnt_mem_wclk_rst_n
rf_dir_enq_cnt_mem_wdata
rf_dir_enq_cnt_mem_we
rf_dir_hp_raddr
rf_dir_hp_rclk
rf_dir_hp_rclk_rst_n
rf_dir_hp_rdata
rf_dir_hp_re
rf_dir_hp_waddr
rf_dir_hp_wclk
rf_dir_hp_wclk_rst_n
rf_dir_hp_wdata
rf_dir_hp_we
rf_dir_replay_cnt_raddr
rf_dir_replay_cnt_rclk
rf_dir_replay_cnt_rclk_rst_n
rf_dir_replay_cnt_rdata
rf_dir_replay_cnt_re
rf_dir_replay_cnt_waddr
rf_dir_replay_cnt_wclk
rf_dir_replay_cnt_wclk_rst_n
rf_dir_replay_cnt_wdata
rf_dir_replay_cnt_we
rf_dir_replay_hp_raddr
rf_dir_replay_hp_rclk
rf_dir_replay_hp_rclk_rst_n
rf_dir_replay_hp_rdata
rf_dir_replay_hp_re
rf_dir_replay_hp_waddr
rf_dir_replay_hp_wclk
rf_dir_replay_hp_wclk_rst_n
rf_dir_replay_hp_wdata
rf_dir_replay_hp_we
rf_dir_replay_tp_raddr
rf_dir_replay_tp_rclk
rf_dir_replay_tp_rclk_rst_n
rf_dir_replay_tp_rdata
rf_dir_replay_tp_re
rf_dir_replay_tp_waddr
rf_dir_replay_tp_wclk
rf_dir_replay_tp_wclk_rst_n
rf_dir_replay_tp_wdata
rf_dir_replay_tp_we
rf_dir_rofrag_cnt_raddr
rf_dir_rofrag_cnt_rclk
rf_dir_rofrag_cnt_rclk_rst_n
rf_dir_rofrag_cnt_rdata
rf_dir_rofrag_cnt_re
rf_dir_rofrag_cnt_waddr
rf_dir_rofrag_cnt_wclk
rf_dir_rofrag_cnt_wclk_rst_n
rf_dir_rofrag_cnt_wdata
rf_dir_rofrag_cnt_we
rf_dir_rofrag_hp_raddr
rf_dir_rofrag_hp_rclk
rf_dir_rofrag_hp_rclk_rst_n
rf_dir_rofrag_hp_rdata
rf_dir_rofrag_hp_re
rf_dir_rofrag_hp_waddr
rf_dir_rofrag_hp_wclk
rf_dir_rofrag_hp_wclk_rst_n
rf_dir_rofrag_hp_wdata
rf_dir_rofrag_hp_we
rf_dir_rofrag_tp_raddr
rf_dir_rofrag_tp_rclk
rf_dir_rofrag_tp_rclk_rst_n
rf_dir_rofrag_tp_rdata
rf_dir_rofrag_tp_re
rf_dir_rofrag_tp_waddr
rf_dir_rofrag_tp_wclk
rf_dir_rofrag_tp_wclk_rst_n
rf_dir_rofrag_tp_wdata
rf_dir_rofrag_tp_we
rf_dir_rply_req_fifo_mem_raddr
rf_dir_rply_req_fifo_mem_rclk
rf_dir_rply_req_fifo_mem_rclk_rst_n
rf_dir_rply_req_fifo_mem_rdata
rf_dir_rply_req_fifo_mem_re
rf_dir_rply_req_fifo_mem_waddr
rf_dir_rply_req_fifo_mem_wclk
rf_dir_rply_req_fifo_mem_wclk_rst_n
rf_dir_rply_req_fifo_mem_wdata
rf_dir_rply_req_fifo_mem_we
rf_dir_tok_cnt_mem_raddr
rf_dir_tok_cnt_mem_rclk
rf_dir_tok_cnt_mem_rclk_rst_n
rf_dir_tok_cnt_mem_rdata
rf_dir_tok_cnt_mem_re
rf_dir_tok_cnt_mem_waddr
rf_dir_tok_cnt_mem_wclk
rf_dir_tok_cnt_mem_wclk_rst_n
rf_dir_tok_cnt_mem_wdata
rf_dir_tok_cnt_mem_we
rf_dir_tok_lim_mem_raddr
rf_dir_tok_lim_mem_rclk
rf_dir_tok_lim_mem_rclk_rst_n
rf_dir_tok_lim_mem_rdata
rf_dir_tok_lim_mem_re
rf_dir_tok_lim_mem_waddr
rf_dir_tok_lim_mem_wclk
rf_dir_tok_lim_mem_wclk_rst_n
rf_dir_tok_lim_mem_wdata
rf_dir_tok_lim_mem_we
rf_dir_tp_raddr
rf_dir_tp_rclk
rf_dir_tp_rclk_rst_n
rf_dir_tp_rdata
rf_dir_tp_re
rf_dir_tp_waddr
rf_dir_tp_wclk
rf_dir_tp_wclk_rst_n
rf_dir_tp_wdata
rf_dir_tp_we
rf_dir_wb0_raddr
rf_dir_wb0_rclk
rf_dir_wb0_rclk_rst_n
rf_dir_wb0_rdata
rf_dir_wb0_re
rf_dir_wb0_waddr
rf_dir_wb0_wclk
rf_dir_wb0_wclk_rst_n
rf_dir_wb0_wdata
rf_dir_wb0_we
rf_dir_wb1_raddr
rf_dir_wb1_rclk
rf_dir_wb1_rclk_rst_n
rf_dir_wb1_rdata
rf_dir_wb1_re
rf_dir_wb1_waddr
rf_dir_wb1_wclk
rf_dir_wb1_wclk_rst_n
rf_dir_wb1_wdata
rf_dir_wb1_we
rf_dir_wb2_raddr
rf_dir_wb2_rclk
rf_dir_wb2_rclk_rst_n
rf_dir_wb2_rdata
rf_dir_wb2_re
rf_dir_wb2_waddr
rf_dir_wb2_wclk
rf_dir_wb2_wclk_rst_n
rf_dir_wb2_wdata
rf_dir_wb2_we
rf_dp_dqed_raddr
rf_dp_dqed_rclk
rf_dp_dqed_rclk_rst_n
rf_dp_dqed_rdata
rf_dp_dqed_re
rf_dp_dqed_waddr
rf_dp_dqed_wclk
rf_dp_dqed_wclk_rst_n
rf_dp_dqed_wdata
rf_dp_dqed_we
rf_dp_lsp_enq_dir_raddr
rf_dp_lsp_enq_dir_rclk
rf_dp_lsp_enq_dir_rclk_rst_n
rf_dp_lsp_enq_dir_rdata
rf_dp_lsp_enq_dir_re
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_raddr
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk_rst_n
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rdata
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_re
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_waddr
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk_rst_n
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wdata
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_we
rf_dp_lsp_enq_dir_waddr
rf_dp_lsp_enq_dir_wclk
rf_dp_lsp_enq_dir_wclk_rst_n
rf_dp_lsp_enq_dir_wdata
rf_dp_lsp_enq_dir_we
rf_dp_lsp_enq_rorply_raddr
rf_dp_lsp_enq_rorply_rclk
rf_dp_lsp_enq_rorply_rclk_rst_n
rf_dp_lsp_enq_rorply_rdata
rf_dp_lsp_enq_rorply_re
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_raddr
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rdata
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_re
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_waddr
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wdata
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_we
rf_dp_lsp_enq_rorply_waddr
rf_dp_lsp_enq_rorply_wclk
rf_dp_lsp_enq_rorply_wclk_rst_n
rf_dp_lsp_enq_rorply_wdata
rf_dp_lsp_enq_rorply_we
rf_enq_nalb_fifo_mem_raddr
rf_enq_nalb_fifo_mem_rclk
rf_enq_nalb_fifo_mem_rclk_rst_n
rf_enq_nalb_fifo_mem_rdata
rf_enq_nalb_fifo_mem_re
rf_enq_nalb_fifo_mem_waddr
rf_enq_nalb_fifo_mem_wclk
rf_enq_nalb_fifo_mem_wclk_rst_n
rf_enq_nalb_fifo_mem_wdata
rf_enq_nalb_fifo_mem_we
rf_fid2cqqidix_raddr
rf_fid2cqqidix_rclk
rf_fid2cqqidix_rclk_rst_n
rf_fid2cqqidix_rdata
rf_fid2cqqidix_re
rf_fid2cqqidix_waddr
rf_fid2cqqidix_wclk
rf_fid2cqqidix_wclk_rst_n
rf_fid2cqqidix_wdata
rf_fid2cqqidix_we
rf_hcw_enq_fifo_raddr
rf_hcw_enq_fifo_rclk
rf_hcw_enq_fifo_rclk_rst_n
rf_hcw_enq_fifo_rdata
rf_hcw_enq_fifo_re
rf_hcw_enq_fifo_waddr
rf_hcw_enq_fifo_wclk
rf_hcw_enq_fifo_wclk_rst_n
rf_hcw_enq_fifo_wdata
rf_hcw_enq_fifo_we
rf_hcw_enq_w_rx_sync_mem_raddr
rf_hcw_enq_w_rx_sync_mem_rclk
rf_hcw_enq_w_rx_sync_mem_rclk_rst_n
rf_hcw_enq_w_rx_sync_mem_rdata
rf_hcw_enq_w_rx_sync_mem_re
rf_hcw_enq_w_rx_sync_mem_waddr
rf_hcw_enq_w_rx_sync_mem_wclk
rf_hcw_enq_w_rx_sync_mem_wclk_rst_n
rf_hcw_enq_w_rx_sync_mem_wdata
rf_hcw_enq_w_rx_sync_mem_we
rf_hist_list_a_minmax_raddr
rf_hist_list_a_minmax_rclk
rf_hist_list_a_minmax_rclk_rst_n
rf_hist_list_a_minmax_rdata
rf_hist_list_a_minmax_re
rf_hist_list_a_minmax_waddr
rf_hist_list_a_minmax_wclk
rf_hist_list_a_minmax_wclk_rst_n
rf_hist_list_a_minmax_wdata
rf_hist_list_a_minmax_we
rf_hist_list_a_ptr_raddr
rf_hist_list_a_ptr_rclk
rf_hist_list_a_ptr_rclk_rst_n
rf_hist_list_a_ptr_rdata
rf_hist_list_a_ptr_re
rf_hist_list_a_ptr_waddr
rf_hist_list_a_ptr_wclk
rf_hist_list_a_ptr_wclk_rst_n
rf_hist_list_a_ptr_wdata
rf_hist_list_a_ptr_we
rf_hist_list_minmax_raddr
rf_hist_list_minmax_rclk
rf_hist_list_minmax_rclk_rst_n
rf_hist_list_minmax_rdata
rf_hist_list_minmax_re
rf_hist_list_minmax_waddr
rf_hist_list_minmax_wclk
rf_hist_list_minmax_wclk_rst_n
rf_hist_list_minmax_wdata
rf_hist_list_minmax_we
rf_hist_list_ptr_raddr
rf_hist_list_ptr_rclk
rf_hist_list_ptr_rclk_rst_n
rf_hist_list_ptr_rdata
rf_hist_list_ptr_re
rf_hist_list_ptr_waddr
rf_hist_list_ptr_wclk
rf_hist_list_ptr_wclk_rst_n
rf_hist_list_ptr_wdata
rf_hist_list_ptr_we
rf_ibcpl_data_fifo_raddr
rf_ibcpl_data_fifo_rclk
rf_ibcpl_data_fifo_rclk_rst_n
rf_ibcpl_data_fifo_rdata
rf_ibcpl_data_fifo_re
rf_ibcpl_data_fifo_waddr
rf_ibcpl_data_fifo_wclk
rf_ibcpl_data_fifo_wclk_rst_n
rf_ibcpl_data_fifo_wdata
rf_ibcpl_data_fifo_we
rf_ibcpl_hdr_fifo_raddr
rf_ibcpl_hdr_fifo_rclk
rf_ibcpl_hdr_fifo_rclk_rst_n
rf_ibcpl_hdr_fifo_rdata
rf_ibcpl_hdr_fifo_re
rf_ibcpl_hdr_fifo_waddr
rf_ibcpl_hdr_fifo_wclk
rf_ibcpl_hdr_fifo_wclk_rst_n
rf_ibcpl_hdr_fifo_wdata
rf_ibcpl_hdr_fifo_we
rf_ldb_cq_depth_raddr
rf_ldb_cq_depth_rclk
rf_ldb_cq_depth_rclk_rst_n
rf_ldb_cq_depth_rdata
rf_ldb_cq_depth_re
rf_ldb_cq_depth_waddr
rf_ldb_cq_depth_wclk
rf_ldb_cq_depth_wclk_rst_n
rf_ldb_cq_depth_wdata
rf_ldb_cq_depth_we
rf_ldb_cq_intr_thresh_raddr
rf_ldb_cq_intr_thresh_rclk
rf_ldb_cq_intr_thresh_rclk_rst_n
rf_ldb_cq_intr_thresh_rdata
rf_ldb_cq_intr_thresh_re
rf_ldb_cq_intr_thresh_waddr
rf_ldb_cq_intr_thresh_wclk
rf_ldb_cq_intr_thresh_wclk_rst_n
rf_ldb_cq_intr_thresh_wdata
rf_ldb_cq_intr_thresh_we
rf_ldb_cq_on_off_threshold_raddr
rf_ldb_cq_on_off_threshold_rclk
rf_ldb_cq_on_off_threshold_rclk_rst_n
rf_ldb_cq_on_off_threshold_rdata
rf_ldb_cq_on_off_threshold_re
rf_ldb_cq_on_off_threshold_waddr
rf_ldb_cq_on_off_threshold_wclk
rf_ldb_cq_on_off_threshold_wclk_rst_n
rf_ldb_cq_on_off_threshold_wdata
rf_ldb_cq_on_off_threshold_we
rf_ldb_cq_token_depth_select_raddr
rf_ldb_cq_token_depth_select_rclk
rf_ldb_cq_token_depth_select_rclk_rst_n
rf_ldb_cq_token_depth_select_rdata
rf_ldb_cq_token_depth_select_re
rf_ldb_cq_token_depth_select_waddr
rf_ldb_cq_token_depth_select_wclk
rf_ldb_cq_token_depth_select_wclk_rst_n
rf_ldb_cq_token_depth_select_wdata
rf_ldb_cq_token_depth_select_we
rf_ldb_cq_wptr_raddr
rf_ldb_cq_wptr_rclk
rf_ldb_cq_wptr_rclk_rst_n
rf_ldb_cq_wptr_rdata
rf_ldb_cq_wptr_re
rf_ldb_cq_wptr_waddr
rf_ldb_cq_wptr_wclk
rf_ldb_cq_wptr_wclk_rst_n
rf_ldb_cq_wptr_wdata
rf_ldb_cq_wptr_we
rf_ldb_rply_req_fifo_mem_raddr
rf_ldb_rply_req_fifo_mem_rclk
rf_ldb_rply_req_fifo_mem_rclk_rst_n
rf_ldb_rply_req_fifo_mem_rdata
rf_ldb_rply_req_fifo_mem_re
rf_ldb_rply_req_fifo_mem_waddr
rf_ldb_rply_req_fifo_mem_wclk
rf_ldb_rply_req_fifo_mem_wclk_rst_n
rf_ldb_rply_req_fifo_mem_wdata
rf_ldb_rply_req_fifo_mem_we
rf_ldb_token_rtn_fifo_mem_raddr
rf_ldb_token_rtn_fifo_mem_rclk
rf_ldb_token_rtn_fifo_mem_rclk_rst_n
rf_ldb_token_rtn_fifo_mem_rdata
rf_ldb_token_rtn_fifo_mem_re
rf_ldb_token_rtn_fifo_mem_waddr
rf_ldb_token_rtn_fifo_mem_wclk
rf_ldb_token_rtn_fifo_mem_wclk_rst_n
rf_ldb_token_rtn_fifo_mem_wdata
rf_ldb_token_rtn_fifo_mem_we
rf_ldb_wb0_raddr
rf_ldb_wb0_rclk
rf_ldb_wb0_rclk_rst_n
rf_ldb_wb0_rdata
rf_ldb_wb0_re
rf_ldb_wb0_waddr
rf_ldb_wb0_wclk
rf_ldb_wb0_wclk_rst_n
rf_ldb_wb0_wdata
rf_ldb_wb0_we
rf_ldb_wb1_raddr
rf_ldb_wb1_rclk
rf_ldb_wb1_rclk_rst_n
rf_ldb_wb1_rdata
rf_ldb_wb1_re
rf_ldb_wb1_waddr
rf_ldb_wb1_wclk
rf_ldb_wb1_wclk_rst_n
rf_ldb_wb1_wdata
rf_ldb_wb1_we
rf_ldb_wb2_raddr
rf_ldb_wb2_rclk
rf_ldb_wb2_rclk_rst_n
rf_ldb_wb2_rdata
rf_ldb_wb2_re
rf_ldb_wb2_waddr
rf_ldb_wb2_wclk
rf_ldb_wb2_wclk_rst_n
rf_ldb_wb2_wdata
rf_ldb_wb2_we
rf_ll_enq_cnt_r_bin0_dup0_raddr
rf_ll_enq_cnt_r_bin0_dup0_rclk
rf_ll_enq_cnt_r_bin0_dup0_rclk_rst_n
rf_ll_enq_cnt_r_bin0_dup0_rdata
rf_ll_enq_cnt_r_bin0_dup0_re
rf_ll_enq_cnt_r_bin0_dup0_waddr
rf_ll_enq_cnt_r_bin0_dup0_wclk
rf_ll_enq_cnt_r_bin0_dup0_wclk_rst_n
rf_ll_enq_cnt_r_bin0_dup0_wdata
rf_ll_enq_cnt_r_bin0_dup0_we
rf_ll_enq_cnt_r_bin0_dup1_raddr
rf_ll_enq_cnt_r_bin0_dup1_rclk
rf_ll_enq_cnt_r_bin0_dup1_rclk_rst_n
rf_ll_enq_cnt_r_bin0_dup1_rdata
rf_ll_enq_cnt_r_bin0_dup1_re
rf_ll_enq_cnt_r_bin0_dup1_waddr
rf_ll_enq_cnt_r_bin0_dup1_wclk
rf_ll_enq_cnt_r_bin0_dup1_wclk_rst_n
rf_ll_enq_cnt_r_bin0_dup1_wdata
rf_ll_enq_cnt_r_bin0_dup1_we
rf_ll_enq_cnt_r_bin0_dup2_raddr
rf_ll_enq_cnt_r_bin0_dup2_rclk
rf_ll_enq_cnt_r_bin0_dup2_rclk_rst_n
rf_ll_enq_cnt_r_bin0_dup2_rdata
rf_ll_enq_cnt_r_bin0_dup2_re
rf_ll_enq_cnt_r_bin0_dup2_waddr
rf_ll_enq_cnt_r_bin0_dup2_wclk
rf_ll_enq_cnt_r_bin0_dup2_wclk_rst_n
rf_ll_enq_cnt_r_bin0_dup2_wdata
rf_ll_enq_cnt_r_bin0_dup2_we
rf_ll_enq_cnt_r_bin0_dup3_raddr
rf_ll_enq_cnt_r_bin0_dup3_rclk
rf_ll_enq_cnt_r_bin0_dup3_rclk_rst_n
rf_ll_enq_cnt_r_bin0_dup3_rdata
rf_ll_enq_cnt_r_bin0_dup3_re
rf_ll_enq_cnt_r_bin0_dup3_waddr
rf_ll_enq_cnt_r_bin0_dup3_wclk
rf_ll_enq_cnt_r_bin0_dup3_wclk_rst_n
rf_ll_enq_cnt_r_bin0_dup3_wdata
rf_ll_enq_cnt_r_bin0_dup3_we
rf_ll_enq_cnt_r_bin1_dup0_raddr
rf_ll_enq_cnt_r_bin1_dup0_rclk
rf_ll_enq_cnt_r_bin1_dup0_rclk_rst_n
rf_ll_enq_cnt_r_bin1_dup0_rdata
rf_ll_enq_cnt_r_bin1_dup0_re
rf_ll_enq_cnt_r_bin1_dup0_waddr
rf_ll_enq_cnt_r_bin1_dup0_wclk
rf_ll_enq_cnt_r_bin1_dup0_wclk_rst_n
rf_ll_enq_cnt_r_bin1_dup0_wdata
rf_ll_enq_cnt_r_bin1_dup0_we
rf_ll_enq_cnt_r_bin1_dup1_raddr
rf_ll_enq_cnt_r_bin1_dup1_rclk
rf_ll_enq_cnt_r_bin1_dup1_rclk_rst_n
rf_ll_enq_cnt_r_bin1_dup1_rdata
rf_ll_enq_cnt_r_bin1_dup1_re
rf_ll_enq_cnt_r_bin1_dup1_waddr
rf_ll_enq_cnt_r_bin1_dup1_wclk
rf_ll_enq_cnt_r_bin1_dup1_wclk_rst_n
rf_ll_enq_cnt_r_bin1_dup1_wdata
rf_ll_enq_cnt_r_bin1_dup1_we
rf_ll_enq_cnt_r_bin1_dup2_raddr
rf_ll_enq_cnt_r_bin1_dup2_rclk
rf_ll_enq_cnt_r_bin1_dup2_rclk_rst_n
rf_ll_enq_cnt_r_bin1_dup2_rdata
rf_ll_enq_cnt_r_bin1_dup2_re
rf_ll_enq_cnt_r_bin1_dup2_waddr
rf_ll_enq_cnt_r_bin1_dup2_wclk
rf_ll_enq_cnt_r_bin1_dup2_wclk_rst_n
rf_ll_enq_cnt_r_bin1_dup2_wdata
rf_ll_enq_cnt_r_bin1_dup2_we
rf_ll_enq_cnt_r_bin1_dup3_raddr
rf_ll_enq_cnt_r_bin1_dup3_rclk
rf_ll_enq_cnt_r_bin1_dup3_rclk_rst_n
rf_ll_enq_cnt_r_bin1_dup3_rdata
rf_ll_enq_cnt_r_bin1_dup3_re
rf_ll_enq_cnt_r_bin1_dup3_waddr
rf_ll_enq_cnt_r_bin1_dup3_wclk
rf_ll_enq_cnt_r_bin1_dup3_wclk_rst_n
rf_ll_enq_cnt_r_bin1_dup3_wdata
rf_ll_enq_cnt_r_bin1_dup3_we
rf_ll_enq_cnt_r_bin2_dup0_raddr
rf_ll_enq_cnt_r_bin2_dup0_rclk
rf_ll_enq_cnt_r_bin2_dup0_rclk_rst_n
rf_ll_enq_cnt_r_bin2_dup0_rdata
rf_ll_enq_cnt_r_bin2_dup0_re
rf_ll_enq_cnt_r_bin2_dup0_waddr
rf_ll_enq_cnt_r_bin2_dup0_wclk
rf_ll_enq_cnt_r_bin2_dup0_wclk_rst_n
rf_ll_enq_cnt_r_bin2_dup0_wdata
rf_ll_enq_cnt_r_bin2_dup0_we
rf_ll_enq_cnt_r_bin2_dup1_raddr
rf_ll_enq_cnt_r_bin2_dup1_rclk
rf_ll_enq_cnt_r_bin2_dup1_rclk_rst_n
rf_ll_enq_cnt_r_bin2_dup1_rdata
rf_ll_enq_cnt_r_bin2_dup1_re
rf_ll_enq_cnt_r_bin2_dup1_waddr
rf_ll_enq_cnt_r_bin2_dup1_wclk
rf_ll_enq_cnt_r_bin2_dup1_wclk_rst_n
rf_ll_enq_cnt_r_bin2_dup1_wdata
rf_ll_enq_cnt_r_bin2_dup1_we
rf_ll_enq_cnt_r_bin2_dup2_raddr
rf_ll_enq_cnt_r_bin2_dup2_rclk
rf_ll_enq_cnt_r_bin2_dup2_rclk_rst_n
rf_ll_enq_cnt_r_bin2_dup2_rdata
rf_ll_enq_cnt_r_bin2_dup2_re
rf_ll_enq_cnt_r_bin2_dup2_waddr
rf_ll_enq_cnt_r_bin2_dup2_wclk
rf_ll_enq_cnt_r_bin2_dup2_wclk_rst_n
rf_ll_enq_cnt_r_bin2_dup2_wdata
rf_ll_enq_cnt_r_bin2_dup2_we
rf_ll_enq_cnt_r_bin2_dup3_raddr
rf_ll_enq_cnt_r_bin2_dup3_rclk
rf_ll_enq_cnt_r_bin2_dup3_rclk_rst_n
rf_ll_enq_cnt_r_bin2_dup3_rdata
rf_ll_enq_cnt_r_bin2_dup3_re
rf_ll_enq_cnt_r_bin2_dup3_waddr
rf_ll_enq_cnt_r_bin2_dup3_wclk
rf_ll_enq_cnt_r_bin2_dup3_wclk_rst_n
rf_ll_enq_cnt_r_bin2_dup3_wdata
rf_ll_enq_cnt_r_bin2_dup3_we
rf_ll_enq_cnt_r_bin3_dup0_raddr
rf_ll_enq_cnt_r_bin3_dup0_rclk
rf_ll_enq_cnt_r_bin3_dup0_rclk_rst_n
rf_ll_enq_cnt_r_bin3_dup0_rdata
rf_ll_enq_cnt_r_bin3_dup0_re
rf_ll_enq_cnt_r_bin3_dup0_waddr
rf_ll_enq_cnt_r_bin3_dup0_wclk
rf_ll_enq_cnt_r_bin3_dup0_wclk_rst_n
rf_ll_enq_cnt_r_bin3_dup0_wdata
rf_ll_enq_cnt_r_bin3_dup0_we
rf_ll_enq_cnt_r_bin3_dup1_raddr
rf_ll_enq_cnt_r_bin3_dup1_rclk
rf_ll_enq_cnt_r_bin3_dup1_rclk_rst_n
rf_ll_enq_cnt_r_bin3_dup1_rdata
rf_ll_enq_cnt_r_bin3_dup1_re
rf_ll_enq_cnt_r_bin3_dup1_waddr
rf_ll_enq_cnt_r_bin3_dup1_wclk
rf_ll_enq_cnt_r_bin3_dup1_wclk_rst_n
rf_ll_enq_cnt_r_bin3_dup1_wdata
rf_ll_enq_cnt_r_bin3_dup1_we
rf_ll_enq_cnt_r_bin3_dup2_raddr
rf_ll_enq_cnt_r_bin3_dup2_rclk
rf_ll_enq_cnt_r_bin3_dup2_rclk_rst_n
rf_ll_enq_cnt_r_bin3_dup2_rdata
rf_ll_enq_cnt_r_bin3_dup2_re
rf_ll_enq_cnt_r_bin3_dup2_waddr
rf_ll_enq_cnt_r_bin3_dup2_wclk
rf_ll_enq_cnt_r_bin3_dup2_wclk_rst_n
rf_ll_enq_cnt_r_bin3_dup2_wdata
rf_ll_enq_cnt_r_bin3_dup2_we
rf_ll_enq_cnt_r_bin3_dup3_raddr
rf_ll_enq_cnt_r_bin3_dup3_rclk
rf_ll_enq_cnt_r_bin3_dup3_rclk_rst_n
rf_ll_enq_cnt_r_bin3_dup3_rdata
rf_ll_enq_cnt_r_bin3_dup3_re
rf_ll_enq_cnt_r_bin3_dup3_waddr
rf_ll_enq_cnt_r_bin3_dup3_wclk
rf_ll_enq_cnt_r_bin3_dup3_wclk_rst_n
rf_ll_enq_cnt_r_bin3_dup3_wdata
rf_ll_enq_cnt_r_bin3_dup3_we
rf_ll_enq_cnt_s_bin0_raddr
rf_ll_enq_cnt_s_bin0_rclk
rf_ll_enq_cnt_s_bin0_rclk_rst_n
rf_ll_enq_cnt_s_bin0_rdata
rf_ll_enq_cnt_s_bin0_re
rf_ll_enq_cnt_s_bin0_waddr
rf_ll_enq_cnt_s_bin0_wclk
rf_ll_enq_cnt_s_bin0_wclk_rst_n
rf_ll_enq_cnt_s_bin0_wdata
rf_ll_enq_cnt_s_bin0_we
rf_ll_enq_cnt_s_bin1_raddr
rf_ll_enq_cnt_s_bin1_rclk
rf_ll_enq_cnt_s_bin1_rclk_rst_n
rf_ll_enq_cnt_s_bin1_rdata
rf_ll_enq_cnt_s_bin1_re
rf_ll_enq_cnt_s_bin1_waddr
rf_ll_enq_cnt_s_bin1_wclk
rf_ll_enq_cnt_s_bin1_wclk_rst_n
rf_ll_enq_cnt_s_bin1_wdata
rf_ll_enq_cnt_s_bin1_we
rf_ll_enq_cnt_s_bin2_raddr
rf_ll_enq_cnt_s_bin2_rclk
rf_ll_enq_cnt_s_bin2_rclk_rst_n
rf_ll_enq_cnt_s_bin2_rdata
rf_ll_enq_cnt_s_bin2_re
rf_ll_enq_cnt_s_bin2_waddr
rf_ll_enq_cnt_s_bin2_wclk
rf_ll_enq_cnt_s_bin2_wclk_rst_n
rf_ll_enq_cnt_s_bin2_wdata
rf_ll_enq_cnt_s_bin2_we
rf_ll_enq_cnt_s_bin3_raddr
rf_ll_enq_cnt_s_bin3_rclk
rf_ll_enq_cnt_s_bin3_rclk_rst_n
rf_ll_enq_cnt_s_bin3_rdata
rf_ll_enq_cnt_s_bin3_re
rf_ll_enq_cnt_s_bin3_waddr
rf_ll_enq_cnt_s_bin3_wclk
rf_ll_enq_cnt_s_bin3_wclk_rst_n
rf_ll_enq_cnt_s_bin3_wdata
rf_ll_enq_cnt_s_bin3_we
rf_ll_rdylst_hp_bin0_raddr
rf_ll_rdylst_hp_bin0_rclk
rf_ll_rdylst_hp_bin0_rclk_rst_n
rf_ll_rdylst_hp_bin0_rdata
rf_ll_rdylst_hp_bin0_re
rf_ll_rdylst_hp_bin0_waddr
rf_ll_rdylst_hp_bin0_wclk
rf_ll_rdylst_hp_bin0_wclk_rst_n
rf_ll_rdylst_hp_bin0_wdata
rf_ll_rdylst_hp_bin0_we
rf_ll_rdylst_hp_bin1_raddr
rf_ll_rdylst_hp_bin1_rclk
rf_ll_rdylst_hp_bin1_rclk_rst_n
rf_ll_rdylst_hp_bin1_rdata
rf_ll_rdylst_hp_bin1_re
rf_ll_rdylst_hp_bin1_waddr
rf_ll_rdylst_hp_bin1_wclk
rf_ll_rdylst_hp_bin1_wclk_rst_n
rf_ll_rdylst_hp_bin1_wdata
rf_ll_rdylst_hp_bin1_we
rf_ll_rdylst_hp_bin2_raddr
rf_ll_rdylst_hp_bin2_rclk
rf_ll_rdylst_hp_bin2_rclk_rst_n
rf_ll_rdylst_hp_bin2_rdata
rf_ll_rdylst_hp_bin2_re
rf_ll_rdylst_hp_bin2_waddr
rf_ll_rdylst_hp_bin2_wclk
rf_ll_rdylst_hp_bin2_wclk_rst_n
rf_ll_rdylst_hp_bin2_wdata
rf_ll_rdylst_hp_bin2_we
rf_ll_rdylst_hp_bin3_raddr
rf_ll_rdylst_hp_bin3_rclk
rf_ll_rdylst_hp_bin3_rclk_rst_n
rf_ll_rdylst_hp_bin3_rdata
rf_ll_rdylst_hp_bin3_re
rf_ll_rdylst_hp_bin3_waddr
rf_ll_rdylst_hp_bin3_wclk
rf_ll_rdylst_hp_bin3_wclk_rst_n
rf_ll_rdylst_hp_bin3_wdata
rf_ll_rdylst_hp_bin3_we
rf_ll_rdylst_hpnxt_bin0_raddr
rf_ll_rdylst_hpnxt_bin0_rclk
rf_ll_rdylst_hpnxt_bin0_rclk_rst_n
rf_ll_rdylst_hpnxt_bin0_rdata
rf_ll_rdylst_hpnxt_bin0_re
rf_ll_rdylst_hpnxt_bin0_waddr
rf_ll_rdylst_hpnxt_bin0_wclk
rf_ll_rdylst_hpnxt_bin0_wclk_rst_n
rf_ll_rdylst_hpnxt_bin0_wdata
rf_ll_rdylst_hpnxt_bin0_we
rf_ll_rdylst_hpnxt_bin1_raddr
rf_ll_rdylst_hpnxt_bin1_rclk
rf_ll_rdylst_hpnxt_bin1_rclk_rst_n
rf_ll_rdylst_hpnxt_bin1_rdata
rf_ll_rdylst_hpnxt_bin1_re
rf_ll_rdylst_hpnxt_bin1_waddr
rf_ll_rdylst_hpnxt_bin1_wclk
rf_ll_rdylst_hpnxt_bin1_wclk_rst_n
rf_ll_rdylst_hpnxt_bin1_wdata
rf_ll_rdylst_hpnxt_bin1_we
rf_ll_rdylst_hpnxt_bin2_raddr
rf_ll_rdylst_hpnxt_bin2_rclk
rf_ll_rdylst_hpnxt_bin2_rclk_rst_n
rf_ll_rdylst_hpnxt_bin2_rdata
rf_ll_rdylst_hpnxt_bin2_re
rf_ll_rdylst_hpnxt_bin2_waddr
rf_ll_rdylst_hpnxt_bin2_wclk
rf_ll_rdylst_hpnxt_bin2_wclk_rst_n
rf_ll_rdylst_hpnxt_bin2_wdata
rf_ll_rdylst_hpnxt_bin2_we
rf_ll_rdylst_hpnxt_bin3_raddr
rf_ll_rdylst_hpnxt_bin3_rclk
rf_ll_rdylst_hpnxt_bin3_rclk_rst_n
rf_ll_rdylst_hpnxt_bin3_rdata
rf_ll_rdylst_hpnxt_bin3_re
rf_ll_rdylst_hpnxt_bin3_waddr
rf_ll_rdylst_hpnxt_bin3_wclk
rf_ll_rdylst_hpnxt_bin3_wclk_rst_n
rf_ll_rdylst_hpnxt_bin3_wdata
rf_ll_rdylst_hpnxt_bin3_we
rf_ll_rdylst_tp_bin0_raddr
rf_ll_rdylst_tp_bin0_rclk
rf_ll_rdylst_tp_bin0_rclk_rst_n
rf_ll_rdylst_tp_bin0_rdata
rf_ll_rdylst_tp_bin0_re
rf_ll_rdylst_tp_bin0_waddr
rf_ll_rdylst_tp_bin0_wclk
rf_ll_rdylst_tp_bin0_wclk_rst_n
rf_ll_rdylst_tp_bin0_wdata
rf_ll_rdylst_tp_bin0_we
rf_ll_rdylst_tp_bin1_raddr
rf_ll_rdylst_tp_bin1_rclk
rf_ll_rdylst_tp_bin1_rclk_rst_n
rf_ll_rdylst_tp_bin1_rdata
rf_ll_rdylst_tp_bin1_re
rf_ll_rdylst_tp_bin1_waddr
rf_ll_rdylst_tp_bin1_wclk
rf_ll_rdylst_tp_bin1_wclk_rst_n
rf_ll_rdylst_tp_bin1_wdata
rf_ll_rdylst_tp_bin1_we
rf_ll_rdylst_tp_bin2_raddr
rf_ll_rdylst_tp_bin2_rclk
rf_ll_rdylst_tp_bin2_rclk_rst_n
rf_ll_rdylst_tp_bin2_rdata
rf_ll_rdylst_tp_bin2_re
rf_ll_rdylst_tp_bin2_waddr
rf_ll_rdylst_tp_bin2_wclk
rf_ll_rdylst_tp_bin2_wclk_rst_n
rf_ll_rdylst_tp_bin2_wdata
rf_ll_rdylst_tp_bin2_we
rf_ll_rdylst_tp_bin3_raddr
rf_ll_rdylst_tp_bin3_rclk
rf_ll_rdylst_tp_bin3_rclk_rst_n
rf_ll_rdylst_tp_bin3_rdata
rf_ll_rdylst_tp_bin3_re
rf_ll_rdylst_tp_bin3_waddr
rf_ll_rdylst_tp_bin3_wclk
rf_ll_rdylst_tp_bin3_wclk_rst_n
rf_ll_rdylst_tp_bin3_wdata
rf_ll_rdylst_tp_bin3_we
rf_ll_rlst_cnt_raddr
rf_ll_rlst_cnt_rclk
rf_ll_rlst_cnt_rclk_rst_n
rf_ll_rlst_cnt_rdata
rf_ll_rlst_cnt_re
rf_ll_rlst_cnt_waddr
rf_ll_rlst_cnt_wclk
rf_ll_rlst_cnt_wclk_rst_n
rf_ll_rlst_cnt_wdata
rf_ll_rlst_cnt_we
rf_ll_sch_cnt_dup0_raddr
rf_ll_sch_cnt_dup0_rclk
rf_ll_sch_cnt_dup0_rclk_rst_n
rf_ll_sch_cnt_dup0_rdata
rf_ll_sch_cnt_dup0_re
rf_ll_sch_cnt_dup0_waddr
rf_ll_sch_cnt_dup0_wclk
rf_ll_sch_cnt_dup0_wclk_rst_n
rf_ll_sch_cnt_dup0_wdata
rf_ll_sch_cnt_dup0_we
rf_ll_sch_cnt_dup1_raddr
rf_ll_sch_cnt_dup1_rclk
rf_ll_sch_cnt_dup1_rclk_rst_n
rf_ll_sch_cnt_dup1_rdata
rf_ll_sch_cnt_dup1_re
rf_ll_sch_cnt_dup1_waddr
rf_ll_sch_cnt_dup1_wclk
rf_ll_sch_cnt_dup1_wclk_rst_n
rf_ll_sch_cnt_dup1_wdata
rf_ll_sch_cnt_dup1_we
rf_ll_sch_cnt_dup2_raddr
rf_ll_sch_cnt_dup2_rclk
rf_ll_sch_cnt_dup2_rclk_rst_n
rf_ll_sch_cnt_dup2_rdata
rf_ll_sch_cnt_dup2_re
rf_ll_sch_cnt_dup2_waddr
rf_ll_sch_cnt_dup2_wclk
rf_ll_sch_cnt_dup2_wclk_rst_n
rf_ll_sch_cnt_dup2_wdata
rf_ll_sch_cnt_dup2_we
rf_ll_sch_cnt_dup3_raddr
rf_ll_sch_cnt_dup3_rclk
rf_ll_sch_cnt_dup3_rclk_rst_n
rf_ll_sch_cnt_dup3_rdata
rf_ll_sch_cnt_dup3_re
rf_ll_sch_cnt_dup3_waddr
rf_ll_sch_cnt_dup3_wclk
rf_ll_sch_cnt_dup3_wclk_rst_n
rf_ll_sch_cnt_dup3_wdata
rf_ll_sch_cnt_dup3_we
rf_ll_schlst_hp_bin0_raddr
rf_ll_schlst_hp_bin0_rclk
rf_ll_schlst_hp_bin0_rclk_rst_n
rf_ll_schlst_hp_bin0_rdata
rf_ll_schlst_hp_bin0_re
rf_ll_schlst_hp_bin0_waddr
rf_ll_schlst_hp_bin0_wclk
rf_ll_schlst_hp_bin0_wclk_rst_n
rf_ll_schlst_hp_bin0_wdata
rf_ll_schlst_hp_bin0_we
rf_ll_schlst_hp_bin1_raddr
rf_ll_schlst_hp_bin1_rclk
rf_ll_schlst_hp_bin1_rclk_rst_n
rf_ll_schlst_hp_bin1_rdata
rf_ll_schlst_hp_bin1_re
rf_ll_schlst_hp_bin1_waddr
rf_ll_schlst_hp_bin1_wclk
rf_ll_schlst_hp_bin1_wclk_rst_n
rf_ll_schlst_hp_bin1_wdata
rf_ll_schlst_hp_bin1_we
rf_ll_schlst_hp_bin2_raddr
rf_ll_schlst_hp_bin2_rclk
rf_ll_schlst_hp_bin2_rclk_rst_n
rf_ll_schlst_hp_bin2_rdata
rf_ll_schlst_hp_bin2_re
rf_ll_schlst_hp_bin2_waddr
rf_ll_schlst_hp_bin2_wclk
rf_ll_schlst_hp_bin2_wclk_rst_n
rf_ll_schlst_hp_bin2_wdata
rf_ll_schlst_hp_bin2_we
rf_ll_schlst_hp_bin3_raddr
rf_ll_schlst_hp_bin3_rclk
rf_ll_schlst_hp_bin3_rclk_rst_n
rf_ll_schlst_hp_bin3_rdata
rf_ll_schlst_hp_bin3_re
rf_ll_schlst_hp_bin3_waddr
rf_ll_schlst_hp_bin3_wclk
rf_ll_schlst_hp_bin3_wclk_rst_n
rf_ll_schlst_hp_bin3_wdata
rf_ll_schlst_hp_bin3_we
rf_ll_schlst_hpnxt_bin0_raddr
rf_ll_schlst_hpnxt_bin0_rclk
rf_ll_schlst_hpnxt_bin0_rclk_rst_n
rf_ll_schlst_hpnxt_bin0_rdata
rf_ll_schlst_hpnxt_bin0_re
rf_ll_schlst_hpnxt_bin0_waddr
rf_ll_schlst_hpnxt_bin0_wclk
rf_ll_schlst_hpnxt_bin0_wclk_rst_n
rf_ll_schlst_hpnxt_bin0_wdata
rf_ll_schlst_hpnxt_bin0_we
rf_ll_schlst_hpnxt_bin1_raddr
rf_ll_schlst_hpnxt_bin1_rclk
rf_ll_schlst_hpnxt_bin1_rclk_rst_n
rf_ll_schlst_hpnxt_bin1_rdata
rf_ll_schlst_hpnxt_bin1_re
rf_ll_schlst_hpnxt_bin1_waddr
rf_ll_schlst_hpnxt_bin1_wclk
rf_ll_schlst_hpnxt_bin1_wclk_rst_n
rf_ll_schlst_hpnxt_bin1_wdata
rf_ll_schlst_hpnxt_bin1_we
rf_ll_schlst_hpnxt_bin2_raddr
rf_ll_schlst_hpnxt_bin2_rclk
rf_ll_schlst_hpnxt_bin2_rclk_rst_n
rf_ll_schlst_hpnxt_bin2_rdata
rf_ll_schlst_hpnxt_bin2_re
rf_ll_schlst_hpnxt_bin2_waddr
rf_ll_schlst_hpnxt_bin2_wclk
rf_ll_schlst_hpnxt_bin2_wclk_rst_n
rf_ll_schlst_hpnxt_bin2_wdata
rf_ll_schlst_hpnxt_bin2_we
rf_ll_schlst_hpnxt_bin3_raddr
rf_ll_schlst_hpnxt_bin3_rclk
rf_ll_schlst_hpnxt_bin3_rclk_rst_n
rf_ll_schlst_hpnxt_bin3_rdata
rf_ll_schlst_hpnxt_bin3_re
rf_ll_schlst_hpnxt_bin3_waddr
rf_ll_schlst_hpnxt_bin3_wclk
rf_ll_schlst_hpnxt_bin3_wclk_rst_n
rf_ll_schlst_hpnxt_bin3_wdata
rf_ll_schlst_hpnxt_bin3_we
rf_ll_schlst_tp_bin0_raddr
rf_ll_schlst_tp_bin0_rclk
rf_ll_schlst_tp_bin0_rclk_rst_n
rf_ll_schlst_tp_bin0_rdata
rf_ll_schlst_tp_bin0_re
rf_ll_schlst_tp_bin0_waddr
rf_ll_schlst_tp_bin0_wclk
rf_ll_schlst_tp_bin0_wclk_rst_n
rf_ll_schlst_tp_bin0_wdata
rf_ll_schlst_tp_bin0_we
rf_ll_schlst_tp_bin1_raddr
rf_ll_schlst_tp_bin1_rclk
rf_ll_schlst_tp_bin1_rclk_rst_n
rf_ll_schlst_tp_bin1_rdata
rf_ll_schlst_tp_bin1_re
rf_ll_schlst_tp_bin1_waddr
rf_ll_schlst_tp_bin1_wclk
rf_ll_schlst_tp_bin1_wclk_rst_n
rf_ll_schlst_tp_bin1_wdata
rf_ll_schlst_tp_bin1_we
rf_ll_schlst_tp_bin2_raddr
rf_ll_schlst_tp_bin2_rclk
rf_ll_schlst_tp_bin2_rclk_rst_n
rf_ll_schlst_tp_bin2_rdata
rf_ll_schlst_tp_bin2_re
rf_ll_schlst_tp_bin2_waddr
rf_ll_schlst_tp_bin2_wclk
rf_ll_schlst_tp_bin2_wclk_rst_n
rf_ll_schlst_tp_bin2_wdata
rf_ll_schlst_tp_bin2_we
rf_ll_schlst_tp_bin3_raddr
rf_ll_schlst_tp_bin3_rclk
rf_ll_schlst_tp_bin3_rclk_rst_n
rf_ll_schlst_tp_bin3_rdata
rf_ll_schlst_tp_bin3_re
rf_ll_schlst_tp_bin3_waddr
rf_ll_schlst_tp_bin3_wclk
rf_ll_schlst_tp_bin3_wclk_rst_n
rf_ll_schlst_tp_bin3_wdata
rf_ll_schlst_tp_bin3_we
rf_ll_schlst_tpprv_bin0_raddr
rf_ll_schlst_tpprv_bin0_rclk
rf_ll_schlst_tpprv_bin0_rclk_rst_n
rf_ll_schlst_tpprv_bin0_rdata
rf_ll_schlst_tpprv_bin0_re
rf_ll_schlst_tpprv_bin0_waddr
rf_ll_schlst_tpprv_bin0_wclk
rf_ll_schlst_tpprv_bin0_wclk_rst_n
rf_ll_schlst_tpprv_bin0_wdata
rf_ll_schlst_tpprv_bin0_we
rf_ll_schlst_tpprv_bin1_raddr
rf_ll_schlst_tpprv_bin1_rclk
rf_ll_schlst_tpprv_bin1_rclk_rst_n
rf_ll_schlst_tpprv_bin1_rdata
rf_ll_schlst_tpprv_bin1_re
rf_ll_schlst_tpprv_bin1_waddr
rf_ll_schlst_tpprv_bin1_wclk
rf_ll_schlst_tpprv_bin1_wclk_rst_n
rf_ll_schlst_tpprv_bin1_wdata
rf_ll_schlst_tpprv_bin1_we
rf_ll_schlst_tpprv_bin2_raddr
rf_ll_schlst_tpprv_bin2_rclk
rf_ll_schlst_tpprv_bin2_rclk_rst_n
rf_ll_schlst_tpprv_bin2_rdata
rf_ll_schlst_tpprv_bin2_re
rf_ll_schlst_tpprv_bin2_waddr
rf_ll_schlst_tpprv_bin2_wclk
rf_ll_schlst_tpprv_bin2_wclk_rst_n
rf_ll_schlst_tpprv_bin2_wdata
rf_ll_schlst_tpprv_bin2_we
rf_ll_schlst_tpprv_bin3_raddr
rf_ll_schlst_tpprv_bin3_rclk
rf_ll_schlst_tpprv_bin3_rclk_rst_n
rf_ll_schlst_tpprv_bin3_rdata
rf_ll_schlst_tpprv_bin3_re
rf_ll_schlst_tpprv_bin3_waddr
rf_ll_schlst_tpprv_bin3_wclk
rf_ll_schlst_tpprv_bin3_wclk_rst_n
rf_ll_schlst_tpprv_bin3_wdata
rf_ll_schlst_tpprv_bin3_we
rf_ll_slst_cnt_raddr
rf_ll_slst_cnt_rclk
rf_ll_slst_cnt_rclk_rst_n
rf_ll_slst_cnt_rdata
rf_ll_slst_cnt_re
rf_ll_slst_cnt_waddr
rf_ll_slst_cnt_wclk
rf_ll_slst_cnt_wclk_rst_n
rf_ll_slst_cnt_wdata
rf_ll_slst_cnt_we
rf_lsp_dp_sch_dir_raddr
rf_lsp_dp_sch_dir_rclk
rf_lsp_dp_sch_dir_rclk_rst_n
rf_lsp_dp_sch_dir_rdata
rf_lsp_dp_sch_dir_re
rf_lsp_dp_sch_dir_waddr
rf_lsp_dp_sch_dir_wclk
rf_lsp_dp_sch_dir_wclk_rst_n
rf_lsp_dp_sch_dir_wdata
rf_lsp_dp_sch_dir_we
rf_lsp_dp_sch_rorply_raddr
rf_lsp_dp_sch_rorply_rclk
rf_lsp_dp_sch_rorply_rclk_rst_n
rf_lsp_dp_sch_rorply_rdata
rf_lsp_dp_sch_rorply_re
rf_lsp_dp_sch_rorply_waddr
rf_lsp_dp_sch_rorply_wclk
rf_lsp_dp_sch_rorply_wclk_rst_n
rf_lsp_dp_sch_rorply_wdata
rf_lsp_dp_sch_rorply_we
rf_lsp_nalb_sch_atq_raddr
rf_lsp_nalb_sch_atq_rclk
rf_lsp_nalb_sch_atq_rclk_rst_n
rf_lsp_nalb_sch_atq_rdata
rf_lsp_nalb_sch_atq_re
rf_lsp_nalb_sch_atq_waddr
rf_lsp_nalb_sch_atq_wclk
rf_lsp_nalb_sch_atq_wclk_rst_n
rf_lsp_nalb_sch_atq_wdata
rf_lsp_nalb_sch_atq_we
rf_lsp_nalb_sch_rorply_raddr
rf_lsp_nalb_sch_rorply_rclk
rf_lsp_nalb_sch_rorply_rclk_rst_n
rf_lsp_nalb_sch_rorply_rdata
rf_lsp_nalb_sch_rorply_re
rf_lsp_nalb_sch_rorply_waddr
rf_lsp_nalb_sch_rorply_wclk
rf_lsp_nalb_sch_rorply_wclk_rst_n
rf_lsp_nalb_sch_rorply_wdata
rf_lsp_nalb_sch_rorply_we
rf_lsp_nalb_sch_unoord_raddr
rf_lsp_nalb_sch_unoord_rclk
rf_lsp_nalb_sch_unoord_rclk_rst_n
rf_lsp_nalb_sch_unoord_rdata
rf_lsp_nalb_sch_unoord_re
rf_lsp_nalb_sch_unoord_waddr
rf_lsp_nalb_sch_unoord_wclk
rf_lsp_nalb_sch_unoord_wclk_rst_n
rf_lsp_nalb_sch_unoord_wdata
rf_lsp_nalb_sch_unoord_we
rf_lsp_reordercmp_fifo_mem_raddr
rf_lsp_reordercmp_fifo_mem_rclk
rf_lsp_reordercmp_fifo_mem_rclk_rst_n
rf_lsp_reordercmp_fifo_mem_rdata
rf_lsp_reordercmp_fifo_mem_re
rf_lsp_reordercmp_fifo_mem_waddr
rf_lsp_reordercmp_fifo_mem_wclk
rf_lsp_reordercmp_fifo_mem_wclk_rst_n
rf_lsp_reordercmp_fifo_mem_wdata
rf_lsp_reordercmp_fifo_mem_we
rf_lut_dir_cq2vf_pf_ro_raddr
rf_lut_dir_cq2vf_pf_ro_rclk
rf_lut_dir_cq2vf_pf_ro_rclk_rst_n
rf_lut_dir_cq2vf_pf_ro_rdata
rf_lut_dir_cq2vf_pf_ro_re
rf_lut_dir_cq2vf_pf_ro_waddr
rf_lut_dir_cq2vf_pf_ro_wclk
rf_lut_dir_cq2vf_pf_ro_wclk_rst_n
rf_lut_dir_cq2vf_pf_ro_wdata
rf_lut_dir_cq2vf_pf_ro_we
rf_lut_dir_cq_addr_l_raddr
rf_lut_dir_cq_addr_l_rclk
rf_lut_dir_cq_addr_l_rclk_rst_n
rf_lut_dir_cq_addr_l_rdata
rf_lut_dir_cq_addr_l_re
rf_lut_dir_cq_addr_l_waddr
rf_lut_dir_cq_addr_l_wclk
rf_lut_dir_cq_addr_l_wclk_rst_n
rf_lut_dir_cq_addr_l_wdata
rf_lut_dir_cq_addr_l_we
rf_lut_dir_cq_addr_u_raddr
rf_lut_dir_cq_addr_u_rclk
rf_lut_dir_cq_addr_u_rclk_rst_n
rf_lut_dir_cq_addr_u_rdata
rf_lut_dir_cq_addr_u_re
rf_lut_dir_cq_addr_u_waddr
rf_lut_dir_cq_addr_u_wclk
rf_lut_dir_cq_addr_u_wclk_rst_n
rf_lut_dir_cq_addr_u_wdata
rf_lut_dir_cq_addr_u_we
rf_lut_dir_cq_ai_addr_l_raddr
rf_lut_dir_cq_ai_addr_l_rclk
rf_lut_dir_cq_ai_addr_l_rclk_rst_n
rf_lut_dir_cq_ai_addr_l_rdata
rf_lut_dir_cq_ai_addr_l_re
rf_lut_dir_cq_ai_addr_l_waddr
rf_lut_dir_cq_ai_addr_l_wclk
rf_lut_dir_cq_ai_addr_l_wclk_rst_n
rf_lut_dir_cq_ai_addr_l_wdata
rf_lut_dir_cq_ai_addr_l_we
rf_lut_dir_cq_ai_addr_u_raddr
rf_lut_dir_cq_ai_addr_u_rclk
rf_lut_dir_cq_ai_addr_u_rclk_rst_n
rf_lut_dir_cq_ai_addr_u_rdata
rf_lut_dir_cq_ai_addr_u_re
rf_lut_dir_cq_ai_addr_u_waddr
rf_lut_dir_cq_ai_addr_u_wclk
rf_lut_dir_cq_ai_addr_u_wclk_rst_n
rf_lut_dir_cq_ai_addr_u_wdata
rf_lut_dir_cq_ai_addr_u_we
rf_lut_dir_cq_ai_data_raddr
rf_lut_dir_cq_ai_data_rclk
rf_lut_dir_cq_ai_data_rclk_rst_n
rf_lut_dir_cq_ai_data_rdata
rf_lut_dir_cq_ai_data_re
rf_lut_dir_cq_ai_data_waddr
rf_lut_dir_cq_ai_data_wclk
rf_lut_dir_cq_ai_data_wclk_rst_n
rf_lut_dir_cq_ai_data_wdata
rf_lut_dir_cq_ai_data_we
rf_lut_dir_cq_isr_raddr
rf_lut_dir_cq_isr_rclk
rf_lut_dir_cq_isr_rclk_rst_n
rf_lut_dir_cq_isr_rdata
rf_lut_dir_cq_isr_re
rf_lut_dir_cq_isr_waddr
rf_lut_dir_cq_isr_wclk
rf_lut_dir_cq_isr_wclk_rst_n
rf_lut_dir_cq_isr_wdata
rf_lut_dir_cq_isr_we
rf_lut_dir_cq_pasid_raddr
rf_lut_dir_cq_pasid_rclk
rf_lut_dir_cq_pasid_rclk_rst_n
rf_lut_dir_cq_pasid_rdata
rf_lut_dir_cq_pasid_re
rf_lut_dir_cq_pasid_waddr
rf_lut_dir_cq_pasid_wclk
rf_lut_dir_cq_pasid_wclk_rst_n
rf_lut_dir_cq_pasid_wdata
rf_lut_dir_cq_pasid_we
rf_lut_dir_pp2vas_raddr
rf_lut_dir_pp2vas_rclk
rf_lut_dir_pp2vas_rclk_rst_n
rf_lut_dir_pp2vas_rdata
rf_lut_dir_pp2vas_re
rf_lut_dir_pp2vas_waddr
rf_lut_dir_pp2vas_wclk
rf_lut_dir_pp2vas_wclk_rst_n
rf_lut_dir_pp2vas_wdata
rf_lut_dir_pp2vas_we
rf_lut_dir_pp_v_raddr
rf_lut_dir_pp_v_rclk
rf_lut_dir_pp_v_rclk_rst_n
rf_lut_dir_pp_v_rdata
rf_lut_dir_pp_v_re
rf_lut_dir_pp_v_waddr
rf_lut_dir_pp_v_wclk
rf_lut_dir_pp_v_wclk_rst_n
rf_lut_dir_pp_v_wdata
rf_lut_dir_pp_v_we
rf_lut_dir_vasqid_v_raddr
rf_lut_dir_vasqid_v_rclk
rf_lut_dir_vasqid_v_rclk_rst_n
rf_lut_dir_vasqid_v_rdata
rf_lut_dir_vasqid_v_re
rf_lut_dir_vasqid_v_waddr
rf_lut_dir_vasqid_v_wclk
rf_lut_dir_vasqid_v_wclk_rst_n
rf_lut_dir_vasqid_v_wdata
rf_lut_dir_vasqid_v_we
rf_lut_ldb_cq2vf_pf_ro_raddr
rf_lut_ldb_cq2vf_pf_ro_rclk
rf_lut_ldb_cq2vf_pf_ro_rclk_rst_n
rf_lut_ldb_cq2vf_pf_ro_rdata
rf_lut_ldb_cq2vf_pf_ro_re
rf_lut_ldb_cq2vf_pf_ro_waddr
rf_lut_ldb_cq2vf_pf_ro_wclk
rf_lut_ldb_cq2vf_pf_ro_wclk_rst_n
rf_lut_ldb_cq2vf_pf_ro_wdata
rf_lut_ldb_cq2vf_pf_ro_we
rf_lut_ldb_cq_addr_l_raddr
rf_lut_ldb_cq_addr_l_rclk
rf_lut_ldb_cq_addr_l_rclk_rst_n
rf_lut_ldb_cq_addr_l_rdata
rf_lut_ldb_cq_addr_l_re
rf_lut_ldb_cq_addr_l_waddr
rf_lut_ldb_cq_addr_l_wclk
rf_lut_ldb_cq_addr_l_wclk_rst_n
rf_lut_ldb_cq_addr_l_wdata
rf_lut_ldb_cq_addr_l_we
rf_lut_ldb_cq_addr_u_raddr
rf_lut_ldb_cq_addr_u_rclk
rf_lut_ldb_cq_addr_u_rclk_rst_n
rf_lut_ldb_cq_addr_u_rdata
rf_lut_ldb_cq_addr_u_re
rf_lut_ldb_cq_addr_u_waddr
rf_lut_ldb_cq_addr_u_wclk
rf_lut_ldb_cq_addr_u_wclk_rst_n
rf_lut_ldb_cq_addr_u_wdata
rf_lut_ldb_cq_addr_u_we
rf_lut_ldb_cq_ai_addr_l_raddr
rf_lut_ldb_cq_ai_addr_l_rclk
rf_lut_ldb_cq_ai_addr_l_rclk_rst_n
rf_lut_ldb_cq_ai_addr_l_rdata
rf_lut_ldb_cq_ai_addr_l_re
rf_lut_ldb_cq_ai_addr_l_waddr
rf_lut_ldb_cq_ai_addr_l_wclk
rf_lut_ldb_cq_ai_addr_l_wclk_rst_n
rf_lut_ldb_cq_ai_addr_l_wdata
rf_lut_ldb_cq_ai_addr_l_we
rf_lut_ldb_cq_ai_addr_u_raddr
rf_lut_ldb_cq_ai_addr_u_rclk
rf_lut_ldb_cq_ai_addr_u_rclk_rst_n
rf_lut_ldb_cq_ai_addr_u_rdata
rf_lut_ldb_cq_ai_addr_u_re
rf_lut_ldb_cq_ai_addr_u_waddr
rf_lut_ldb_cq_ai_addr_u_wclk
rf_lut_ldb_cq_ai_addr_u_wclk_rst_n
rf_lut_ldb_cq_ai_addr_u_wdata
rf_lut_ldb_cq_ai_addr_u_we
rf_lut_ldb_cq_ai_data_raddr
rf_lut_ldb_cq_ai_data_rclk
rf_lut_ldb_cq_ai_data_rclk_rst_n
rf_lut_ldb_cq_ai_data_rdata
rf_lut_ldb_cq_ai_data_re
rf_lut_ldb_cq_ai_data_waddr
rf_lut_ldb_cq_ai_data_wclk
rf_lut_ldb_cq_ai_data_wclk_rst_n
rf_lut_ldb_cq_ai_data_wdata
rf_lut_ldb_cq_ai_data_we
rf_lut_ldb_cq_isr_raddr
rf_lut_ldb_cq_isr_rclk
rf_lut_ldb_cq_isr_rclk_rst_n
rf_lut_ldb_cq_isr_rdata
rf_lut_ldb_cq_isr_re
rf_lut_ldb_cq_isr_waddr
rf_lut_ldb_cq_isr_wclk
rf_lut_ldb_cq_isr_wclk_rst_n
rf_lut_ldb_cq_isr_wdata
rf_lut_ldb_cq_isr_we
rf_lut_ldb_cq_pasid_raddr
rf_lut_ldb_cq_pasid_rclk
rf_lut_ldb_cq_pasid_rclk_rst_n
rf_lut_ldb_cq_pasid_rdata
rf_lut_ldb_cq_pasid_re
rf_lut_ldb_cq_pasid_waddr
rf_lut_ldb_cq_pasid_wclk
rf_lut_ldb_cq_pasid_wclk_rst_n
rf_lut_ldb_cq_pasid_wdata
rf_lut_ldb_cq_pasid_we
rf_lut_ldb_pp2vas_raddr
rf_lut_ldb_pp2vas_rclk
rf_lut_ldb_pp2vas_rclk_rst_n
rf_lut_ldb_pp2vas_rdata
rf_lut_ldb_pp2vas_re
rf_lut_ldb_pp2vas_waddr
rf_lut_ldb_pp2vas_wclk
rf_lut_ldb_pp2vas_wclk_rst_n
rf_lut_ldb_pp2vas_wdata
rf_lut_ldb_pp2vas_we
rf_lut_ldb_qid2vqid_raddr
rf_lut_ldb_qid2vqid_rclk
rf_lut_ldb_qid2vqid_rclk_rst_n
rf_lut_ldb_qid2vqid_rdata
rf_lut_ldb_qid2vqid_re
rf_lut_ldb_qid2vqid_waddr
rf_lut_ldb_qid2vqid_wclk
rf_lut_ldb_qid2vqid_wclk_rst_n
rf_lut_ldb_qid2vqid_wdata
rf_lut_ldb_qid2vqid_we
rf_lut_ldb_vasqid_v_raddr
rf_lut_ldb_vasqid_v_rclk
rf_lut_ldb_vasqid_v_rclk_rst_n
rf_lut_ldb_vasqid_v_rdata
rf_lut_ldb_vasqid_v_re
rf_lut_ldb_vasqid_v_waddr
rf_lut_ldb_vasqid_v_wclk
rf_lut_ldb_vasqid_v_wclk_rst_n
rf_lut_ldb_vasqid_v_wdata
rf_lut_ldb_vasqid_v_we
rf_lut_vf_dir_vpp2pp_raddr
rf_lut_vf_dir_vpp2pp_rclk
rf_lut_vf_dir_vpp2pp_rclk_rst_n
rf_lut_vf_dir_vpp2pp_rdata
rf_lut_vf_dir_vpp2pp_re
rf_lut_vf_dir_vpp2pp_waddr
rf_lut_vf_dir_vpp2pp_wclk
rf_lut_vf_dir_vpp2pp_wclk_rst_n
rf_lut_vf_dir_vpp2pp_wdata
rf_lut_vf_dir_vpp2pp_we
rf_lut_vf_dir_vpp_v_raddr
rf_lut_vf_dir_vpp_v_rclk
rf_lut_vf_dir_vpp_v_rclk_rst_n
rf_lut_vf_dir_vpp_v_rdata
rf_lut_vf_dir_vpp_v_re
rf_lut_vf_dir_vpp_v_waddr
rf_lut_vf_dir_vpp_v_wclk
rf_lut_vf_dir_vpp_v_wclk_rst_n
rf_lut_vf_dir_vpp_v_wdata
rf_lut_vf_dir_vpp_v_we
rf_lut_vf_dir_vqid2qid_raddr
rf_lut_vf_dir_vqid2qid_rclk
rf_lut_vf_dir_vqid2qid_rclk_rst_n
rf_lut_vf_dir_vqid2qid_rdata
rf_lut_vf_dir_vqid2qid_re
rf_lut_vf_dir_vqid2qid_waddr
rf_lut_vf_dir_vqid2qid_wclk
rf_lut_vf_dir_vqid2qid_wclk_rst_n
rf_lut_vf_dir_vqid2qid_wdata
rf_lut_vf_dir_vqid2qid_we
rf_lut_vf_dir_vqid_v_raddr
rf_lut_vf_dir_vqid_v_rclk
rf_lut_vf_dir_vqid_v_rclk_rst_n
rf_lut_vf_dir_vqid_v_rdata
rf_lut_vf_dir_vqid_v_re
rf_lut_vf_dir_vqid_v_waddr
rf_lut_vf_dir_vqid_v_wclk
rf_lut_vf_dir_vqid_v_wclk_rst_n
rf_lut_vf_dir_vqid_v_wdata
rf_lut_vf_dir_vqid_v_we
rf_lut_vf_ldb_vpp2pp_raddr
rf_lut_vf_ldb_vpp2pp_rclk
rf_lut_vf_ldb_vpp2pp_rclk_rst_n
rf_lut_vf_ldb_vpp2pp_rdata
rf_lut_vf_ldb_vpp2pp_re
rf_lut_vf_ldb_vpp2pp_waddr
rf_lut_vf_ldb_vpp2pp_wclk
rf_lut_vf_ldb_vpp2pp_wclk_rst_n
rf_lut_vf_ldb_vpp2pp_wdata
rf_lut_vf_ldb_vpp2pp_we
rf_lut_vf_ldb_vpp_v_raddr
rf_lut_vf_ldb_vpp_v_rclk
rf_lut_vf_ldb_vpp_v_rclk_rst_n
rf_lut_vf_ldb_vpp_v_rdata
rf_lut_vf_ldb_vpp_v_re
rf_lut_vf_ldb_vpp_v_waddr
rf_lut_vf_ldb_vpp_v_wclk
rf_lut_vf_ldb_vpp_v_wclk_rst_n
rf_lut_vf_ldb_vpp_v_wdata
rf_lut_vf_ldb_vpp_v_we
rf_lut_vf_ldb_vqid2qid_raddr
rf_lut_vf_ldb_vqid2qid_rclk
rf_lut_vf_ldb_vqid2qid_rclk_rst_n
rf_lut_vf_ldb_vqid2qid_rdata
rf_lut_vf_ldb_vqid2qid_re
rf_lut_vf_ldb_vqid2qid_waddr
rf_lut_vf_ldb_vqid2qid_wclk
rf_lut_vf_ldb_vqid2qid_wclk_rst_n
rf_lut_vf_ldb_vqid2qid_wdata
rf_lut_vf_ldb_vqid2qid_we
rf_lut_vf_ldb_vqid_v_raddr
rf_lut_vf_ldb_vqid_v_rclk
rf_lut_vf_ldb_vqid_v_rclk_rst_n
rf_lut_vf_ldb_vqid_v_rdata
rf_lut_vf_ldb_vqid_v_re
rf_lut_vf_ldb_vqid_v_waddr
rf_lut_vf_ldb_vqid_v_wclk
rf_lut_vf_ldb_vqid_v_wclk_rst_n
rf_lut_vf_ldb_vqid_v_wdata
rf_lut_vf_ldb_vqid_v_we
rf_msix_tbl_word0_raddr
rf_msix_tbl_word0_rclk
rf_msix_tbl_word0_rclk_rst_n
rf_msix_tbl_word0_rdata
rf_msix_tbl_word0_re
rf_msix_tbl_word0_waddr
rf_msix_tbl_word0_wclk
rf_msix_tbl_word0_wclk_rst_n
rf_msix_tbl_word0_wdata
rf_msix_tbl_word0_we
rf_msix_tbl_word1_raddr
rf_msix_tbl_word1_rclk
rf_msix_tbl_word1_rclk_rst_n
rf_msix_tbl_word1_rdata
rf_msix_tbl_word1_re
rf_msix_tbl_word1_waddr
rf_msix_tbl_word1_wclk
rf_msix_tbl_word1_wclk_rst_n
rf_msix_tbl_word1_wdata
rf_msix_tbl_word1_we
rf_msix_tbl_word2_raddr
rf_msix_tbl_word2_rclk
rf_msix_tbl_word2_rclk_rst_n
rf_msix_tbl_word2_rdata
rf_msix_tbl_word2_re
rf_msix_tbl_word2_waddr
rf_msix_tbl_word2_wclk
rf_msix_tbl_word2_wclk_rst_n
rf_msix_tbl_word2_wdata
rf_msix_tbl_word2_we
rf_mstr_ll_data0_raddr
rf_mstr_ll_data0_rclk
rf_mstr_ll_data0_rclk_rst_n
rf_mstr_ll_data0_rdata
rf_mstr_ll_data0_re
rf_mstr_ll_data0_waddr
rf_mstr_ll_data0_wclk
rf_mstr_ll_data0_wclk_rst_n
rf_mstr_ll_data0_wdata
rf_mstr_ll_data0_we
rf_mstr_ll_data1_raddr
rf_mstr_ll_data1_rclk
rf_mstr_ll_data1_rclk_rst_n
rf_mstr_ll_data1_rdata
rf_mstr_ll_data1_re
rf_mstr_ll_data1_waddr
rf_mstr_ll_data1_wclk
rf_mstr_ll_data1_wclk_rst_n
rf_mstr_ll_data1_wdata
rf_mstr_ll_data1_we
rf_mstr_ll_data2_raddr
rf_mstr_ll_data2_rclk
rf_mstr_ll_data2_rclk_rst_n
rf_mstr_ll_data2_rdata
rf_mstr_ll_data2_re
rf_mstr_ll_data2_waddr
rf_mstr_ll_data2_wclk
rf_mstr_ll_data2_wclk_rst_n
rf_mstr_ll_data2_wdata
rf_mstr_ll_data2_we
rf_mstr_ll_data3_raddr
rf_mstr_ll_data3_rclk
rf_mstr_ll_data3_rclk_rst_n
rf_mstr_ll_data3_rdata
rf_mstr_ll_data3_re
rf_mstr_ll_data3_waddr
rf_mstr_ll_data3_wclk
rf_mstr_ll_data3_wclk_rst_n
rf_mstr_ll_data3_wdata
rf_mstr_ll_data3_we
rf_mstr_ll_hdr_raddr
rf_mstr_ll_hdr_rclk
rf_mstr_ll_hdr_rclk_rst_n
rf_mstr_ll_hdr_rdata
rf_mstr_ll_hdr_re
rf_mstr_ll_hdr_waddr
rf_mstr_ll_hdr_wclk
rf_mstr_ll_hdr_wclk_rst_n
rf_mstr_ll_hdr_wdata
rf_mstr_ll_hdr_we
rf_mstr_ll_hpa_raddr
rf_mstr_ll_hpa_rclk
rf_mstr_ll_hpa_rclk_rst_n
rf_mstr_ll_hpa_rdata
rf_mstr_ll_hpa_re
rf_mstr_ll_hpa_waddr
rf_mstr_ll_hpa_wclk
rf_mstr_ll_hpa_wclk_rst_n
rf_mstr_ll_hpa_wdata
rf_mstr_ll_hpa_we
rf_nalb_cmp_fifo_mem_raddr
rf_nalb_cmp_fifo_mem_rclk
rf_nalb_cmp_fifo_mem_rclk_rst_n
rf_nalb_cmp_fifo_mem_rdata
rf_nalb_cmp_fifo_mem_re
rf_nalb_cmp_fifo_mem_waddr
rf_nalb_cmp_fifo_mem_wclk
rf_nalb_cmp_fifo_mem_wclk_rst_n
rf_nalb_cmp_fifo_mem_wdata
rf_nalb_cmp_fifo_mem_we
rf_nalb_cnt_raddr
rf_nalb_cnt_rclk
rf_nalb_cnt_rclk_rst_n
rf_nalb_cnt_rdata
rf_nalb_cnt_re
rf_nalb_cnt_waddr
rf_nalb_cnt_wclk
rf_nalb_cnt_wclk_rst_n
rf_nalb_cnt_wdata
rf_nalb_cnt_we
rf_nalb_hp_raddr
rf_nalb_hp_rclk
rf_nalb_hp_rclk_rst_n
rf_nalb_hp_rdata
rf_nalb_hp_re
rf_nalb_hp_waddr
rf_nalb_hp_wclk
rf_nalb_hp_wclk_rst_n
rf_nalb_hp_wdata
rf_nalb_hp_we
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_raddr
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk_rst_n
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rdata
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_re
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_waddr
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk_rst_n
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wdata
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_we
rf_nalb_lsp_enq_rorply_raddr
rf_nalb_lsp_enq_rorply_rclk
rf_nalb_lsp_enq_rorply_rclk_rst_n
rf_nalb_lsp_enq_rorply_rdata
rf_nalb_lsp_enq_rorply_re
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_raddr
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rdata
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_re
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_waddr
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wdata
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_we
rf_nalb_lsp_enq_rorply_waddr
rf_nalb_lsp_enq_rorply_wclk
rf_nalb_lsp_enq_rorply_wclk_rst_n
rf_nalb_lsp_enq_rorply_wdata
rf_nalb_lsp_enq_rorply_we
rf_nalb_lsp_enq_unoord_raddr
rf_nalb_lsp_enq_unoord_rclk
rf_nalb_lsp_enq_unoord_rclk_rst_n
rf_nalb_lsp_enq_unoord_rdata
rf_nalb_lsp_enq_unoord_re
rf_nalb_lsp_enq_unoord_waddr
rf_nalb_lsp_enq_unoord_wclk
rf_nalb_lsp_enq_unoord_wclk_rst_n
rf_nalb_lsp_enq_unoord_wdata
rf_nalb_lsp_enq_unoord_we
rf_nalb_qed_raddr
rf_nalb_qed_rclk
rf_nalb_qed_rclk_rst_n
rf_nalb_qed_rdata
rf_nalb_qed_re
rf_nalb_qed_waddr
rf_nalb_qed_wclk
rf_nalb_qed_wclk_rst_n
rf_nalb_qed_wdata
rf_nalb_qed_we
rf_nalb_replay_cnt_raddr
rf_nalb_replay_cnt_rclk
rf_nalb_replay_cnt_rclk_rst_n
rf_nalb_replay_cnt_rdata
rf_nalb_replay_cnt_re
rf_nalb_replay_cnt_waddr
rf_nalb_replay_cnt_wclk
rf_nalb_replay_cnt_wclk_rst_n
rf_nalb_replay_cnt_wdata
rf_nalb_replay_cnt_we
rf_nalb_replay_hp_raddr
rf_nalb_replay_hp_rclk
rf_nalb_replay_hp_rclk_rst_n
rf_nalb_replay_hp_rdata
rf_nalb_replay_hp_re
rf_nalb_replay_hp_waddr
rf_nalb_replay_hp_wclk
rf_nalb_replay_hp_wclk_rst_n
rf_nalb_replay_hp_wdata
rf_nalb_replay_hp_we
rf_nalb_replay_tp_raddr
rf_nalb_replay_tp_rclk
rf_nalb_replay_tp_rclk_rst_n
rf_nalb_replay_tp_rdata
rf_nalb_replay_tp_re
rf_nalb_replay_tp_waddr
rf_nalb_replay_tp_wclk
rf_nalb_replay_tp_wclk_rst_n
rf_nalb_replay_tp_wdata
rf_nalb_replay_tp_we
rf_nalb_rofrag_cnt_raddr
rf_nalb_rofrag_cnt_rclk
rf_nalb_rofrag_cnt_rclk_rst_n
rf_nalb_rofrag_cnt_rdata
rf_nalb_rofrag_cnt_re
rf_nalb_rofrag_cnt_waddr
rf_nalb_rofrag_cnt_wclk
rf_nalb_rofrag_cnt_wclk_rst_n
rf_nalb_rofrag_cnt_wdata
rf_nalb_rofrag_cnt_we
rf_nalb_rofrag_hp_raddr
rf_nalb_rofrag_hp_rclk
rf_nalb_rofrag_hp_rclk_rst_n
rf_nalb_rofrag_hp_rdata
rf_nalb_rofrag_hp_re
rf_nalb_rofrag_hp_waddr
rf_nalb_rofrag_hp_wclk
rf_nalb_rofrag_hp_wclk_rst_n
rf_nalb_rofrag_hp_wdata
rf_nalb_rofrag_hp_we
rf_nalb_rofrag_tp_raddr
rf_nalb_rofrag_tp_rclk
rf_nalb_rofrag_tp_rclk_rst_n
rf_nalb_rofrag_tp_rdata
rf_nalb_rofrag_tp_re
rf_nalb_rofrag_tp_waddr
rf_nalb_rofrag_tp_wclk
rf_nalb_rofrag_tp_wclk_rst_n
rf_nalb_rofrag_tp_wdata
rf_nalb_rofrag_tp_we
rf_nalb_sel_nalb_fifo_mem_raddr
rf_nalb_sel_nalb_fifo_mem_rclk
rf_nalb_sel_nalb_fifo_mem_rclk_rst_n
rf_nalb_sel_nalb_fifo_mem_rdata
rf_nalb_sel_nalb_fifo_mem_re
rf_nalb_sel_nalb_fifo_mem_waddr
rf_nalb_sel_nalb_fifo_mem_wclk
rf_nalb_sel_nalb_fifo_mem_wclk_rst_n
rf_nalb_sel_nalb_fifo_mem_wdata
rf_nalb_sel_nalb_fifo_mem_we
rf_nalb_tp_raddr
rf_nalb_tp_rclk
rf_nalb_tp_rclk_rst_n
rf_nalb_tp_rdata
rf_nalb_tp_re
rf_nalb_tp_waddr
rf_nalb_tp_wclk
rf_nalb_tp_wclk_rst_n
rf_nalb_tp_wdata
rf_nalb_tp_we
rf_ord_qid_sn_map_raddr
rf_ord_qid_sn_map_rclk
rf_ord_qid_sn_map_rclk_rst_n
rf_ord_qid_sn_map_rdata
rf_ord_qid_sn_map_re
rf_ord_qid_sn_map_waddr
rf_ord_qid_sn_map_wclk
rf_ord_qid_sn_map_wclk_rst_n
rf_ord_qid_sn_map_wdata
rf_ord_qid_sn_map_we
rf_ord_qid_sn_raddr
rf_ord_qid_sn_rclk
rf_ord_qid_sn_rclk_rst_n
rf_ord_qid_sn_rdata
rf_ord_qid_sn_re
rf_ord_qid_sn_waddr
rf_ord_qid_sn_wclk
rf_ord_qid_sn_wclk_rst_n
rf_ord_qid_sn_wdata
rf_ord_qid_sn_we
rf_outbound_hcw_fifo_mem_raddr
rf_outbound_hcw_fifo_mem_rclk
rf_outbound_hcw_fifo_mem_rclk_rst_n
rf_outbound_hcw_fifo_mem_rdata
rf_outbound_hcw_fifo_mem_re
rf_outbound_hcw_fifo_mem_waddr
rf_outbound_hcw_fifo_mem_wclk
rf_outbound_hcw_fifo_mem_wclk_rst_n
rf_outbound_hcw_fifo_mem_wdata
rf_outbound_hcw_fifo_mem_we
rf_qed_chp_sch_data_raddr
rf_qed_chp_sch_data_rclk
rf_qed_chp_sch_data_rclk_rst_n
rf_qed_chp_sch_data_rdata
rf_qed_chp_sch_data_re
rf_qed_chp_sch_data_waddr
rf_qed_chp_sch_data_wclk
rf_qed_chp_sch_data_wclk_rst_n
rf_qed_chp_sch_data_wdata
rf_qed_chp_sch_data_we
rf_qed_chp_sch_flid_ret_rx_sync_mem_raddr
rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk
rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk_rst_n
rf_qed_chp_sch_flid_ret_rx_sync_mem_rdata
rf_qed_chp_sch_flid_ret_rx_sync_mem_re
rf_qed_chp_sch_flid_ret_rx_sync_mem_waddr
rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk
rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk_rst_n
rf_qed_chp_sch_flid_ret_rx_sync_mem_wdata
rf_qed_chp_sch_flid_ret_rx_sync_mem_we
rf_qed_chp_sch_rx_sync_mem_raddr
rf_qed_chp_sch_rx_sync_mem_rclk
rf_qed_chp_sch_rx_sync_mem_rclk_rst_n
rf_qed_chp_sch_rx_sync_mem_rdata
rf_qed_chp_sch_rx_sync_mem_re
rf_qed_chp_sch_rx_sync_mem_waddr
rf_qed_chp_sch_rx_sync_mem_wclk
rf_qed_chp_sch_rx_sync_mem_wclk_rst_n
rf_qed_chp_sch_rx_sync_mem_wdata
rf_qed_chp_sch_rx_sync_mem_we
rf_qed_lsp_deq_fifo_mem_raddr
rf_qed_lsp_deq_fifo_mem_rclk
rf_qed_lsp_deq_fifo_mem_rclk_rst_n
rf_qed_lsp_deq_fifo_mem_rdata
rf_qed_lsp_deq_fifo_mem_re
rf_qed_lsp_deq_fifo_mem_waddr
rf_qed_lsp_deq_fifo_mem_wclk
rf_qed_lsp_deq_fifo_mem_wclk_rst_n
rf_qed_lsp_deq_fifo_mem_wdata
rf_qed_lsp_deq_fifo_mem_we
rf_qed_to_cq_fifo_mem_raddr
rf_qed_to_cq_fifo_mem_rclk
rf_qed_to_cq_fifo_mem_rclk_rst_n
rf_qed_to_cq_fifo_mem_rdata
rf_qed_to_cq_fifo_mem_re
rf_qed_to_cq_fifo_mem_waddr
rf_qed_to_cq_fifo_mem_wclk
rf_qed_to_cq_fifo_mem_wclk_rst_n
rf_qed_to_cq_fifo_mem_wdata
rf_qed_to_cq_fifo_mem_we
rf_qid_aqed_active_count_mem_raddr
rf_qid_aqed_active_count_mem_rclk
rf_qid_aqed_active_count_mem_rclk_rst_n
rf_qid_aqed_active_count_mem_rdata
rf_qid_aqed_active_count_mem_re
rf_qid_aqed_active_count_mem_waddr
rf_qid_aqed_active_count_mem_wclk
rf_qid_aqed_active_count_mem_wclk_rst_n
rf_qid_aqed_active_count_mem_wdata
rf_qid_aqed_active_count_mem_we
rf_qid_atm_active_mem_raddr
rf_qid_atm_active_mem_rclk
rf_qid_atm_active_mem_rclk_rst_n
rf_qid_atm_active_mem_rdata
rf_qid_atm_active_mem_re
rf_qid_atm_active_mem_waddr
rf_qid_atm_active_mem_wclk
rf_qid_atm_active_mem_wclk_rst_n
rf_qid_atm_active_mem_wdata
rf_qid_atm_active_mem_we
rf_qid_atm_tot_enq_cnt_mem_raddr
rf_qid_atm_tot_enq_cnt_mem_rclk
rf_qid_atm_tot_enq_cnt_mem_rclk_rst_n
rf_qid_atm_tot_enq_cnt_mem_rdata
rf_qid_atm_tot_enq_cnt_mem_re
rf_qid_atm_tot_enq_cnt_mem_waddr
rf_qid_atm_tot_enq_cnt_mem_wclk
rf_qid_atm_tot_enq_cnt_mem_wclk_rst_n
rf_qid_atm_tot_enq_cnt_mem_wdata
rf_qid_atm_tot_enq_cnt_mem_we
rf_qid_atq_enqueue_count_mem_raddr
rf_qid_atq_enqueue_count_mem_rclk
rf_qid_atq_enqueue_count_mem_rclk_rst_n
rf_qid_atq_enqueue_count_mem_rdata
rf_qid_atq_enqueue_count_mem_re
rf_qid_atq_enqueue_count_mem_waddr
rf_qid_atq_enqueue_count_mem_wclk
rf_qid_atq_enqueue_count_mem_wclk_rst_n
rf_qid_atq_enqueue_count_mem_wdata
rf_qid_atq_enqueue_count_mem_we
rf_qid_dir_max_depth_mem_raddr
rf_qid_dir_max_depth_mem_rclk
rf_qid_dir_max_depth_mem_rclk_rst_n
rf_qid_dir_max_depth_mem_rdata
rf_qid_dir_max_depth_mem_re
rf_qid_dir_max_depth_mem_waddr
rf_qid_dir_max_depth_mem_wclk
rf_qid_dir_max_depth_mem_wclk_rst_n
rf_qid_dir_max_depth_mem_wdata
rf_qid_dir_max_depth_mem_we
rf_qid_dir_replay_count_mem_raddr
rf_qid_dir_replay_count_mem_rclk
rf_qid_dir_replay_count_mem_rclk_rst_n
rf_qid_dir_replay_count_mem_rdata
rf_qid_dir_replay_count_mem_re
rf_qid_dir_replay_count_mem_waddr
rf_qid_dir_replay_count_mem_wclk
rf_qid_dir_replay_count_mem_wclk_rst_n
rf_qid_dir_replay_count_mem_wdata
rf_qid_dir_replay_count_mem_we
rf_qid_dir_tot_enq_cnt_mem_raddr
rf_qid_dir_tot_enq_cnt_mem_rclk
rf_qid_dir_tot_enq_cnt_mem_rclk_rst_n
rf_qid_dir_tot_enq_cnt_mem_rdata
rf_qid_dir_tot_enq_cnt_mem_re
rf_qid_dir_tot_enq_cnt_mem_waddr
rf_qid_dir_tot_enq_cnt_mem_wclk
rf_qid_dir_tot_enq_cnt_mem_wclk_rst_n
rf_qid_dir_tot_enq_cnt_mem_wdata
rf_qid_dir_tot_enq_cnt_mem_we
rf_qid_ldb_enqueue_count_mem_raddr
rf_qid_ldb_enqueue_count_mem_rclk
rf_qid_ldb_enqueue_count_mem_rclk_rst_n
rf_qid_ldb_enqueue_count_mem_rdata
rf_qid_ldb_enqueue_count_mem_re
rf_qid_ldb_enqueue_count_mem_waddr
rf_qid_ldb_enqueue_count_mem_wclk
rf_qid_ldb_enqueue_count_mem_wclk_rst_n
rf_qid_ldb_enqueue_count_mem_wdata
rf_qid_ldb_enqueue_count_mem_we
rf_qid_ldb_inflight_count_mem_raddr
rf_qid_ldb_inflight_count_mem_rclk
rf_qid_ldb_inflight_count_mem_rclk_rst_n
rf_qid_ldb_inflight_count_mem_rdata
rf_qid_ldb_inflight_count_mem_re
rf_qid_ldb_inflight_count_mem_waddr
rf_qid_ldb_inflight_count_mem_wclk
rf_qid_ldb_inflight_count_mem_wclk_rst_n
rf_qid_ldb_inflight_count_mem_wdata
rf_qid_ldb_inflight_count_mem_we
rf_qid_ldb_replay_count_mem_raddr
rf_qid_ldb_replay_count_mem_rclk
rf_qid_ldb_replay_count_mem_rclk_rst_n
rf_qid_ldb_replay_count_mem_rdata
rf_qid_ldb_replay_count_mem_re
rf_qid_ldb_replay_count_mem_waddr
rf_qid_ldb_replay_count_mem_wclk
rf_qid_ldb_replay_count_mem_wclk_rst_n
rf_qid_ldb_replay_count_mem_wdata
rf_qid_ldb_replay_count_mem_we
rf_qid_naldb_max_depth_mem_raddr
rf_qid_naldb_max_depth_mem_rclk
rf_qid_naldb_max_depth_mem_rclk_rst_n
rf_qid_naldb_max_depth_mem_rdata
rf_qid_naldb_max_depth_mem_re
rf_qid_naldb_max_depth_mem_waddr
rf_qid_naldb_max_depth_mem_wclk
rf_qid_naldb_max_depth_mem_wclk_rst_n
rf_qid_naldb_max_depth_mem_wdata
rf_qid_naldb_max_depth_mem_we
rf_qid_naldb_tot_enq_cnt_mem_raddr
rf_qid_naldb_tot_enq_cnt_mem_rclk
rf_qid_naldb_tot_enq_cnt_mem_rclk_rst_n
rf_qid_naldb_tot_enq_cnt_mem_rdata
rf_qid_naldb_tot_enq_cnt_mem_re
rf_qid_naldb_tot_enq_cnt_mem_waddr
rf_qid_naldb_tot_enq_cnt_mem_wclk
rf_qid_naldb_tot_enq_cnt_mem_wclk_rst_n
rf_qid_naldb_tot_enq_cnt_mem_wdata
rf_qid_naldb_tot_enq_cnt_mem_we
rf_qid_rdylst_clamp_raddr
rf_qid_rdylst_clamp_rclk
rf_qid_rdylst_clamp_rclk_rst_n
rf_qid_rdylst_clamp_rdata
rf_qid_rdylst_clamp_re
rf_qid_rdylst_clamp_waddr
rf_qid_rdylst_clamp_wclk
rf_qid_rdylst_clamp_wclk_rst_n
rf_qid_rdylst_clamp_wdata
rf_qid_rdylst_clamp_we
rf_reord_cnt_mem_raddr
rf_reord_cnt_mem_rclk
rf_reord_cnt_mem_rclk_rst_n
rf_reord_cnt_mem_rdata
rf_reord_cnt_mem_re
rf_reord_cnt_mem_waddr
rf_reord_cnt_mem_wclk
rf_reord_cnt_mem_wclk_rst_n
rf_reord_cnt_mem_wdata
rf_reord_cnt_mem_we
rf_reord_dirhp_mem_raddr
rf_reord_dirhp_mem_rclk
rf_reord_dirhp_mem_rclk_rst_n
rf_reord_dirhp_mem_rdata
rf_reord_dirhp_mem_re
rf_reord_dirhp_mem_waddr
rf_reord_dirhp_mem_wclk
rf_reord_dirhp_mem_wclk_rst_n
rf_reord_dirhp_mem_wdata
rf_reord_dirhp_mem_we
rf_reord_dirtp_mem_raddr
rf_reord_dirtp_mem_rclk
rf_reord_dirtp_mem_rclk_rst_n
rf_reord_dirtp_mem_rdata
rf_reord_dirtp_mem_re
rf_reord_dirtp_mem_waddr
rf_reord_dirtp_mem_wclk
rf_reord_dirtp_mem_wclk_rst_n
rf_reord_dirtp_mem_wdata
rf_reord_dirtp_mem_we
rf_reord_lbhp_mem_raddr
rf_reord_lbhp_mem_rclk
rf_reord_lbhp_mem_rclk_rst_n
rf_reord_lbhp_mem_rdata
rf_reord_lbhp_mem_re
rf_reord_lbhp_mem_waddr
rf_reord_lbhp_mem_wclk
rf_reord_lbhp_mem_wclk_rst_n
rf_reord_lbhp_mem_wdata
rf_reord_lbhp_mem_we
rf_reord_lbtp_mem_raddr
rf_reord_lbtp_mem_rclk
rf_reord_lbtp_mem_rclk_rst_n
rf_reord_lbtp_mem_rdata
rf_reord_lbtp_mem_re
rf_reord_lbtp_mem_waddr
rf_reord_lbtp_mem_wclk
rf_reord_lbtp_mem_wclk_rst_n
rf_reord_lbtp_mem_wdata
rf_reord_lbtp_mem_we
rf_reord_st_mem_raddr
rf_reord_st_mem_rclk
rf_reord_st_mem_rclk_rst_n
rf_reord_st_mem_rdata
rf_reord_st_mem_re
rf_reord_st_mem_waddr
rf_reord_st_mem_wclk
rf_reord_st_mem_wclk_rst_n
rf_reord_st_mem_wdata
rf_reord_st_mem_we
rf_ri_tlq_fifo_npdata_raddr
rf_ri_tlq_fifo_npdata_rclk
rf_ri_tlq_fifo_npdata_rclk_rst_n
rf_ri_tlq_fifo_npdata_rdata
rf_ri_tlq_fifo_npdata_re
rf_ri_tlq_fifo_npdata_waddr
rf_ri_tlq_fifo_npdata_wclk
rf_ri_tlq_fifo_npdata_wclk_rst_n
rf_ri_tlq_fifo_npdata_wdata
rf_ri_tlq_fifo_npdata_we
rf_ri_tlq_fifo_nphdr_raddr
rf_ri_tlq_fifo_nphdr_rclk
rf_ri_tlq_fifo_nphdr_rclk_rst_n
rf_ri_tlq_fifo_nphdr_rdata
rf_ri_tlq_fifo_nphdr_re
rf_ri_tlq_fifo_nphdr_waddr
rf_ri_tlq_fifo_nphdr_wclk
rf_ri_tlq_fifo_nphdr_wclk_rst_n
rf_ri_tlq_fifo_nphdr_wdata
rf_ri_tlq_fifo_nphdr_we
rf_ri_tlq_fifo_pdata_raddr
rf_ri_tlq_fifo_pdata_rclk
rf_ri_tlq_fifo_pdata_rclk_rst_n
rf_ri_tlq_fifo_pdata_rdata
rf_ri_tlq_fifo_pdata_re
rf_ri_tlq_fifo_pdata_waddr
rf_ri_tlq_fifo_pdata_wclk
rf_ri_tlq_fifo_pdata_wclk_rst_n
rf_ri_tlq_fifo_pdata_wdata
rf_ri_tlq_fifo_pdata_we
rf_ri_tlq_fifo_phdr_raddr
rf_ri_tlq_fifo_phdr_rclk
rf_ri_tlq_fifo_phdr_rclk_rst_n
rf_ri_tlq_fifo_phdr_rdata
rf_ri_tlq_fifo_phdr_re
rf_ri_tlq_fifo_phdr_waddr
rf_ri_tlq_fifo_phdr_wclk
rf_ri_tlq_fifo_phdr_wclk_rst_n
rf_ri_tlq_fifo_phdr_wdata
rf_ri_tlq_fifo_phdr_we
rf_rop_chp_rop_hcw_fifo_mem_raddr
rf_rop_chp_rop_hcw_fifo_mem_rclk
rf_rop_chp_rop_hcw_fifo_mem_rclk_rst_n
rf_rop_chp_rop_hcw_fifo_mem_rdata
rf_rop_chp_rop_hcw_fifo_mem_re
rf_rop_chp_rop_hcw_fifo_mem_waddr
rf_rop_chp_rop_hcw_fifo_mem_wclk
rf_rop_chp_rop_hcw_fifo_mem_wclk_rst_n
rf_rop_chp_rop_hcw_fifo_mem_wdata
rf_rop_chp_rop_hcw_fifo_mem_we
rf_rop_dp_enq_dir_raddr
rf_rop_dp_enq_dir_rclk
rf_rop_dp_enq_dir_rclk_rst_n
rf_rop_dp_enq_dir_rdata
rf_rop_dp_enq_dir_re
rf_rop_dp_enq_dir_waddr
rf_rop_dp_enq_dir_wclk
rf_rop_dp_enq_dir_wclk_rst_n
rf_rop_dp_enq_dir_wdata
rf_rop_dp_enq_dir_we
rf_rop_dp_enq_ro_raddr
rf_rop_dp_enq_ro_rclk
rf_rop_dp_enq_ro_rclk_rst_n
rf_rop_dp_enq_ro_rdata
rf_rop_dp_enq_ro_re
rf_rop_dp_enq_ro_waddr
rf_rop_dp_enq_ro_wclk
rf_rop_dp_enq_ro_wclk_rst_n
rf_rop_dp_enq_ro_wdata
rf_rop_dp_enq_ro_we
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_raddr
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk_rst_n
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rdata
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_re
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_waddr
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk_rst_n
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wdata
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_we
rf_rop_nalb_enq_ro_raddr
rf_rop_nalb_enq_ro_rclk
rf_rop_nalb_enq_ro_rclk_rst_n
rf_rop_nalb_enq_ro_rdata
rf_rop_nalb_enq_ro_re
rf_rop_nalb_enq_ro_waddr
rf_rop_nalb_enq_ro_wclk
rf_rop_nalb_enq_ro_wclk_rst_n
rf_rop_nalb_enq_ro_wdata
rf_rop_nalb_enq_ro_we
rf_rop_nalb_enq_unoord_raddr
rf_rop_nalb_enq_unoord_rclk
rf_rop_nalb_enq_unoord_rclk_rst_n
rf_rop_nalb_enq_unoord_rdata
rf_rop_nalb_enq_unoord_re
rf_rop_nalb_enq_unoord_waddr
rf_rop_nalb_enq_unoord_wclk
rf_rop_nalb_enq_unoord_wclk_rst_n
rf_rop_nalb_enq_unoord_wdata
rf_rop_nalb_enq_unoord_we
rf_rx_sync_dp_dqed_data_raddr
rf_rx_sync_dp_dqed_data_rclk
rf_rx_sync_dp_dqed_data_rclk_rst_n
rf_rx_sync_dp_dqed_data_rdata
rf_rx_sync_dp_dqed_data_re
rf_rx_sync_dp_dqed_data_waddr
rf_rx_sync_dp_dqed_data_wclk
rf_rx_sync_dp_dqed_data_wclk_rst_n
rf_rx_sync_dp_dqed_data_wdata
rf_rx_sync_dp_dqed_data_we
rf_rx_sync_lsp_dp_sch_dir_raddr
rf_rx_sync_lsp_dp_sch_dir_rclk
rf_rx_sync_lsp_dp_sch_dir_rclk_rst_n
rf_rx_sync_lsp_dp_sch_dir_rdata
rf_rx_sync_lsp_dp_sch_dir_re
rf_rx_sync_lsp_dp_sch_dir_waddr
rf_rx_sync_lsp_dp_sch_dir_wclk
rf_rx_sync_lsp_dp_sch_dir_wclk_rst_n
rf_rx_sync_lsp_dp_sch_dir_wdata
rf_rx_sync_lsp_dp_sch_dir_we
rf_rx_sync_lsp_dp_sch_rorply_raddr
rf_rx_sync_lsp_dp_sch_rorply_rclk
rf_rx_sync_lsp_dp_sch_rorply_rclk_rst_n
rf_rx_sync_lsp_dp_sch_rorply_rdata
rf_rx_sync_lsp_dp_sch_rorply_re
rf_rx_sync_lsp_dp_sch_rorply_waddr
rf_rx_sync_lsp_dp_sch_rorply_wclk
rf_rx_sync_lsp_dp_sch_rorply_wclk_rst_n
rf_rx_sync_lsp_dp_sch_rorply_wdata
rf_rx_sync_lsp_dp_sch_rorply_we
rf_rx_sync_lsp_nalb_sch_atq_raddr
rf_rx_sync_lsp_nalb_sch_atq_rclk
rf_rx_sync_lsp_nalb_sch_atq_rclk_rst_n
rf_rx_sync_lsp_nalb_sch_atq_rdata
rf_rx_sync_lsp_nalb_sch_atq_re
rf_rx_sync_lsp_nalb_sch_atq_waddr
rf_rx_sync_lsp_nalb_sch_atq_wclk
rf_rx_sync_lsp_nalb_sch_atq_wclk_rst_n
rf_rx_sync_lsp_nalb_sch_atq_wdata
rf_rx_sync_lsp_nalb_sch_atq_we
rf_rx_sync_lsp_nalb_sch_rorply_raddr
rf_rx_sync_lsp_nalb_sch_rorply_rclk
rf_rx_sync_lsp_nalb_sch_rorply_rclk_rst_n
rf_rx_sync_lsp_nalb_sch_rorply_rdata
rf_rx_sync_lsp_nalb_sch_rorply_re
rf_rx_sync_lsp_nalb_sch_rorply_waddr
rf_rx_sync_lsp_nalb_sch_rorply_wclk
rf_rx_sync_lsp_nalb_sch_rorply_wclk_rst_n
rf_rx_sync_lsp_nalb_sch_rorply_wdata
rf_rx_sync_lsp_nalb_sch_rorply_we
rf_rx_sync_lsp_nalb_sch_unoord_raddr
rf_rx_sync_lsp_nalb_sch_unoord_rclk
rf_rx_sync_lsp_nalb_sch_unoord_rclk_rst_n
rf_rx_sync_lsp_nalb_sch_unoord_rdata
rf_rx_sync_lsp_nalb_sch_unoord_re
rf_rx_sync_lsp_nalb_sch_unoord_waddr
rf_rx_sync_lsp_nalb_sch_unoord_wclk
rf_rx_sync_lsp_nalb_sch_unoord_wclk_rst_n
rf_rx_sync_lsp_nalb_sch_unoord_wdata
rf_rx_sync_lsp_nalb_sch_unoord_we
rf_rx_sync_nalb_qed_data_raddr
rf_rx_sync_nalb_qed_data_rclk
rf_rx_sync_nalb_qed_data_rclk_rst_n
rf_rx_sync_nalb_qed_data_rdata
rf_rx_sync_nalb_qed_data_re
rf_rx_sync_nalb_qed_data_waddr
rf_rx_sync_nalb_qed_data_wclk
rf_rx_sync_nalb_qed_data_wclk_rst_n
rf_rx_sync_nalb_qed_data_wdata
rf_rx_sync_nalb_qed_data_we
rf_rx_sync_qed_aqed_enq_raddr
rf_rx_sync_qed_aqed_enq_rclk
rf_rx_sync_qed_aqed_enq_rclk_rst_n
rf_rx_sync_qed_aqed_enq_rdata
rf_rx_sync_qed_aqed_enq_re
rf_rx_sync_qed_aqed_enq_waddr
rf_rx_sync_qed_aqed_enq_wclk
rf_rx_sync_qed_aqed_enq_wclk_rst_n
rf_rx_sync_qed_aqed_enq_wdata
rf_rx_sync_qed_aqed_enq_we
rf_rx_sync_rop_dp_enq_raddr
rf_rx_sync_rop_dp_enq_rclk
rf_rx_sync_rop_dp_enq_rclk_rst_n
rf_rx_sync_rop_dp_enq_rdata
rf_rx_sync_rop_dp_enq_re
rf_rx_sync_rop_dp_enq_waddr
rf_rx_sync_rop_dp_enq_wclk
rf_rx_sync_rop_dp_enq_wclk_rst_n
rf_rx_sync_rop_dp_enq_wdata
rf_rx_sync_rop_dp_enq_we
rf_rx_sync_rop_nalb_enq_raddr
rf_rx_sync_rop_nalb_enq_rclk
rf_rx_sync_rop_nalb_enq_rclk_rst_n
rf_rx_sync_rop_nalb_enq_rdata
rf_rx_sync_rop_nalb_enq_re
rf_rx_sync_rop_nalb_enq_waddr
rf_rx_sync_rop_nalb_enq_wclk
rf_rx_sync_rop_nalb_enq_wclk_rst_n
rf_rx_sync_rop_nalb_enq_wdata
rf_rx_sync_rop_nalb_enq_we
rf_rx_sync_rop_qed_dqed_enq_raddr
rf_rx_sync_rop_qed_dqed_enq_rclk
rf_rx_sync_rop_qed_dqed_enq_rclk_rst_n
rf_rx_sync_rop_qed_dqed_enq_rdata
rf_rx_sync_rop_qed_dqed_enq_re
rf_rx_sync_rop_qed_dqed_enq_waddr
rf_rx_sync_rop_qed_dqed_enq_wclk
rf_rx_sync_rop_qed_dqed_enq_wclk_rst_n
rf_rx_sync_rop_qed_dqed_enq_wdata
rf_rx_sync_rop_qed_dqed_enq_we
rf_sch_out_fifo_raddr
rf_sch_out_fifo_rclk
rf_sch_out_fifo_rclk_rst_n
rf_sch_out_fifo_rdata
rf_sch_out_fifo_re
rf_sch_out_fifo_waddr
rf_sch_out_fifo_wclk
rf_sch_out_fifo_wclk_rst_n
rf_sch_out_fifo_wdata
rf_sch_out_fifo_we
rf_scrbd_mem_raddr
rf_scrbd_mem_rclk
rf_scrbd_mem_rclk_rst_n
rf_scrbd_mem_rdata
rf_scrbd_mem_re
rf_scrbd_mem_waddr
rf_scrbd_mem_wclk
rf_scrbd_mem_wclk_rst_n
rf_scrbd_mem_wdata
rf_scrbd_mem_we
rf_send_atm_to_cq_rx_sync_fifo_mem_raddr
rf_send_atm_to_cq_rx_sync_fifo_mem_rclk
rf_send_atm_to_cq_rx_sync_fifo_mem_rclk_rst_n
rf_send_atm_to_cq_rx_sync_fifo_mem_rdata
rf_send_atm_to_cq_rx_sync_fifo_mem_re
rf_send_atm_to_cq_rx_sync_fifo_mem_waddr
rf_send_atm_to_cq_rx_sync_fifo_mem_wclk
rf_send_atm_to_cq_rx_sync_fifo_mem_wclk_rst_n
rf_send_atm_to_cq_rx_sync_fifo_mem_wdata
rf_send_atm_to_cq_rx_sync_fifo_mem_we
rf_sn0_order_shft_mem_raddr
rf_sn0_order_shft_mem_rclk
rf_sn0_order_shft_mem_rclk_rst_n
rf_sn0_order_shft_mem_rdata
rf_sn0_order_shft_mem_re
rf_sn0_order_shft_mem_waddr
rf_sn0_order_shft_mem_wclk
rf_sn0_order_shft_mem_wclk_rst_n
rf_sn0_order_shft_mem_wdata
rf_sn0_order_shft_mem_we
rf_sn1_order_shft_mem_raddr
rf_sn1_order_shft_mem_rclk
rf_sn1_order_shft_mem_rclk_rst_n
rf_sn1_order_shft_mem_rdata
rf_sn1_order_shft_mem_re
rf_sn1_order_shft_mem_waddr
rf_sn1_order_shft_mem_wclk
rf_sn1_order_shft_mem_wclk_rst_n
rf_sn1_order_shft_mem_wdata
rf_sn1_order_shft_mem_we
rf_sn_complete_fifo_mem_raddr
rf_sn_complete_fifo_mem_rclk
rf_sn_complete_fifo_mem_rclk_rst_n
rf_sn_complete_fifo_mem_rdata
rf_sn_complete_fifo_mem_re
rf_sn_complete_fifo_mem_waddr
rf_sn_complete_fifo_mem_wclk
rf_sn_complete_fifo_mem_wclk_rst_n
rf_sn_complete_fifo_mem_wdata
rf_sn_complete_fifo_mem_we
rf_sn_ordered_fifo_mem_raddr
rf_sn_ordered_fifo_mem_rclk
rf_sn_ordered_fifo_mem_rclk_rst_n
rf_sn_ordered_fifo_mem_rdata
rf_sn_ordered_fifo_mem_re
rf_sn_ordered_fifo_mem_waddr
rf_sn_ordered_fifo_mem_wclk
rf_sn_ordered_fifo_mem_wclk_rst_n
rf_sn_ordered_fifo_mem_wdata
rf_sn_ordered_fifo_mem_we
rf_threshold_r_pipe_dir_mem_raddr
rf_threshold_r_pipe_dir_mem_rclk
rf_threshold_r_pipe_dir_mem_rclk_rst_n
rf_threshold_r_pipe_dir_mem_rdata
rf_threshold_r_pipe_dir_mem_re
rf_threshold_r_pipe_dir_mem_waddr
rf_threshold_r_pipe_dir_mem_wclk
rf_threshold_r_pipe_dir_mem_wclk_rst_n
rf_threshold_r_pipe_dir_mem_wdata
rf_threshold_r_pipe_dir_mem_we
rf_threshold_r_pipe_ldb_mem_raddr
rf_threshold_r_pipe_ldb_mem_rclk
rf_threshold_r_pipe_ldb_mem_rclk_rst_n
rf_threshold_r_pipe_ldb_mem_rdata
rf_threshold_r_pipe_ldb_mem_re
rf_threshold_r_pipe_ldb_mem_waddr
rf_threshold_r_pipe_ldb_mem_wclk
rf_threshold_r_pipe_ldb_mem_wclk_rst_n
rf_threshold_r_pipe_ldb_mem_wdata
rf_threshold_r_pipe_ldb_mem_we
rf_tlb_data0_4k_raddr
rf_tlb_data0_4k_rclk
rf_tlb_data0_4k_rclk_rst_n
rf_tlb_data0_4k_rdata
rf_tlb_data0_4k_re
rf_tlb_data0_4k_waddr
rf_tlb_data0_4k_wclk
rf_tlb_data0_4k_wclk_rst_n
rf_tlb_data0_4k_wdata
rf_tlb_data0_4k_we
rf_tlb_data1_4k_raddr
rf_tlb_data1_4k_rclk
rf_tlb_data1_4k_rclk_rst_n
rf_tlb_data1_4k_rdata
rf_tlb_data1_4k_re
rf_tlb_data1_4k_waddr
rf_tlb_data1_4k_wclk
rf_tlb_data1_4k_wclk_rst_n
rf_tlb_data1_4k_wdata
rf_tlb_data1_4k_we
rf_tlb_data2_4k_raddr
rf_tlb_data2_4k_rclk
rf_tlb_data2_4k_rclk_rst_n
rf_tlb_data2_4k_rdata
rf_tlb_data2_4k_re
rf_tlb_data2_4k_waddr
rf_tlb_data2_4k_wclk
rf_tlb_data2_4k_wclk_rst_n
rf_tlb_data2_4k_wdata
rf_tlb_data2_4k_we
rf_tlb_data3_4k_raddr
rf_tlb_data3_4k_rclk
rf_tlb_data3_4k_rclk_rst_n
rf_tlb_data3_4k_rdata
rf_tlb_data3_4k_re
rf_tlb_data3_4k_waddr
rf_tlb_data3_4k_wclk
rf_tlb_data3_4k_wclk_rst_n
rf_tlb_data3_4k_wdata
rf_tlb_data3_4k_we
rf_tlb_data4_4k_raddr
rf_tlb_data4_4k_rclk
rf_tlb_data4_4k_rclk_rst_n
rf_tlb_data4_4k_rdata
rf_tlb_data4_4k_re
rf_tlb_data4_4k_waddr
rf_tlb_data4_4k_wclk
rf_tlb_data4_4k_wclk_rst_n
rf_tlb_data4_4k_wdata
rf_tlb_data4_4k_we
rf_tlb_data5_4k_raddr
rf_tlb_data5_4k_rclk
rf_tlb_data5_4k_rclk_rst_n
rf_tlb_data5_4k_rdata
rf_tlb_data5_4k_re
rf_tlb_data5_4k_waddr
rf_tlb_data5_4k_wclk
rf_tlb_data5_4k_wclk_rst_n
rf_tlb_data5_4k_wdata
rf_tlb_data5_4k_we
rf_tlb_data6_4k_raddr
rf_tlb_data6_4k_rclk
rf_tlb_data6_4k_rclk_rst_n
rf_tlb_data6_4k_rdata
rf_tlb_data6_4k_re
rf_tlb_data6_4k_waddr
rf_tlb_data6_4k_wclk
rf_tlb_data6_4k_wclk_rst_n
rf_tlb_data6_4k_wdata
rf_tlb_data6_4k_we
rf_tlb_data7_4k_raddr
rf_tlb_data7_4k_rclk
rf_tlb_data7_4k_rclk_rst_n
rf_tlb_data7_4k_rdata
rf_tlb_data7_4k_re
rf_tlb_data7_4k_waddr
rf_tlb_data7_4k_wclk
rf_tlb_data7_4k_wclk_rst_n
rf_tlb_data7_4k_wdata
rf_tlb_data7_4k_we
rf_tlb_tag0_4k_raddr
rf_tlb_tag0_4k_rclk
rf_tlb_tag0_4k_rclk_rst_n
rf_tlb_tag0_4k_rdata
rf_tlb_tag0_4k_re
rf_tlb_tag0_4k_waddr
rf_tlb_tag0_4k_wclk
rf_tlb_tag0_4k_wclk_rst_n
rf_tlb_tag0_4k_wdata
rf_tlb_tag0_4k_we
rf_tlb_tag1_4k_raddr
rf_tlb_tag1_4k_rclk
rf_tlb_tag1_4k_rclk_rst_n
rf_tlb_tag1_4k_rdata
rf_tlb_tag1_4k_re
rf_tlb_tag1_4k_waddr
rf_tlb_tag1_4k_wclk
rf_tlb_tag1_4k_wclk_rst_n
rf_tlb_tag1_4k_wdata
rf_tlb_tag1_4k_we
rf_tlb_tag2_4k_raddr
rf_tlb_tag2_4k_rclk
rf_tlb_tag2_4k_rclk_rst_n
rf_tlb_tag2_4k_rdata
rf_tlb_tag2_4k_re
rf_tlb_tag2_4k_waddr
rf_tlb_tag2_4k_wclk
rf_tlb_tag2_4k_wclk_rst_n
rf_tlb_tag2_4k_wdata
rf_tlb_tag2_4k_we
rf_tlb_tag3_4k_raddr
rf_tlb_tag3_4k_rclk
rf_tlb_tag3_4k_rclk_rst_n
rf_tlb_tag3_4k_rdata
rf_tlb_tag3_4k_re
rf_tlb_tag3_4k_waddr
rf_tlb_tag3_4k_wclk
rf_tlb_tag3_4k_wclk_rst_n
rf_tlb_tag3_4k_wdata
rf_tlb_tag3_4k_we
rf_tlb_tag4_4k_raddr
rf_tlb_tag4_4k_rclk
rf_tlb_tag4_4k_rclk_rst_n
rf_tlb_tag4_4k_rdata
rf_tlb_tag4_4k_re
rf_tlb_tag4_4k_waddr
rf_tlb_tag4_4k_wclk
rf_tlb_tag4_4k_wclk_rst_n
rf_tlb_tag4_4k_wdata
rf_tlb_tag4_4k_we
rf_tlb_tag5_4k_raddr
rf_tlb_tag5_4k_rclk
rf_tlb_tag5_4k_rclk_rst_n
rf_tlb_tag5_4k_rdata
rf_tlb_tag5_4k_re
rf_tlb_tag5_4k_waddr
rf_tlb_tag5_4k_wclk
rf_tlb_tag5_4k_wclk_rst_n
rf_tlb_tag5_4k_wdata
rf_tlb_tag5_4k_we
rf_tlb_tag6_4k_raddr
rf_tlb_tag6_4k_rclk
rf_tlb_tag6_4k_rclk_rst_n
rf_tlb_tag6_4k_rdata
rf_tlb_tag6_4k_re
rf_tlb_tag6_4k_waddr
rf_tlb_tag6_4k_wclk
rf_tlb_tag6_4k_wclk_rst_n
rf_tlb_tag6_4k_wdata
rf_tlb_tag6_4k_we
rf_tlb_tag7_4k_raddr
rf_tlb_tag7_4k_rclk
rf_tlb_tag7_4k_rclk_rst_n
rf_tlb_tag7_4k_rdata
rf_tlb_tag7_4k_re
rf_tlb_tag7_4k_waddr
rf_tlb_tag7_4k_wclk
rf_tlb_tag7_4k_wclk_rst_n
rf_tlb_tag7_4k_wdata
rf_tlb_tag7_4k_we
rf_uno_atm_cmp_fifo_mem_raddr
rf_uno_atm_cmp_fifo_mem_rclk
rf_uno_atm_cmp_fifo_mem_rclk_rst_n
rf_uno_atm_cmp_fifo_mem_rdata
rf_uno_atm_cmp_fifo_mem_re
rf_uno_atm_cmp_fifo_mem_waddr
rf_uno_atm_cmp_fifo_mem_wclk
rf_uno_atm_cmp_fifo_mem_wclk_rst_n
rf_uno_atm_cmp_fifo_mem_wdata
rf_uno_atm_cmp_fifo_mem_we
sr_aqed_addr
sr_aqed_clk
sr_aqed_clk_rst_n
sr_aqed_freelist_addr
sr_aqed_freelist_clk
sr_aqed_freelist_clk_rst_n
sr_aqed_freelist_rdata
sr_aqed_freelist_re
sr_aqed_freelist_wdata
sr_aqed_freelist_we
sr_aqed_ll_qe_hpnxt_addr
sr_aqed_ll_qe_hpnxt_clk
sr_aqed_ll_qe_hpnxt_clk_rst_n
sr_aqed_ll_qe_hpnxt_rdata
sr_aqed_ll_qe_hpnxt_re
sr_aqed_ll_qe_hpnxt_wdata
sr_aqed_ll_qe_hpnxt_we
sr_aqed_rdata
sr_aqed_re
sr_aqed_wdata
sr_aqed_we
sr_dir_nxthp_addr
sr_dir_nxthp_clk
sr_dir_nxthp_clk_rst_n
sr_dir_nxthp_rdata
sr_dir_nxthp_re
sr_dir_nxthp_wdata
sr_dir_nxthp_we
sr_freelist_0_addr
sr_freelist_0_clk
sr_freelist_0_clk_rst_n
sr_freelist_0_rdata
sr_freelist_0_re
sr_freelist_0_wdata
sr_freelist_0_we
sr_freelist_1_addr
sr_freelist_1_clk
sr_freelist_1_clk_rst_n
sr_freelist_1_rdata
sr_freelist_1_re
sr_freelist_1_wdata
sr_freelist_1_we
sr_freelist_2_addr
sr_freelist_2_clk
sr_freelist_2_clk_rst_n
sr_freelist_2_rdata
sr_freelist_2_re
sr_freelist_2_wdata
sr_freelist_2_we
sr_freelist_3_addr
sr_freelist_3_clk
sr_freelist_3_clk_rst_n
sr_freelist_3_rdata
sr_freelist_3_re
sr_freelist_3_wdata
sr_freelist_3_we
sr_freelist_4_addr
sr_freelist_4_clk
sr_freelist_4_clk_rst_n
sr_freelist_4_rdata
sr_freelist_4_re
sr_freelist_4_wdata
sr_freelist_4_we
sr_freelist_5_addr
sr_freelist_5_clk
sr_freelist_5_clk_rst_n
sr_freelist_5_rdata
sr_freelist_5_re
sr_freelist_5_wdata
sr_freelist_5_we
sr_freelist_6_addr
sr_freelist_6_clk
sr_freelist_6_clk_rst_n
sr_freelist_6_rdata
sr_freelist_6_re
sr_freelist_6_wdata
sr_freelist_6_we
sr_freelist_7_addr
sr_freelist_7_clk
sr_freelist_7_clk_rst_n
sr_freelist_7_rdata
sr_freelist_7_re
sr_freelist_7_wdata
sr_freelist_7_we
sr_hist_list_a_addr
sr_hist_list_a_clk
sr_hist_list_a_clk_rst_n
sr_hist_list_a_rdata
sr_hist_list_a_re
sr_hist_list_a_wdata
sr_hist_list_a_we
sr_hist_list_addr
sr_hist_list_clk
sr_hist_list_clk_rst_n
sr_hist_list_rdata
sr_hist_list_re
sr_hist_list_wdata
sr_hist_list_we
sr_nalb_nxthp_addr
sr_nalb_nxthp_clk
sr_nalb_nxthp_clk_rst_n
sr_nalb_nxthp_rdata
sr_nalb_nxthp_re
sr_nalb_nxthp_wdata
sr_nalb_nxthp_we
sr_qed_0_addr
sr_qed_0_clk
sr_qed_0_clk_rst_n
sr_qed_0_rdata
sr_qed_0_re
sr_qed_0_wdata
sr_qed_0_we
sr_qed_1_addr
sr_qed_1_clk
sr_qed_1_clk_rst_n
sr_qed_1_rdata
sr_qed_1_re
sr_qed_1_wdata
sr_qed_1_we
sr_qed_2_addr
sr_qed_2_clk
sr_qed_2_clk_rst_n
sr_qed_2_rdata
sr_qed_2_re
sr_qed_2_wdata
sr_qed_2_we
sr_qed_3_addr
sr_qed_3_clk
sr_qed_3_clk_rst_n
sr_qed_3_rdata
sr_qed_3_re
sr_qed_3_wdata
sr_qed_3_we
sr_qed_4_addr
sr_qed_4_clk
sr_qed_4_clk_rst_n
sr_qed_4_rdata
sr_qed_4_re
sr_qed_4_wdata
sr_qed_4_we
sr_qed_5_addr
sr_qed_5_clk
sr_qed_5_clk_rst_n
sr_qed_5_rdata
sr_qed_5_re
sr_qed_5_wdata
sr_qed_5_we
sr_qed_6_addr
sr_qed_6_clk
sr_qed_6_clk_rst_n
sr_qed_6_rdata
sr_qed_6_re
sr_qed_6_wdata
sr_qed_6_we
sr_qed_7_addr
sr_qed_7_clk
sr_qed_7_clk_rst_n
sr_qed_7_rdata
sr_qed_7_re
sr_qed_7_wdata
sr_qed_7_we
sr_rob_mem_addr
sr_rob_mem_clk
sr_rob_mem_clk_rst_n
sr_rob_mem_rdata
sr_rob_mem_re
sr_rob_mem_wdata
sr_rob_mem_we
strap_hqm_16b_portids
strap_hqm_cmpl_sai
strap_hqm_csr_cp
strap_hqm_csr_rac
strap_hqm_csr_wac
strap_hqm_device_id
strap_hqm_do_serr_rs
strap_hqm_do_serr_sai
strap_hqm_do_serr_sairs_valid
strap_hqm_do_serr_tag
strap_hqm_err_sb_sai
strap_hqm_force_pok_sai_0
strap_hqm_force_pok_sai_1
strap_hqm_resetprep_ack_sai
strap_hqm_resetprep_sai_0
strap_hqm_resetprep_sai_1
strap_hqm_tx_sai
strap_no_mgmt_acks

#########################################################################
# Non-standard Interfaces Ports with IfUnconnected attribute 
#########################################################################

#########################################################################
# Non-standard Interfaces Ports with user defined tags 
#########################################################################
prim_clk CLK 1
prim_clk CLK_MIN_FREQ 1000M
prim_clk CLK_MAX_FREQ 1000M
prim_clk CLK_TYPE FUNC_CLK
prim_clk CONTENTION_CLEARING_CLK 0
prim_clk SCANNABLE_CLK 1
prim_clk EARLY_CLK 0

#########################################################################
# Statistics                                                            
# Num Standard               : 161                                 
# Num AdHoc                  : 3249                               
# Num AdHoc (attribute)      : 0                          
# Num AdHoc (user tagged)    : 1                          
#########################################################################
-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : dvp_apb4
-- InterfaceDefn : APB4
-- InterfaceVer  : 2.0_r1.0__vC_r1.0
-- Definition    : APB4
-- Version       : 2.0_r1.0__vC_r1.0
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
PADDR                         fromProvider        in                  dvp_paddr
PENABLE                       fromProvider        in                  dvp_penable
PPROT                         fromProvider        in                  dvp_pprot
PRDATA                        fromConsumer        out                 dvp_prdata
PREADY                        fromConsumer        out                 dvp_pready
PSELx                         fromProvider        in                  dvp_psel
PSLVERR                       fromConsumer        out                 dvp_pslverr
PSTRB                         fromProvider        in                  dvp_pstrb
PWDATA                        fromProvider        in                  dvp_pwdata
PWRITE                        fromProvider        in                  dvp_pwrite

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
PADDR_WIDTH                   integer             32                  <open>
PDATA_WIDTH                   integer             32                  <open>
PSEL_WIDTH                    integer             1                   <open>
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : dvp_ctf
-- InterfaceDefn : CTF::Signals
-- InterfaceVer  : 1.0_r1.1__v1.0_r1.1
-- Definition    : CTF::Signals
-- Version       : 1.0_r1.1__v1.0_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
trig_fabric_in                fromProvider        in                  ftrig_fabric_in
trig_fabric_in_ack            fromConsumer        out                 atrig_fabric_in_ack
trig_fabric_out               fromConsumer        out                 atrig_fabric_out
trig_fabric_out_ack           fromProvider        in                  ftrig_fabric_out_ack

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>
TRIGFABWIDTH                  integer             4                   HQM_TRIGFABWIDTH

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : dvp_dsp_inside
-- InterfaceDefn : IOSF::DFX::DSP_INSIDE
-- InterfaceVer  : 2.0_r1.2__v2.0_r1.2
-- Definition    : IOSF::DFX::DSP_INSIDE
-- Version       : 2.0_r1.2__v2.0_r1.2
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
DEBUG_CAPABILITIES_ENABLING   fromProvider        in                  fdfx_debug_cap
DEBUG_CAPABILITIES_ENABLING_VALIDfromProvider        in                  fdfx_debug_cap_valid
DFX_SECURE_POLICY             fromProvider        in                  fdfx_security_policy
EARLYBOOT_EXIT                fromProvider        in                  fdfx_earlyboot_debug_exit
POLICY_UPDATE                 fromProvider        in                  fdfx_policy_update

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
DFX_SECURE_WIDTH              integer             8                   <open>
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : dvp_dtf
-- InterfaceDefn : DTF::Signals
-- InterfaceVer  : 1.4_r1.2__v1.4_r1.2
-- Definition    : DTF::Signals
-- Version       : 1.4_r1.2__v1.4_r1.2
-- InterfaceType : provider
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
adtf_dnstream_data_out        fromProvider        out                 adtf_dnstream_data
adtf_dnstream_header_out      fromProvider        out                 adtf_dnstream_header
adtf_dnstream_valid_out       fromProvider        out                 adtf_dnstream_valid
fdtf_upstream_active_in       fromConsumer        in                  fdtf_upstream_active
fdtf_upstream_credit_in       fromConsumer        in                  fdtf_upstream_credit
fdtf_upstream_sync_in         fromConsumer        in                  fdtf_upstream_sync

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
DTF_DATA_WIDTH                integer             64                  HQM_DTF_DATA_WIDTH
DTF_HEADER_WIDTH              integer             25                  HQM_DTF_HEADER_WIDTH
DTF_ISO_INTERFACE             boolean             0                   <open>
DTF_PG_INTERFACE              boolean             0                   <open>
NumConsumers                  integer             1                   <open>
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : dvp_dtf_clock
-- InterfaceDefn : DTF::Clock
-- InterfaceVer  : 1.4_r1.2__v1.4_r1.2
-- Definition    : DTF::Clock
-- Version       : 1.4_r1.2__v1.4_r1.2
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
fdtf_clk                      fromProvider        in                  fdtf_clk
fdtf_cry_clk                  fromProvider        in                  fdtf_cry_clk

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : dvp_dtf_misc
-- InterfaceDefn : DTF::Misc
-- InterfaceVer  : 1.4_r1.2__v1.4_r1.2
-- Definition    : DTF::Misc
-- Version       : 1.4_r1.2__v1.4_r1.2
-- InterfaceType : provider
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
adtf_rst_out_b                fromProvider        out                 <open>
fdtf_fast_cnt_width           fromConsumer        in                  fdtf_fast_cnt_width
fdtf_iso_b                    fromConsumer        in                  <open>
fdtf_packetizer_cid_N         fromConsumer        in                  fdtf_packetizer_cid
fdtf_packetizer_mid_N         fromConsumer        in                  fdtf_packetizer_mid
fdtf_pg_empty_in              fromConsumer        in                  <open>
fdtf_survive_mode             fromConsumer        in                  fdtf_survive_mode

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
DTF_DATA_WIDTH                integer             64                  <open>
DTF_HEADER_WIDTH              integer             25                  <open>
DTF_ISO_INTERFACE             boolean             0                   <open>
DTF_PG_INTERFACE              boolean             0                   <open>
NumConsumers                  integer             1                   <open>
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : dvp_dtf_reset
-- InterfaceDefn : DTF::Reset
-- InterfaceVer  : 1.4_r1.2__v1.4_r1.2
-- Definition    : DTF::Reset
-- Version       : 1.4_r1.2__v1.4_r1.2
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
fdtf_rst_b                    fromProvider        in                  fdtf_rst_b

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : iosf_sideband
-- InterfaceDefn : IOSF::SB
-- InterfaceVer  : 1.4_r1.3__v1.4_r1.3
-- Definition    : IOSF::SB
-- Version       : 1.4_r1.3__v1.4_r1.3
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
MEOM                          fromConsumer        out                 gpsb_meom
MNPCUP                        fromProvider        in                  gpsb_mnpcup
MNPPUT                        fromConsumer        out                 gpsb_mnpput
MPARITY                       fromConsumer        out                 gpsb_mparity
MPAYLOAD                      fromConsumer        out                 gpsb_mpayload
MPCCUP                        fromProvider        in                  gpsb_mpccup
MPCPUT                        fromConsumer        out                 gpsb_mpcput
SIDE_ISM_AGENT                fromConsumer        out                 gpsb_side_ism_agent
SIDE_ISM_FABRIC               fromProvider        in                  gpsb_side_ism_fabric
TEOM                          fromProvider        in                  gpsb_teom
TNPCUP                        fromConsumer        out                 gpsb_tnpcup
TNPPUT                        fromProvider        in                  gpsb_tnpput
TPARITY                       fromProvider        in                  gpsb_tparity
TPAYLOAD                      fromProvider        in                  gpsb_tpayload
TPCCUP                        fromConsumer        out                 gpsb_tpccup
TPCPUT                        fromProvider        in                  gpsb_tpcput

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
ARRAY_DIM0_LSB                integer             0                   <open>
ARRAY_DIM0_SIZE               integer             1                   <open>
ARRAY_DIM1_LSB                integer             0                   <open>
ARRAY_DIM1_SIZE               integer             1                   <open>
INST_SIZE                     integer             1                   <open>
MESSAGEPAYLOADWIDTH           integer             8                   HQM_SBE_DATAWIDTH
SB_PARITY_REQUIRED            boolean             1                   HQM_SBE_PARITY_REQUIRED
SlotNumber                    integer             -1                  <open>
VECTOR_DIM0_LSB               integer             0                   <open>
VECTOR_DIM0_SIZE              integer             1                   <open>
VECTOR_DIM1_LSB               integer             0                   <open>
VECTOR_DIM1_SIZE              integer             1                   <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : iosf_sideband_clock
-- InterfaceDefn : IOSF::SB::Clock
-- InterfaceVer  : 1.4_r1.3__v1.4_r1.3
-- Definition    : IOSF::SB::Clock
-- Version       : 1.4_r1.3__v1.4_r1.3
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
SIDE_CLK                      fromProvider        in                  side_clk

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
ARRAY_DIM0_LSB                integer             0                   <open>
ARRAY_DIM0_SIZE               integer             1                   <open>
ARRAY_DIM1_LSB                integer             0                   <open>
ARRAY_DIM1_SIZE               integer             1                   <open>
INST_SIZE                     integer             1                   <open>
SlotNumber                    integer             -1                  <open>
VECTOR_DIM0_LSB               integer             0                   <open>
VECTOR_DIM0_SIZE              integer             1                   <open>
VECTOR_DIM1_LSB               integer             0                   <open>
VECTOR_DIM1_SIZE              integer             1                   <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : iosf_sideband_idstraps
-- InterfaceDefn : IOSF::SB::IdStraps
-- InterfaceVer  : 1.4_r1.3__v1.4_r1.3
-- Definition    : IOSF::SB::IdStraps
-- Version       : 1.4_r1.3__v1.4_r1.3
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
aer_destid                    fromProvider        in                  strap_hqm_err_sb_dstid
aer_srcid                     fromProvider        in                  <open>
fuse_contoller_destid         fromProvider        in                  <open>
fuse_controller_srcid         fromProvider        in                  <open>
lpc_destid                    fromProvider        in                  <open>
lpc_srcid                     fromProvider        in                  <open>
mca_destid                    fromProvider        in                  <open>
mca_srcid                     fromProvider        in                  <open>
my_sb_id                      fromProvider        in                  strap_hqm_gpsb_srcid
pcie_err_destid               fromProvider        in                  strap_hqm_do_serr_dstid
pcie_err_srcid                fromProvider        in                  <open>
pmon_destid                   fromProvider        in                  <open>
pmon_srcid                    fromProvider        in                  <open>
pmu_destid                    fromProvider        in                  <open>
pmu_srcid                     fromProvider        in                  <open>
smi_destid                    fromProvider        in                  <open>
smi_srcid                     fromProvider        in                  <open>
soft_strap_controller_destid  fromProvider        in                  <open>
soft_strap_controller_srcid   fromProvider        in                  <open>
spi_destid                    fromProvider        in                  <open>
spi_srcid                     fromProvider        in                  <open>
time_sync_destid              fromProvider        in                  <open>
time_sync_srcid               fromProvider        in                  <open>

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
AER_DESTID                    integer             0                   <open>
AER_SRCID                     integer             0                   <open>
ARRAY_DIM0_LSB                integer             0                   <open>
ARRAY_DIM0_SIZE               integer             1                   <open>
ARRAY_DIM1_LSB                integer             0                   <open>
ARRAY_DIM1_SIZE               integer             1                   <open>
FUSE_CONTOLLER_DESTID         integer             0                   <open>
FUSE_CONTROLLER_SRCID         integer             0                   <open>
INST_SIZE                     integer             1                   <open>
LPC_DESTID                    integer             0                   <open>
LPC_SRCID                     integer             0                   <open>
MCA_DESTID                    integer             0                   <open>
MCA_SRCID                     integer             0                   <open>
MY_SB_ID                      integer             0                   <open>
PCIE_ERR_DESTID               integer             0                   <open>
PCIE_ERR_SRCID                integer             0                   <open>
PMON_DESTID                   integer             0                   <open>
PMON_SRCID                    integer             0                   <open>
PMU_DESTID                    integer             0                   <open>
PMU_SRCID                     integer             0                   <open>
SMI_DESTID                    integer             0                   <open>
SMI_SRCID                     integer             0                   <open>
SOFT_STRAP_CONTROLLER_DESTID  integer             0                   <open>
SOFT_STRAP_CONTROLLER_SRCID   integer             0                   <open>
SPI_DESTID                    integer             0                   <open>
SPI_SRCID                     integer             0                   <open>
SlotNumber                    integer             -1                  <open>
TIME_SYNC_DESTID              integer             0                   <open>
TIME_SYNC_SRCID               integer             0                   <open>
VECTOR_DIM0_LSB               integer             0                   <open>
VECTOR_DIM0_SIZE              integer             1                   <open>
VECTOR_DIM1_LSB               integer             0                   <open>
VECTOR_DIM1_SIZE              integer             1                   <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : iosf_sideband_pok
-- InterfaceDefn : IOSF::SB::Pok
-- InterfaceVer  : 1.4_r1.3__v1.4_r1.3
-- Definition    : IOSF::SB::Pok
-- Version       : 1.4_r1.3__v1.4_r1.3
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
SIDE_POK                      fromConsumer        out                 side_pok

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
ARRAY_DIM0_LSB                integer             0                   <open>
ARRAY_DIM0_SIZE               integer             1                   <open>
ARRAY_DIM1_LSB                integer             0                   <open>
ARRAY_DIM1_SIZE               integer             1                   <open>
INST_SIZE                     integer             1                   <open>
SlotNumber                    integer             -1                  <open>
VECTOR_DIM0_LSB               integer             0                   <open>
VECTOR_DIM0_SIZE              integer             1                   <open>
VECTOR_DIM1_LSB               integer             0                   <open>
VECTOR_DIM1_SIZE              integer             1                   <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : iosf_sideband_power
-- InterfaceDefn : IOSF::SB::Power
-- InterfaceVer  : 1.4_r1.3__v1.4_r1.3
-- Definition    : IOSF::SB::Power
-- Version       : 1.4_r1.3__v1.4_r1.3
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
SIDE_CLKACK                   fromProvider        in                  side_clkack
SIDE_CLKREQ                   fromConsumer        out                 side_clkreq

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
ARRAY_DIM0_LSB                integer             0                   <open>
ARRAY_DIM0_SIZE               integer             1                   <open>
ARRAY_DIM1_LSB                integer             0                   <open>
ARRAY_DIM1_SIZE               integer             1                   <open>
INST_SIZE                     integer             1                   <open>
SlotNumber                    integer             -1                  <open>
VECTOR_DIM0_LSB               integer             0                   <open>
VECTOR_DIM0_SIZE              integer             1                   <open>
VECTOR_DIM1_LSB               integer             0                   <open>
VECTOR_DIM1_SIZE              integer             1                   <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : iosf_sideband_reset
-- InterfaceDefn : IOSF::SB::Reset
-- InterfaceVer  : 1.4_r1.3__v1.4_r1.3
-- Definition    : IOSF::SB::Reset
-- Version       : 1.4_r1.3__v1.4_r1.3
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
SIDE_RST_B                    fromProvider        in                  side_rst_b

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
ARRAY_DIM0_LSB                integer             0                   <open>
ARRAY_DIM0_SIZE               integer             1                   <open>
ARRAY_DIM1_LSB                integer             0                   <open>
ARRAY_DIM1_SIZE               integer             1                   <open>
INST_SIZE                     integer             1                   <open>
SlotNumber                    integer             -1                  <open>
VECTOR_DIM0_LSB               integer             0                   <open>
VECTOR_DIM0_SIZE              integer             1                   <open>
VECTOR_DIM1_LSB               integer             0                   <open>
VECTOR_DIM1_SIZE              integer             1                   <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : iosf_sideband_wake
-- InterfaceDefn : wake_intf
-- InterfaceVer  : 1.0__1.0
-- Definition    : wake_intf
-- Version       : 1.0__1.0
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
CG_WAKE                       fromProvider        in                  <open>
PG_WAKE                       fromProvider        in                  side_pwrgate_pmc_wake

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : prim_clock_req_ack
-- InterfaceDefn : CLOCK_REQ_ACK
-- InterfaceVer  : 2.0_r1.0__v2.0_r1.0
-- Definition    : CLOCK_REQ_ACK
-- Version       : 2.0_r1.0__v2.0_r1.0
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
CLKACK                        fromProvider        in                  prim_clkack
CLKREQ                        fromConsumer        out                 prim_clkreq

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : prim_reset
-- InterfaceDefn : Reset
-- InterfaceVer  : 1.0_r1.1__v1.0_r1.1
-- Definition    : Reset
-- Version       : 1.0_r1.1__v1.0_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
CG_WAKE                       fromProvider        in                  pma_safemode
FORCEPGPOK_NOPG               fromProvider        in                  <open>
FORCEPGPOK_PG                 fromProvider        in                  <open>
PG_WAKE                       fromProvider        in                  prim_pwrgate_pmc_wake
VCC_ISO_B                     fromProvider        in                  <open>
VCC_LOGIC_RST_B               fromProvider        in                  prim_rst_b
VCC_PWRGOOD                   fromProvider        in                  <open>
VCC_PWRGOOD_RST_B             fromProvider        in                  powergood_rst_b

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : rtdr_iosfsb_ism
-- InterfaceDefn : IOSF::DFX::RTDR
-- InterfaceVer  : 1.5_r1.1__v1.5_r1.1
-- Definition    : IOSF::DFX::RTDR
-- Version       : 1.5_r1.1__v1.5_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
RTDR_CAPTURE                  fromProvider        in                  rtdr_iosfsb_ism_capturedr
RTDR_IRDEC                    fromProvider        in                  rtdr_iosfsb_ism_irdec
RTDR_SHIFT                    fromProvider        in                  rtdr_iosfsb_ism_shiftdr
RTDR_TDI                      fromProvider        in                  rtdr_iosfsb_ism_tdi
RTDR_TDO                      fromConsumer        out                 rtdr_iosfsb_ism_tdo
RTDR_UPDATE                   fromProvider        in                  rtdr_iosfsb_ism_updatedr

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
CTRL_TDI_WIDTH                integer             1                   <open>
NUM_RTDR                      integer             1                   <open>
NUM_TDO                       integer             1                   <open>
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : rtdr_iosfsb_ism_clock
-- InterfaceDefn : IOSF::DFX::RTDR::Clock
-- InterfaceVer  : 1.5_r1.1__v1.5_r1.1
-- Definition    : IOSF::DFX::RTDR::Clock
-- Version       : 1.5_r1.1__v1.5_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
RTDR_TCK                      fromProvider        in                  rtdr_iosfsb_ism_tck

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : rtdr_iosfsb_ism_reset
-- InterfaceDefn : IOSF::DFX::RTDR::Reset
-- InterfaceVer  : 1.5_r1.1__v1.5_r1.1
-- Definition    : IOSF::DFX::RTDR::Reset
-- Version       : 1.5_r1.1__v1.5_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
RTDR_PWRGOOD_RST_B            fromProvider        in                  rtdr_iosfsb_ism_trst_b

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : rtdr_tapconfig
-- InterfaceDefn : IOSF::DFX::RTDR
-- InterfaceVer  : 1.5_r1.1__v1.5_r1.1
-- Definition    : IOSF::DFX::RTDR
-- Version       : 1.5_r1.1__v1.5_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
RTDR_CAPTURE                  fromProvider        in                  rtdr_tapconfig_capturedr
RTDR_IRDEC                    fromProvider        in                  rtdr_tapconfig_irdec
RTDR_SHIFT                    fromProvider        in                  rtdr_tapconfig_shiftdr
RTDR_TDI                      fromProvider        in                  rtdr_tapconfig_tdi
RTDR_TDO                      fromConsumer        out                 rtdr_tapconfig_tdo
RTDR_UPDATE                   fromProvider        in                  rtdr_tapconfig_updatedr

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
CTRL_TDI_WIDTH                integer             1                   <open>
NUM_RTDR                      integer             1                   <open>
NUM_TDO                       integer             1                   <open>
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : rtdr_tapconfig_clock
-- InterfaceDefn : IOSF::DFX::RTDR::Clock
-- InterfaceVer  : 1.5_r1.1__v1.5_r1.1
-- Definition    : IOSF::DFX::RTDR::Clock
-- Version       : 1.5_r1.1__v1.5_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
RTDR_TCK                      fromProvider        in                  rtdr_tapconfig_tck

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : rtdr_tapconfig_reset
-- InterfaceDefn : IOSF::DFX::RTDR::Reset
-- InterfaceVer  : 1.5_r1.1__v1.5_r1.1
-- Definition    : IOSF::DFX::RTDR::Reset
-- Version       : 1.5_r1.1__v1.5_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
RTDR_PWRGOOD_RST_B            fromProvider        in                  rtdr_tapconfig_trst_b

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : rtdr_taptrigger
-- InterfaceDefn : IOSF::DFX::RTDR
-- InterfaceVer  : 1.5_r1.1__v1.5_r1.1
-- Definition    : IOSF::DFX::RTDR
-- Version       : 1.5_r1.1__v1.5_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
RTDR_CAPTURE                  fromProvider        in                  rtdr_taptrigger_capturedr
RTDR_IRDEC                    fromProvider        in                  rtdr_taptrigger_irdec
RTDR_SHIFT                    fromProvider        in                  rtdr_taptrigger_shiftdr
RTDR_TDI                      fromProvider        in                  rtdr_taptrigger_tdi
RTDR_TDO                      fromConsumer        out                 rtdr_taptrigger_tdo
RTDR_UPDATE                   fromProvider        in                  rtdr_taptrigger_updatedr

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
CTRL_TDI_WIDTH                integer             1                   <open>
NUM_RTDR                      integer             1                   <open>
NUM_TDO                       integer             1                   <open>
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : rtdr_taptrigger_clock
-- InterfaceDefn : IOSF::DFX::RTDR::Clock
-- InterfaceVer  : 1.5_r1.1__v1.5_r1.1
-- Definition    : IOSF::DFX::RTDR::Clock
-- Version       : 1.5_r1.1__v1.5_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
RTDR_TCK                      fromProvider        in                  rtdr_taptrigger_tck

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : rtdr_taptrigger_reset
-- InterfaceDefn : IOSF::DFX::RTDR::Reset
-- InterfaceVer  : 1.5_r1.1__v1.5_r1.1
-- Definition    : IOSF::DFX::RTDR::Reset
-- Version       : 1.5_r1.1__v1.5_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
RTDR_PWRGOOD_RST_B            fromProvider        in                  rtdr_taptrigger_trst_b

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : scan
-- InterfaceDefn : IOSF::DFX::SCAN
-- InterfaceVer  : 2.4_r1.4__v2.4_r1.4
-- Definition    : IOSF::DFX::SCAN
-- Version       : 2.4_r1.4__v2.4_r1.4
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
ASCAN_SDO                     fromConsumer        out                 <open>
FSCAN_BYPLATRST_B             fromProvider        in                  <open>
FSCAN_BYPRST_B                fromProvider        in                  fscan_byprst_b
FSCAN_CLKGENCTRL              fromProvider        in                  <open>
FSCAN_CLKGENCTRLEN            fromProvider        in                  <open>
FSCAN_CLKUNGATE               fromProvider        in                  fscan_clkungate
FSCAN_CLKUNGATE_SYN           fromProvider        in                  fscan_clkungate_syn
FSCAN_EXTEST                  fromProvider        in                  <open>
FSCAN_INTEST                  fromProvider        in                  <open>
FSCAN_ISOL_CTRL               fromProvider        in                  fscan_isol_ctrl
FSCAN_ISOL_LAT_CTRL           fromProvider        in                  fscan_isol_lat_ctrl
FSCAN_LATCHCLOSED_B           fromProvider        in                  fscan_latchclosed_b
FSCAN_LATCHOPEN               fromProvider        in                  fscan_latchopen
FSCAN_MODE                    fromProvider        in                  fscan_mode
FSCAN_MODE_ATSPEED            fromProvider        in                  <open>
FSCAN_MODE_POSTSCC            fromProvider        in                  <open>
FSCAN_RAM_BYPSEL              fromProvider        in                  <open>
FSCAN_RAM_INIT_EN             fromProvider        in                  <open>
FSCAN_RAM_INIT_VAL            fromProvider        in                  <open>
FSCAN_RAM_RDDIS_B             fromProvider        in                  <open>
FSCAN_RAM_WRDIS_B             fromProvider        in                  <open>
FSCAN_RET_CTRL                fromProvider        in                  fscan_ret_ctrl
FSCAN_RSTBYPEN                fromProvider        in                  fscan_rstbypen
FSCAN_SDI                     fromProvider        in                  <open>
FSCAN_SHIFTEN                 fromProvider        in                  fscan_shiften
FSCAN_SLOS_EN                 fromProvider        in                  <open>
FSCAN_TPI_CONTROL_EN          fromProvider        in                  <open>
FSCAN_TPI_OBSERVE_EN          fromProvider        in                  <open>

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
NUM_BYPLATRST_B               integer             1                   <open>
NUM_BYPPST_B                  integer             1                   <open>
NUM_BYPRST_B                  integer             1                   <open>
NUM_CLKGENCTRL                integer             1                   <open>
NUM_CLKGENCTRLEN              integer             1                   <open>
NUM_RAM_BYPSEL                integer             1                   <open>
NUM_RSTBYPEN                  integer             1                   <open>
SCAN_CTL_WIDTH                integer             1                   <open>
SCAN_DATA_WIDTH               integer             1                   <open>
SCAN_INDEX                    string              0                   <open>
SCAN_PREFIX                   string              hqm_                <open>
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : scan_reset
-- InterfaceDefn : IOSF::DFX::SCAN::Reset
-- InterfaceVer  : 2.4_r1.4__v2.4_r1.4
-- Definition    : IOSF::DFX::SCAN::Reset
-- Version       : 2.4_r1.4__v2.4_r1.4
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
FDFX_POWERGOOD                fromProvider        in                  fdfx_powergood

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : sfi_rx_data
-- InterfaceDefn : SFI::Data
-- InterfaceVer  : 1.0_r1.1__v1.0_r1.1
-- Definition    : SFI::Data
-- Version       : 1.0_r1.1__v1.0_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
data                          fromProvider        in                  sfi_rx_data
data_aux_parity               fromProvider        in                  sfi_rx_data_aux_parity
data_block                    fromConsumer        out                 sfi_rx_data_block
data_crd_rtn_block            fromProvider        in                  sfi_rx_data_crd_rtn_block
data_crd_rtn_ded              fromConsumer        out                 <open>
data_crd_rtn_fc_id            fromConsumer        out                 sfi_rx_data_crd_rtn_fc_id
data_crd_rtn_valid            fromConsumer        out                 sfi_rx_data_crd_rtn_valid
data_crd_rtn_value            fromConsumer        out                 sfi_rx_data_crd_rtn_value
data_crd_rtn_vc_id            fromConsumer        out                 sfi_rx_data_crd_rtn_vc_id
data_early_valid              fromProvider        in                  sfi_rx_data_early_valid
data_edb                      fromProvider        in                  sfi_rx_data_edb
data_end                      fromProvider        in                  sfi_rx_data_end
data_info_byte                fromProvider        in                  sfi_rx_data_info_byte
data_parity                   fromProvider        in                  sfi_rx_data_parity
data_poison                   fromProvider        in                  sfi_rx_data_poison
data_start                    fromProvider        in                  sfi_rx_data_start
data_suffix                   fromProvider        in                  <open>
data_trailer                  fromProvider        in                  <open>
data_valid                    fromProvider        in                  sfi_rx_data_valid

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
BCM_EN                        boolean             1                   HQM_SFI_RX_BCM_EN
BLOCK_EARLY_VLD_EN            boolean             1                   HQM_SFI_RX_BLOCK_EARLY_VLD_EN
D                             integer             32                  HQM_SFI_RX_D
DATA_AUX_PARITY_EN            boolean             1                   HQM_SFI_RX_DATA_AUX_PARITY_EN
DATA_CRD_GRAN                 integer             4                   HQM_SFI_RX_DATA_CRD_GRAN
DATA_INTERLEAVE               boolean             0                   HQM_SFI_RX_DATA_INTERLEAVE
DATA_LAYER_EN                 boolean             1                   HQM_SFI_RX_DATA_LAYER_EN
DATA_MAX_FC_VC                integer             1                   HQM_SFI_RX_DATA_MAX_FC_VC
DATA_PARITY_EN                boolean             1                   HQM_SFI_RX_DATA_PARITY_EN
DATA_PASS_HDR                 boolean             0                   HQM_SFI_RX_DATA_PASS_HDR
DS                            integer             1                   HQM_SFI_RX_DS
ECRC_SUPPORT                  boolean             0                   HQM_SFI_RX_ECRC_SUPPORT
FATAL_EN                      boolean             0                   HQM_SFI_RX_FATAL_EN
FLIT_MODE_PREFIX_EN           boolean             0                   HQM_SFI_RX_FLIT_MODE_PREFIX_EN
H                             integer             32                  HQM_SFI_RX_H
HDR_DATA_SEP                  integer             1                   HQM_SFI_RX_HDR_DATA_SEP
HDR_MAX_FC_VC                 integer             1                   HQM_SFI_RX_HDR_MAX_FC_VC
HGRAN                         integer             4                   HQM_SFI_RX_HGRAN
HPARITY                       boolean             1                   HQM_SFI_RX_HPARITY
IDE_SUPPORT                   boolean             0                   HQM_SFI_RX_IDE_SUPPORT
M                             integer             1                   HQM_SFI_RX_M
MAX_CRD_CNT_WIDTH             integer             12                  HQM_SFI_RX_MAX_CRD_CNT_WIDTH
MAX_HDR_WIDTH                 integer             32                  HQM_SFI_RX_MAX_HDR_WIDTH
NDCRD                         integer             4                   HQM_SFI_RX_NDCRD
NHCRD                         integer             4                   HQM_SFI_RX_NHCRD
NUM_SHARED_POOLS              integer             0                   HQM_SFI_RX_NUM_SHARED_POOLS
PCIE_MERGED_SELECT            boolean             0                   HQM_SFI_RX_PCIE_MERGED_SELECT
PCIE_SHARED_SELECT            boolean             0                   HQM_SFI_RX_PCIE_SHARED_SELECT
RBN                           integer             3                   HQM_SFI_RX_RBN
SHARED_CREDIT_EN              boolean             0                   HQM_SFI_RX_SHARED_CREDIT_EN
SH_DATA_CRD_BLK_SZ            integer             1                   HQM_SFI_RX_SH_DATA_CRD_BLK_SZ
SH_HDR_CRD_BLK_SZ             integer             1                   HQM_SFI_RX_SH_HDR_CRD_BLK_SZ
SlotNumber                    integer             -1                  <open>
TBN                           integer             1                   HQM_SFI_RX_TBN
TX_CRD_REG                    boolean             1                   HQM_SFI_RX_TX_CRD_REG
VIRAL_EN                      boolean             0                   HQM_SFI_RX_VIRAL_EN
VR                            integer             0                   HQM_SFI_RX_VR
VT                            integer             0                   HQM_SFI_RX_VT

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : sfi_rx_globals
-- InterfaceDefn : SFI::Globals
-- InterfaceVer  : 1.0_r1.1__v1.0_r1.1
-- Definition    : SFI::Globals
-- Version       : 1.0_r1.1__v1.0_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
rx_empty                      fromConsumer        out                 sfi_rx_rx_empty
rx_vendor_field               fromConsumer        out                 <open>
rxcon_ack                     fromConsumer        out                 sfi_rx_rxcon_ack
rxdiscon_nack                 fromConsumer        out                 sfi_rx_rxdiscon_nack
tx_fatal                      fromProvider        in                  <open>
tx_vendor_field               fromProvider        in                  <open>
tx_viral                      fromProvider        in                  <open>
txcon_req                     fromProvider        in                  sfi_rx_txcon_req

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
BCM_EN                        boolean             1                   HQM_SFI_RX_BCM_EN
BLOCK_EARLY_VLD_EN            boolean             1                   HQM_SFI_RX_BLOCK_EARLY_VLD_EN
D                             integer             32                  HQM_SFI_RX_D
DATA_AUX_PARITY_EN            boolean             1                   HQM_SFI_RX_DATA_AUX_PARITY_EN
DATA_CRD_GRAN                 integer             4                   HQM_SFI_RX_DATA_CRD_GRAN
DATA_INTERLEAVE               boolean             0                   HQM_SFI_RX_DATA_INTERLEAVE
DATA_LAYER_EN                 boolean             1                   HQM_SFI_RX_DATA_LAYER_EN
DATA_MAX_FC_VC                integer             1                   HQM_SFI_RX_DATA_MAX_FC_VC
DATA_PARITY_EN                boolean             1                   HQM_SFI_RX_DATA_PARITY_EN
DATA_PASS_HDR                 boolean             0                   HQM_SFI_RX_DATA_PASS_HDR
DS                            integer             1                   HQM_SFI_RX_DS
ECRC_SUPPORT                  boolean             0                   HQM_SFI_RX_ECRC_SUPPORT
FATAL_EN                      boolean             0                   HQM_SFI_RX_FATAL_EN
FLIT_MODE_PREFIX_EN           boolean             0                   HQM_SFI_RX_FLIT_MODE_PREFIX_EN
H                             integer             32                  HQM_SFI_RX_H
HDR_DATA_SEP                  integer             1                   HQM_SFI_RX_HDR_DATA_SEP
HDR_MAX_FC_VC                 integer             1                   HQM_SFI_RX_HDR_MAX_FC_VC
HGRAN                         integer             4                   HQM_SFI_RX_HGRAN
HPARITY                       boolean             1                   HQM_SFI_RX_HPARITY
IDE_SUPPORT                   boolean             0                   HQM_SFI_RX_IDE_SUPPORT
M                             integer             1                   HQM_SFI_RX_M
MAX_CRD_CNT_WIDTH             integer             12                  HQM_SFI_RX_MAX_CRD_CNT_WIDTH
MAX_HDR_WIDTH                 integer             32                  HQM_SFI_RX_MAX_HDR_WIDTH
NDCRD                         integer             4                   HQM_SFI_RX_NDCRD
NHCRD                         integer             4                   HQM_SFI_RX_NHCRD
NUM_SHARED_POOLS              integer             0                   HQM_SFI_RX_NUM_SHARED_POOLS
PCIE_MERGED_SELECT            boolean             0                   HQM_SFI_RX_PCIE_MERGED_SELECT
PCIE_SHARED_SELECT            boolean             0                   HQM_SFI_RX_PCIE_SHARED_SELECT
RBN                           integer             3                   HQM_SFI_RX_RBN
SHARED_CREDIT_EN              boolean             0                   HQM_SFI_RX_SHARED_CREDIT_EN
SH_DATA_CRD_BLK_SZ            integer             1                   HQM_SFI_RX_SH_DATA_CRD_BLK_SZ
SH_HDR_CRD_BLK_SZ             integer             1                   HQM_SFI_RX_SH_HDR_CRD_BLK_SZ
SlotNumber                    integer             -1                  <open>
TBN                           integer             1                   HQM_SFI_RX_TBN
TX_CRD_REG                    boolean             1                   HQM_SFI_RX_TX_CRD_REG
VIRAL_EN                      boolean             0                   HQM_SFI_RX_VIRAL_EN
VR                            integer             0                   HQM_SFI_RX_VR
VT                            integer             0                   HQM_SFI_RX_VT

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : sfi_rx_header
-- InterfaceDefn : SFI::Header
-- InterfaceVer  : 1.0_r1.1__v1.0_r1.1
-- Definition    : SFI::Header
-- Version       : 1.0_r1.1__v1.0_r1.1
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
hdr_block                     fromConsumer        out                 sfi_rx_hdr_block
hdr_crd_rtn_block             fromProvider        in                  sfi_rx_hdr_crd_rtn_block
hdr_crd_rtn_ded               fromConsumer        out                 <open>
hdr_crd_rtn_fc_id             fromConsumer        out                 sfi_rx_hdr_crd_rtn_fc_id
hdr_crd_rtn_valid             fromConsumer        out                 sfi_rx_hdr_crd_rtn_valid
hdr_crd_rtn_value             fromConsumer        out                 sfi_rx_hdr_crd_rtn_value
hdr_crd_rtn_vc_id             fromConsumer        out                 sfi_rx_hdr_crd_rtn_vc_id
hdr_early_valid               fromProvider        in                  sfi_rx_hdr_early_valid
hdr_info_bytes                fromProvider        in                  sfi_rx_hdr_info_bytes
hdr_valid                     fromProvider        in                  sfi_rx_hdr_valid
header                        fromProvider        in                  sfi_rx_header

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
BCM_EN                        boolean             1                   HQM_SFI_RX_BCM_EN
BLOCK_EARLY_VLD_EN            boolean             1                   HQM_SFI_RX_BLOCK_EARLY_VLD_EN
D                             integer             32                  HQM_SFI_RX_D
DATA_AUX_PARITY_EN            boolean             1                   HQM_SFI_RX_DATA_AUX_PARITY_EN
DATA_CRD_GRAN                 integer             4                   HQM_SFI_RX_DATA_CRD_GRAN
DATA_INTERLEAVE               boolean             0                   HQM_SFI_RX_DATA_INTERLEAVE
DATA_LAYER_EN                 boolean             1                   HQM_SFI_RX_DATA_LAYER_EN
DATA_MAX_FC_VC                integer             1                   HQM_SFI_RX_DATA_MAX_FC_VC
DATA_PARITY_EN                boolean             1                   HQM_SFI_RX_DATA_PARITY_EN
DATA_PASS_HDR                 boolean             0                   HQM_SFI_RX_DATA_PASS_HDR
DS                            integer             1                   HQM_SFI_RX_DS
ECRC_SUPPORT                  boolean             0                   HQM_SFI_RX_ECRC_SUPPORT
FATAL_EN                      boolean             0                   HQM_SFI_RX_FATAL_EN
FLIT_MODE_PREFIX_EN           boolean             0                   HQM_SFI_RX_FLIT_MODE_PREFIX_EN
H                             integer             32                  HQM_SFI_RX_H
HDR_DATA_SEP                  integer             1                   HQM_SFI_RX_HDR_DATA_SEP
HDR_MAX_FC_VC                 integer             1                   HQM_SFI_RX_HDR_MAX_FC_VC
HGRAN                         integer             4                   HQM_SFI_RX_HGRAN
HPARITY                       boolean             1                   HQM_SFI_RX_HPARITY
IDE_SUPPORT                   boolean             0                   HQM_SFI_RX_IDE_SUPPORT
M                             integer             1                   HQM_SFI_RX_M
MAX_CRD_CNT_WIDTH             integer             12                  HQM_SFI_RX_MAX_CRD_CNT_WIDTH
MAX_HDR_WIDTH                 integer             32                  HQM_SFI_RX_MAX_HDR_WIDTH
NDCRD                         integer             4                   HQM_SFI_RX_NDCRD
NHCRD                         integer             4                   HQM_SFI_RX_NHCRD
NUM_SHARED_POOLS              integer             0                   HQM_SFI_RX_NUM_SHARED_POOLS
PCIE_MERGED_SELECT            boolean             0                   HQM_SFI_RX_PCIE_MERGED_SELECT
PCIE_SHARED_SELECT            boolean             0                   HQM_SFI_RX_PCIE_SHARED_SELECT
RBN                           integer             3                   HQM_SFI_RX_RBN
SHARED_CREDIT_EN              boolean             0                   HQM_SFI_RX_SHARED_CREDIT_EN
SH_DATA_CRD_BLK_SZ            integer             1                   HQM_SFI_RX_SH_DATA_CRD_BLK_SZ
SH_HDR_CRD_BLK_SZ             integer             1                   HQM_SFI_RX_SH_HDR_CRD_BLK_SZ
SlotNumber                    integer             -1                  <open>
TBN                           integer             1                   HQM_SFI_RX_TBN
TX_CRD_REG                    boolean             1                   HQM_SFI_RX_TX_CRD_REG
VIRAL_EN                      boolean             0                   HQM_SFI_RX_VIRAL_EN
VR                            integer             0                   HQM_SFI_RX_VR
VT                            integer             0                   HQM_SFI_RX_VT

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : sfi_tx_data
-- InterfaceDefn : SFI::Data
-- InterfaceVer  : 1.0_r1.1__v1.0_r1.1
-- Definition    : SFI::Data
-- Version       : 1.0_r1.1__v1.0_r1.1
-- InterfaceType : provider
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
data                          fromProvider        out                 sfi_tx_data
data_aux_parity               fromProvider        out                 sfi_tx_data_aux_parity
data_block                    fromConsumer        in                  sfi_tx_data_block
data_crd_rtn_block            fromProvider        out                 sfi_tx_data_crd_rtn_block
data_crd_rtn_ded              fromConsumer        in                  <open>
data_crd_rtn_fc_id            fromConsumer        in                  sfi_tx_data_crd_rtn_fc_id
data_crd_rtn_valid            fromConsumer        in                  sfi_tx_data_crd_rtn_valid
data_crd_rtn_value            fromConsumer        in                  sfi_tx_data_crd_rtn_value
data_crd_rtn_vc_id            fromConsumer        in                  sfi_tx_data_crd_rtn_vc_id
data_early_valid              fromProvider        out                 sfi_tx_data_early_valid
data_edb                      fromProvider        out                 sfi_tx_data_edb
data_end                      fromProvider        out                 sfi_tx_data_end
data_info_byte                fromProvider        out                 sfi_tx_data_info_byte
data_parity                   fromProvider        out                 sfi_tx_data_parity
data_poison                   fromProvider        out                 sfi_tx_data_poison
data_start                    fromProvider        out                 sfi_tx_data_start
data_suffix                   fromProvider        out                 <open>
data_trailer                  fromProvider        out                 <open>
data_valid                    fromProvider        out                 sfi_tx_data_valid

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
BCM_EN                        boolean             1                   HQM_SFI_TX_BCM_EN
BLOCK_EARLY_VLD_EN            boolean             1                   HQM_SFI_TX_BLOCK_EARLY_VLD_EN
D                             integer             32                  HQM_SFI_TX_D
DATA_AUX_PARITY_EN            boolean             1                   HQM_SFI_TX_DATA_AUX_PARITY_EN
DATA_CRD_GRAN                 integer             4                   HQM_SFI_TX_DATA_CRD_GRAN
DATA_INTERLEAVE               boolean             0                   HQM_SFI_TX_DATA_INTERLEAVE
DATA_LAYER_EN                 boolean             1                   HQM_SFI_TX_DATA_LAYER_EN
DATA_MAX_FC_VC                integer             1                   HQM_SFI_TX_DATA_MAX_FC_VC
DATA_PARITY_EN                boolean             1                   HQM_SFI_TX_DATA_PARITY_EN
DATA_PASS_HDR                 boolean             0                   HQM_SFI_TX_DATA_PASS_HDR
DS                            integer             1                   HQM_SFI_TX_DS
ECRC_SUPPORT                  boolean             0                   HQM_SFI_TX_ECRC_SUPPORT
FATAL_EN                      boolean             0                   HQM_SFI_TX_FATAL_EN
FLIT_MODE_PREFIX_EN           boolean             0                   HQM_SFI_TX_FLIT_MODE_PREFIX_EN
H                             integer             32                  HQM_SFI_TX_H
HDR_DATA_SEP                  integer             0                   HQM_SFI_TX_HDR_DATA_SEP
HDR_MAX_FC_VC                 integer             1                   HQM_SFI_TX_HDR_MAX_FC_VC
HGRAN                         integer             4                   HQM_SFI_TX_HGRAN
HPARITY                       boolean             1                   HQM_SFI_TX_HPARITY
IDE_SUPPORT                   boolean             0                   HQM_SFI_TX_IDE_SUPPORT
M                             integer             1                   HQM_SFI_TX_M
MAX_CRD_CNT_WIDTH             integer             12                  HQM_SFI_TX_MAX_CRD_CNT_WIDTH
MAX_HDR_WIDTH                 integer             32                  HQM_SFI_TX_MAX_HDR_WIDTH
NDCRD                         integer             4                   HQM_SFI_TX_NDCRD
NHCRD                         integer             4                   HQM_SFI_TX_NHCRD
NUM_SHARED_POOLS              integer             0                   HQM_SFI_TX_NUM_SHARED_POOLS
NumConsumers                  integer             1                   <open>
PCIE_MERGED_SELECT            boolean             0                   HQM_SFI_TX_PCIE_MERGED_SELECT
PCIE_SHARED_SELECT            boolean             0                   HQM_SFI_TX_PCIE_SHARED_SELECT
RBN                           integer             1                   HQM_SFI_TX_RBN
SHARED_CREDIT_EN              boolean             0                   HQM_SFI_TX_SHARED_CREDIT_EN
SH_DATA_CRD_BLK_SZ            integer             1                   HQM_SFI_TX_SH_DATA_CRD_BLK_SZ
SH_HDR_CRD_BLK_SZ             integer             1                   HQM_SFI_TX_SH_HDR_CRD_BLK_SZ
SlotNumber                    integer             -1                  <open>
TBN                           integer             3                   HQM_SFI_TX_TBN
TX_CRD_REG                    boolean             1                   HQM_SFI_TX_TX_CRD_REG
VIRAL_EN                      boolean             0                   HQM_SFI_TX_VIRAL_EN
VR                            integer             0                   HQM_SFI_TX_VR
VT                            integer             0                   HQM_SFI_TX_VT

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : sfi_tx_globals
-- InterfaceDefn : SFI::Globals
-- InterfaceVer  : 1.0_r1.1__v1.0_r1.1
-- Definition    : SFI::Globals
-- Version       : 1.0_r1.1__v1.0_r1.1
-- InterfaceType : provider
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
rx_empty                      fromConsumer        in                  sfi_tx_rx_empty
rx_vendor_field               fromConsumer        in                  <open>
rxcon_ack                     fromConsumer        in                  sfi_tx_rxcon_ack
rxdiscon_nack                 fromConsumer        in                  sfi_tx_rxdiscon_nack
tx_fatal                      fromProvider        out                 <open>
tx_vendor_field               fromProvider        out                 <open>
tx_viral                      fromProvider        out                 <open>
txcon_req                     fromProvider        out                 sfi_tx_txcon_req

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
BCM_EN                        boolean             1                   HQM_SFI_TX_BCM_EN
BLOCK_EARLY_VLD_EN            boolean             1                   HQM_SFI_TX_BLOCK_EARLY_VLD_EN
D                             integer             32                  HQM_SFI_TX_D
DATA_AUX_PARITY_EN            boolean             1                   HQM_SFI_TX_DATA_AUX_PARITY_EN
DATA_CRD_GRAN                 integer             4                   HQM_SFI_TX_DATA_CRD_GRAN
DATA_INTERLEAVE               boolean             0                   HQM_SFI_TX_DATA_INTERLEAVE
DATA_LAYER_EN                 boolean             1                   HQM_SFI_TX_DATA_LAYER_EN
DATA_MAX_FC_VC                integer             1                   HQM_SFI_TX_DATA_MAX_FC_VC
DATA_PARITY_EN                boolean             1                   HQM_SFI_TX_DATA_PARITY_EN
DATA_PASS_HDR                 boolean             0                   HQM_SFI_TX_DATA_PASS_HDR
DS                            integer             1                   HQM_SFI_TX_DS
ECRC_SUPPORT                  boolean             0                   HQM_SFI_TX_ECRC_SUPPORT
FATAL_EN                      boolean             0                   HQM_SFI_TX_FATAL_EN
FLIT_MODE_PREFIX_EN           boolean             0                   HQM_SFI_TX_FLIT_MODE_PREFIX_EN
H                             integer             32                  HQM_SFI_TX_H
HDR_DATA_SEP                  integer             0                   HQM_SFI_TX_HDR_DATA_SEP
HDR_MAX_FC_VC                 integer             1                   HQM_SFI_TX_HDR_MAX_FC_VC
HGRAN                         integer             4                   HQM_SFI_TX_HGRAN
HPARITY                       boolean             1                   HQM_SFI_TX_HPARITY
IDE_SUPPORT                   boolean             0                   HQM_SFI_TX_IDE_SUPPORT
M                             integer             1                   HQM_SFI_TX_M
MAX_CRD_CNT_WIDTH             integer             12                  HQM_SFI_TX_MAX_CRD_CNT_WIDTH
MAX_HDR_WIDTH                 integer             32                  HQM_SFI_TX_MAX_HDR_WIDTH
NDCRD                         integer             4                   HQM_SFI_TX_NDCRD
NHCRD                         integer             4                   HQM_SFI_TX_NHCRD
NUM_SHARED_POOLS              integer             0                   HQM_SFI_TX_NUM_SHARED_POOLS
NumConsumers                  integer             1                   <open>
PCIE_MERGED_SELECT            boolean             0                   HQM_SFI_TX_PCIE_MERGED_SELECT
PCIE_SHARED_SELECT            boolean             0                   HQM_SFI_TX_PCIE_SHARED_SELECT
RBN                           integer             1                   HQM_SFI_TX_RBN
SHARED_CREDIT_EN              boolean             0                   HQM_SFI_TX_SHARED_CREDIT_EN
SH_DATA_CRD_BLK_SZ            integer             1                   HQM_SFI_TX_SH_DATA_CRD_BLK_SZ
SH_HDR_CRD_BLK_SZ             integer             1                   HQM_SFI_TX_SH_HDR_CRD_BLK_SZ
SlotNumber                    integer             -1                  <open>
TBN                           integer             3                   HQM_SFI_TX_TBN
TX_CRD_REG                    boolean             1                   HQM_SFI_TX_TX_CRD_REG
VIRAL_EN                      boolean             0                   HQM_SFI_TX_VIRAL_EN
VR                            integer             0                   HQM_SFI_TX_VR
VT                            integer             0                   HQM_SFI_TX_VT

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : sfi_tx_header
-- InterfaceDefn : SFI::Header
-- InterfaceVer  : 1.0_r1.1__v1.0_r1.1
-- Definition    : SFI::Header
-- Version       : 1.0_r1.1__v1.0_r1.1
-- InterfaceType : provider
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
hdr_block                     fromConsumer        in                  sfi_tx_hdr_block
hdr_crd_rtn_block             fromProvider        out                 sfi_tx_hdr_crd_rtn_block
hdr_crd_rtn_ded               fromConsumer        in                  <open>
hdr_crd_rtn_fc_id             fromConsumer        in                  sfi_tx_hdr_crd_rtn_fc_id
hdr_crd_rtn_valid             fromConsumer        in                  sfi_tx_hdr_crd_rtn_valid
hdr_crd_rtn_value             fromConsumer        in                  sfi_tx_hdr_crd_rtn_value
hdr_crd_rtn_vc_id             fromConsumer        in                  sfi_tx_hdr_crd_rtn_vc_id
hdr_early_valid               fromProvider        out                 sfi_tx_hdr_early_valid
hdr_info_bytes                fromProvider        out                 sfi_tx_hdr_info_bytes
hdr_valid                     fromProvider        out                 sfi_tx_hdr_valid
header                        fromProvider        out                 sfi_tx_header

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
BCM_EN                        boolean             1                   HQM_SFI_TX_BCM_EN
BLOCK_EARLY_VLD_EN            boolean             1                   HQM_SFI_TX_BLOCK_EARLY_VLD_EN
D                             integer             32                  HQM_SFI_TX_D
DATA_AUX_PARITY_EN            boolean             1                   HQM_SFI_TX_DATA_AUX_PARITY_EN
DATA_CRD_GRAN                 integer             4                   HQM_SFI_TX_DATA_CRD_GRAN
DATA_INTERLEAVE               boolean             0                   HQM_SFI_TX_DATA_INTERLEAVE
DATA_LAYER_EN                 boolean             1                   HQM_SFI_TX_DATA_LAYER_EN
DATA_MAX_FC_VC                integer             1                   HQM_SFI_TX_DATA_MAX_FC_VC
DATA_PARITY_EN                boolean             1                   HQM_SFI_TX_DATA_PARITY_EN
DATA_PASS_HDR                 boolean             0                   HQM_SFI_TX_DATA_PASS_HDR
DS                            integer             1                   HQM_SFI_TX_DS
ECRC_SUPPORT                  boolean             0                   HQM_SFI_TX_ECRC_SUPPORT
FATAL_EN                      boolean             0                   HQM_SFI_TX_FATAL_EN
FLIT_MODE_PREFIX_EN           boolean             0                   HQM_SFI_TX_FLIT_MODE_PREFIX_EN
H                             integer             32                  HQM_SFI_TX_H
HDR_DATA_SEP                  integer             0                   HQM_SFI_TX_HDR_DATA_SEP
HDR_MAX_FC_VC                 integer             1                   HQM_SFI_TX_HDR_MAX_FC_VC
HGRAN                         integer             4                   HQM_SFI_TX_HGRAN
HPARITY                       boolean             1                   HQM_SFI_TX_HPARITY
IDE_SUPPORT                   boolean             0                   HQM_SFI_TX_IDE_SUPPORT
M                             integer             1                   HQM_SFI_TX_M
MAX_CRD_CNT_WIDTH             integer             12                  HQM_SFI_TX_MAX_CRD_CNT_WIDTH
MAX_HDR_WIDTH                 integer             32                  HQM_SFI_TX_MAX_HDR_WIDTH
NDCRD                         integer             4                   HQM_SFI_TX_NDCRD
NHCRD                         integer             4                   HQM_SFI_TX_NHCRD
NUM_SHARED_POOLS              integer             0                   HQM_SFI_TX_NUM_SHARED_POOLS
NumConsumers                  integer             1                   <open>
PCIE_MERGED_SELECT            boolean             0                   HQM_SFI_TX_PCIE_MERGED_SELECT
PCIE_SHARED_SELECT            boolean             0                   HQM_SFI_TX_PCIE_SHARED_SELECT
RBN                           integer             1                   HQM_SFI_TX_RBN
SHARED_CREDIT_EN              boolean             0                   HQM_SFI_TX_SHARED_CREDIT_EN
SH_DATA_CRD_BLK_SZ            integer             1                   HQM_SFI_TX_SH_DATA_CRD_BLK_SZ
SH_HDR_CRD_BLK_SZ             integer             1                   HQM_SFI_TX_SH_HDR_CRD_BLK_SZ
SlotNumber                    integer             -1                  <open>
TBN                           integer             3                   HQM_SFI_TX_TBN
TX_CRD_REG                    boolean             1                   HQM_SFI_TX_TX_CRD_REG
VIRAL_EN                      boolean             0                   HQM_SFI_TX_VIRAL_EN
VR                            integer             0                   HQM_SFI_TX_VR
VT                            integer             0                   HQM_SFI_TX_VT

-----------------------------------------------
-- Report        : interfaceInstance
-- Interface     : viewpins_dig
-- InterfaceDefn : ViewPin
-- InterfaceVer  : 1.0_r1.2__v1.0_r1.2
-- Definition    : ViewPin
-- Version       : 1.0_r1.2__v1.0_r1.2
-- InterfaceType : consumer
-- Tool Version  : T-2022.06-SP2
-----------------------------------------------
Port                          LinkDirection       PortDirection       InterfaceLink
**************************************************************************************
ana_view_out_0                fromProvider        in                  <open>
ana_view_out_1                fromProvider        in                  <open>
dig_view_out_0                fromConsumer        out                 dig_view_out_0
dig_view_out_1                fromConsumer        out                 dig_view_out_1

Parameter                     Type                Value               InterfaceLink
**************************************************************************************
SlotNumber                    integer             -1                  <open>


