#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14da058f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14da09ba0 .scope module, "pdm_tb" "pdm_tb" 3 4;
 .timescale -9 -12;
v0x14da1b3c0_0 .var "clk_in", 0 0;
v0x14da1b450_0 .var/s "level_in", 15 0;
v0x14da1b4e0_0 .net "pdm_out", 0 0, L_0x14da1b740;  1 drivers
v0x14da1b5b0_0 .var "rst_in", 0 0;
S_0x14da0a280 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 33, 3 33 0, S_0x14da09ba0;
 .timescale -9 -12;
v0x14da066a0_0 .var/2s "i", 31 0;
S_0x14da1a050 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 43, 3 43 0, S_0x14da09ba0;
 .timescale -9 -12;
v0x14da1a220_0 .var/2s "i", 31 0;
S_0x14da1a2b0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 53, 3 53 0, S_0x14da09ba0;
 .timescale -9 -12;
v0x14da1a490_0 .var/2s "i", 31 0;
S_0x14da1a540 .scope module, "uut" "pdm" 3 10, 4 5 0, S_0x14da09ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 16 "level_in";
    .port_info 3 /OUTPUT 1 "pdm_out";
L_0x14da1b740 .functor NOT 1, L_0x14da1b660, C4<0>, C4<0>, C4<0>;
v0x14da1a7e0_0 .net *"_ivl_1", 0 0, L_0x14da1b660;  1 drivers
v0x14da1a8a0_0 .net *"_ivl_10", 16 0, L_0x14da1b930;  1 drivers
v0x14da1a950_0 .net *"_ivl_14", 31 0, L_0x14da1bbb0;  1 drivers
L_0x1400400a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14da1aa10_0 .net *"_ivl_17", 26 0, L_0x1400400a0;  1 drivers
L_0x1400400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14da1aac0_0 .net/2u *"_ivl_18", 31 0, L_0x1400400e8;  1 drivers
v0x14da1abb0_0 .net *"_ivl_5", 0 0, L_0x14da1b830;  1 drivers
L_0x140040010 .functor BUFT 1, C4<11000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14da1ac60_0 .net/2s *"_ivl_6", 16 0, L_0x140040010;  1 drivers
L_0x140040058 .functor BUFT 1, C4<00111111111111111>, C4<0>, C4<0>, C4<0>;
v0x14da1ad10_0 .net/2s *"_ivl_8", 16 0, L_0x140040058;  1 drivers
v0x14da1adc0_0 .net "clk_in", 0 0, v0x14da1b3c0_0;  1 drivers
v0x14da1aed0_0 .net/s "feedback", 15 0, L_0x14da1bad0;  1 drivers
v0x14da1af70_0 .net/s "level_in", 15 0, v0x14da1b450_0;  1 drivers
v0x14da1b020_0 .var "pdm_counter", 4 0;
v0x14da1b0d0_0 .net "pdm_out", 0 0, L_0x14da1b740;  alias, 1 drivers
v0x14da1b170_0 .net "pdm_trig", 0 0, L_0x14da1bd10;  1 drivers
v0x14da1b210_0 .net "rst_in", 0 0, v0x14da1b5b0_0;  1 drivers
v0x14da1b2b0_0 .var/s "stored_value", 16 0;
E_0x14da1a780 .event posedge, v0x14da1adc0_0;
L_0x14da1b660 .part v0x14da1b2b0_0, 16, 1;
L_0x14da1b830 .part v0x14da1b2b0_0, 16, 1;
L_0x14da1b930 .functor MUXZ 17, L_0x140040058, L_0x140040010, L_0x14da1b830, C4<>;
L_0x14da1bad0 .part L_0x14da1b930, 0, 16;
L_0x14da1bbb0 .concat [ 5 27 0 0], v0x14da1b020_0, L_0x1400400a0;
L_0x14da1bd10 .cmp/eq 32, L_0x14da1bbb0, L_0x1400400e8;
    .scope S_0x14da1a540;
T_0 ;
    %wait E_0x14da1a780;
    %load/vec4 v0x14da1b020_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x14da1b020_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14da1a540;
T_1 ;
    %wait E_0x14da1a780;
    %load/vec4 v0x14da1b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x14da1b2b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14da1b020_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14da1b170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14da1b2b0_0;
    %load/vec4 v0x14da1af70_0;
    %pad/s 17;
    %add;
    %load/vec4 v0x14da1aed0_0;
    %pad/s 17;
    %sub;
    %assign/vec4 v0x14da1b2b0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14da09ba0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x14da1b3c0_0;
    %nor/r;
    %store/vec4 v0x14da1b3c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14da09ba0;
T_3 ;
    %vpi_call/w 3 23 "$dumpfile", "pdm_tb.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14da09ba0 {0 0 0};
    %vpi_call/w 3 25 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14da1b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14da1b5b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14da1b450_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14da1b5b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14da1b5b0_0, 0, 1;
    %fork t_1, S_0x14da0a280;
    %jmp t_0;
    .scope S_0x14da0a280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14da066a0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x14da066a0_0;
    %cmpi/s 32768, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x14da066a0_0;
    %pad/s 16;
    %store/vec4 v0x14da1b450_0, 0, 16;
    %delay 600000, 0;
    %load/vec4 v0x14da066a0_0;
    %addi 16, 0, 32;
    %cast2;
    %store/vec4 v0x14da066a0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0x14da09ba0;
t_0 %join;
    %fork t_3, S_0x14da1a050;
    %jmp t_2;
    .scope S_0x14da1a050;
t_3 ;
    %pushi/vec4 32767, 0, 32;
    %store/vec4 v0x14da1a220_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x14da1a220_0;
    %cmpi/s 4294934528, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x14da1a220_0;
    %pad/s 16;
    %store/vec4 v0x14da1b450_0, 0, 16;
    %delay 600000, 0;
    %load/vec4 v0x14da1a220_0;
    %subi 16, 0, 32;
    %cast2;
    %store/vec4 v0x14da1a220_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x14da09ba0;
t_2 %join;
    %fork t_5, S_0x14da1a2b0;
    %jmp t_4;
    .scope S_0x14da1a2b0;
t_5 ;
    %pushi/vec4 4294934528, 0, 32;
    %store/vec4 v0x14da1a490_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x14da1a490_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz T_3.5, 5;
    %load/vec4 v0x14da1a490_0;
    %pad/s 16;
    %store/vec4 v0x14da1b450_0, 0, 16;
    %delay 600000, 0;
    %load/vec4 v0x14da1a490_0;
    %addi 16, 0, 32;
    %cast2;
    %store/vec4 v0x14da1a490_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %end;
    .scope S_0x14da09ba0;
t_4 %join;
    %vpi_call/w 3 60 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/pdm_tb.sv";
    "hdl/pdm.sv";
