
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034866                       # Number of seconds simulated
sim_ticks                                 34865839542                       # Number of ticks simulated
final_tick                               561169889550                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 267047                       # Simulator instruction rate (inst/s)
host_op_rate                                   337255                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2831632                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903048                       # Number of bytes of host memory used
host_seconds                                 12312.98                       # Real time elapsed on the host
sim_insts                                  3288151291                       # Number of instructions simulated
sim_ops                                    4152620549                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       583296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1511680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       632192                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2732416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1373952                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1373952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4557                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11810                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4939                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21347                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10734                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10734                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16729728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        40383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     43357051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18132132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                78369431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        40383                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51397                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             150520                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39406824                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39406824                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39406824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16729728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        40383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     43357051                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18132132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              117776255                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83611127                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31521141                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25717346                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102565                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13440801                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12441360                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3260928                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92537                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32667693                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171257635                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31521141                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15702288                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37137655                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10969141                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4655320                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15903389                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808252                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83309887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.542092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46172232     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3031481      3.64%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4576078      5.49%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3166127      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2220153      2.66%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2171926      2.61%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1310147      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2795729      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17866014     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83309887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376997                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.048264                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33599815                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4884413                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35459271                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517422                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8848958                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309748                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205092706                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1234                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8848958                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35467334                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         500487                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1680729                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34071229                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2741144                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199008459                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150747                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       928941                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279086743                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926389982                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926389982                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107096311                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35922                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17151                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8137160                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18249281                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9345006                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112717                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2665746                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185531327                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34238                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148262117                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       295131                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61799543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189051369                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83309887                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918957                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29653769     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16752454     20.11%     55.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12008795     14.41%     70.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8004680      9.61%     79.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8102427      9.73%     89.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3892080      4.67%     94.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3451331      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       654869      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       789482      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83309887                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808787     70.98%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160105     14.05%     85.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       170528     14.97%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124003751     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872398      1.26%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14570989      9.83%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7797892      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148262117                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.773234                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1139420                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007685                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381268664                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247365498                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144163100                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149401537                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       465244                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7073471                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6341                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          392                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2237983                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8848958                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         263174                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49142                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185565571                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       643559                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18249281                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9345006                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17150                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41544                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          392                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143035                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425309                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145539830                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13619936                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2722279                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21225040                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20691121                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7605104                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740675                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144225108                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144163100                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93409092                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265369368                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.724210                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351997                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62301580                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119501                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74460929                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.655421                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.177292                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28330034     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21397509     28.74%     66.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8091516     10.87%     77.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4527626      6.08%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3824262      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710360      2.30%     91.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1632312      2.19%     93.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1120467      1.50%     94.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3826843      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74460929                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3826843                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256199818                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379986121                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 301240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836111                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836111                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.196013                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.196013                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653660713                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200499726                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188549920                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83611127                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30488466                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25008342                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1984064                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12848773                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11884569                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3106390                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85579                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31518305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167577800                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30488466                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14990959                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36000842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10632094                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6402042                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15415684                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       791405                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82537122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.495162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.336612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46536280     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3595599      4.36%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3147111      3.81%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3379239      4.09%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2942966      3.57%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1548194      1.88%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1011384      1.23%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2675947      3.24%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17700402     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82537122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364646                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.004252                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33148242                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5990766                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34254016                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       534510                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8609587                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4994941                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6364                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     198776775                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50243                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8609587                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34794535                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2546472                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       801965                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33110863                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2673689                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     192029820                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        11817                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1664162                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       738888                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          116                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    266711567                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    895447611                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    895447611                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165546128                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101165369                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33604                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17847                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7124606                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18953242                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9884890                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       241080                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3081743                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180995876                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33594                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145459602                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       277126                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60028965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183374537                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2078                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82537122                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762354                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.910675                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29211784     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17562763     21.28%     56.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11735697     14.22%     70.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7512791      9.10%     79.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7435049      9.01%     89.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4353101      5.27%     94.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3345383      4.05%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       735359      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       645195      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82537122                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1066356     69.78%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            40      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        201819     13.21%     82.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       259913     17.01%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119615268     82.23%     82.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1983816      1.36%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15757      0.01%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15516408     10.67%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8328353      5.73%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145459602                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739716                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1528128                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010506                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375261577                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    241059498                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141377768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146987730                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       259221                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6909165                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          453                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1096                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2247231                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          590                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8609587                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1808259                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       158798                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    181029470                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       308857                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18953242                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9884890                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17836                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        114674                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7469                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1096                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1214165                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1109966                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2324131                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142911630                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14578196                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2547969                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22667853                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20256563                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8089657                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709242                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141521996                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141377768                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92205264                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        257505930                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.690897                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358070                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98423465                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120483472                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60549015                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31516                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2009065                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73927535                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629751                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173552                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29352287     39.70%     39.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20114526     27.21%     66.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8238225     11.14%     78.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4225827      5.72%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3622589      4.90%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1785979      2.42%     91.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1958815      2.65%     93.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       992422      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3636865      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73927535                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98423465                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120483472                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19681732                       # Number of memory references committed
system.switch_cpus1.commit.loads             12044073                       # Number of loads committed
system.switch_cpus1.commit.membars              15758                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17292384                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108401218                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2373320                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3636865                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251323157                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          370682602                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1074005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98423465                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120483472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98423465                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849504                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849504                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.177157                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.177157                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       645342393                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193890911                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186449609                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31516                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83611127                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30956703                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25236122                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2066028                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13070159                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12099204                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3336048                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91716                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30965344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170041333                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30956703                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15435252                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37769560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10984392                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5098204                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15284250                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1000392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82725988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44956428     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2499455      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4668098      5.64%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4652916      5.62%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2891096      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2294081      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1437998      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1355589      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17970327     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82725988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370246                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.033717                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32284198                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5041270                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36286287                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       221588                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8892642                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5238878                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204015840                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8892642                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34625201                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         981502                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       854497                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34122106                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3250037                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196754685                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1349013                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       996773                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    276253028                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    917933519                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    917933519                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    170878559                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105374407                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35129                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16826                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9048547                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18197193                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9309458                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117988                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3350674                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185479276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33652                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147756209                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       290566                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62707839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    191815059                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     82725988                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786092                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896774                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28176436     34.06%     34.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17984000     21.74%     55.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11998642     14.50%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7802186      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8208937      9.92%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3976275      4.81%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3134839      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       715174      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       729499      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82725988                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         920560     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        175371     13.82%     86.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173354     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123598181     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1984845      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16826      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14292055      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7864302      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147756209                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767184                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1269285                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    379798251                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    248221103                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144376330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149025494                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       461899                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7057535                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1887                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2252435                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8892642                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         508044                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        88580                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185512928                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       367826                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18197193                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9309458                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16826                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         69499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1291657                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1148805                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2440462                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145802313                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13642295                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1953890                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21322393                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20678319                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7680098                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.743815                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144421933                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144376330                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92022147                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        264057746                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.726760                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348493                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99518927                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122537291                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62976062                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2091030                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73833346                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659647                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150284                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27848826     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20754845     28.11%     65.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8619842     11.67%     77.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4304726      5.83%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4292458      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1738571      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1746541      2.37%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       933645      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3593892      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73833346                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99518927                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122537291                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18196678                       # Number of memory references committed
system.switch_cpus2.commit.loads             11139655                       # Number of loads committed
system.switch_cpus2.commit.membars              16826                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17686873                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110396875                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2527418                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3593892                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           255752807                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          379925123                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 885139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99518927                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122537291                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99518927                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840153                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840153                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190259                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190259                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654955717                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      200554059                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187413571                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33652                       # number of misc regfile writes
system.l2.replacements                          21347                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1456659                       # Total number of references to valid blocks.
system.l2.sampled_refs                          54115                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.917842                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           672.247199                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.393562                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2187.307126                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.324384                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5913.242271                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.468753                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2350.068921                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4554.549670                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.047545                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          10783.772176                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6268.578394                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.020515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000470                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.066751                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000315                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.180458                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000381                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.071718                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.138994                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000001                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.329095                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.191302                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28496                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        82924                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33640                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  145060                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40834                       # number of Writeback hits
system.l2.Writeback_hits::total                 40834                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28496                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        82924                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33640                       # number of demand (read+write) hits
system.l2.demand_hits::total                   145060                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28496                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        82924                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33640                       # number of overall hits
system.l2.overall_hits::total                  145060                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4557                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11810                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4939                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21347                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4557                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11810                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4939                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21347                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4557                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11810                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4939                       # number of overall misses
system.l2.overall_misses::total                 21347                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       725757                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    246010713                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       538012                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    627022863                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       681891                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    272958999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1147938235                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       725757                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    246010713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       538012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    627022863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       681891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    272958999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1147938235                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       725757                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    246010713                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       538012                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    627022863                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       681891                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    272958999                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1147938235                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33053                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        94734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        38579                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              166407                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40834                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40834                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33053                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        94734                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        38579                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               166407                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33053                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        94734                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        38579                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              166407                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.137869                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.124665                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.128023                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128282                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.137869                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.124665                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.128023                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128282                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.137869                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.124665                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.128023                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128282                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45359.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53985.234365                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48910.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53092.537087                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48706.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55266.045556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53775.155057                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45359.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53985.234365                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48910.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53092.537087                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48706.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55266.045556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53775.155057                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45359.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53985.234365                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48910.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53092.537087                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48706.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55266.045556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53775.155057                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10734                       # number of writebacks
system.l2.writebacks::total                     10734                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4557                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11810                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4939                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21347                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21347                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21347                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       632317                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    219652069                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       474923                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    559083050                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       599693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    244481805                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1024923857                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       632317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    219652069                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       474923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    559083050                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       599693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    244481805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1024923857                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       632317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    219652069                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       474923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    559083050                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       599693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    244481805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1024923857                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.137869                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.124665                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.128023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128282                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.137869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.124665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.128023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128282                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.137869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.124665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.128023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128282                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39519.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48201.024578                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43174.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47339.801016                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42835.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49500.264224                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48012.547758                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39519.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48201.024578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43174.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47339.801016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42835.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49500.264224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48012.547758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39519.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48201.024578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43174.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47339.801016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42835.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49500.264224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48012.547758                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996222                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015911022                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198941.606061                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996222                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15903370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15903370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15903370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15903370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15903370                       # number of overall hits
system.cpu0.icache.overall_hits::total       15903370                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       923361                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       923361                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       923361                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       923361                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       923361                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       923361                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15903389                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15903389                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15903389                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15903389                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15903389                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15903389                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48597.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48597.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48597.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48597.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48597.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48597.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       742798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       742798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       742798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       742798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       742798                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       742798                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46424.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46424.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46424.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46424.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46424.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46424.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33053                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163647147                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33309                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4913.000901                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.414634                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.585366                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903963                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096037                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10366538                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10366538                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17120                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17120                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17439387                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17439387                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17439387                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17439387                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67552                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67552                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67552                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67552                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67552                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67552                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1785715418                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1785715418                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1785715418                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1785715418                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1785715418                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1785715418                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10434090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10434090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17506939                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17506939                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17506939                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17506939                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006474                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006474                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003859                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003859                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003859                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003859                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26434.678736                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26434.678736                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26434.678736                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26434.678736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26434.678736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26434.678736                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9747                       # number of writebacks
system.cpu0.dcache.writebacks::total             9747                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34499                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34499                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34499                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34499                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33053                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33053                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33053                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33053                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33053                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33053                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    503105419                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    503105419                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    503105419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    503105419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    503105419                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    503105419                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15221.172632                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15221.172632                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15221.172632                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15221.172632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15221.172632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15221.172632                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.997564                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009029644                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1831269.771325                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.997564                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017624                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883009                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15415672                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15415672                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15415672                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15415672                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15415672                       # number of overall hits
system.cpu1.icache.overall_hits::total       15415672                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.cpu1.icache.overall_misses::total           12                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       653251                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       653251                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       653251                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       653251                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       653251                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       653251                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15415684                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15415684                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15415684                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15415684                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15415684                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15415684                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54437.583333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54437.583333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54437.583333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54437.583333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54437.583333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54437.583333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       549999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       549999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       549999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       549999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       549999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       549999                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49999.909091                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49999.909091                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49999.909091                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49999.909091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49999.909091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49999.909091                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94734                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190589122                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 94990                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2006.412486                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.646331                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.353669                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916587                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083413                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11462669                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11462669                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7605984                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7605984                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16920                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16920                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15758                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15758                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19068653                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19068653                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19068653                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19068653                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       354111                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       354111                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           55                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       354166                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        354166                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       354166                       # number of overall misses
system.cpu1.dcache.overall_misses::total       354166                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9647067116                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9647067116                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2056376                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2056376                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9649123492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9649123492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9649123492                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9649123492                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11816780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11816780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7606039                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7606039                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15758                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15758                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19422819                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19422819                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19422819                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19422819                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029967                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029967                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018235                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018235                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018235                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018235                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27243.059707                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27243.059707                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37388.654545                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37388.654545                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27244.635261                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27244.635261                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27244.635261                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27244.635261                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21908                       # number of writebacks
system.cpu1.dcache.writebacks::total            21908                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       259377                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       259377                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       259432                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       259432                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       259432                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       259432                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94734                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94734                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94734                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94734                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94734                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94734                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1415998382                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1415998382                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1415998382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1415998382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1415998382                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1415998382                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008017                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008017                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004877                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004877                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004877                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004877                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14947.098001                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14947.098001                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14947.098001                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14947.098001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14947.098001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14947.098001                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997437                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1011894468                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2185517.209503                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997437                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15284233                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15284233                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15284233                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15284233                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15284233                       # number of overall hits
system.cpu2.icache.overall_hits::total       15284233                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       887189                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       887189                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       887189                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       887189                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       887189                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       887189                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15284250                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15284250                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15284250                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15284250                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15284250                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15284250                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52187.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52187.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52187.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52187.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52187.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52187.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       695891                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       695891                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       695891                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       695891                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       695891                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       695891                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49706.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49706.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49706.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49706.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49706.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49706.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 38579                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168598263                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 38835                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4341.399846                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.725175                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.274825                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905176                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094824                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10409309                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10409309                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7023917                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7023917                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16826                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16826                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16826                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16826                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17433226                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17433226                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17433226                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17433226                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       100890                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       100890                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       100890                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        100890                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       100890                       # number of overall misses
system.cpu2.dcache.overall_misses::total       100890                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3144281829                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3144281829                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3144281829                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3144281829                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3144281829                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3144281829                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10510199                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10510199                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7023917                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7023917                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17534116                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17534116                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17534116                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17534116                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009599                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009599                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005754                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005754                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005754                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005754                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31165.445822                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31165.445822                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31165.445822                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31165.445822                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31165.445822                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31165.445822                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9179                       # number of writebacks
system.cpu2.dcache.writebacks::total             9179                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        62311                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        62311                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62311                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62311                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62311                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62311                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        38579                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38579                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        38579                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        38579                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        38579                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        38579                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    528462362                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    528462362                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    528462362                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    528462362                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    528462362                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    528462362                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003671                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003671                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002200                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002200                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002200                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002200                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13698.187148                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13698.187148                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13698.187148                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13698.187148                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13698.187148                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13698.187148                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
