// As simple as it gets: 1-core system with 2 short processes

sys = {

    //frequency = 3210;
    frequency = 2000;
	networkFile = "/nethome/acho44/zsim/zSim/tests/network.conf";
    
	cores = {
        OCore1 = {
			cores = 64; //num_server
            type = "OOO";
            dcache = "cl1d";
            icache = "cl1i";
        };
    };


    lineSize = 64;

 
    caches = {
        cl1d = {
			caches = 64; //num_server
            size = 32768; //65536;
            array = {
                type = "SetAssoc";
                ways = 8;
            }
            latency = 4;
        };
        cl1i = {
			caches =64; //16; //num_server
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            }
            latency = 4;
        };
        l2 = {
            caches = 64; //num_server 
            size = 524288;
            children = "cl1d|cl1i";  // interleave 
            latency = 14;
            array = {
                type = "SetAssoc";
                ways = 8;
            };

        };
        l3 = {
            banks = 64;
            caches = 1;
            latency = 46;
			//size = 268435456; //256MB
			size = 4194304; // L3SIZE_TAG for runscript to spot l3size
            type="Timing";
            nonInclusiveHack = True;
			mshrs = 128;
            children = "l2";
            array = {
                type = "SetAssoc";
                ways = 16;
            }
        }
    };

    mem = {
        type = "DDR";
        controllers = 1;
        tech = "DDR4-3200";
        //latency = 100;
		//splitAddrs=False;
    };
};

sim = {
    phaseLength = 10000;
    schedQuantum = 50;  // switch threads frequently
    
   	gmMBytes=131072;
 
	num_cores_serving_nw = 0; 
};


