# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/qcom-msm8974-sony-xperia-honami.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/qcom-msm8974-sony-xperia-honami.dts"
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/qcom-msm8974.dtsi" 1
/dts-v1/;

# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 4 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/qcom-msm8974.dtsi" 2
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/clock/qcom,gcc-msm8974.h" 1
# 5 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/qcom-msm8974.dtsi" 2
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 6 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/qcom-msm8974.dtsi" 2

/ {
 model = "Qualcomm MSM8974";
 compatible = "qcom,msm8974";
 interrupt-parent = <&intc>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <1 9 0xf04>;

  cpu@0 {
   compatible = "qcom,krait";
   enable-method = "qcom,kpss-acc-v2";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
   qcom,acc = <&acc0>;
  };

  cpu@1 {
   compatible = "qcom,krait";
   enable-method = "qcom,kpss-acc-v2";
   device_type = "cpu";
   reg = <1>;
   next-level-cache = <&L2>;
   qcom,acc = <&acc1>;
  };

  cpu@2 {
   compatible = "qcom,krait";
   enable-method = "qcom,kpss-acc-v2";
   device_type = "cpu";
   reg = <2>;
   next-level-cache = <&L2>;
   qcom,acc = <&acc2>;
  };

  cpu@3 {
   compatible = "qcom,krait";
   enable-method = "qcom,kpss-acc-v2";
   device_type = "cpu";
   reg = <3>;
   next-level-cache = <&L2>;
   qcom,acc = <&acc3>;
  };

  L2: l2-cache {
   compatible = "cache";
   cache-level = <2>;
   qcom,saw = <&saw_l2>;
  };
 };

 cpu-pmu {
  compatible = "qcom,krait-pmu";
  interrupts = <1 7 0xf04>;
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <19200000>;
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "simple-bus";

  intc: interrupt-controller@f9000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0xf9000000 0x1000>,
         <0xf9002000 0x1000>;
  };

  timer@f9020000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0xf9020000 0x1000>;
   clock-frequency = <19200000>;

   frame@f9021000 {
    frame-number = <0>;
    interrupts = <0 8 0x4>,
          <0 7 0x4>;
    reg = <0xf9021000 0x1000>,
          <0xf9022000 0x1000>;
   };

   frame@f9023000 {
    frame-number = <1>;
    interrupts = <0 9 0x4>;
    reg = <0xf9023000 0x1000>;
    status = "disabled";
   };

   frame@f9024000 {
    frame-number = <2>;
    interrupts = <0 10 0x4>;
    reg = <0xf9024000 0x1000>;
    status = "disabled";
   };

   frame@f9025000 {
    frame-number = <3>;
    interrupts = <0 11 0x4>;
    reg = <0xf9025000 0x1000>;
    status = "disabled";
   };

   frame@f9026000 {
    frame-number = <4>;
    interrupts = <0 12 0x4>;
    reg = <0xf9026000 0x1000>;
    status = "disabled";
   };

   frame@f9027000 {
    frame-number = <5>;
    interrupts = <0 13 0x4>;
    reg = <0xf9027000 0x1000>;
    status = "disabled";
   };

   frame@f9028000 {
    frame-number = <6>;
    interrupts = <0 14 0x4>;
    reg = <0xf9028000 0x1000>;
    status = "disabled";
   };
  };

  saw_l2: regulator@f9012000 {
   compatible = "qcom,saw2";
   reg = <0xf9012000 0x1000>;
   regulator;
  };

  acc0: clock-controller@f9088000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0xf9088000 0x1000>, <0xf9008000 0x1000>;
  };

  acc1: clock-controller@f9098000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0xf9098000 0x1000>, <0xf9008000 0x1000>;
  };

  acc2: clock-controller@f90a8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0xf90a8000 0x1000>, <0xf9008000 0x1000>;
  };

  acc3: clock-controller@f90b8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0xf90b8000 0x1000>, <0xf9008000 0x1000>;
  };

  restart@fc4ab000 {
   compatible = "qcom,pshold";
   reg = <0xfc4ab000 0x4>;
  };

  gcc: clock-controller@fc400000 {
   compatible = "qcom,gcc-msm8974";
   #clock-cells = <1>;
   #reset-cells = <1>;
   reg = <0xfc400000 0x4000>;
  };

  mmcc: clock-controller@fd8c0000 {
   compatible = "qcom,mmcc-msm8974";
   #clock-cells = <1>;
   #reset-cells = <1>;
   reg = <0xfd8c0000 0x6000>;
  };

  serial@f991e000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0xf991e000 0x1000>;
   interrupts = <0 108 0x0>;
   clocks = <&gcc 103>, <&gcc 87>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  sdhci@f9824900 {
   compatible = "qcom,sdhci-msm-v4";
   reg = <0xf9824900 0x11c>, <0xf9824000 0x800>;
   reg-names = "hc_mem", "core_mem";
   interrupts = <0 123 0>, <0 138 0>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 216>, <&gcc 215>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  sdhci@f98a4900 {
   compatible = "qcom,sdhci-msm-v4";
   reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>;
   reg-names = "hc_mem", "core_mem";
   interrupts = <0 125 0>, <0 221 0>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 219>, <&gcc 218>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  rng@f9bff000 {
   compatible = "qcom,prng";
   reg = <0xf9bff000 0x200>;
   clocks = <&gcc 195>;
   clock-names = "core";
  };

  msmgpio: pinctrl@fd510000 {
   compatible = "qcom,msm8974-pinctrl";
   reg = <0xfd510000 0x4000>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupts = <0 208 0>;
  };

  blsp_i2c11: i2c@f9967000 {
   status = "disable";
   compatible = "qcom,i2c-qup-v2.1.1";
   reg = <0xf9967000 0x1000>;
   interrupts = <0 105 0>;
   clocks = <&gcc 123>, <&gcc 113>;
   clock-names = "core", "iface";
   #address-cells = <1>;
   #size-cells = <0>;
  };
 };
};
# 2 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/qcom-msm8974-sony-xperia-honami.dts" 2

/ {
 model = "Sony Xperia Z1";
 compatible = "sony,xperia-honami", "qcom,msm8974";

 memory@0 {
  reg = <0 0x40000000>, <0x40000000 0x40000000>;
  device_type = "memory";
 };
};

&soc {
 serial@f991e000 {
  status = "ok";
 };
};
