vendor_name = ModelSim
source_file = 1, C:/Users/Enver ASLAN/Desktop/FPGA/eq_always/eq_always.v
source_file = 1, C:/Users/Enver ASLAN/Desktop/FPGA/eq_always/db/eq_always.cbx.xml
design_name = eq_always
instance = comp, \eq~output , eq~output, eq_always, 1
instance = comp, \i0~input , i0~input, eq_always, 1
instance = comp, \i1~input , i1~input, eq_always, 1
instance = comp, \eq~0 , eq~0, eq_always, 1
