#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55cbdd6c43e0 .scope module, "csa2_64bit" "csa2_64bit" 2 441;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "op1";
    .port_info 1 /INPUT 64 "op2";
    .port_info 2 /OUTPUT 64 "sum";
    .port_info 3 /OUTPUT 1 "crout";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clock";
v0x55cbdd7c1880_0 .var "a", 63 0;
v0x55cbdd7c1980_0 .var "b", 63 0;
o0x7ff7aa1bfbd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbdd7c1a60_0 .net "clock", 0 0, o0x7ff7aa1bfbd8;  0 drivers
v0x55cbdd7c1b00_0 .net "cout_m", 7 0, L_0x55cbdd7ff060;  1 drivers
v0x55cbdd7c1be0_0 .net "coutf", 0 0, L_0x55cbdd80cc60;  1 drivers
v0x55cbdd7c1cd0_0 .var "crout", 0 0;
o0x7ff7aa1bfc68 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cbdd7c1d70_0 .net "op1", 63 0, o0x7ff7aa1bfc68;  0 drivers
o0x7ff7aa1bfc98 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cbdd7c1e50_0 .net "op2", 63 0, o0x7ff7aa1bfc98;  0 drivers
o0x7ff7aa1bfcc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cbdd7c1f30_0 .net "reset", 0 0, o0x7ff7aa1bfcc8;  0 drivers
v0x55cbdd7c2080_0 .var "sum", 63 0;
v0x55cbdd7c2160_0 .net "sumf", 63 0, L_0x55cbdd80d650;  1 drivers
v0x55cbdd7c2240_0 .net "w", 7 0, L_0x55cbdd806050;  1 drivers
v0x55cbdd7c2320_0 .net "x", 59 0, L_0x55cbdd805ce0;  1 drivers
v0x55cbdd7c2400_0 .net "y", 59 0, L_0x55cbdd80c3f0;  1 drivers
v0x55cbdd7c24e0_0 .net "z", 7 0, L_0x55cbdd80c760;  1 drivers
E_0x55cbdd5f4680/0 .event negedge, v0x55cbdd7c1f30_0;
E_0x55cbdd5f4680/1 .event posedge, v0x55cbdd7c1a60_0;
E_0x55cbdd5f4680 .event/or E_0x55cbdd5f4680/0, E_0x55cbdd5f4680/1;
L_0x55cbdd7c4590 .part v0x55cbdd7c1880_0, 0, 4;
L_0x55cbdd7c4630 .part v0x55cbdd7c1980_0, 0, 4;
L_0x55cbdd7c6a60 .part v0x55cbdd7c1880_0, 4, 4;
L_0x55cbdd7c6b00 .part v0x55cbdd7c1980_0, 4, 4;
L_0x55cbdd7c8c00 .part v0x55cbdd7c1880_0, 4, 4;
L_0x55cbdd7c8ca0 .part v0x55cbdd7c1980_0, 4, 4;
L_0x55cbdd7c8ec0 .part L_0x55cbdd80c3f0, 0, 4;
L_0x55cbdd7c8f60 .part L_0x55cbdd805ce0, 0, 4;
L_0x55cbdd7c90a0 .part L_0x55cbdd80c760, 0, 1;
L_0x55cbdd7c9190 .part L_0x55cbdd806050, 0, 1;
L_0x55cbdd7c92e0 .part L_0x55cbdd7ff060, 0, 1;
L_0x55cbdd7cc030 .part v0x55cbdd7c1880_0, 8, 5;
L_0x55cbdd7cc1d0 .part v0x55cbdd7c1980_0, 8, 5;
L_0x55cbdd7ceab0 .part v0x55cbdd7c1880_0, 8, 5;
L_0x55cbdd7cebd0 .part v0x55cbdd7c1980_0, 8, 5;
L_0x55cbdd7cee00 .part L_0x55cbdd80c3f0, 4, 5;
L_0x55cbdd7cefd0 .part L_0x55cbdd805ce0, 4, 5;
L_0x55cbdd7cf110 .part L_0x55cbdd80c760, 1, 1;
L_0x55cbdd7cf2f0 .part L_0x55cbdd806050, 1, 1;
L_0x55cbdd7cf430 .part L_0x55cbdd7ff060, 1, 1;
L_0x55cbdd7d2860 .part v0x55cbdd7c1880_0, 13, 6;
L_0x55cbdd7d2900 .part v0x55cbdd7c1980_0, 13, 6;
L_0x55cbdd7d5aa0 .part v0x55cbdd7c1880_0, 13, 6;
L_0x55cbdd7d5b40 .part v0x55cbdd7c1980_0, 13, 6;
L_0x55cbdd7d5e40 .part L_0x55cbdd80c3f0, 9, 6;
L_0x55cbdd7d5f30 .part L_0x55cbdd805ce0, 9, 6;
L_0x55cbdd7d6100 .part L_0x55cbdd80c760, 2, 1;
L_0x55cbdd7d61f0 .part L_0x55cbdd806050, 2, 1;
L_0x55cbdd7d63d0 .part L_0x55cbdd7ff060, 2, 1;
L_0x55cbdd7da120 .part v0x55cbdd7c1880_0, 19, 7;
L_0x55cbdd7da4e0 .part v0x55cbdd7c1980_0, 19, 7;
L_0x55cbdd7dded0 .part v0x55cbdd7c1880_0, 19, 7;
L_0x55cbdd7de190 .part v0x55cbdd7c1980_0, 19, 7;
L_0x55cbdd7de4d0 .part L_0x55cbdd80c3f0, 15, 7;
L_0x55cbdd7de6e0 .part L_0x55cbdd805ce0, 15, 7;
L_0x55cbdd7de780 .part L_0x55cbdd80c760, 3, 1;
L_0x55cbdd7de5c0 .part L_0x55cbdd806050, 3, 1;
L_0x55cbdd7dea70 .part L_0x55cbdd7ff060, 3, 1;
L_0x55cbdd7e33d0 .part v0x55cbdd7c1880_0, 26, 8;
L_0x55cbdd7e3470 .part v0x55cbdd7c1980_0, 26, 8;
L_0x55cbdd7e7a50 .part v0x55cbdd7c1880_0, 26, 8;
L_0x55cbdd7e7af0 .part v0x55cbdd7c1980_0, 26, 8;
L_0x55cbdd7e7e80 .part L_0x55cbdd80c3f0, 22, 8;
L_0x55cbdd7e7f70 .part L_0x55cbdd805ce0, 22, 8;
L_0x55cbdd7e81d0 .part L_0x55cbdd80c760, 4, 1;
L_0x55cbdd7e82c0 .part L_0x55cbdd806050, 4, 1;
L_0x55cbdd7e8530 .part L_0x55cbdd7ff060, 4, 1;
L_0x55cbdd7ed490 .part v0x55cbdd7c1880_0, 34, 9;
L_0x55cbdd7ed6c0 .part v0x55cbdd7c1980_0, 34, 9;
L_0x55cbdd7f23f0 .part v0x55cbdd7c1880_0, 34, 9;
L_0x55cbdd7f2630 .part v0x55cbdd7c1980_0, 34, 9;
L_0x55cbdd7f2860 .part L_0x55cbdd80c3f0, 30, 9;
L_0x55cbdd7f2b00 .part L_0x55cbdd805ce0, 30, 9;
L_0x55cbdd7f2bf0 .part L_0x55cbdd80c760, 5, 1;
L_0x55cbdd7f2ea0 .part L_0x55cbdd806050, 5, 1;
L_0x55cbdd7f2f90 .part L_0x55cbdd7ff060, 5, 1;
L_0x55cbdd7f8b40 .part v0x55cbdd7c1880_0, 43, 10;
L_0x55cbdd7f8be0 .part v0x55cbdd7c1980_0, 43, 10;
L_0x55cbdd7fe330 .part v0x55cbdd7c1880_0, 43, 10;
L_0x55cbdd7fe3d0 .part v0x55cbdd7c1980_0, 43, 10;
L_0x55cbdd7fe7f0 .part L_0x55cbdd80c3f0, 39, 10;
L_0x55cbdd7fe8e0 .part L_0x55cbdd805ce0, 39, 10;
L_0x55cbdd7febd0 .part L_0x55cbdd80c760, 6, 1;
L_0x55cbdd7fecc0 .part L_0x55cbdd806050, 6, 1;
L_0x55cbdd7fefc0 .part L_0x55cbdd7ff060, 6, 1;
LS_0x55cbdd7ff060_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7c3e10, L_0x55cbdd7c8e20, L_0x55cbdd7ced10, L_0x55cbdd7d5d50;
LS_0x55cbdd7ff060_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7de3e0, L_0x55cbdd7e7d90, L_0x55cbdd7f2770, L_0x55cbdd7fe700;
L_0x55cbdd7ff060 .concat8 [ 4 4 0 0], LS_0x55cbdd7ff060_0_0, LS_0x55cbdd7ff060_0_4;
L_0x55cbdd805970 .part v0x55cbdd7c1880_0, 53, 11;
L_0x55cbdd805a10 .part v0x55cbdd7c1980_0, 53, 11;
LS_0x55cbdd805ce0_0_0 .concat8 [ 4 5 6 7], L_0x55cbdd7c6820, L_0x55cbdd7cbd70, L_0x55cbdd7d2540, L_0x55cbdd7d9560;
LS_0x55cbdd805ce0_0_4 .concat8 [ 8 9 10 11], L_0x55cbdd7e2e80, L_0x55cbdd7ed030, L_0x55cbdd7f8680, L_0x55cbdd8053d0;
L_0x55cbdd805ce0 .concat8 [ 22 38 0 0], LS_0x55cbdd805ce0_0_0, LS_0x55cbdd805ce0_0_4;
LS_0x55cbdd806050_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7c62e0, L_0x55cbdd7cb8f0, L_0x55cbdd7d20b0, L_0x55cbdd7d99c0;
LS_0x55cbdd806050_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7e2940, L_0x55cbdd7eccb0, L_0x55cbdd7f8220, L_0x55cbdd804ec0;
L_0x55cbdd806050 .concat8 [ 4 4 0 0], LS_0x55cbdd806050_0_0, LS_0x55cbdd806050_0_4;
L_0x55cbdd80c060 .part v0x55cbdd7c1880_0, 53, 11;
L_0x55cbdd80c100 .part v0x55cbdd7c1980_0, 53, 11;
LS_0x55cbdd80c3f0_0_0 .concat8 [ 4 5 6 7], L_0x55cbdd7c89c0, L_0x55cbdd7ce7f0, L_0x55cbdd7d5780, L_0x55cbdd7dd310;
LS_0x55cbdd80c3f0_0_4 .concat8 [ 8 9 10 11], L_0x55cbdd7e7500, L_0x55cbdd7f1f90, L_0x55cbdd7fde70, L_0x55cbdd80bac0;
L_0x55cbdd80c3f0 .concat8 [ 22 38 0 0], LS_0x55cbdd80c3f0_0_0, LS_0x55cbdd80c3f0_0_4;
LS_0x55cbdd80c760_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7c8480, L_0x55cbdd7ce370, L_0x55cbdd7d52f0, L_0x55cbdd7dd770;
LS_0x55cbdd80c760_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7e6eb0, L_0x55cbdd7f1bd0, L_0x55cbdd7fda10, L_0x55cbdd80b5b0;
L_0x55cbdd80c760 .concat8 [ 4 4 0 0], LS_0x55cbdd80c760_0_0, LS_0x55cbdd80c760_0_4;
L_0x55cbdd80cda0 .part L_0x55cbdd80c3f0, 49, 11;
L_0x55cbdd80ce90 .part L_0x55cbdd805ce0, 49, 11;
L_0x55cbdd80d1f0 .part L_0x55cbdd80c760, 7, 1;
L_0x55cbdd80d290 .part L_0x55cbdd806050, 7, 1;
L_0x55cbdd80d5b0 .part L_0x55cbdd7ff060, 7, 1;
LS_0x55cbdd80d650_0_0 .concat8 [ 4 4 5 6], L_0x55cbdd7c4350, L_0x55cbdd7c8d80, L_0x55cbdd7cec70, L_0x55cbdd7d5cb0;
LS_0x55cbdd80d650_0_4 .concat8 [ 7 8 9 10], L_0x55cbdd7de340, L_0x55cbdd7e7cf0, L_0x55cbdd7f26d0, L_0x55cbdd7fe660;
LS_0x55cbdd80d650_0_8 .concat8 [ 11 0 0 0], L_0x55cbdd80cbc0;
L_0x55cbdd80d650 .concat8 [ 19 34 11 0], LS_0x55cbdd80d650_0_0, LS_0x55cbdd80d650_0_4, LS_0x55cbdd80d650_0_8;
S_0x55cbdd764e30 .scope module, "fa1" "four_2bit" 2 477, 2 43 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "sum4";
    .port_info 3 /OUTPUT 1 "cout4";
v0x55cbdd676f90_0 .net "a", 3 0, L_0x55cbdd7c4590;  1 drivers
v0x55cbdd679940_0 .net "b", 3 0, L_0x55cbdd7c4630;  1 drivers
v0x55cbdd671c50_0 .net "cout4", 0 0, L_0x55cbdd7c3e10;  1 drivers
v0x55cbdd67e9a0_0 .net "r", 2 0, L_0x55cbdd7c3820;  1 drivers
v0x55cbdd681500_0 .net "sum4", 3 0, L_0x55cbdd7c4350;  1 drivers
L_0x55cbdd7c27b0 .part L_0x55cbdd7c4590, 0, 1;
L_0x55cbdd7c2850 .part L_0x55cbdd7c4630, 0, 1;
L_0x55cbdd7c2d90 .part L_0x55cbdd7c4590, 1, 1;
L_0x55cbdd7c2ec0 .part L_0x55cbdd7c4630, 1, 1;
L_0x55cbdd7c3020 .part L_0x55cbdd7c3820, 0, 1;
L_0x55cbdd7c35c0 .part L_0x55cbdd7c4590, 2, 1;
L_0x55cbdd7c36f0 .part L_0x55cbdd7c4630, 2, 1;
L_0x55cbdd7c3820 .concat8 [ 1 1 1 0], L_0x55cbdd5858e0, L_0x55cbdd7c2c80, L_0x55cbdd7c34b0;
L_0x55cbdd7c39b0 .part L_0x55cbdd7c3820, 1, 1;
L_0x55cbdd7c3f70 .part L_0x55cbdd7c4590, 3, 1;
L_0x55cbdd7c4190 .part L_0x55cbdd7c4630, 3, 1;
L_0x55cbdd7c4350 .concat8 [ 1 1 1 1], L_0x55cbdd5878c0, L_0x55cbdd683db0, L_0x55cbdd7c3130, L_0x55cbdd7c3ac0;
L_0x55cbdd7c4460 .part L_0x55cbdd7c3820, 2, 1;
S_0x55cbdd77ebd0 .scope module, "fa1" "full_adder" 2 50, 2 15 0, S_0x55cbdd764e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd5d0fe0 .functor XOR 1, L_0x55cbdd7c2d90, L_0x55cbdd7c2ec0, C4<0>, C4<0>;
L_0x55cbdd683db0 .functor XOR 1, L_0x55cbdd5d0fe0, L_0x55cbdd7c3020, C4<0>, C4<0>;
L_0x55cbdd693bf0 .functor AND 1, L_0x55cbdd7c2d90, L_0x55cbdd7c2ec0, C4<1>, C4<1>;
L_0x55cbdd7c2ad0 .functor XOR 1, L_0x55cbdd7c2d90, L_0x55cbdd7c2ec0, C4<0>, C4<0>;
L_0x55cbdd7c2b70 .functor AND 1, L_0x55cbdd7c2ad0, L_0x55cbdd7c3020, C4<1>, C4<1>;
L_0x55cbdd7c2c80 .functor OR 1, L_0x55cbdd693bf0, L_0x55cbdd7c2b70, C4<0>, C4<0>;
v0x55cbdd6d6dd0_0 .net *"_ivl_0", 0 0, L_0x55cbdd5d0fe0;  1 drivers
v0x55cbdd6ec460_0 .net *"_ivl_4", 0 0, L_0x55cbdd693bf0;  1 drivers
v0x55cbdd6c5590_0 .net *"_ivl_6", 0 0, L_0x55cbdd7c2ad0;  1 drivers
v0x55cbdd6a3820_0 .net *"_ivl_8", 0 0, L_0x55cbdd7c2b70;  1 drivers
v0x55cbdd686f00_0 .net "a", 0 0, L_0x55cbdd7c2d90;  1 drivers
v0x55cbdd666b10_0 .net "b", 0 0, L_0x55cbdd7c2ec0;  1 drivers
v0x55cbdd766560_0 .net "cin", 0 0, L_0x55cbdd7c3020;  1 drivers
v0x55cbdd770f40_0 .net "cout2", 0 0, L_0x55cbdd7c2c80;  1 drivers
v0x55cbdd773aa0_0 .net "sum2", 0 0, L_0x55cbdd683db0;  1 drivers
S_0x55cbdd684900 .scope module, "fa2" "full_adder" 2 51, 2 15 0, S_0x55cbdd764e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7c30c0 .functor XOR 1, L_0x55cbdd7c35c0, L_0x55cbdd7c36f0, C4<0>, C4<0>;
L_0x55cbdd7c3130 .functor XOR 1, L_0x55cbdd7c30c0, L_0x55cbdd7c39b0, C4<0>, C4<0>;
L_0x55cbdd7c31f0 .functor AND 1, L_0x55cbdd7c35c0, L_0x55cbdd7c36f0, C4<1>, C4<1>;
L_0x55cbdd7c3300 .functor XOR 1, L_0x55cbdd7c35c0, L_0x55cbdd7c36f0, C4<0>, C4<0>;
L_0x55cbdd7c33a0 .functor AND 1, L_0x55cbdd7c3300, L_0x55cbdd7c39b0, C4<1>, C4<1>;
L_0x55cbdd7c34b0 .functor OR 1, L_0x55cbdd7c31f0, L_0x55cbdd7c33a0, C4<0>, C4<0>;
v0x55cbdd776600_0 .net *"_ivl_0", 0 0, L_0x55cbdd7c30c0;  1 drivers
v0x55cbdd779160_0 .net *"_ivl_4", 0 0, L_0x55cbdd7c31f0;  1 drivers
v0x55cbdd77e190_0 .net *"_ivl_6", 0 0, L_0x55cbdd7c3300;  1 drivers
v0x55cbdd79d450_0 .net *"_ivl_8", 0 0, L_0x55cbdd7c33a0;  1 drivers
v0x55cbdd79d7a0_0 .net "a", 0 0, L_0x55cbdd7c35c0;  1 drivers
v0x55cbdd785540_0 .net "b", 0 0, L_0x55cbdd7c36f0;  1 drivers
v0x55cbdd7880a0_0 .net "cin", 0 0, L_0x55cbdd7c39b0;  1 drivers
v0x55cbdd782d60_0 .net "cout2", 0 0, L_0x55cbdd7c34b0;  1 drivers
v0x55cbdd78d760_0 .net "sum2", 0 0, L_0x55cbdd7c3130;  1 drivers
S_0x55cbdd79de20 .scope module, "fa3" "full_adder" 2 52, 2 15 0, S_0x55cbdd764e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7c3a50 .functor XOR 1, L_0x55cbdd7c3f70, L_0x55cbdd7c4190, C4<0>, C4<0>;
L_0x55cbdd7c3ac0 .functor XOR 1, L_0x55cbdd7c3a50, L_0x55cbdd7c4460, C4<0>, C4<0>;
L_0x55cbdd7c3b80 .functor AND 1, L_0x55cbdd7c3f70, L_0x55cbdd7c4190, C4<1>, C4<1>;
L_0x55cbdd7c3c90 .functor XOR 1, L_0x55cbdd7c3f70, L_0x55cbdd7c4190, C4<0>, C4<0>;
L_0x55cbdd7c3d00 .functor AND 1, L_0x55cbdd7c3c90, L_0x55cbdd7c4460, C4<1>, C4<1>;
L_0x55cbdd7c3e10 .functor OR 1, L_0x55cbdd7c3b80, L_0x55cbdd7c3d00, C4<0>, C4<0>;
v0x55cbdd7902c0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7c3a50;  1 drivers
v0x55cbdd792e20_0 .net *"_ivl_4", 0 0, L_0x55cbdd7c3b80;  1 drivers
v0x55cbdd795980_0 .net *"_ivl_6", 0 0, L_0x55cbdd7c3c90;  1 drivers
v0x55cbdd7b9080_0 .net *"_ivl_8", 0 0, L_0x55cbdd7c3d00;  1 drivers
v0x55cbdd7b93d0_0 .net "a", 0 0, L_0x55cbdd7c3f70;  1 drivers
v0x55cbdd7a11c0_0 .net "b", 0 0, L_0x55cbdd7c4190;  1 drivers
v0x55cbdd7a3cd0_0 .net "cin", 0 0, L_0x55cbdd7c4460;  1 drivers
v0x55cbdd7a6830_0 .net "cout2", 0 0, L_0x55cbdd7c3e10;  alias, 1 drivers
v0x55cbdd79ef00_0 .net "sum2", 0 0, L_0x55cbdd7c3ac0;  1 drivers
S_0x55cbdd7b9a40 .scope module, "ha1" "half_adder" 2 49, 2 4 0, S_0x55cbdd764e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum1";
    .port_info 3 /OUTPUT 1 "cout1";
L_0x55cbdd5878c0 .functor XOR 1, L_0x55cbdd7c27b0, L_0x55cbdd7c2850, C4<0>, C4<0>;
L_0x55cbdd5858e0 .functor AND 1, L_0x55cbdd7c27b0, L_0x55cbdd7c2850, C4<1>, C4<1>;
v0x55cbdd7abef0_0 .net "a", 0 0, L_0x55cbdd7c27b0;  1 drivers
v0x55cbdd7aea50_0 .net "b", 0 0, L_0x55cbdd7c2850;  1 drivers
v0x55cbdd7b15b0_0 .net "cout1", 0 0, L_0x55cbdd5858e0;  1 drivers
v0x55cbdd674430_0 .net "sum1", 0 0, L_0x55cbdd5878c0;  1 drivers
S_0x55cbdd685d50 .scope module, "fa10" "four8_1bit" 2 506, 2 271 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "sum8_1";
    .port_info 3 /OUTPUT 1 "cout8_1";
    .port_info 4 /INPUT 1 "cin";
v0x55cbdd66f700_0 .net "a", 7 0, L_0x55cbdd7e33d0;  1 drivers
v0x55cbdd6a16c0_0 .net "b", 7 0, L_0x55cbdd7e3470;  1 drivers
L_0x7ff7aa160138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55cbdd6a1320_0 .net "cin", 0 0, L_0x7ff7aa160138;  1 drivers
v0x55cbdd6949f0_0 .net "cout8_1", 0 0, L_0x55cbdd7e2940;  1 drivers
v0x55cbdd694650_0 .net "r", 6 0, L_0x55cbdd7e2250;  1 drivers
v0x55cbdd6946f0_0 .net "sum8_1", 7 0, L_0x55cbdd7e2e80;  1 drivers
L_0x55cbdd7df0e0 .part L_0x55cbdd7e33d0, 0, 1;
L_0x55cbdd7df210 .part L_0x55cbdd7e3470, 0, 1;
L_0x55cbdd7df7b0 .part L_0x55cbdd7e33d0, 1, 1;
L_0x55cbdd7df8e0 .part L_0x55cbdd7e3470, 1, 1;
L_0x55cbdd7dfa10 .part L_0x55cbdd7e2250, 0, 1;
L_0x55cbdd7dffc0 .part L_0x55cbdd7e33d0, 2, 1;
L_0x55cbdd7e0130 .part L_0x55cbdd7e3470, 2, 1;
L_0x55cbdd7e0260 .part L_0x55cbdd7e2250, 1, 1;
L_0x55cbdd7e0810 .part L_0x55cbdd7e33d0, 3, 1;
L_0x55cbdd7e09d0 .part L_0x55cbdd7e3470, 3, 1;
L_0x55cbdd7e0b90 .part L_0x55cbdd7e2250, 2, 1;
L_0x55cbdd7e0fb0 .part L_0x55cbdd7e33d0, 4, 1;
L_0x55cbdd7e1150 .part L_0x55cbdd7e3470, 4, 1;
L_0x55cbdd7e1280 .part L_0x55cbdd7e2250, 3, 1;
L_0x55cbdd7e17e0 .part L_0x55cbdd7e33d0, 5, 1;
L_0x55cbdd7e1910 .part L_0x55cbdd7e3470, 5, 1;
L_0x55cbdd7e1ad0 .part L_0x55cbdd7e2250, 4, 1;
L_0x55cbdd7e1fe0 .part L_0x55cbdd7e33d0, 6, 1;
L_0x55cbdd7e21b0 .part L_0x55cbdd7e3470, 6, 1;
LS_0x55cbdd7e2250_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7def90, L_0x55cbdd7df660, L_0x55cbdd7dfe70, L_0x55cbdd7e06c0;
LS_0x55cbdd7e2250_0_4 .concat8 [ 1 1 1 0], L_0x55cbdd7e0e60, L_0x55cbdd7e1690, L_0x55cbdd7e1e90;
L_0x55cbdd7e2250 .concat8 [ 4 3 0 0], LS_0x55cbdd7e2250_0_0, LS_0x55cbdd7e2250_0_4;
L_0x55cbdd7e2110 .part L_0x55cbdd7e2250, 5, 1;
L_0x55cbdd7e2ae0 .part L_0x55cbdd7e33d0, 7, 1;
L_0x55cbdd7e2cd0 .part L_0x55cbdd7e3470, 7, 1;
LS_0x55cbdd7e2e80_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7dece0, L_0x55cbdd7df3b0, L_0x55cbdd7dfb20, L_0x55cbdd7e03c0;
LS_0x55cbdd7e2e80_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7e0ca0, L_0x55cbdd7e1430, L_0x55cbdd7e1be0, L_0x55cbdd7e25f0;
L_0x55cbdd7e2e80 .concat8 [ 4 4 0 0], LS_0x55cbdd7e2e80_0_0, LS_0x55cbdd7e2e80_0_4;
L_0x55cbdd7e3220 .part L_0x55cbdd7e2250, 6, 1;
S_0x55cbdd6a2670 .scope module, "fa1" "full_adder" 2 278, 2 15 0, S_0x55cbdd685d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7de660 .functor XOR 1, L_0x55cbdd7df0e0, L_0x55cbdd7df210, C4<0>, C4<0>;
L_0x55cbdd7dece0 .functor XOR 1, L_0x55cbdd7de660, L_0x7ff7aa160138, C4<0>, C4<0>;
L_0x55cbdd7ded50 .functor AND 1, L_0x55cbdd7df0e0, L_0x55cbdd7df210, C4<1>, C4<1>;
L_0x55cbdd7dee60 .functor XOR 1, L_0x55cbdd7df0e0, L_0x55cbdd7df210, C4<0>, C4<0>;
L_0x55cbdd7deed0 .functor AND 1, L_0x55cbdd7dee60, L_0x7ff7aa160138, C4<1>, C4<1>;
L_0x55cbdd7def90 .functor OR 1, L_0x55cbdd7ded50, L_0x55cbdd7deed0, C4<0>, C4<0>;
v0x55cbdd683eb0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7de660;  1 drivers
v0x55cbdd67c1e0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7ded50;  1 drivers
v0x55cbdd68bd50_0 .net *"_ivl_6", 0 0, L_0x55cbdd7dee60;  1 drivers
v0x55cbdd68e8b0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7deed0;  1 drivers
v0x55cbdd691410_0 .net "a", 0 0, L_0x55cbdd7df0e0;  1 drivers
v0x55cbdd689570_0 .net "b", 0 0, L_0x55cbdd7df210;  1 drivers
v0x55cbdd693cf0_0 .net "cin", 0 0, L_0x7ff7aa160138;  alias, 1 drivers
v0x55cbdd698960_0 .net "cout2", 0 0, L_0x55cbdd7def90;  1 drivers
v0x55cbdd69b4c0_0 .net "sum2", 0 0, L_0x55cbdd7dece0;  1 drivers
S_0x55cbdd748f10 .scope module, "fa2" "full_adder" 2 279, 2 15 0, S_0x55cbdd685d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7df340 .functor XOR 1, L_0x55cbdd7df7b0, L_0x55cbdd7df8e0, C4<0>, C4<0>;
L_0x55cbdd7df3b0 .functor XOR 1, L_0x55cbdd7df340, L_0x55cbdd7dfa10, C4<0>, C4<0>;
L_0x55cbdd7df420 .functor AND 1, L_0x55cbdd7df7b0, L_0x55cbdd7df8e0, C4<1>, C4<1>;
L_0x55cbdd7df4e0 .functor XOR 1, L_0x55cbdd7df7b0, L_0x55cbdd7df8e0, C4<0>, C4<0>;
L_0x55cbdd7df550 .functor AND 1, L_0x55cbdd7df4e0, L_0x55cbdd7dfa10, C4<1>, C4<1>;
L_0x55cbdd7df660 .functor OR 1, L_0x55cbdd7df420, L_0x55cbdd7df550, C4<0>, C4<0>;
v0x55cbdd6961a0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7df340;  1 drivers
v0x55cbdd6a0900_0 .net *"_ivl_4", 0 0, L_0x55cbdd7df420;  1 drivers
v0x55cbdd6ab1d0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7df4e0;  1 drivers
v0x55cbdd6add30_0 .net *"_ivl_8", 0 0, L_0x55cbdd7df550;  1 drivers
v0x55cbdd6a5e90_0 .net "a", 0 0, L_0x55cbdd7df7b0;  1 drivers
v0x55cbdd6b0890_0 .net "b", 0 0, L_0x55cbdd7df8e0;  1 drivers
v0x55cbdd6b30a0_0 .net "cin", 0 0, L_0x55cbdd7dfa10;  1 drivers
v0x55cbdd6b7d10_0 .net "cout2", 0 0, L_0x55cbdd7df660;  1 drivers
v0x55cbdd6ba870_0 .net "sum2", 0 0, L_0x55cbdd7df3b0;  1 drivers
S_0x55cbdd79da60 .scope module, "fa3" "full_adder" 2 280, 2 15 0, S_0x55cbdd685d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7dfab0 .functor XOR 1, L_0x55cbdd7dffc0, L_0x55cbdd7e0130, C4<0>, C4<0>;
L_0x55cbdd7dfb20 .functor XOR 1, L_0x55cbdd7dfab0, L_0x55cbdd7e0260, C4<0>, C4<0>;
L_0x55cbdd7dfbe0 .functor AND 1, L_0x55cbdd7dffc0, L_0x55cbdd7e0130, C4<1>, C4<1>;
L_0x55cbdd7dfcf0 .functor XOR 1, L_0x55cbdd7dffc0, L_0x55cbdd7e0130, C4<0>, C4<0>;
L_0x55cbdd7dfd60 .functor AND 1, L_0x55cbdd7dfcf0, L_0x55cbdd7e0260, C4<1>, C4<1>;
L_0x55cbdd7dfe70 .functor OR 1, L_0x55cbdd7dfbe0, L_0x55cbdd7dfd60, C4<0>, C4<0>;
v0x55cbdd6b5550_0 .net *"_ivl_0", 0 0, L_0x55cbdd7dfab0;  1 drivers
v0x55cbdd6bff30_0 .net *"_ivl_4", 0 0, L_0x55cbdd7dfbe0;  1 drivers
v0x55cbdd6c2740_0 .net *"_ivl_6", 0 0, L_0x55cbdd7dfcf0;  1 drivers
v0x55cbdd6ca3e0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7dfd60;  1 drivers
v0x55cbdd6cfaa0_0 .net "a", 0 0, L_0x55cbdd7dffc0;  1 drivers
v0x55cbdd6c7c00_0 .net "b", 0 0, L_0x55cbdd7e0130;  1 drivers
v0x55cbdd6d2600_0 .net "cin", 0 0, L_0x55cbdd7e0260;  1 drivers
v0x55cbdd6d5160_0 .net "cout2", 0 0, L_0x55cbdd7dfe70;  1 drivers
v0x55cbdd6d78a0_0 .net "sum2", 0 0, L_0x55cbdd7dfb20;  1 drivers
S_0x55cbdd7b9680 .scope module, "fa4" "full_adder" 2 281, 2 15 0, S_0x55cbdd685d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e0350 .functor XOR 1, L_0x55cbdd7e0810, L_0x55cbdd7e09d0, C4<0>, C4<0>;
L_0x55cbdd7e03c0 .functor XOR 1, L_0x55cbdd7e0350, L_0x55cbdd7e0b90, C4<0>, C4<0>;
L_0x55cbdd7e0430 .functor AND 1, L_0x55cbdd7e0810, L_0x55cbdd7e09d0, C4<1>, C4<1>;
L_0x55cbdd7e0540 .functor XOR 1, L_0x55cbdd7e0810, L_0x55cbdd7e09d0, C4<0>, C4<0>;
L_0x55cbdd7e05b0 .functor AND 1, L_0x55cbdd7e0540, L_0x55cbdd7e0b90, C4<1>, C4<1>;
L_0x55cbdd7e06c0 .functor OR 1, L_0x55cbdd7e0430, L_0x55cbdd7e05b0, C4<0>, C4<0>;
v0x55cbdd6dee90_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e0350;  1 drivers
v0x55cbdd6e19f0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e0430;  1 drivers
v0x55cbdd6d9b70_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e0540;  1 drivers
v0x55cbdd6e4550_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e05b0;  1 drivers
v0x55cbdd6e70b0_0 .net "a", 0 0, L_0x55cbdd7e0810;  1 drivers
v0x55cbdd6e97f0_0 .net "b", 0 0, L_0x55cbdd7e09d0;  1 drivers
v0x55cbdd67a560_0 .net "cin", 0 0, L_0x55cbdd7e0b90;  1 drivers
v0x55cbdd684ac0_0 .net "cout2", 0 0, L_0x55cbdd7e06c0;  1 drivers
v0x55cbdd79e0e0_0 .net "sum2", 0 0, L_0x55cbdd7e03c0;  1 drivers
S_0x55cbdd67a3a0 .scope module, "fa5" "full_adder" 2 282, 2 15 0, S_0x55cbdd685d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e0c30 .functor XOR 1, L_0x55cbdd7e0fb0, L_0x55cbdd7e1150, C4<0>, C4<0>;
L_0x55cbdd7e0ca0 .functor XOR 1, L_0x55cbdd7e0c30, L_0x55cbdd7e1280, C4<0>, C4<0>;
L_0x55cbdd7e0d10 .functor AND 1, L_0x55cbdd7e0fb0, L_0x55cbdd7e1150, C4<1>, C4<1>;
L_0x55cbdd7e0d80 .functor XOR 1, L_0x55cbdd7e0fb0, L_0x55cbdd7e1150, C4<0>, C4<0>;
L_0x55cbdd7e0df0 .functor AND 1, L_0x55cbdd7e0d80, L_0x55cbdd7e1280, C4<1>, C4<1>;
L_0x55cbdd7e0e60 .functor OR 1, L_0x55cbdd7e0d10, L_0x55cbdd7e0df0, C4<0>, C4<0>;
v0x55cbdd66f2e0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e0c30;  1 drivers
v0x55cbdd6a36e0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e0d10;  1 drivers
v0x55cbdd686dc0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e0d80;  1 drivers
v0x55cbdd7bb0d0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e0df0;  1 drivers
v0x55cbdd780b70_0 .net "a", 0 0, L_0x55cbdd7e0fb0;  1 drivers
v0x55cbdd749f80_0 .net "b", 0 0, L_0x55cbdd7e1150;  1 drivers
v0x55cbdd718790_0 .net "cin", 0 0, L_0x55cbdd7e1280;  1 drivers
v0x55cbdd6ec320_0 .net "cout2", 0 0, L_0x55cbdd7e0e60;  1 drivers
v0x55cbdd6c5450_0 .net "sum2", 0 0, L_0x55cbdd7e0ca0;  1 drivers
S_0x55cbdd6eb2b0 .scope module, "fa6" "full_adder" 2 283, 2 15 0, S_0x55cbdd685d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e10e0 .functor XOR 1, L_0x55cbdd7e17e0, L_0x55cbdd7e1910, C4<0>, C4<0>;
L_0x55cbdd7e1430 .functor XOR 1, L_0x55cbdd7e10e0, L_0x55cbdd7e1ad0, C4<0>, C4<0>;
L_0x55cbdd7e14a0 .functor AND 1, L_0x55cbdd7e17e0, L_0x55cbdd7e1910, C4<1>, C4<1>;
L_0x55cbdd7e1510 .functor XOR 1, L_0x55cbdd7e17e0, L_0x55cbdd7e1910, C4<0>, C4<0>;
L_0x55cbdd7e1580 .functor AND 1, L_0x55cbdd7e1510, L_0x55cbdd7e1ad0, C4<1>, C4<1>;
L_0x55cbdd7e1690 .functor OR 1, L_0x55cbdd7e14a0, L_0x55cbdd7e1580, C4<0>, C4<0>;
v0x55cbdd716c10_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e10e0;  1 drivers
v0x55cbdd6ea7a0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e14a0;  1 drivers
v0x55cbdd6c3830_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e1510;  1 drivers
v0x55cbdd6a1a20_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e1580;  1 drivers
v0x55cbdd685100_0 .net "a", 0 0, L_0x55cbdd7e17e0;  1 drivers
v0x55cbdd6a8670_0 .net "b", 0 0, L_0x55cbdd7e1910;  1 drivers
v0x55cbdd6c3310_0 .net "cin", 0 0, L_0x55cbdd7e1ad0;  1 drivers
v0x55cbdd6b3c80_0 .net "cout2", 0 0, L_0x55cbdd7e1690;  1 drivers
v0x55cbdd6a14b0_0 .net "sum2", 0 0, L_0x55cbdd7e1430;  1 drivers
S_0x55cbdd717720 .scope module, "fa7" "full_adder" 2 284, 2 15 0, S_0x55cbdd685d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e1b70 .functor XOR 1, L_0x55cbdd7e1fe0, L_0x55cbdd7e21b0, C4<0>, C4<0>;
L_0x55cbdd7e1be0 .functor XOR 1, L_0x55cbdd7e1b70, L_0x55cbdd7e2110, C4<0>, C4<0>;
L_0x55cbdd7e1c50 .functor AND 1, L_0x55cbdd7e1fe0, L_0x55cbdd7e21b0, C4<1>, C4<1>;
L_0x55cbdd7e1d10 .functor XOR 1, L_0x55cbdd7e1fe0, L_0x55cbdd7e21b0, C4<0>, C4<0>;
L_0x55cbdd7e1d80 .functor AND 1, L_0x55cbdd7e1d10, L_0x55cbdd7e2110, C4<1>, C4<1>;
L_0x55cbdd7e1e90 .functor OR 1, L_0x55cbdd7e1c50, L_0x55cbdd7e1d80, C4<0>, C4<0>;
v0x55cbdd6947e0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e1b70;  1 drivers
v0x55cbdd78ac00_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e1c50;  1 drivers
v0x55cbdd716790_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e1d10;  1 drivers
v0x55cbdd701d80_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e1d80;  1 drivers
v0x55cbdd6ea2d0_0 .net "a", 0 0, L_0x55cbdd7e1fe0;  1 drivers
v0x55cbdd6d8390_0 .net "b", 0 0, L_0x55cbdd7e21b0;  1 drivers
v0x55cbdd6ccf40_0 .net "cin", 0 0, L_0x55cbdd7e2110;  1 drivers
v0x55cbdd6c4d60_0 .net "cout2", 0 0, L_0x55cbdd7e1e90;  1 drivers
v0x55cbdd6c4e20_0 .net "sum2", 0 0, L_0x55cbdd7e1be0;  1 drivers
S_0x55cbdd730bc0 .scope module, "fa8" "full_adder" 2 285, 2 15 0, S_0x55cbdd685d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e2580 .functor XOR 1, L_0x55cbdd7e2ae0, L_0x55cbdd7e2cd0, C4<0>, C4<0>;
L_0x55cbdd7e25f0 .functor XOR 1, L_0x55cbdd7e2580, L_0x55cbdd7e3220, C4<0>, C4<0>;
L_0x55cbdd7e26b0 .functor AND 1, L_0x55cbdd7e2ae0, L_0x55cbdd7e2cd0, C4<1>, C4<1>;
L_0x55cbdd7e27c0 .functor XOR 1, L_0x55cbdd7e2ae0, L_0x55cbdd7e2cd0, C4<0>, C4<0>;
L_0x55cbdd7e2830 .functor AND 1, L_0x55cbdd7e27c0, L_0x55cbdd7e3220, C4<1>, C4<1>;
L_0x55cbdd7e2940 .functor OR 1, L_0x55cbdd7e26b0, L_0x55cbdd7e2830, C4<0>, C4<0>;
v0x55cbdd6c4a10_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e2580;  1 drivers
v0x55cbdd6c3180_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e26b0;  1 drivers
v0x55cbdd6b3e90_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e27c0;  1 drivers
v0x55cbdd6b3af0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e2830;  1 drivers
v0x55cbdd6a3980_0 .net "a", 0 0, L_0x55cbdd7e2ae0;  1 drivers
v0x55cbdd6a2ff0_0 .net "b", 0 0, L_0x55cbdd7e2cd0;  1 drivers
v0x55cbdd6a30b0_0 .net "cin", 0 0, L_0x55cbdd7e3220;  1 drivers
v0x55cbdd6a2ca0_0 .net "cout2", 0 0, L_0x55cbdd7e2940;  alias, 1 drivers
v0x55cbdd6a2d40_0 .net "sum2", 0 0, L_0x55cbdd7e25f0;  1 drivers
S_0x55cbdd747f90 .scope module, "fa11" "four8_0bit" 2 507, 2 291 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "sum8_0";
    .port_info 3 /OUTPUT 1 "cout8_0";
v0x55cbdd6e7330_0 .net "a", 7 0, L_0x55cbdd7e7a50;  1 drivers
v0x55cbdd6e6a40_0 .net "b", 7 0, L_0x55cbdd7e7af0;  1 drivers
v0x55cbdd6e4cf0_0 .net "cout8_0", 0 0, L_0x55cbdd7e6eb0;  1 drivers
v0x55cbdd6e4d90_0 .net "r", 6 0, L_0x55cbdd7e67c0;  1 drivers
v0x55cbdd6e47d0_0 .net "sum8_0", 7 0, L_0x55cbdd7e7500;  1 drivers
L_0x55cbdd7e37e0 .part L_0x55cbdd7e7a50, 0, 1;
L_0x55cbdd7e3880 .part L_0x55cbdd7e7af0, 0, 1;
L_0x55cbdd7e3e30 .part L_0x55cbdd7e7a50, 1, 1;
L_0x55cbdd7e3ed0 .part L_0x55cbdd7e7af0, 1, 1;
L_0x55cbdd7e4000 .part L_0x55cbdd7e67c0, 0, 1;
L_0x55cbdd7e45b0 .part L_0x55cbdd7e7a50, 2, 1;
L_0x55cbdd7e4720 .part L_0x55cbdd7e7af0, 2, 1;
L_0x55cbdd7e4850 .part L_0x55cbdd7e67c0, 1, 1;
L_0x55cbdd7e4e00 .part L_0x55cbdd7e7a50, 3, 1;
L_0x55cbdd7e4fc0 .part L_0x55cbdd7e7af0, 3, 1;
L_0x55cbdd7e5180 .part L_0x55cbdd7e67c0, 2, 1;
L_0x55cbdd7e55a0 .part L_0x55cbdd7e7a50, 4, 1;
L_0x55cbdd7e5740 .part L_0x55cbdd7e7af0, 4, 1;
L_0x55cbdd7e5870 .part L_0x55cbdd7e67c0, 3, 1;
L_0x55cbdd7e5d50 .part L_0x55cbdd7e7a50, 5, 1;
L_0x55cbdd7e5e80 .part L_0x55cbdd7e7af0, 5, 1;
L_0x55cbdd7e6040 .part L_0x55cbdd7e67c0, 4, 1;
L_0x55cbdd7e6550 .part L_0x55cbdd7e7a50, 6, 1;
L_0x55cbdd7e6720 .part L_0x55cbdd7e7af0, 6, 1;
LS_0x55cbdd7e67c0_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7e36d0, L_0x55cbdd7e3ce0, L_0x55cbdd7e4460, L_0x55cbdd7e4cb0;
LS_0x55cbdd7e67c0_0_4 .concat8 [ 1 1 1 0], L_0x55cbdd7e5450, L_0x55cbdd7e5c00, L_0x55cbdd7e6400;
L_0x55cbdd7e67c0 .concat8 [ 4 3 0 0], LS_0x55cbdd7e67c0_0_0, LS_0x55cbdd7e67c0_0_4;
L_0x55cbdd7e6680 .part L_0x55cbdd7e67c0, 5, 1;
L_0x55cbdd7e7050 .part L_0x55cbdd7e7a50, 7, 1;
L_0x55cbdd7e7350 .part L_0x55cbdd7e7af0, 7, 1;
LS_0x55cbdd7e7500_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7e3660, L_0x55cbdd7e3990, L_0x55cbdd7e4110, L_0x55cbdd7e49b0;
LS_0x55cbdd7e7500_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7e5290, L_0x55cbdd7e59a0, L_0x55cbdd7e6150, L_0x55cbdd7e6b60;
L_0x55cbdd7e7500 .concat8 [ 4 4 0 0], LS_0x55cbdd7e7500_0_0, LS_0x55cbdd7e7500_0_4;
L_0x55cbdd7e78a0 .part L_0x55cbdd7e67c0, 6, 1;
S_0x55cbdd77e7f0 .scope module, "fa2" "full_adder" 2 298, 2 15 0, S_0x55cbdd747f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e3920 .functor XOR 1, L_0x55cbdd7e3e30, L_0x55cbdd7e3ed0, C4<0>, C4<0>;
L_0x55cbdd7e3990 .functor XOR 1, L_0x55cbdd7e3920, L_0x55cbdd7e4000, C4<0>, C4<0>;
L_0x55cbdd7e3a50 .functor AND 1, L_0x55cbdd7e3e30, L_0x55cbdd7e3ed0, C4<1>, C4<1>;
L_0x55cbdd7e3b60 .functor XOR 1, L_0x55cbdd7e3e30, L_0x55cbdd7e3ed0, C4<0>, C4<0>;
L_0x55cbdd7e3bd0 .functor AND 1, L_0x55cbdd7e3b60, L_0x55cbdd7e4000, C4<1>, C4<1>;
L_0x55cbdd7e3ce0 .functor OR 1, L_0x55cbdd7e3a50, L_0x55cbdd7e3bd0, C4<0>, C4<0>;
v0x55cbdd687060_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e3920;  1 drivers
v0x55cbdd6866d0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e3a50;  1 drivers
v0x55cbdd686380_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e3b60;  1 drivers
v0x55cbdd66f0c0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e3bd0;  1 drivers
v0x55cbdd7bade0_0 .net "a", 0 0, L_0x55cbdd7e3e30;  1 drivers
v0x55cbdd7bab20_0 .net "b", 0 0, L_0x55cbdd7e3ed0;  1 drivers
v0x55cbdd7babe0_0 .net "cin", 0 0, L_0x55cbdd7e4000;  1 drivers
v0x55cbdd7ba8c0_0 .net "cout2", 0 0, L_0x55cbdd7e3ce0;  1 drivers
v0x55cbdd7ba980_0 .net "sum2", 0 0, L_0x55cbdd7e3990;  1 drivers
S_0x55cbdd7307e0 .scope module, "fa3" "full_adder" 2 299, 2 15 0, S_0x55cbdd747f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e40a0 .functor XOR 1, L_0x55cbdd7e45b0, L_0x55cbdd7e4720, C4<0>, C4<0>;
L_0x55cbdd7e4110 .functor XOR 1, L_0x55cbdd7e40a0, L_0x55cbdd7e4850, C4<0>, C4<0>;
L_0x55cbdd7e41d0 .functor AND 1, L_0x55cbdd7e45b0, L_0x55cbdd7e4720, C4<1>, C4<1>;
L_0x55cbdd7e42e0 .functor XOR 1, L_0x55cbdd7e45b0, L_0x55cbdd7e4720, C4<0>, C4<0>;
L_0x55cbdd7e4350 .functor AND 1, L_0x55cbdd7e42e0, L_0x55cbdd7e4850, C4<1>, C4<1>;
L_0x55cbdd7e4460 .functor OR 1, L_0x55cbdd7e41d0, L_0x55cbdd7e4350, C4<0>, C4<0>;
v0x55cbdd7ba650_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e40a0;  1 drivers
v0x55cbdd7b98b0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e41d0;  1 drivers
v0x55cbdd684cd0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e42e0;  1 drivers
v0x55cbdd79dc90_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e4350;  1 drivers
v0x55cbdd780e10_0 .net "a", 0 0, L_0x55cbdd7e45b0;  1 drivers
v0x55cbdd780480_0 .net "b", 0 0, L_0x55cbdd7e4720;  1 drivers
v0x55cbdd780540_0 .net "cin", 0 0, L_0x55cbdd7e4850;  1 drivers
v0x55cbdd780130_0 .net "cout2", 0 0, L_0x55cbdd7e4460;  1 drivers
v0x55cbdd7801f0_0 .net "sum2", 0 0, L_0x55cbdd7e4110;  1 drivers
S_0x55cbdd747bb0 .scope module, "fa4" "full_adder" 2 300, 2 15 0, S_0x55cbdd747f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e4940 .functor XOR 1, L_0x55cbdd7e4e00, L_0x55cbdd7e4fc0, C4<0>, C4<0>;
L_0x55cbdd7e49b0 .functor XOR 1, L_0x55cbdd7e4940, L_0x55cbdd7e5180, C4<0>, C4<0>;
L_0x55cbdd7e4a20 .functor AND 1, L_0x55cbdd7e4e00, L_0x55cbdd7e4fc0, C4<1>, C4<1>;
L_0x55cbdd7e4b30 .functor XOR 1, L_0x55cbdd7e4e00, L_0x55cbdd7e4fc0, C4<0>, C4<0>;
L_0x55cbdd7e4ba0 .functor AND 1, L_0x55cbdd7e4b30, L_0x55cbdd7e5180, C4<1>, C4<1>;
L_0x55cbdd7e4cb0 .functor OR 1, L_0x55cbdd7e4a20, L_0x55cbdd7e4ba0, C4<0>, C4<0>;
v0x55cbdd77fdd0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e4940;  1 drivers
v0x55cbdd77fe90_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e4a20;  1 drivers
v0x55cbdd77ea40_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e4b30;  1 drivers
v0x55cbdd765080_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e4ba0;  1 drivers
v0x55cbdd764ca0_0 .net "a", 0 0, L_0x55cbdd7e4e00;  1 drivers
v0x55cbdd764d60_0 .net "b", 0 0, L_0x55cbdd7e4fc0;  1 drivers
v0x55cbdd74a220_0 .net "cin", 0 0, L_0x55cbdd7e5180;  1 drivers
v0x55cbdd74a2c0_0 .net "cout2", 0 0, L_0x55cbdd7e4cb0;  1 drivers
v0x55cbdd749890_0 .net "sum2", 0 0, L_0x55cbdd7e49b0;  1 drivers
S_0x55cbdd764a50 .scope module, "fa5" "full_adder" 2 301, 2 15 0, S_0x55cbdd747f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e5220 .functor XOR 1, L_0x55cbdd7e55a0, L_0x55cbdd7e5740, C4<0>, C4<0>;
L_0x55cbdd7e5290 .functor XOR 1, L_0x55cbdd7e5220, L_0x55cbdd7e5870, C4<0>, C4<0>;
L_0x55cbdd7e5300 .functor AND 1, L_0x55cbdd7e55a0, L_0x55cbdd7e5740, C4<1>, C4<1>;
L_0x55cbdd7e5370 .functor XOR 1, L_0x55cbdd7e55a0, L_0x55cbdd7e5740, C4<0>, C4<0>;
L_0x55cbdd7e53e0 .functor AND 1, L_0x55cbdd7e5370, L_0x55cbdd7e5870, C4<1>, C4<1>;
L_0x55cbdd7e5450 .functor OR 1, L_0x55cbdd7e5300, L_0x55cbdd7e53e0, C4<0>, C4<0>;
v0x55cbdd749540_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e5220;  1 drivers
v0x55cbdd747e00_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e5300;  1 drivers
v0x55cbdd730e10_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e5370;  1 drivers
v0x55cbdd730ed0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e53e0;  1 drivers
v0x55cbdd730a30_0 .net "a", 0 0, L_0x55cbdd7e55a0;  1 drivers
v0x55cbdd718a30_0 .net "b", 0 0, L_0x55cbdd7e5740;  1 drivers
v0x55cbdd718af0_0 .net "cin", 0 0, L_0x55cbdd7e5870;  1 drivers
v0x55cbdd7180a0_0 .net "cout2", 0 0, L_0x55cbdd7e5450;  1 drivers
v0x55cbdd718160_0 .net "sum2", 0 0, L_0x55cbdd7e5290;  1 drivers
S_0x55cbdd6b4030 .scope module, "fa6" "full_adder" 2 302, 2 15 0, S_0x55cbdd747f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e56d0 .functor XOR 1, L_0x55cbdd7e5d50, L_0x55cbdd7e5e80, C4<0>, C4<0>;
L_0x55cbdd7e59a0 .functor XOR 1, L_0x55cbdd7e56d0, L_0x55cbdd7e6040, C4<0>, C4<0>;
L_0x55cbdd7e5a10 .functor AND 1, L_0x55cbdd7e5d50, L_0x55cbdd7e5e80, C4<1>, C4<1>;
L_0x55cbdd7e5a80 .functor XOR 1, L_0x55cbdd7e5d50, L_0x55cbdd7e5e80, C4<0>, C4<0>;
L_0x55cbdd7e5af0 .functor AND 1, L_0x55cbdd7e5a80, L_0x55cbdd7e6040, C4<1>, C4<1>;
L_0x55cbdd7e5c00 .functor OR 1, L_0x55cbdd7e5a10, L_0x55cbdd7e5af0, C4<0>, C4<0>;
v0x55cbdd717d50_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e56d0;  1 drivers
v0x55cbdd716600_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e5a10;  1 drivers
v0x55cbdd701f90_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e5a80;  1 drivers
v0x55cbdd702050_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e5af0;  1 drivers
v0x55cbdd67a960_0 .net "a", 0 0, L_0x55cbdd7e5d50;  1 drivers
v0x55cbdd701bf0_0 .net "b", 0 0, L_0x55cbdd7e5e80;  1 drivers
v0x55cbdd701cb0_0 .net "cin", 0 0, L_0x55cbdd7e6040;  1 drivers
v0x55cbdd6ec5c0_0 .net "cout2", 0 0, L_0x55cbdd7e5c00;  1 drivers
v0x55cbdd6ec680_0 .net "sum2", 0 0, L_0x55cbdd7e59a0;  1 drivers
S_0x55cbdd694be0 .scope module, "fa7" "full_adder" 2 303, 2 15 0, S_0x55cbdd747f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e60e0 .functor XOR 1, L_0x55cbdd7e6550, L_0x55cbdd7e6720, C4<0>, C4<0>;
L_0x55cbdd7e6150 .functor XOR 1, L_0x55cbdd7e60e0, L_0x55cbdd7e6680, C4<0>, C4<0>;
L_0x55cbdd7e61c0 .functor AND 1, L_0x55cbdd7e6550, L_0x55cbdd7e6720, C4<1>, C4<1>;
L_0x55cbdd7e6280 .functor XOR 1, L_0x55cbdd7e6550, L_0x55cbdd7e6720, C4<0>, C4<0>;
L_0x55cbdd7e62f0 .functor AND 1, L_0x55cbdd7e6280, L_0x55cbdd7e6680, C4<1>, C4<1>;
L_0x55cbdd7e6400 .functor OR 1, L_0x55cbdd7e61c0, L_0x55cbdd7e62f0, C4<0>, C4<0>;
v0x55cbdd6eb8e0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e60e0;  1 drivers
v0x55cbdd6ea140_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e61c0;  1 drivers
v0x55cbdd6d85a0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e6280;  1 drivers
v0x55cbdd6d8660_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e62f0;  1 drivers
v0x55cbdd6d8200_0 .net "a", 0 0, L_0x55cbdd7e6550;  1 drivers
v0x55cbdd6c56f0_0 .net "b", 0 0, L_0x55cbdd7e6720;  1 drivers
v0x55cbdd6c57b0_0 .net "cin", 0 0, L_0x55cbdd7e6680;  1 drivers
v0x55cbdd66edf0_0 .net "cout2", 0 0, L_0x55cbdd7e6400;  1 drivers
v0x55cbdd66eeb0_0 .net "sum2", 0 0, L_0x55cbdd7e6150;  1 drivers
S_0x55cbdd7b6c70 .scope module, "fa8" "full_adder" 2 304, 2 15 0, S_0x55cbdd747f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e6af0 .functor XOR 1, L_0x55cbdd7e7050, L_0x55cbdd7e7350, C4<0>, C4<0>;
L_0x55cbdd7e6b60 .functor XOR 1, L_0x55cbdd7e6af0, L_0x55cbdd7e78a0, C4<0>, C4<0>;
L_0x55cbdd7e6c20 .functor AND 1, L_0x55cbdd7e7050, L_0x55cbdd7e7350, C4<1>, C4<1>;
L_0x55cbdd7e6d30 .functor XOR 1, L_0x55cbdd7e7050, L_0x55cbdd7e7350, C4<0>, C4<0>;
L_0x55cbdd7e6da0 .functor AND 1, L_0x55cbdd7e6d30, L_0x55cbdd7e78a0, C4<1>, C4<1>;
L_0x55cbdd7e6eb0 .functor OR 1, L_0x55cbdd7e6c20, L_0x55cbdd7e6da0, C4<0>, C4<0>;
v0x55cbdd7487d0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e6af0;  1 drivers
v0x55cbdd716fe0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e6c20;  1 drivers
v0x55cbdd6eab70_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e6d30;  1 drivers
v0x55cbdd6c3c00_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e6da0;  1 drivers
v0x55cbdd6a1e90_0 .net "a", 0 0, L_0x55cbdd7e7050;  1 drivers
v0x55cbdd685570_0 .net "b", 0 0, L_0x55cbdd7e7350;  1 drivers
v0x55cbdd685630_0 .net "cin", 0 0, L_0x55cbdd7e78a0;  1 drivers
v0x55cbdd6dbcc0_0 .net "cout2", 0 0, L_0x55cbdd7e6eb0;  alias, 1 drivers
v0x55cbdd6dbd60_0 .net "sum2", 0 0, L_0x55cbdd7e6b60;  1 drivers
S_0x55cbdd7b4110 .scope module, "ha1" "half_adder" 2 297, 2 4 0, S_0x55cbdd747f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum1";
    .port_info 3 /OUTPUT 1 "cout1";
L_0x55cbdd7e3660 .functor XOR 1, L_0x55cbdd7e37e0, L_0x55cbdd7e3880, C4<0>, C4<0>;
L_0x55cbdd7e36d0 .functor AND 1, L_0x55cbdd7e37e0, L_0x55cbdd7e3880, C4<1>, C4<1>;
v0x55cbdd6e9180_0 .net "a", 0 0, L_0x55cbdd7e37e0;  1 drivers
v0x55cbdd6d9e20_0 .net "b", 0 0, L_0x55cbdd7e3880;  1 drivers
v0x55cbdd6d9ee0_0 .net "cout1", 0 0, L_0x55cbdd7e36d0;  1 drivers
v0x55cbdd6e77f0_0 .net "sum1", 0 0, L_0x55cbdd7e3660;  1 drivers
S_0x55cbdd754630 .scope module, "fa12" "four9_1bit" 2 511, 2 310 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "sum9_1";
    .port_info 3 /OUTPUT 1 "cout9_1";
    .port_info 4 /INPUT 1 "cin";
v0x55cbdd6b7f90_0 .net "a", 8 0, L_0x55cbdd7ed490;  1 drivers
v0x55cbdd6b4f10_0 .net "b", 8 0, L_0x55cbdd7ed6c0;  1 drivers
L_0x7ff7aa160180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55cbdd6b4840_0 .net "cin", 0 0, L_0x7ff7aa160180;  1 drivers
v0x55cbdd6b48e0_0 .net "cout9_1", 0 0, L_0x55cbdd7eccb0;  1 drivers
v0x55cbdd6b43a0_0 .net "r", 7 0, L_0x55cbdd7ec3f0;  1 drivers
v0x55cbdd6b4440_0 .net "sum9_1", 8 0, L_0x55cbdd7ed030;  1 drivers
L_0x55cbdd7e8ae0 .part L_0x55cbdd7ed490, 0, 1;
L_0x55cbdd7e8b80 .part L_0x55cbdd7ed6c0, 0, 1;
L_0x55cbdd7e9090 .part L_0x55cbdd7ed490, 1, 1;
L_0x55cbdd7e91c0 .part L_0x55cbdd7ed6c0, 1, 1;
L_0x55cbdd7e92f0 .part L_0x55cbdd7ec3f0, 0, 1;
L_0x55cbdd7e98a0 .part L_0x55cbdd7ed490, 2, 1;
L_0x55cbdd7e9a10 .part L_0x55cbdd7ed6c0, 2, 1;
L_0x55cbdd7e9b40 .part L_0x55cbdd7ec3f0, 1, 1;
L_0x55cbdd7ea0f0 .part L_0x55cbdd7ed490, 3, 1;
L_0x55cbdd7ea2b0 .part L_0x55cbdd7ed6c0, 3, 1;
L_0x55cbdd7ea470 .part L_0x55cbdd7ec3f0, 2, 1;
L_0x55cbdd7ea890 .part L_0x55cbdd7ed490, 4, 1;
L_0x55cbdd7eaa30 .part L_0x55cbdd7ed6c0, 4, 1;
L_0x55cbdd7eab60 .part L_0x55cbdd7ec3f0, 3, 1;
L_0x55cbdd7eb040 .part L_0x55cbdd7ed490, 5, 1;
L_0x55cbdd7eb170 .part L_0x55cbdd7ed6c0, 5, 1;
L_0x55cbdd7eb330 .part L_0x55cbdd7ec3f0, 4, 1;
L_0x55cbdd7eb840 .part L_0x55cbdd7ed490, 6, 1;
L_0x55cbdd7eba10 .part L_0x55cbdd7ed6c0, 6, 1;
L_0x55cbdd7ebab0 .part L_0x55cbdd7ec3f0, 5, 1;
L_0x55cbdd7eb970 .part L_0x55cbdd7ed490, 7, 1;
L_0x55cbdd7ec180 .part L_0x55cbdd7ed6c0, 7, 1;
LS_0x55cbdd7ec3f0_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7e8990, L_0x55cbdd7e8f40, L_0x55cbdd7e9750, L_0x55cbdd7e9fa0;
LS_0x55cbdd7ec3f0_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7ea740, L_0x55cbdd7eaef0, L_0x55cbdd7eb6f0, L_0x55cbdd7ebf20;
L_0x55cbdd7ec3f0 .concat8 [ 4 4 0 0], LS_0x55cbdd7ec3f0_0_0, LS_0x55cbdd7ec3f0_0_4;
L_0x55cbdd7ec670 .part L_0x55cbdd7ec3f0, 6, 1;
L_0x55cbdd7ece10 .part L_0x55cbdd7ed490, 8, 1;
L_0x55cbdd7eceb0 .part L_0x55cbdd7ed6c0, 8, 1;
LS_0x55cbdd7ed030_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7e8640, L_0x55cbdd7e8c90, L_0x55cbdd7e9400, L_0x55cbdd7e9ca0;
LS_0x55cbdd7ed030_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7ea580, L_0x55cbdd7eac90, L_0x55cbdd7eb440, L_0x55cbdd7ebc70;
LS_0x55cbdd7ed030_0_8 .concat8 [ 1 0 0 0], L_0x55cbdd7ec960;
L_0x55cbdd7ed030 .concat8 [ 4 4 1 0], LS_0x55cbdd7ed030_0_0, LS_0x55cbdd7ed030_0_4, LS_0x55cbdd7ed030_0_8;
L_0x55cbdd7ed300 .part L_0x55cbdd7ec3f0, 7, 1;
S_0x55cbdd79b040 .scope module, "fa1" "full_adder" 2 317, 2 15 0, S_0x55cbdd754630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e85d0 .functor XOR 1, L_0x55cbdd7e8ae0, L_0x55cbdd7e8b80, C4<0>, C4<0>;
L_0x55cbdd7e8640 .functor XOR 1, L_0x55cbdd7e85d0, L_0x7ff7aa160180, C4<0>, C4<0>;
L_0x55cbdd7e8750 .functor AND 1, L_0x55cbdd7e8ae0, L_0x55cbdd7e8b80, C4<1>, C4<1>;
L_0x55cbdd7e8860 .functor XOR 1, L_0x55cbdd7e8ae0, L_0x55cbdd7e8b80, C4<0>, C4<0>;
L_0x55cbdd7e88d0 .functor AND 1, L_0x55cbdd7e8860, L_0x7ff7aa160180, C4<1>, C4<1>;
L_0x55cbdd7e8990 .functor OR 1, L_0x55cbdd7e8750, L_0x55cbdd7e88d0, C4<0>, C4<0>;
v0x55cbdd6e3ee0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e85d0;  1 drivers
v0x55cbdd6e2190_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e8750;  1 drivers
v0x55cbdd6e1c70_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e8860;  1 drivers
v0x55cbdd6e1d30_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e88d0;  1 drivers
v0x55cbdd6d98b0_0 .net "a", 0 0, L_0x55cbdd7e8ae0;  1 drivers
v0x55cbdd6e1380_0 .net "b", 0 0, L_0x55cbdd7e8b80;  1 drivers
v0x55cbdd6e1440_0 .net "cin", 0 0, L_0x7ff7aa160180;  alias, 1 drivers
v0x55cbdd6df630_0 .net "cout2", 0 0, L_0x55cbdd7e8990;  1 drivers
v0x55cbdd6df6f0_0 .net "sum2", 0 0, L_0x55cbdd7e8640;  1 drivers
S_0x55cbdd7984e0 .scope module, "fa2" "full_adder" 2 318, 2 15 0, S_0x55cbdd754630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e8c20 .functor XOR 1, L_0x55cbdd7e9090, L_0x55cbdd7e91c0, C4<0>, C4<0>;
L_0x55cbdd7e8c90 .functor XOR 1, L_0x55cbdd7e8c20, L_0x55cbdd7e92f0, C4<0>, C4<0>;
L_0x55cbdd7e8d00 .functor AND 1, L_0x55cbdd7e9090, L_0x55cbdd7e91c0, C4<1>, C4<1>;
L_0x55cbdd7e8dc0 .functor XOR 1, L_0x55cbdd7e9090, L_0x55cbdd7e91c0, C4<0>, C4<0>;
L_0x55cbdd7e8e30 .functor AND 1, L_0x55cbdd7e8dc0, L_0x55cbdd7e92f0, C4<1>, C4<1>;
L_0x55cbdd7e8f40 .functor OR 1, L_0x55cbdd7e8d00, L_0x55cbdd7e8e30, C4<0>, C4<0>;
v0x55cbdd6de820_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e8c20;  1 drivers
v0x55cbdd6de8e0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e8d00;  1 drivers
v0x55cbdd6dcad0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e8dc0;  1 drivers
v0x55cbdd6dc5b0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e8e30;  1 drivers
v0x55cbdd6d9530_0 .net "a", 0 0, L_0x55cbdd7e9090;  1 drivers
v0x55cbdd6d8e60_0 .net "b", 0 0, L_0x55cbdd7e91c0;  1 drivers
v0x55cbdd6d8f20_0 .net "cin", 0 0, L_0x55cbdd7e92f0;  1 drivers
v0x55cbdd6d8a60_0 .net "cout2", 0 0, L_0x55cbdd7e8f40;  1 drivers
v0x55cbdd6d8b20_0 .net "sum2", 0 0, L_0x55cbdd7e8c90;  1 drivers
S_0x55cbdd77bcc0 .scope module, "fa3" "full_adder" 2 319, 2 15 0, S_0x55cbdd754630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e9390 .functor XOR 1, L_0x55cbdd7e98a0, L_0x55cbdd7e9a10, C4<0>, C4<0>;
L_0x55cbdd7e9400 .functor XOR 1, L_0x55cbdd7e9390, L_0x55cbdd7e9b40, C4<0>, C4<0>;
L_0x55cbdd7e94c0 .functor AND 1, L_0x55cbdd7e98a0, L_0x55cbdd7e9a10, C4<1>, C4<1>;
L_0x55cbdd7e95d0 .functor XOR 1, L_0x55cbdd7e98a0, L_0x55cbdd7e9a10, C4<0>, C4<0>;
L_0x55cbdd7e9640 .functor AND 1, L_0x55cbdd7e95d0, L_0x55cbdd7e9b40, C4<1>, C4<1>;
L_0x55cbdd7e9750 .functor OR 1, L_0x55cbdd7e94c0, L_0x55cbdd7e9640, C4<0>, C4<0>;
v0x55cbdd6e7c60_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e9390;  1 drivers
v0x55cbdd6e7d20_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e94c0;  1 drivers
v0x55cbdd6e5250_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e95d0;  1 drivers
v0x55cbdd6e26f0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e9640;  1 drivers
v0x55cbdd6dfb90_0 .net "a", 0 0, L_0x55cbdd7e98a0;  1 drivers
v0x55cbdd6dfc50_0 .net "b", 0 0, L_0x55cbdd7e9a10;  1 drivers
v0x55cbdd6dd030_0 .net "cin", 0 0, L_0x55cbdd7e9b40;  1 drivers
v0x55cbdd6dd0d0_0 .net "cout2", 0 0, L_0x55cbdd7e9750;  1 drivers
v0x55cbdd6da560_0 .net "sum2", 0 0, L_0x55cbdd7e9400;  1 drivers
S_0x55cbdd765220 .scope module, "fa4" "full_adder" 2 320, 2 15 0, S_0x55cbdd754630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7e9c30 .functor XOR 1, L_0x55cbdd7ea0f0, L_0x55cbdd7ea2b0, C4<0>, C4<0>;
L_0x55cbdd7e9ca0 .functor XOR 1, L_0x55cbdd7e9c30, L_0x55cbdd7ea470, C4<0>, C4<0>;
L_0x55cbdd7e9d10 .functor AND 1, L_0x55cbdd7ea0f0, L_0x55cbdd7ea2b0, C4<1>, C4<1>;
L_0x55cbdd7e9e20 .functor XOR 1, L_0x55cbdd7ea0f0, L_0x55cbdd7ea2b0, C4<0>, C4<0>;
L_0x55cbdd7e9e90 .functor AND 1, L_0x55cbdd7e9e20, L_0x55cbdd7ea470, C4<1>, C4<1>;
L_0x55cbdd7e9fa0 .functor OR 1, L_0x55cbdd7e9d10, L_0x55cbdd7e9e90, C4<0>, C4<0>;
v0x55cbdd6c9d70_0 .net *"_ivl_0", 0 0, L_0x55cbdd7e9c30;  1 drivers
v0x55cbdd6d7c30_0 .net *"_ivl_4", 0 0, L_0x55cbdd7e9d10;  1 drivers
v0x55cbdd6d7230_0 .net *"_ivl_6", 0 0, L_0x55cbdd7e9e20;  1 drivers
v0x55cbdd6d72f0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7e9e90;  1 drivers
v0x55cbdd6c7eb0_0 .net "a", 0 0, L_0x55cbdd7ea0f0;  1 drivers
v0x55cbdd6d58a0_0 .net "b", 0 0, L_0x55cbdd7ea2b0;  1 drivers
v0x55cbdd6d5960_0 .net "cin", 0 0, L_0x55cbdd7ea470;  1 drivers
v0x55cbdd6d53e0_0 .net "cout2", 0 0, L_0x55cbdd7e9fa0;  1 drivers
v0x55cbdd6d5480_0 .net "sum2", 0 0, L_0x55cbdd7e9ca0;  1 drivers
S_0x55cbdd761f10 .scope module, "fa5" "full_adder" 2 321, 2 15 0, S_0x55cbdd754630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7ea510 .functor XOR 1, L_0x55cbdd7ea890, L_0x55cbdd7eaa30, C4<0>, C4<0>;
L_0x55cbdd7ea580 .functor XOR 1, L_0x55cbdd7ea510, L_0x55cbdd7eab60, C4<0>, C4<0>;
L_0x55cbdd7ea5f0 .functor AND 1, L_0x55cbdd7ea890, L_0x55cbdd7eaa30, C4<1>, C4<1>;
L_0x55cbdd7ea660 .functor XOR 1, L_0x55cbdd7ea890, L_0x55cbdd7eaa30, C4<0>, C4<0>;
L_0x55cbdd7ea6d0 .functor AND 1, L_0x55cbdd7ea660, L_0x55cbdd7eab60, C4<1>, C4<1>;
L_0x55cbdd7ea740 .functor OR 1, L_0x55cbdd7ea5f0, L_0x55cbdd7ea6d0, C4<0>, C4<0>;
v0x55cbdd6d2da0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7ea510;  1 drivers
v0x55cbdd6d2880_0 .net *"_ivl_4", 0 0, L_0x55cbdd7ea5f0;  1 drivers
v0x55cbdd6d1f90_0 .net *"_ivl_6", 0 0, L_0x55cbdd7ea660;  1 drivers
v0x55cbdd6d2050_0 .net *"_ivl_8", 0 0, L_0x55cbdd7ea6d0;  1 drivers
v0x55cbdd6d0240_0 .net "a", 0 0, L_0x55cbdd7ea890;  1 drivers
v0x55cbdd6cfd20_0 .net "b", 0 0, L_0x55cbdd7eaa30;  1 drivers
v0x55cbdd6cfde0_0 .net "cin", 0 0, L_0x55cbdd7eab60;  1 drivers
v0x55cbdd6c7940_0 .net "cout2", 0 0, L_0x55cbdd7ea740;  1 drivers
v0x55cbdd6c79e0_0 .net "sum2", 0 0, L_0x55cbdd7ea580;  1 drivers
S_0x55cbdd7474e0 .scope module, "fa6" "full_adder" 2 322, 2 15 0, S_0x55cbdd754630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7ea9c0 .functor XOR 1, L_0x55cbdd7eb040, L_0x55cbdd7eb170, C4<0>, C4<0>;
L_0x55cbdd7eac90 .functor XOR 1, L_0x55cbdd7ea9c0, L_0x55cbdd7eb330, C4<0>, C4<0>;
L_0x55cbdd7ead00 .functor AND 1, L_0x55cbdd7eb040, L_0x55cbdd7eb170, C4<1>, C4<1>;
L_0x55cbdd7ead70 .functor XOR 1, L_0x55cbdd7eb040, L_0x55cbdd7eb170, C4<0>, C4<0>;
L_0x55cbdd7eade0 .functor AND 1, L_0x55cbdd7ead70, L_0x55cbdd7eb330, C4<1>, C4<1>;
L_0x55cbdd7eaef0 .functor OR 1, L_0x55cbdd7ead00, L_0x55cbdd7eade0, C4<0>, C4<0>;
v0x55cbdd6cd6e0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7ea9c0;  1 drivers
v0x55cbdd6cd1c0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7ead00;  1 drivers
v0x55cbdd6cc8d0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7ead70;  1 drivers
v0x55cbdd6cc990_0 .net *"_ivl_8", 0 0, L_0x55cbdd7eade0;  1 drivers
v0x55cbdd6cab80_0 .net "a", 0 0, L_0x55cbdd7eb040;  1 drivers
v0x55cbdd6ca660_0 .net "b", 0 0, L_0x55cbdd7eb170;  1 drivers
v0x55cbdd6ca720_0 .net "cin", 0 0, L_0x55cbdd7eb330;  1 drivers
v0x55cbdd6c75c0_0 .net "cout2", 0 0, L_0x55cbdd7eaef0;  1 drivers
v0x55cbdd6c7680_0 .net "sum2", 0 0, L_0x55cbdd7eac90;  1 drivers
S_0x55cbdd730fb0 .scope module, "fa7" "full_adder" 2 323, 2 15 0, S_0x55cbdd754630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7eb3d0 .functor XOR 1, L_0x55cbdd7eb840, L_0x55cbdd7eba10, C4<0>, C4<0>;
L_0x55cbdd7eb440 .functor XOR 1, L_0x55cbdd7eb3d0, L_0x55cbdd7ebab0, C4<0>, C4<0>;
L_0x55cbdd7eb4b0 .functor AND 1, L_0x55cbdd7eb840, L_0x55cbdd7eba10, C4<1>, C4<1>;
L_0x55cbdd7eb570 .functor XOR 1, L_0x55cbdd7eb840, L_0x55cbdd7eba10, C4<0>, C4<0>;
L_0x55cbdd7eb5e0 .functor AND 1, L_0x55cbdd7eb570, L_0x55cbdd7ebab0, C4<1>, C4<1>;
L_0x55cbdd7eb6f0 .functor OR 1, L_0x55cbdd7eb4b0, L_0x55cbdd7eb5e0, C4<0>, C4<0>;
v0x55cbdd6d3300_0 .net *"_ivl_0", 0 0, L_0x55cbdd7eb3d0;  1 drivers
v0x55cbdd6d07a0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7eb4b0;  1 drivers
v0x55cbdd6cdc40_0 .net *"_ivl_6", 0 0, L_0x55cbdd7eb570;  1 drivers
v0x55cbdd6cdd00_0 .net *"_ivl_8", 0 0, L_0x55cbdd7eb5e0;  1 drivers
v0x55cbdd6cb0e0_0 .net "a", 0 0, L_0x55cbdd7eb840;  1 drivers
v0x55cbdd6c8610_0 .net "b", 0 0, L_0x55cbdd7eba10;  1 drivers
v0x55cbdd6c86d0_0 .net "cin", 0 0, L_0x55cbdd7ebab0;  1 drivers
v0x55cbdd6c5e60_0 .net "cout2", 0 0, L_0x55cbdd7eb6f0;  1 drivers
v0x55cbdd6c5f20_0 .net "sum2", 0 0, L_0x55cbdd7eb440;  1 drivers
S_0x55cbdd730100 .scope module, "fa8" "full_adder" 2 324, 2 15 0, S_0x55cbdd754630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7ebc00 .functor XOR 1, L_0x55cbdd7eb970, L_0x55cbdd7ec180, C4<0>, C4<0>;
L_0x55cbdd7ebc70 .functor XOR 1, L_0x55cbdd7ebc00, L_0x55cbdd7ec670, C4<0>, C4<0>;
L_0x55cbdd7ebce0 .functor AND 1, L_0x55cbdd7eb970, L_0x55cbdd7ec180, C4<1>, C4<1>;
L_0x55cbdd7ebda0 .functor XOR 1, L_0x55cbdd7eb970, L_0x55cbdd7ec180, C4<0>, C4<0>;
L_0x55cbdd7ebe10 .functor AND 1, L_0x55cbdd7ebda0, L_0x55cbdd7ec670, C4<1>, C4<1>;
L_0x55cbdd7ebf20 .functor OR 1, L_0x55cbdd7ebce0, L_0x55cbdd7ebe10, C4<0>, C4<0>;
v0x55cbdd6b5800_0 .net *"_ivl_0", 0 0, L_0x55cbdd7ebc00;  1 drivers
v0x55cbdd6c2bc0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7ebce0;  1 drivers
v0x55cbdd6c20d0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7ebda0;  1 drivers
v0x55cbdd6c0650_0 .net *"_ivl_8", 0 0, L_0x55cbdd7ebe10;  1 drivers
v0x55cbdd6c01b0_0 .net "a", 0 0, L_0x55cbdd7eb970;  1 drivers
v0x55cbdd6bf8c0_0 .net "b", 0 0, L_0x55cbdd7ec180;  1 drivers
v0x55cbdd6bf980_0 .net "cin", 0 0, L_0x55cbdd7ec670;  1 drivers
v0x55cbdd6bdb70_0 .net "cout2", 0 0, L_0x55cbdd7ebf20;  1 drivers
v0x55cbdd6bdc10_0 .net "sum2", 0 0, L_0x55cbdd7ebc70;  1 drivers
S_0x55cbdd67ac20 .scope module, "fa9" "full_adder" 2 325, 2 15 0, S_0x55cbdd754630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7ec8f0 .functor XOR 1, L_0x55cbdd7ece10, L_0x55cbdd7eceb0, C4<0>, C4<0>;
L_0x55cbdd7ec960 .functor XOR 1, L_0x55cbdd7ec8f0, L_0x55cbdd7ed300, C4<0>, C4<0>;
L_0x55cbdd7eca20 .functor AND 1, L_0x55cbdd7ece10, L_0x55cbdd7eceb0, C4<1>, C4<1>;
L_0x55cbdd7ecb30 .functor XOR 1, L_0x55cbdd7ece10, L_0x55cbdd7eceb0, C4<0>, C4<0>;
L_0x55cbdd7ecba0 .functor AND 1, L_0x55cbdd7ecb30, L_0x55cbdd7ed300, C4<1>, C4<1>;
L_0x55cbdd7eccb0 .functor OR 1, L_0x55cbdd7eca20, L_0x55cbdd7ecba0, C4<0>, C4<0>;
v0x55cbdd6b5320_0 .net *"_ivl_0", 0 0, L_0x55cbdd7ec8f0;  1 drivers
v0x55cbdd6bcd60_0 .net *"_ivl_4", 0 0, L_0x55cbdd7eca20;  1 drivers
v0x55cbdd6bb010_0 .net *"_ivl_6", 0 0, L_0x55cbdd7ecb30;  1 drivers
v0x55cbdd6bb0d0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7ecba0;  1 drivers
v0x55cbdd6baaf0_0 .net "a", 0 0, L_0x55cbdd7ece10;  1 drivers
v0x55cbdd6babb0_0 .net "b", 0 0, L_0x55cbdd7eceb0;  1 drivers
v0x55cbdd6ba200_0 .net "cin", 0 0, L_0x55cbdd7ed300;  1 drivers
v0x55cbdd6ba2a0_0 .net "cout2", 0 0, L_0x55cbdd7eccb0;  alias, 1 drivers
v0x55cbdd6b84b0_0 .net "sum2", 0 0, L_0x55cbdd7ec960;  1 drivers
S_0x55cbdd702130 .scope module, "fa13" "four9_0bit" 2 512, 2 330 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "sum9_0";
    .port_info 3 /OUTPUT 1 "cout9_0";
v0x55cbdd68e240_0 .net "a", 8 0, L_0x55cbdd7f23f0;  1 drivers
v0x55cbdd68c4f0_0 .net "b", 8 0, L_0x55cbdd7f2630;  1 drivers
v0x55cbdd68bfd0_0 .net "cout9_0", 0 0, L_0x55cbdd7f1bd0;  1 drivers
v0x55cbdd688f30_0 .net "r", 7 0, L_0x55cbdd7f12c0;  1 drivers
v0x55cbdd688fd0_0 .net "sum9_0", 8 0, L_0x55cbdd7f1f90;  1 drivers
L_0x55cbdd7ed920 .part L_0x55cbdd7f23f0, 0, 1;
L_0x55cbdd7ed9c0 .part L_0x55cbdd7f2630, 0, 1;
L_0x55cbdd7edf30 .part L_0x55cbdd7f23f0, 1, 1;
L_0x55cbdd7ee060 .part L_0x55cbdd7f2630, 1, 1;
L_0x55cbdd7ee190 .part L_0x55cbdd7f12c0, 0, 1;
L_0x55cbdd7ee700 .part L_0x55cbdd7f23f0, 2, 1;
L_0x55cbdd7ee830 .part L_0x55cbdd7f2630, 2, 1;
L_0x55cbdd7ee960 .part L_0x55cbdd7f12c0, 1, 1;
L_0x55cbdd7eeed0 .part L_0x55cbdd7f23f0, 3, 1;
L_0x55cbdd7ef090 .part L_0x55cbdd7f2630, 3, 1;
L_0x55cbdd7ef2b0 .part L_0x55cbdd7f12c0, 2, 1;
L_0x55cbdd7ef690 .part L_0x55cbdd7f23f0, 4, 1;
L_0x55cbdd7ef830 .part L_0x55cbdd7f2630, 4, 1;
L_0x55cbdd7ef960 .part L_0x55cbdd7f12c0, 3, 1;
L_0x55cbdd7efe80 .part L_0x55cbdd7f23f0, 5, 1;
L_0x55cbdd7effb0 .part L_0x55cbdd7f2630, 5, 1;
L_0x55cbdd7f0170 .part L_0x55cbdd7f12c0, 4, 1;
L_0x55cbdd7f0680 .part L_0x55cbdd7f23f0, 6, 1;
L_0x55cbdd7f0850 .part L_0x55cbdd7f2630, 6, 1;
L_0x55cbdd7f08f0 .part L_0x55cbdd7f12c0, 5, 1;
L_0x55cbdd7f07b0 .part L_0x55cbdd7f23f0, 7, 1;
L_0x55cbdd7f1050 .part L_0x55cbdd7f2630, 7, 1;
LS_0x55cbdd7f12c0_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7ed860, L_0x55cbdd7ede20, L_0x55cbdd7ee5f0, L_0x55cbdd7eedc0;
LS_0x55cbdd7f12c0_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7ef580, L_0x55cbdd7efd70, L_0x55cbdd7f0530, L_0x55cbdd7f0d60;
L_0x55cbdd7f12c0 .concat8 [ 4 4 0 0], LS_0x55cbdd7f12c0_0_0, LS_0x55cbdd7f12c0_0_4;
L_0x55cbdd7f1590 .part L_0x55cbdd7f12c0, 6, 1;
L_0x55cbdd7f1d70 .part L_0x55cbdd7f23f0, 8, 1;
L_0x55cbdd7f1e10 .part L_0x55cbdd7f2630, 8, 1;
LS_0x55cbdd7f1f90_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7ed7f0, L_0x55cbdd7edad0, L_0x55cbdd7ee2a0, L_0x55cbdd7eeac0;
LS_0x55cbdd7f1f90_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7ef3c0, L_0x55cbdd7efb10, L_0x55cbdd7f0280, L_0x55cbdd7f0ab0;
LS_0x55cbdd7f1f90_0_8 .concat8 [ 1 0 0 0], L_0x55cbdd7f1880;
L_0x55cbdd7f1f90 .concat8 [ 4 4 1 0], LS_0x55cbdd7f1f90_0_0, LS_0x55cbdd7f1f90_0_4, LS_0x55cbdd7f1f90_0_8;
L_0x55cbdd7f2260 .part L_0x55cbdd7f12c0, 7, 1;
S_0x55cbdd6d8740 .scope module, "fa2" "full_adder" 2 337, 2 15 0, S_0x55cbdd702130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7eda60 .functor XOR 1, L_0x55cbdd7edf30, L_0x55cbdd7ee060, C4<0>, C4<0>;
L_0x55cbdd7edad0 .functor XOR 1, L_0x55cbdd7eda60, L_0x55cbdd7ee190, C4<0>, C4<0>;
L_0x55cbdd7edb90 .functor AND 1, L_0x55cbdd7edf30, L_0x55cbdd7ee060, C4<1>, C4<1>;
L_0x55cbdd7edca0 .functor XOR 1, L_0x55cbdd7edf30, L_0x55cbdd7ee060, C4<0>, C4<0>;
L_0x55cbdd7edd10 .functor AND 1, L_0x55cbdd7edca0, L_0x55cbdd7ee190, C4<1>, C4<1>;
L_0x55cbdd7ede20 .functor OR 1, L_0x55cbdd7edb90, L_0x55cbdd7edd10, C4<0>, C4<0>;
v0x55cbdd6c0ac0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7eda60;  1 drivers
v0x55cbdd6c0b80_0 .net *"_ivl_4", 0 0, L_0x55cbdd7edb90;  1 drivers
v0x55cbdd6be0d0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7edca0;  1 drivers
v0x55cbdd6be190_0 .net *"_ivl_8", 0 0, L_0x55cbdd7edd10;  1 drivers
v0x55cbdd6bb570_0 .net "a", 0 0, L_0x55cbdd7edf30;  1 drivers
v0x55cbdd6b8a10_0 .net "b", 0 0, L_0x55cbdd7ee060;  1 drivers
v0x55cbdd6b8ad0_0 .net "cin", 0 0, L_0x55cbdd7ee190;  1 drivers
v0x55cbdd6b5f40_0 .net "cout2", 0 0, L_0x55cbdd7ede20;  1 drivers
v0x55cbdd6b6000_0 .net "sum2", 0 0, L_0x55cbdd7edad0;  1 drivers
S_0x55cbdd6e6e20 .scope module, "fa3" "full_adder" 2 338, 2 15 0, S_0x55cbdd702130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7ee230 .functor XOR 1, L_0x55cbdd7ee700, L_0x55cbdd7ee830, C4<0>, C4<0>;
L_0x55cbdd7ee2a0 .functor XOR 1, L_0x55cbdd7ee230, L_0x55cbdd7ee960, C4<0>, C4<0>;
L_0x55cbdd7ee360 .functor AND 1, L_0x55cbdd7ee700, L_0x55cbdd7ee830, C4<1>, C4<1>;
L_0x55cbdd7ee470 .functor XOR 1, L_0x55cbdd7ee700, L_0x55cbdd7ee830, C4<0>, C4<0>;
L_0x55cbdd7ee4e0 .functor AND 1, L_0x55cbdd7ee470, L_0x55cbdd7ee960, C4<1>, C4<1>;
L_0x55cbdd7ee5f0 .functor OR 1, L_0x55cbdd7ee360, L_0x55cbdd7ee4e0, C4<0>, C4<0>;
v0x55cbdd6a6140_0 .net *"_ivl_0", 0 0, L_0x55cbdd7ee230;  1 drivers
v0x55cbdd6b3520_0 .net *"_ivl_4", 0 0, L_0x55cbdd7ee360;  1 drivers
v0x55cbdd6b2a30_0 .net *"_ivl_6", 0 0, L_0x55cbdd7ee470;  1 drivers
v0x55cbdd6b2af0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7ee4e0;  1 drivers
v0x55cbdd6b0fb0_0 .net "a", 0 0, L_0x55cbdd7ee700;  1 drivers
v0x55cbdd6b0b10_0 .net "b", 0 0, L_0x55cbdd7ee830;  1 drivers
v0x55cbdd6b0bd0_0 .net "cin", 0 0, L_0x55cbdd7ee960;  1 drivers
v0x55cbdd6b0220_0 .net "cout2", 0 0, L_0x55cbdd7ee5f0;  1 drivers
v0x55cbdd6b02e0_0 .net "sum2", 0 0, L_0x55cbdd7ee2a0;  1 drivers
S_0x55cbdd6e42c0 .scope module, "fa4" "full_adder" 2 339, 2 15 0, S_0x55cbdd702130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7eea50 .functor XOR 1, L_0x55cbdd7eeed0, L_0x55cbdd7ef090, C4<0>, C4<0>;
L_0x55cbdd7eeac0 .functor XOR 1, L_0x55cbdd7eea50, L_0x55cbdd7ef2b0, C4<0>, C4<0>;
L_0x55cbdd7eeb30 .functor AND 1, L_0x55cbdd7eeed0, L_0x55cbdd7ef090, C4<1>, C4<1>;
L_0x55cbdd7eec40 .functor XOR 1, L_0x55cbdd7eeed0, L_0x55cbdd7ef090, C4<0>, C4<0>;
L_0x55cbdd7eecb0 .functor AND 1, L_0x55cbdd7eec40, L_0x55cbdd7ef2b0, C4<1>, C4<1>;
L_0x55cbdd7eedc0 .functor OR 1, L_0x55cbdd7eeb30, L_0x55cbdd7eecb0, C4<0>, C4<0>;
v0x55cbdd6adfb0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7eea50;  1 drivers
v0x55cbdd6ae070_0 .net *"_ivl_4", 0 0, L_0x55cbdd7eeb30;  1 drivers
v0x55cbdd6a5bd0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7eec40;  1 drivers
v0x55cbdd6a5c90_0 .net *"_ivl_8", 0 0, L_0x55cbdd7eecb0;  1 drivers
v0x55cbdd6ad6c0_0 .net "a", 0 0, L_0x55cbdd7eeed0;  1 drivers
v0x55cbdd6ab970_0 .net "b", 0 0, L_0x55cbdd7ef090;  1 drivers
v0x55cbdd6aba30_0 .net "cin", 0 0, L_0x55cbdd7ef2b0;  1 drivers
v0x55cbdd6ab450_0 .net "cout2", 0 0, L_0x55cbdd7eedc0;  1 drivers
v0x55cbdd6ab510_0 .net "sum2", 0 0, L_0x55cbdd7eeac0;  1 drivers
S_0x55cbdd6e1760 .scope module, "fa5" "full_adder" 2 340, 2 15 0, S_0x55cbdd702130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7ef350 .functor XOR 1, L_0x55cbdd7ef690, L_0x55cbdd7ef830, C4<0>, C4<0>;
L_0x55cbdd7ef3c0 .functor XOR 1, L_0x55cbdd7ef350, L_0x55cbdd7ef960, C4<0>, C4<0>;
L_0x55cbdd7ef430 .functor AND 1, L_0x55cbdd7ef690, L_0x55cbdd7ef830, C4<1>, C4<1>;
L_0x55cbdd7ef4a0 .functor XOR 1, L_0x55cbdd7ef690, L_0x55cbdd7ef830, C4<0>, C4<0>;
L_0x55cbdd7ef510 .functor AND 1, L_0x55cbdd7ef4a0, L_0x55cbdd7ef960, C4<1>, C4<1>;
L_0x55cbdd7ef580 .functor OR 1, L_0x55cbdd7ef430, L_0x55cbdd7ef510, C4<0>, C4<0>;
v0x55cbdd6a8e10_0 .net *"_ivl_0", 0 0, L_0x55cbdd7ef350;  1 drivers
v0x55cbdd6a88f0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7ef430;  1 drivers
v0x55cbdd6a5850_0 .net *"_ivl_6", 0 0, L_0x55cbdd7ef4a0;  1 drivers
v0x55cbdd6b1420_0 .net *"_ivl_8", 0 0, L_0x55cbdd7ef510;  1 drivers
v0x55cbdd6aea30_0 .net "a", 0 0, L_0x55cbdd7ef690;  1 drivers
v0x55cbdd6aeaf0_0 .net "b", 0 0, L_0x55cbdd7ef830;  1 drivers
v0x55cbdd6abed0_0 .net "cin", 0 0, L_0x55cbdd7ef960;  1 drivers
v0x55cbdd6abf90_0 .net "cout2", 0 0, L_0x55cbdd7ef580;  1 drivers
v0x55cbdd6a9370_0 .net "sum2", 0 0, L_0x55cbdd7ef3c0;  1 drivers
S_0x55cbdd6dec00 .scope module, "fa6" "full_adder" 2 341, 2 15 0, S_0x55cbdd702130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7ef7c0 .functor XOR 1, L_0x55cbdd7efe80, L_0x55cbdd7effb0, C4<0>, C4<0>;
L_0x55cbdd7efb10 .functor XOR 1, L_0x55cbdd7ef7c0, L_0x55cbdd7f0170, C4<0>, C4<0>;
L_0x55cbdd7efb80 .functor AND 1, L_0x55cbdd7efe80, L_0x55cbdd7effb0, C4<1>, C4<1>;
L_0x55cbdd7efbf0 .functor XOR 1, L_0x55cbdd7efe80, L_0x55cbdd7effb0, C4<0>, C4<0>;
L_0x55cbdd7efc60 .functor AND 1, L_0x55cbdd7efbf0, L_0x55cbdd7f0170, C4<1>, C4<1>;
L_0x55cbdd7efd70 .functor OR 1, L_0x55cbdd7efb80, L_0x55cbdd7efc60, C4<0>, C4<0>;
v0x55cbdd6a68a0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7ef7c0;  1 drivers
v0x55cbdd6a40f0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7efb80;  1 drivers
v0x55cbdd6982f0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7efbf0;  1 drivers
v0x55cbdd6983b0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7efc60;  1 drivers
v0x55cbdd696450_0 .net "a", 0 0, L_0x55cbdd7efe80;  1 drivers
v0x55cbdd6a0d60_0 .net "b", 0 0, L_0x55cbdd7effb0;  1 drivers
v0x55cbdd6a0e20_0 .net "cin", 0 0, L_0x55cbdd7f0170;  1 drivers
v0x55cbdd6a0290_0 .net "cout2", 0 0, L_0x55cbdd7efd70;  1 drivers
v0x55cbdd6a0350_0 .net "sum2", 0 0, L_0x55cbdd7efb10;  1 drivers
S_0x55cbdd6dc0a0 .scope module, "fa7" "full_adder" 2 342, 2 15 0, S_0x55cbdd702130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f0210 .functor XOR 1, L_0x55cbdd7f0680, L_0x55cbdd7f0850, C4<0>, C4<0>;
L_0x55cbdd7f0280 .functor XOR 1, L_0x55cbdd7f0210, L_0x55cbdd7f08f0, C4<0>, C4<0>;
L_0x55cbdd7f02f0 .functor AND 1, L_0x55cbdd7f0680, L_0x55cbdd7f0850, C4<1>, C4<1>;
L_0x55cbdd7f03b0 .functor XOR 1, L_0x55cbdd7f0680, L_0x55cbdd7f0850, C4<0>, C4<0>;
L_0x55cbdd7f0420 .functor AND 1, L_0x55cbdd7f03b0, L_0x55cbdd7f08f0, C4<1>, C4<1>;
L_0x55cbdd7f0530 .functor OR 1, L_0x55cbdd7f02f0, L_0x55cbdd7f0420, C4<0>, C4<0>;
v0x55cbdd69e2a0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f0210;  1 drivers
v0x55cbdd695ee0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f02f0;  1 drivers
v0x55cbdd69d9b0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f03b0;  1 drivers
v0x55cbdd69bc60_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f0420;  1 drivers
v0x55cbdd69b740_0 .net "a", 0 0, L_0x55cbdd7f0680;  1 drivers
v0x55cbdd69b800_0 .net "b", 0 0, L_0x55cbdd7f0850;  1 drivers
v0x55cbdd69ae50_0 .net "cin", 0 0, L_0x55cbdd7f08f0;  1 drivers
v0x55cbdd69af10_0 .net "cout2", 0 0, L_0x55cbdd7f0530;  1 drivers
v0x55cbdd699100_0 .net "sum2", 0 0, L_0x55cbdd7f0280;  1 drivers
S_0x55cbdd6e8990 .scope module, "fa8" "full_adder" 2 343, 2 15 0, S_0x55cbdd702130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f0a40 .functor XOR 1, L_0x55cbdd7f07b0, L_0x55cbdd7f1050, C4<0>, C4<0>;
L_0x55cbdd7f0ab0 .functor XOR 1, L_0x55cbdd7f0a40, L_0x55cbdd7f1590, C4<0>, C4<0>;
L_0x55cbdd7f0b20 .functor AND 1, L_0x55cbdd7f07b0, L_0x55cbdd7f1050, C4<1>, C4<1>;
L_0x55cbdd7f0be0 .functor XOR 1, L_0x55cbdd7f07b0, L_0x55cbdd7f1050, C4<0>, C4<0>;
L_0x55cbdd7f0c50 .functor AND 1, L_0x55cbdd7f0be0, L_0x55cbdd7f1590, C4<1>, C4<1>;
L_0x55cbdd7f0d60 .functor OR 1, L_0x55cbdd7f0b20, L_0x55cbdd7f0c50, C4<0>, C4<0>;
v0x55cbdd698be0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f0a40;  1 drivers
v0x55cbdd695b60_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f0b20;  1 drivers
v0x55cbdd695490_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f0be0;  1 drivers
v0x55cbdd694ff0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f0c50;  1 drivers
v0x55cbdd69ebe0_0 .net "a", 0 0, L_0x55cbdd7f07b0;  1 drivers
v0x55cbdd69c1c0_0 .net "b", 0 0, L_0x55cbdd7f1050;  1 drivers
v0x55cbdd69c280_0 .net "cin", 0 0, L_0x55cbdd7f1590;  1 drivers
v0x55cbdd699660_0 .net "cout2", 0 0, L_0x55cbdd7f0d60;  1 drivers
v0x55cbdd699720_0 .net "sum2", 0 0, L_0x55cbdd7f0ab0;  1 drivers
S_0x55cbdd6e6250 .scope module, "fa9" "full_adder" 2 344, 2 15 0, S_0x55cbdd702130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f1810 .functor XOR 1, L_0x55cbdd7f1d70, L_0x55cbdd7f1e10, C4<0>, C4<0>;
L_0x55cbdd7f1880 .functor XOR 1, L_0x55cbdd7f1810, L_0x55cbdd7f2260, C4<0>, C4<0>;
L_0x55cbdd7f1940 .functor AND 1, L_0x55cbdd7f1d70, L_0x55cbdd7f1e10, C4<1>, C4<1>;
L_0x55cbdd7f1a50 .functor XOR 1, L_0x55cbdd7f1d70, L_0x55cbdd7f1e10, C4<0>, C4<0>;
L_0x55cbdd7f1ac0 .functor AND 1, L_0x55cbdd7f1a50, L_0x55cbdd7f2260, C4<1>, C4<1>;
L_0x55cbdd7f1bd0 .functor OR 1, L_0x55cbdd7f1940, L_0x55cbdd7f1ac0, C4<0>, C4<0>;
v0x55cbdd68b6e0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f1810;  1 drivers
v0x55cbdd689820_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f1940;  1 drivers
v0x55cbdd694080_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f1a50;  1 drivers
v0x55cbdd694140_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f1ac0;  1 drivers
v0x55cbdd693680_0 .net "a", 0 0, L_0x55cbdd7f1d70;  1 drivers
v0x55cbdd691b10_0 .net "b", 0 0, L_0x55cbdd7f1e10;  1 drivers
v0x55cbdd691bd0_0 .net "cin", 0 0, L_0x55cbdd7f2260;  1 drivers
v0x55cbdd691690_0 .net "cout2", 0 0, L_0x55cbdd7f1bd0;  alias, 1 drivers
v0x55cbdd691750_0 .net "sum2", 0 0, L_0x55cbdd7f1880;  1 drivers
S_0x55cbdd6e36f0 .scope module, "ha1" "half_adder" 2 336, 2 4 0, S_0x55cbdd702130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum1";
    .port_info 3 /OUTPUT 1 "cout1";
L_0x55cbdd7ed7f0 .functor XOR 1, L_0x55cbdd7ed920, L_0x55cbdd7ed9c0, C4<0>, C4<0>;
L_0x55cbdd7ed860 .functor AND 1, L_0x55cbdd7ed920, L_0x55cbdd7ed9c0, C4<1>, C4<1>;
v0x55cbdd690e30_0 .net "a", 0 0, L_0x55cbdd7ed920;  1 drivers
v0x55cbdd68f050_0 .net "b", 0 0, L_0x55cbdd7ed9c0;  1 drivers
v0x55cbdd68f110_0 .net "cout1", 0 0, L_0x55cbdd7ed860;  1 drivers
v0x55cbdd68eb30_0 .net "sum1", 0 0, L_0x55cbdd7ed7f0;  1 drivers
S_0x55cbdd6e0b90 .scope module, "fa14" "four10_1bit" 2 517, 2 350 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "sum10_1";
    .port_info 3 /OUTPUT 1 "cout10_1";
    .port_info 4 /INPUT 1 "cin";
v0x55cbdd7a49d0_0 .net "a", 9 0, L_0x55cbdd7f8b40;  1 drivers
v0x55cbdd7a1e70_0 .net "b", 9 0, L_0x55cbdd7f8be0;  1 drivers
L_0x7ff7aa1601c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55cbdd79f6c0_0 .net "cin", 0 0, L_0x7ff7aa1601c8;  1 drivers
v0x55cbdd79f760_0 .net "cout10_1", 0 0, L_0x55cbdd7f8220;  1 drivers
v0x55cbdd7b76d0_0 .net "r", 8 0, L_0x55cbdd7f7900;  1 drivers
v0x55cbdd7b7770_0 .net "sum10_1", 9 0, L_0x55cbdd7f8680;  1 drivers
L_0x55cbdd7f3710 .part L_0x55cbdd7f8b40, 0, 1;
L_0x55cbdd7f3840 .part L_0x55cbdd7f8be0, 0, 1;
L_0x55cbdd7f3de0 .part L_0x55cbdd7f8b40, 1, 1;
L_0x55cbdd7f3f10 .part L_0x55cbdd7f8be0, 1, 1;
L_0x55cbdd7f4040 .part L_0x55cbdd7f7900, 0, 1;
L_0x55cbdd7f45f0 .part L_0x55cbdd7f8b40, 2, 1;
L_0x55cbdd7f4760 .part L_0x55cbdd7f8be0, 2, 1;
L_0x55cbdd7f4890 .part L_0x55cbdd7f7900, 1, 1;
L_0x55cbdd7f4e00 .part L_0x55cbdd7f8b40, 3, 1;
L_0x55cbdd7f4fc0 .part L_0x55cbdd7f8be0, 3, 1;
L_0x55cbdd7f51e0 .part L_0x55cbdd7f7900, 2, 1;
L_0x55cbdd7f5600 .part L_0x55cbdd7f8b40, 4, 1;
L_0x55cbdd7f57a0 .part L_0x55cbdd7f8be0, 4, 1;
L_0x55cbdd7f58d0 .part L_0x55cbdd7f7900, 3, 1;
L_0x55cbdd7f5db0 .part L_0x55cbdd7f8b40, 5, 1;
L_0x55cbdd7f5ee0 .part L_0x55cbdd7f8be0, 5, 1;
L_0x55cbdd7f60a0 .part L_0x55cbdd7f7900, 4, 1;
L_0x55cbdd7f65b0 .part L_0x55cbdd7f8b40, 6, 1;
L_0x55cbdd7f6780 .part L_0x55cbdd7f8be0, 6, 1;
L_0x55cbdd7f6820 .part L_0x55cbdd7f7900, 5, 1;
L_0x55cbdd7f66e0 .part L_0x55cbdd7f8b40, 7, 1;
L_0x55cbdd7f6f80 .part L_0x55cbdd7f8be0, 7, 1;
L_0x55cbdd7f68c0 .part L_0x55cbdd7f7900, 6, 1;
L_0x55cbdd7f7660 .part L_0x55cbdd7f8b40, 8, 1;
L_0x55cbdd7f77d0 .part L_0x55cbdd7f8be0, 8, 1;
LS_0x55cbdd7f7900_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7f35c0, L_0x55cbdd7f3c90, L_0x55cbdd7f44a0, L_0x55cbdd7f4cf0;
LS_0x55cbdd7f7900_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7f54b0, L_0x55cbdd7f5c60, L_0x55cbdd7f6460, L_0x55cbdd7f6c90;
LS_0x55cbdd7f7900_0_8 .concat8 [ 1 0 0 0], L_0x55cbdd7f7510;
L_0x55cbdd7f7900 .concat8 [ 4 4 1 0], LS_0x55cbdd7f7900_0_0, LS_0x55cbdd7f7900_0_4, LS_0x55cbdd7f7900_0_8;
L_0x55cbdd7f7dc0 .part L_0x55cbdd7f7900, 7, 1;
L_0x55cbdd7f83c0 .part L_0x55cbdd7f8b40, 9, 1;
L_0x55cbdd7f8550 .part L_0x55cbdd7f8be0, 9, 1;
LS_0x55cbdd7f8680_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7f3270, L_0x55cbdd7f39e0, L_0x55cbdd7f4150, L_0x55cbdd7f49f0;
LS_0x55cbdd7f8680_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7f52f0, L_0x55cbdd7f5a00, L_0x55cbdd7f61b0, L_0x55cbdd7f69e0;
LS_0x55cbdd7f8680_0_8 .concat8 [ 1 1 0 0], L_0x55cbdd7f7260, L_0x55cbdd7f7ed0;
L_0x55cbdd7f8680 .concat8 [ 4 4 2 0], LS_0x55cbdd7f8680_0_0, LS_0x55cbdd7f8680_0_4, LS_0x55cbdd7f8680_0_8;
L_0x55cbdd7f8aa0 .part L_0x55cbdd7f7900, 8, 1;
S_0x55cbdd6de030 .scope module, "fa1" "full_adder" 2 357, 2 15 0, S_0x55cbdd6e0b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f3200 .functor XOR 1, L_0x55cbdd7f3710, L_0x55cbdd7f3840, C4<0>, C4<0>;
L_0x55cbdd7f3270 .functor XOR 1, L_0x55cbdd7f3200, L_0x7ff7aa1601c8, C4<0>, C4<0>;
L_0x55cbdd7f3380 .functor AND 1, L_0x55cbdd7f3710, L_0x55cbdd7f3840, C4<1>, C4<1>;
L_0x55cbdd7f3490 .functor XOR 1, L_0x55cbdd7f3710, L_0x55cbdd7f3840, C4<0>, C4<0>;
L_0x55cbdd7f3500 .functor AND 1, L_0x55cbdd7f3490, L_0x7ff7aa1601c8, C4<1>, C4<1>;
L_0x55cbdd7f35c0 .functor OR 1, L_0x55cbdd7f3380, L_0x55cbdd7f3500, C4<0>, C4<0>;
v0x55cbdd691fd0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f3200;  1 drivers
v0x55cbdd68f5b0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f3380;  1 drivers
v0x55cbdd68ca50_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f3490;  1 drivers
v0x55cbdd689f80_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f3500;  1 drivers
v0x55cbdd6877d0_0 .net "a", 0 0, L_0x55cbdd7f3710;  1 drivers
v0x55cbdd67e330_0 .net "b", 0 0, L_0x55cbdd7f3840;  1 drivers
v0x55cbdd67e3f0_0 .net "cin", 0 0, L_0x7ff7aa1601c8;  alias, 1 drivers
v0x55cbdd67c490_0 .net "cout2", 0 0, L_0x55cbdd7f35c0;  1 drivers
v0x55cbdd67c550_0 .net "sum2", 0 0, L_0x55cbdd7f3270;  1 drivers
S_0x55cbdd6db560 .scope module, "fa10" "full_adder" 2 366, 2 15 0, S_0x55cbdd6e0b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f7e60 .functor XOR 1, L_0x55cbdd7f83c0, L_0x55cbdd7f8550, C4<0>, C4<0>;
L_0x55cbdd7f7ed0 .functor XOR 1, L_0x55cbdd7f7e60, L_0x55cbdd7f8aa0, C4<0>, C4<0>;
L_0x55cbdd7f7f90 .functor AND 1, L_0x55cbdd7f83c0, L_0x55cbdd7f8550, C4<1>, C4<1>;
L_0x55cbdd7f80a0 .functor XOR 1, L_0x55cbdd7f83c0, L_0x55cbdd7f8550, C4<0>, C4<0>;
L_0x55cbdd7f8110 .functor AND 1, L_0x55cbdd7f80a0, L_0x55cbdd7f8aa0, C4<1>, C4<1>;
L_0x55cbdd7f8220 .functor OR 1, L_0x55cbdd7f7f90, L_0x55cbdd7f8110, C4<0>, C4<0>;
v0x55cbdd6842f0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f7e60;  1 drivers
v0x55cbdd683840_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f7f90;  1 drivers
v0x55cbdd67bf20_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f80a0;  1 drivers
v0x55cbdd681c30_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f8110;  1 drivers
v0x55cbdd681780_0 .net "a", 0 0, L_0x55cbdd7f83c0;  1 drivers
v0x55cbdd680e90_0 .net "b", 0 0, L_0x55cbdd7f8550;  1 drivers
v0x55cbdd680f50_0 .net "cin", 0 0, L_0x55cbdd7f8aa0;  1 drivers
v0x55cbdd67f140_0 .net "cout2", 0 0, L_0x55cbdd7f8220;  alias, 1 drivers
v0x55cbdd67f200_0 .net "sum2", 0 0, L_0x55cbdd7f7ed0;  1 drivers
S_0x55cbdd6d4ed0 .scope module, "fa2" "full_adder" 2 358, 2 15 0, S_0x55cbdd6e0b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f3970 .functor XOR 1, L_0x55cbdd7f3de0, L_0x55cbdd7f3f10, C4<0>, C4<0>;
L_0x55cbdd7f39e0 .functor XOR 1, L_0x55cbdd7f3970, L_0x55cbdd7f4040, C4<0>, C4<0>;
L_0x55cbdd7f3a50 .functor AND 1, L_0x55cbdd7f3de0, L_0x55cbdd7f3f10, C4<1>, C4<1>;
L_0x55cbdd7f3b10 .functor XOR 1, L_0x55cbdd7f3de0, L_0x55cbdd7f3f10, C4<0>, C4<0>;
L_0x55cbdd7f3b80 .functor AND 1, L_0x55cbdd7f3b10, L_0x55cbdd7f4040, C4<1>, C4<1>;
L_0x55cbdd7f3c90 .functor OR 1, L_0x55cbdd7f3a50, L_0x55cbdd7f3b80, C4<0>, C4<0>;
v0x55cbdd67bba0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f3970;  1 drivers
v0x55cbdd67b4d0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f3a50;  1 drivers
v0x55cbdd67b030_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f3b10;  1 drivers
v0x55cbdd67b0f0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f3b80;  1 drivers
v0x55cbdd6820f0_0 .net "a", 0 0, L_0x55cbdd7f3de0;  1 drivers
v0x55cbdd67f6a0_0 .net "b", 0 0, L_0x55cbdd7f3f10;  1 drivers
v0x55cbdd67f760_0 .net "cin", 0 0, L_0x55cbdd7f4040;  1 drivers
v0x55cbdd67cbd0_0 .net "cout2", 0 0, L_0x55cbdd7f3c90;  1 drivers
v0x55cbdd67cc90_0 .net "sum2", 0 0, L_0x55cbdd7f39e0;  1 drivers
S_0x55cbdd6d2370 .scope module, "fa3" "full_adder" 2 359, 2 15 0, S_0x55cbdd6e0b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f40e0 .functor XOR 1, L_0x55cbdd7f45f0, L_0x55cbdd7f4760, C4<0>, C4<0>;
L_0x55cbdd7f4150 .functor XOR 1, L_0x55cbdd7f40e0, L_0x55cbdd7f4890, C4<0>, C4<0>;
L_0x55cbdd7f4210 .functor AND 1, L_0x55cbdd7f45f0, L_0x55cbdd7f4760, C4<1>, C4<1>;
L_0x55cbdd7f4320 .functor XOR 1, L_0x55cbdd7f45f0, L_0x55cbdd7f4760, C4<0>, C4<0>;
L_0x55cbdd7f4390 .functor AND 1, L_0x55cbdd7f4320, L_0x55cbdd7f4890, C4<1>, C4<1>;
L_0x55cbdd7f44a0 .functor OR 1, L_0x55cbdd7f4210, L_0x55cbdd7f4390, C4<0>, C4<0>;
v0x55cbdd671f00_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f40e0;  1 drivers
v0x55cbdd679d80_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f4210;  1 drivers
v0x55cbdd6792d0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f4320;  1 drivers
v0x55cbdd671990_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f4390;  1 drivers
v0x55cbdd6776c0_0 .net "a", 0 0, L_0x55cbdd7f45f0;  1 drivers
v0x55cbdd677780_0 .net "b", 0 0, L_0x55cbdd7f4760;  1 drivers
v0x55cbdd677210_0 .net "cin", 0 0, L_0x55cbdd7f4890;  1 drivers
v0x55cbdd6772d0_0 .net "cout2", 0 0, L_0x55cbdd7f44a0;  1 drivers
v0x55cbdd676920_0 .net "sum2", 0 0, L_0x55cbdd7f4150;  1 drivers
S_0x55cbdd6cf810 .scope module, "fa4" "full_adder" 2 360, 2 15 0, S_0x55cbdd6e0b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f4980 .functor XOR 1, L_0x55cbdd7f4e00, L_0x55cbdd7f4fc0, C4<0>, C4<0>;
L_0x55cbdd7f49f0 .functor XOR 1, L_0x55cbdd7f4980, L_0x55cbdd7f51e0, C4<0>, C4<0>;
L_0x55cbdd7f4a60 .functor AND 1, L_0x55cbdd7f4e00, L_0x55cbdd7f4fc0, C4<1>, C4<1>;
L_0x55cbdd7f4b70 .functor XOR 1, L_0x55cbdd7f4e00, L_0x55cbdd7f4fc0, C4<0>, C4<0>;
L_0x55cbdd7f4be0 .functor AND 1, L_0x55cbdd7f4b70, L_0x55cbdd7f51e0, C4<1>, C4<1>;
L_0x55cbdd7f4cf0 .functor OR 1, L_0x55cbdd7f4a60, L_0x55cbdd7f4be0, C4<0>, C4<0>;
v0x55cbdd674bd0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f4980;  1 drivers
v0x55cbdd6746b0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f4a60;  1 drivers
v0x55cbdd671610_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f4b70;  1 drivers
v0x55cbdd6716d0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f4be0;  1 drivers
v0x55cbdd677b80_0 .net "a", 0 0, L_0x55cbdd7f4e00;  1 drivers
v0x55cbdd675130_0 .net "b", 0 0, L_0x55cbdd7f4fc0;  1 drivers
v0x55cbdd6751f0_0 .net "cin", 0 0, L_0x55cbdd7f51e0;  1 drivers
v0x55cbdd672660_0 .net "cout2", 0 0, L_0x55cbdd7f4cf0;  1 drivers
v0x55cbdd672720_0 .net "sum2", 0 0, L_0x55cbdd7f49f0;  1 drivers
S_0x55cbdd6cccb0 .scope module, "fa5" "full_adder" 2 361, 2 15 0, S_0x55cbdd6e0b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f5280 .functor XOR 1, L_0x55cbdd7f5600, L_0x55cbdd7f57a0, C4<0>, C4<0>;
L_0x55cbdd7f52f0 .functor XOR 1, L_0x55cbdd7f5280, L_0x55cbdd7f58d0, C4<0>, C4<0>;
L_0x55cbdd7f5360 .functor AND 1, L_0x55cbdd7f5600, L_0x55cbdd7f57a0, C4<1>, C4<1>;
L_0x55cbdd7f53d0 .functor XOR 1, L_0x55cbdd7f5600, L_0x55cbdd7f57a0, C4<0>, C4<0>;
L_0x55cbdd7f5440 .functor AND 1, L_0x55cbdd7f53d0, L_0x55cbdd7f58d0, C4<1>, C4<1>;
L_0x55cbdd7f54b0 .functor OR 1, L_0x55cbdd7f5360, L_0x55cbdd7f5440, C4<0>, C4<0>;
v0x55cbdd7b7260_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f5280;  1 drivers
v0x55cbdd7b6ef0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f5360;  1 drivers
v0x55cbdd7a0ba0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f53d0;  1 drivers
v0x55cbdd7b6600_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f5440;  1 drivers
v0x55cbdd7b48b0_0 .net "a", 0 0, L_0x55cbdd7f5600;  1 drivers
v0x55cbdd7b4970_0 .net "b", 0 0, L_0x55cbdd7f57a0;  1 drivers
v0x55cbdd7b4390_0 .net "cin", 0 0, L_0x55cbdd7f58d0;  1 drivers
v0x55cbdd7b4450_0 .net "cout2", 0 0, L_0x55cbdd7f54b0;  1 drivers
v0x55cbdd7b3aa0_0 .net "sum2", 0 0, L_0x55cbdd7f52f0;  1 drivers
S_0x55cbdd6ca150 .scope module, "fa6" "full_adder" 2 362, 2 15 0, S_0x55cbdd6e0b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f5730 .functor XOR 1, L_0x55cbdd7f5db0, L_0x55cbdd7f5ee0, C4<0>, C4<0>;
L_0x55cbdd7f5a00 .functor XOR 1, L_0x55cbdd7f5730, L_0x55cbdd7f60a0, C4<0>, C4<0>;
L_0x55cbdd7f5a70 .functor AND 1, L_0x55cbdd7f5db0, L_0x55cbdd7f5ee0, C4<1>, C4<1>;
L_0x55cbdd7f5ae0 .functor XOR 1, L_0x55cbdd7f5db0, L_0x55cbdd7f5ee0, C4<0>, C4<0>;
L_0x55cbdd7f5b50 .functor AND 1, L_0x55cbdd7f5ae0, L_0x55cbdd7f60a0, C4<1>, C4<1>;
L_0x55cbdd7f5c60 .functor OR 1, L_0x55cbdd7f5a70, L_0x55cbdd7f5b50, C4<0>, C4<0>;
v0x55cbdd7b1d50_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f5730;  1 drivers
v0x55cbdd7b1830_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f5a70;  1 drivers
v0x55cbdd7b0f40_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f5ae0;  1 drivers
v0x55cbdd7af1f0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f5b50;  1 drivers
v0x55cbdd7aecd0_0 .net "a", 0 0, L_0x55cbdd7f5db0;  1 drivers
v0x55cbdd79f110_0 .net "b", 0 0, L_0x55cbdd7f5ee0;  1 drivers
v0x55cbdd79f1d0_0 .net "cin", 0 0, L_0x55cbdd7f60a0;  1 drivers
v0x55cbdd7ae3e0_0 .net "cout2", 0 0, L_0x55cbdd7f5c60;  1 drivers
v0x55cbdd7ae4a0_0 .net "sum2", 0 0, L_0x55cbdd7f5a00;  1 drivers
S_0x55cbdd6d6a40 .scope module, "fa7" "full_adder" 2 363, 2 15 0, S_0x55cbdd6e0b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f6140 .functor XOR 1, L_0x55cbdd7f65b0, L_0x55cbdd7f6780, C4<0>, C4<0>;
L_0x55cbdd7f61b0 .functor XOR 1, L_0x55cbdd7f6140, L_0x55cbdd7f6820, C4<0>, C4<0>;
L_0x55cbdd7f6220 .functor AND 1, L_0x55cbdd7f65b0, L_0x55cbdd7f6780, C4<1>, C4<1>;
L_0x55cbdd7f62e0 .functor XOR 1, L_0x55cbdd7f65b0, L_0x55cbdd7f6780, C4<0>, C4<0>;
L_0x55cbdd7f6350 .functor AND 1, L_0x55cbdd7f62e0, L_0x55cbdd7f6820, C4<1>, C4<1>;
L_0x55cbdd7f6460 .functor OR 1, L_0x55cbdd7f6220, L_0x55cbdd7f6350, C4<0>, C4<0>;
v0x55cbdd7ac170_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f6140;  1 drivers
v0x55cbdd7ab880_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f6220;  1 drivers
v0x55cbdd7a9b30_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f62e0;  1 drivers
v0x55cbdd7a9bf0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f6350;  1 drivers
v0x55cbdd7a9610_0 .net "a", 0 0, L_0x55cbdd7f65b0;  1 drivers
v0x55cbdd7a8d20_0 .net "b", 0 0, L_0x55cbdd7f6780;  1 drivers
v0x55cbdd7a8de0_0 .net "cin", 0 0, L_0x55cbdd7f6820;  1 drivers
v0x55cbdd7a6fd0_0 .net "cout2", 0 0, L_0x55cbdd7f6460;  1 drivers
v0x55cbdd7a7090_0 .net "sum2", 0 0, L_0x55cbdd7f61b0;  1 drivers
S_0x55cbdd6d4300 .scope module, "fa8" "full_adder" 2 364, 2 15 0, S_0x55cbdd6e0b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f6970 .functor XOR 1, L_0x55cbdd7f66e0, L_0x55cbdd7f6f80, C4<0>, C4<0>;
L_0x55cbdd7f69e0 .functor XOR 1, L_0x55cbdd7f6970, L_0x55cbdd7f68c0, C4<0>, C4<0>;
L_0x55cbdd7f6a50 .functor AND 1, L_0x55cbdd7f66e0, L_0x55cbdd7f6f80, C4<1>, C4<1>;
L_0x55cbdd7f6b10 .functor XOR 1, L_0x55cbdd7f66e0, L_0x55cbdd7f6f80, C4<0>, C4<0>;
L_0x55cbdd7f6b80 .functor AND 1, L_0x55cbdd7f6b10, L_0x55cbdd7f68c0, C4<1>, C4<1>;
L_0x55cbdd7f6c90 .functor OR 1, L_0x55cbdd7f6a50, L_0x55cbdd7f6b80, C4<0>, C4<0>;
v0x55cbdd79ecd0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f6970;  1 drivers
v0x55cbdd7a61c0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f6a50;  1 drivers
v0x55cbdd7a4470_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f6b10;  1 drivers
v0x55cbdd7a4530_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f6b80;  1 drivers
v0x55cbdd7a3f50_0 .net "a", 0 0, L_0x55cbdd7f66e0;  1 drivers
v0x55cbdd7a3ff0_0 .net "b", 0 0, L_0x55cbdd7f6f80;  1 drivers
v0x55cbdd7a3660_0 .net "cin", 0 0, L_0x55cbdd7f68c0;  1 drivers
v0x55cbdd7a3720_0 .net "cout2", 0 0, L_0x55cbdd7f6c90;  1 drivers
v0x55cbdd7a1910_0 .net "sum2", 0 0, L_0x55cbdd7f69e0;  1 drivers
S_0x55cbdd6d17a0 .scope module, "fa9" "full_adder" 2 365, 2 15 0, S_0x55cbdd6e0b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f71f0 .functor XOR 1, L_0x55cbdd7f7660, L_0x55cbdd7f77d0, C4<0>, C4<0>;
L_0x55cbdd7f7260 .functor XOR 1, L_0x55cbdd7f71f0, L_0x55cbdd7f7dc0, C4<0>, C4<0>;
L_0x55cbdd7f72d0 .functor AND 1, L_0x55cbdd7f7660, L_0x55cbdd7f77d0, C4<1>, C4<1>;
L_0x55cbdd7f7390 .functor XOR 1, L_0x55cbdd7f7660, L_0x55cbdd7f77d0, C4<0>, C4<0>;
L_0x55cbdd7f7400 .functor AND 1, L_0x55cbdd7f7390, L_0x55cbdd7f7dc0, C4<1>, C4<1>;
L_0x55cbdd7f7510 .functor OR 1, L_0x55cbdd7f72d0, L_0x55cbdd7f7400, C4<0>, C4<0>;
v0x55cbdd7a1440_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f71f0;  1 drivers
v0x55cbdd7b8a10_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f72d0;  1 drivers
v0x55cbdd79e920_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f7390;  1 drivers
v0x55cbdd7b22b0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f7400;  1 drivers
v0x55cbdd7af750_0 .net "a", 0 0, L_0x55cbdd7f7660;  1 drivers
v0x55cbdd7acbf0_0 .net "b", 0 0, L_0x55cbdd7f77d0;  1 drivers
v0x55cbdd7accb0_0 .net "cin", 0 0, L_0x55cbdd7f7dc0;  1 drivers
v0x55cbdd7aa090_0 .net "cout2", 0 0, L_0x55cbdd7f7510;  1 drivers
v0x55cbdd7aa150_0 .net "sum2", 0 0, L_0x55cbdd7f7260;  1 drivers
S_0x55cbdd6cec40 .scope module, "fa15" "four10_0bit" 2 518, 2 372 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "sum10_0";
    .port_info 3 /OUTPUT 1 "cout10_0";
v0x55cbdd76bb00_0 .net "a", 9 0, L_0x55cbdd7fe330;  1 drivers
v0x55cbdd76b210_0 .net "b", 9 0, L_0x55cbdd7fe3d0;  1 drivers
v0x55cbdd7694c0_0 .net "cout10_0", 0 0, L_0x55cbdd7fda10;  1 drivers
v0x55cbdd768fa0_0 .net "r", 8 0, L_0x55cbdd7fd0f0;  1 drivers
v0x55cbdd769040_0 .net "sum10_0", 9 0, L_0x55cbdd7fde70;  1 drivers
L_0x55cbdd7f9020 .part L_0x55cbdd7fe330, 0, 1;
L_0x55cbdd7f90c0 .part L_0x55cbdd7fe3d0, 0, 1;
L_0x55cbdd7f9670 .part L_0x55cbdd7fe330, 1, 1;
L_0x55cbdd7f97a0 .part L_0x55cbdd7fe3d0, 1, 1;
L_0x55cbdd7f98d0 .part L_0x55cbdd7fd0f0, 0, 1;
L_0x55cbdd7f9e80 .part L_0x55cbdd7fe330, 2, 1;
L_0x55cbdd7f9ff0 .part L_0x55cbdd7fe3d0, 2, 1;
L_0x55cbdd7fa120 .part L_0x55cbdd7fd0f0, 1, 1;
L_0x55cbdd7fa690 .part L_0x55cbdd7fe330, 3, 1;
L_0x55cbdd7fa850 .part L_0x55cbdd7fe3d0, 3, 1;
L_0x55cbdd7faa70 .part L_0x55cbdd7fd0f0, 2, 1;
L_0x55cbdd7fae90 .part L_0x55cbdd7fe330, 4, 1;
L_0x55cbdd7fb030 .part L_0x55cbdd7fe3d0, 4, 1;
L_0x55cbdd7fb160 .part L_0x55cbdd7fd0f0, 3, 1;
L_0x55cbdd7fb640 .part L_0x55cbdd7fe330, 5, 1;
L_0x55cbdd7fb770 .part L_0x55cbdd7fe3d0, 5, 1;
L_0x55cbdd7fb930 .part L_0x55cbdd7fd0f0, 4, 1;
L_0x55cbdd7fbe40 .part L_0x55cbdd7fe330, 6, 1;
L_0x55cbdd7fc010 .part L_0x55cbdd7fe3d0, 6, 1;
L_0x55cbdd7fc0b0 .part L_0x55cbdd7fd0f0, 5, 1;
L_0x55cbdd7fbf70 .part L_0x55cbdd7fe330, 7, 1;
L_0x55cbdd7fc810 .part L_0x55cbdd7fe3d0, 7, 1;
L_0x55cbdd7fc150 .part L_0x55cbdd7fd0f0, 6, 1;
L_0x55cbdd7fcef0 .part L_0x55cbdd7fe330, 8, 1;
L_0x55cbdd7fc9c0 .part L_0x55cbdd7fe3d0, 8, 1;
LS_0x55cbdd7fd0f0_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7f8f60, L_0x55cbdd7f9520, L_0x55cbdd7f9d30, L_0x55cbdd7fa580;
LS_0x55cbdd7fd0f0_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7fad40, L_0x55cbdd7fb4f0, L_0x55cbdd7fbcf0, L_0x55cbdd7fc520;
LS_0x55cbdd7fd0f0_0_8 .concat8 [ 1 0 0 0], L_0x55cbdd7fcda0;
L_0x55cbdd7fd0f0 .concat8 [ 4 4 1 0], LS_0x55cbdd7fd0f0_0_0, LS_0x55cbdd7fd0f0_0_4, LS_0x55cbdd7fd0f0_0_8;
L_0x55cbdd7fd5b0 .part L_0x55cbdd7fd0f0, 7, 1;
L_0x55cbdd7fdbb0 .part L_0x55cbdd7fe330, 9, 1;
L_0x55cbdd7fdd40 .part L_0x55cbdd7fe3d0, 9, 1;
LS_0x55cbdd7fde70_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7f8ef0, L_0x55cbdd7f91d0, L_0x55cbdd7f99e0, L_0x55cbdd7fa280;
LS_0x55cbdd7fde70_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd7fab80, L_0x55cbdd7fb290, L_0x55cbdd7fba40, L_0x55cbdd7fc270;
LS_0x55cbdd7fde70_0_8 .concat8 [ 1 1 0 0], L_0x55cbdd7fcaf0, L_0x55cbdd7fd6c0;
L_0x55cbdd7fde70 .concat8 [ 4 4 2 0], LS_0x55cbdd7fde70_0_0, LS_0x55cbdd7fde70_0_4, LS_0x55cbdd7fde70_0_8;
L_0x55cbdd7fe290 .part L_0x55cbdd7fd0f0, 8, 1;
S_0x55cbdd6cc0e0 .scope module, "fa10" "full_adder" 2 388, 2 15 0, S_0x55cbdd6cec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7fd650 .functor XOR 1, L_0x55cbdd7fdbb0, L_0x55cbdd7fdd40, C4<0>, C4<0>;
L_0x55cbdd7fd6c0 .functor XOR 1, L_0x55cbdd7fd650, L_0x55cbdd7fe290, C4<0>, C4<0>;
L_0x55cbdd7fd780 .functor AND 1, L_0x55cbdd7fdbb0, L_0x55cbdd7fdd40, C4<1>, C4<1>;
L_0x55cbdd7fd890 .functor XOR 1, L_0x55cbdd7fdbb0, L_0x55cbdd7fdd40, C4<0>, C4<0>;
L_0x55cbdd7fd900 .functor AND 1, L_0x55cbdd7fd890, L_0x55cbdd7fe290, C4<1>, C4<1>;
L_0x55cbdd7fda10 .functor OR 1, L_0x55cbdd7fd780, L_0x55cbdd7fd900, C4<0>, C4<0>;
v0x55cbdd7b4e10_0 .net *"_ivl_0", 0 0, L_0x55cbdd7fd650;  1 drivers
v0x55cbdd79b630_0 .net *"_ivl_4", 0 0, L_0x55cbdd7fd780;  1 drivers
v0x55cbdd79b2c0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7fd890;  1 drivers
v0x55cbdd784ed0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7fd900;  1 drivers
v0x55cbdd79a9d0_0 .net "a", 0 0, L_0x55cbdd7fdbb0;  1 drivers
v0x55cbdd79aa90_0 .net "b", 0 0, L_0x55cbdd7fdd40;  1 drivers
v0x55cbdd798c80_0 .net "cin", 0 0, L_0x55cbdd7fe290;  1 drivers
v0x55cbdd798d40_0 .net "cout2", 0 0, L_0x55cbdd7fda10;  alias, 1 drivers
v0x55cbdd798760_0 .net "sum2", 0 0, L_0x55cbdd7fd6c0;  1 drivers
S_0x55cbdd6c9610 .scope module, "fa2" "full_adder" 2 380, 2 15 0, S_0x55cbdd6cec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f9160 .functor XOR 1, L_0x55cbdd7f9670, L_0x55cbdd7f97a0, C4<0>, C4<0>;
L_0x55cbdd7f91d0 .functor XOR 1, L_0x55cbdd7f9160, L_0x55cbdd7f98d0, C4<0>, C4<0>;
L_0x55cbdd7f9290 .functor AND 1, L_0x55cbdd7f9670, L_0x55cbdd7f97a0, C4<1>, C4<1>;
L_0x55cbdd7f93a0 .functor XOR 1, L_0x55cbdd7f9670, L_0x55cbdd7f97a0, C4<0>, C4<0>;
L_0x55cbdd7f9410 .functor AND 1, L_0x55cbdd7f93a0, L_0x55cbdd7f98d0, C4<1>, C4<1>;
L_0x55cbdd7f9520 .functor OR 1, L_0x55cbdd7f9290, L_0x55cbdd7f9410, C4<0>, C4<0>;
v0x55cbdd797e70_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f9160;  1 drivers
v0x55cbdd796120_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f9290;  1 drivers
v0x55cbdd795c00_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f93a0;  1 drivers
v0x55cbdd795310_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f9410;  1 drivers
v0x55cbdd7935c0_0 .net "a", 0 0, L_0x55cbdd7f9670;  1 drivers
v0x55cbdd7930a0_0 .net "b", 0 0, L_0x55cbdd7f97a0;  1 drivers
v0x55cbdd793160_0 .net "cin", 0 0, L_0x55cbdd7f98d0;  1 drivers
v0x55cbdd783010_0 .net "cout2", 0 0, L_0x55cbdd7f9520;  1 drivers
v0x55cbdd7830d0_0 .net "sum2", 0 0, L_0x55cbdd7f91d0;  1 drivers
S_0x55cbdd6c6e60 .scope module, "fa3" "full_adder" 2 381, 2 15 0, S_0x55cbdd6cec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7f9970 .functor XOR 1, L_0x55cbdd7f9e80, L_0x55cbdd7f9ff0, C4<0>, C4<0>;
L_0x55cbdd7f99e0 .functor XOR 1, L_0x55cbdd7f9970, L_0x55cbdd7fa120, C4<0>, C4<0>;
L_0x55cbdd7f9aa0 .functor AND 1, L_0x55cbdd7f9e80, L_0x55cbdd7f9ff0, C4<1>, C4<1>;
L_0x55cbdd7f9bb0 .functor XOR 1, L_0x55cbdd7f9e80, L_0x55cbdd7f9ff0, C4<0>, C4<0>;
L_0x55cbdd7f9c20 .functor AND 1, L_0x55cbdd7f9bb0, L_0x55cbdd7fa120, C4<1>, C4<1>;
L_0x55cbdd7f9d30 .functor OR 1, L_0x55cbdd7f9aa0, L_0x55cbdd7f9c20, C4<0>, C4<0>;
v0x55cbdd790a60_0 .net *"_ivl_0", 0 0, L_0x55cbdd7f9970;  1 drivers
v0x55cbdd790540_0 .net *"_ivl_4", 0 0, L_0x55cbdd7f9aa0;  1 drivers
v0x55cbdd78fc50_0 .net *"_ivl_6", 0 0, L_0x55cbdd7f9bb0;  1 drivers
v0x55cbdd78df00_0 .net *"_ivl_8", 0 0, L_0x55cbdd7f9c20;  1 drivers
v0x55cbdd78d9e0_0 .net "a", 0 0, L_0x55cbdd7f9e80;  1 drivers
v0x55cbdd78d0f0_0 .net "b", 0 0, L_0x55cbdd7f9ff0;  1 drivers
v0x55cbdd78d1b0_0 .net "cin", 0 0, L_0x55cbdd7fa120;  1 drivers
v0x55cbdd78b3a0_0 .net "cout2", 0 0, L_0x55cbdd7f9d30;  1 drivers
v0x55cbdd78b460_0 .net "sum2", 0 0, L_0x55cbdd7f99e0;  1 drivers
S_0x55cbdd6bfca0 .scope module, "fa4" "full_adder" 2 382, 2 15 0, S_0x55cbdd6cec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7fa210 .functor XOR 1, L_0x55cbdd7fa690, L_0x55cbdd7fa850, C4<0>, C4<0>;
L_0x55cbdd7fa280 .functor XOR 1, L_0x55cbdd7fa210, L_0x55cbdd7faa70, C4<0>, C4<0>;
L_0x55cbdd7fa2f0 .functor AND 1, L_0x55cbdd7fa690, L_0x55cbdd7fa850, C4<1>, C4<1>;
L_0x55cbdd7fa400 .functor XOR 1, L_0x55cbdd7fa690, L_0x55cbdd7fa850, C4<0>, C4<0>;
L_0x55cbdd7fa470 .functor AND 1, L_0x55cbdd7fa400, L_0x55cbdd7faa70, C4<1>, C4<1>;
L_0x55cbdd7fa580 .functor OR 1, L_0x55cbdd7fa2f0, L_0x55cbdd7fa470, C4<0>, C4<0>;
v0x55cbdd782aa0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7fa210;  1 drivers
v0x55cbdd78a590_0 .net *"_ivl_4", 0 0, L_0x55cbdd7fa2f0;  1 drivers
v0x55cbdd788840_0 .net *"_ivl_6", 0 0, L_0x55cbdd7fa400;  1 drivers
v0x55cbdd788900_0 .net *"_ivl_8", 0 0, L_0x55cbdd7fa470;  1 drivers
v0x55cbdd788320_0 .net "a", 0 0, L_0x55cbdd7fa690;  1 drivers
v0x55cbdd787a30_0 .net "b", 0 0, L_0x55cbdd7fa850;  1 drivers
v0x55cbdd787af0_0 .net "cin", 0 0, L_0x55cbdd7faa70;  1 drivers
v0x55cbdd785ce0_0 .net "cout2", 0 0, L_0x55cbdd7fa580;  1 drivers
v0x55cbdd785da0_0 .net "sum2", 0 0, L_0x55cbdd7fa280;  1 drivers
S_0x55cbdd6bd140 .scope module, "fa5" "full_adder" 2 383, 2 15 0, S_0x55cbdd6cec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7fab10 .functor XOR 1, L_0x55cbdd7fae90, L_0x55cbdd7fb030, C4<0>, C4<0>;
L_0x55cbdd7fab80 .functor XOR 1, L_0x55cbdd7fab10, L_0x55cbdd7fb160, C4<0>, C4<0>;
L_0x55cbdd7fabf0 .functor AND 1, L_0x55cbdd7fae90, L_0x55cbdd7fb030, C4<1>, C4<1>;
L_0x55cbdd7fac60 .functor XOR 1, L_0x55cbdd7fae90, L_0x55cbdd7fb030, C4<0>, C4<0>;
L_0x55cbdd7facd0 .functor AND 1, L_0x55cbdd7fac60, L_0x55cbdd7fb160, C4<1>, C4<1>;
L_0x55cbdd7fad40 .functor OR 1, L_0x55cbdd7fabf0, L_0x55cbdd7facd0, C4<0>, C4<0>;
v0x55cbdd79cde0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7fab10;  1 drivers
v0x55cbdd782690_0 .net *"_ivl_4", 0 0, L_0x55cbdd7fabf0;  1 drivers
v0x55cbdd796680_0 .net *"_ivl_6", 0 0, L_0x55cbdd7fac60;  1 drivers
v0x55cbdd796740_0 .net *"_ivl_8", 0 0, L_0x55cbdd7facd0;  1 drivers
v0x55cbdd793b20_0 .net "a", 0 0, L_0x55cbdd7fae90;  1 drivers
v0x55cbdd790fc0_0 .net "b", 0 0, L_0x55cbdd7fb030;  1 drivers
v0x55cbdd791080_0 .net "cin", 0 0, L_0x55cbdd7fb160;  1 drivers
v0x55cbdd78e460_0 .net "cout2", 0 0, L_0x55cbdd7fad40;  1 drivers
v0x55cbdd78e520_0 .net "sum2", 0 0, L_0x55cbdd7fab80;  1 drivers
S_0x55cbdd6ba5e0 .scope module, "fa6" "full_adder" 2 384, 2 15 0, S_0x55cbdd6cec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7fafc0 .functor XOR 1, L_0x55cbdd7fb640, L_0x55cbdd7fb770, C4<0>, C4<0>;
L_0x55cbdd7fb290 .functor XOR 1, L_0x55cbdd7fafc0, L_0x55cbdd7fb930, C4<0>, C4<0>;
L_0x55cbdd7fb300 .functor AND 1, L_0x55cbdd7fb640, L_0x55cbdd7fb770, C4<1>, C4<1>;
L_0x55cbdd7fb370 .functor XOR 1, L_0x55cbdd7fb640, L_0x55cbdd7fb770, C4<0>, C4<0>;
L_0x55cbdd7fb3e0 .functor AND 1, L_0x55cbdd7fb370, L_0x55cbdd7fb930, C4<1>, C4<1>;
L_0x55cbdd7fb4f0 .functor OR 1, L_0x55cbdd7fb300, L_0x55cbdd7fb3e0, C4<0>, C4<0>;
v0x55cbdd788da0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7fafc0;  1 drivers
v0x55cbdd786240_0 .net *"_ivl_4", 0 0, L_0x55cbdd7fb300;  1 drivers
v0x55cbdd783770_0 .net *"_ivl_6", 0 0, L_0x55cbdd7fb370;  1 drivers
v0x55cbdd783830_0 .net *"_ivl_8", 0 0, L_0x55cbdd7fb3e0;  1 drivers
v0x55cbdd79baa0_0 .net "a", 0 0, L_0x55cbdd7fb640;  1 drivers
v0x55cbdd7991e0_0 .net "b", 0 0, L_0x55cbdd7fb770;  1 drivers
v0x55cbdd7992a0_0 .net "cin", 0 0, L_0x55cbdd7fb930;  1 drivers
v0x55cbdd7814d0_0 .net "cout2", 0 0, L_0x55cbdd7fb4f0;  1 drivers
v0x55cbdd781590_0 .net "sum2", 0 0, L_0x55cbdd7fb290;  1 drivers
S_0x55cbdd6b7a80 .scope module, "fa7" "full_adder" 2 385, 2 15 0, S_0x55cbdd6cec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7fb9d0 .functor XOR 1, L_0x55cbdd7fbe40, L_0x55cbdd7fc010, C4<0>, C4<0>;
L_0x55cbdd7fba40 .functor XOR 1, L_0x55cbdd7fb9d0, L_0x55cbdd7fc0b0, C4<0>, C4<0>;
L_0x55cbdd7fbab0 .functor AND 1, L_0x55cbdd7fbe40, L_0x55cbdd7fc010, C4<1>, C4<1>;
L_0x55cbdd7fbb70 .functor XOR 1, L_0x55cbdd7fbe40, L_0x55cbdd7fc010, C4<0>, C4<0>;
L_0x55cbdd7fbbe0 .functor AND 1, L_0x55cbdd7fbb70, L_0x55cbdd7fc0b0, C4<1>, C4<1>;
L_0x55cbdd7fbcf0 .functor OR 1, L_0x55cbdd7fbab0, L_0x55cbdd7fbbe0, C4<0>, C4<0>;
v0x55cbdd77db20_0 .net *"_ivl_0", 0 0, L_0x55cbdd7fb9d0;  1 drivers
v0x55cbdd7686b0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7fbab0;  1 drivers
v0x55cbdd77c370_0 .net *"_ivl_6", 0 0, L_0x55cbdd7fbb70;  1 drivers
v0x55cbdd77bf40_0 .net *"_ivl_8", 0 0, L_0x55cbdd7fbbe0;  1 drivers
v0x55cbdd77b650_0 .net "a", 0 0, L_0x55cbdd7fbe40;  1 drivers
v0x55cbdd77b710_0 .net "b", 0 0, L_0x55cbdd7fc010;  1 drivers
v0x55cbdd779900_0 .net "cin", 0 0, L_0x55cbdd7fc0b0;  1 drivers
v0x55cbdd7799c0_0 .net "cout2", 0 0, L_0x55cbdd7fbcf0;  1 drivers
v0x55cbdd7793e0_0 .net "sum2", 0 0, L_0x55cbdd7fba40;  1 drivers
S_0x55cbdd6c18e0 .scope module, "fa8" "full_adder" 2 386, 2 15 0, S_0x55cbdd6cec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7fc200 .functor XOR 1, L_0x55cbdd7fbf70, L_0x55cbdd7fc810, C4<0>, C4<0>;
L_0x55cbdd7fc270 .functor XOR 1, L_0x55cbdd7fc200, L_0x55cbdd7fc150, C4<0>, C4<0>;
L_0x55cbdd7fc2e0 .functor AND 1, L_0x55cbdd7fbf70, L_0x55cbdd7fc810, C4<1>, C4<1>;
L_0x55cbdd7fc3a0 .functor XOR 1, L_0x55cbdd7fbf70, L_0x55cbdd7fc810, C4<0>, C4<0>;
L_0x55cbdd7fc410 .functor AND 1, L_0x55cbdd7fc3a0, L_0x55cbdd7fc150, C4<1>, C4<1>;
L_0x55cbdd7fc520 .functor OR 1, L_0x55cbdd7fc2e0, L_0x55cbdd7fc410, C4<0>, C4<0>;
v0x55cbdd778af0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7fc200;  1 drivers
v0x55cbdd776da0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7fc2e0;  1 drivers
v0x55cbdd776880_0 .net *"_ivl_6", 0 0, L_0x55cbdd7fc3a0;  1 drivers
v0x55cbdd766810_0 .net *"_ivl_8", 0 0, L_0x55cbdd7fc410;  1 drivers
v0x55cbdd775f90_0 .net "a", 0 0, L_0x55cbdd7fbf70;  1 drivers
v0x55cbdd776050_0 .net "b", 0 0, L_0x55cbdd7fc810;  1 drivers
v0x55cbdd774240_0 .net "cin", 0 0, L_0x55cbdd7fc150;  1 drivers
v0x55cbdd774300_0 .net "cout2", 0 0, L_0x55cbdd7fc520;  1 drivers
v0x55cbdd773d20_0 .net "sum2", 0 0, L_0x55cbdd7fc270;  1 drivers
S_0x55cbdd6bf0d0 .scope module, "fa9" "full_adder" 2 387, 2 15 0, S_0x55cbdd6cec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7fca80 .functor XOR 1, L_0x55cbdd7fcef0, L_0x55cbdd7fc9c0, C4<0>, C4<0>;
L_0x55cbdd7fcaf0 .functor XOR 1, L_0x55cbdd7fca80, L_0x55cbdd7fd5b0, C4<0>, C4<0>;
L_0x55cbdd7fcb60 .functor AND 1, L_0x55cbdd7fcef0, L_0x55cbdd7fc9c0, C4<1>, C4<1>;
L_0x55cbdd7fcc20 .functor XOR 1, L_0x55cbdd7fcef0, L_0x55cbdd7fc9c0, C4<0>, C4<0>;
L_0x55cbdd7fcc90 .functor AND 1, L_0x55cbdd7fcc20, L_0x55cbdd7fd5b0, C4<1>, C4<1>;
L_0x55cbdd7fcda0 .functor OR 1, L_0x55cbdd7fcb60, L_0x55cbdd7fcc90, C4<0>, C4<0>;
v0x55cbdd7734c0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7fca80;  1 drivers
v0x55cbdd7716e0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7fcb60;  1 drivers
v0x55cbdd7711c0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7fcc20;  1 drivers
v0x55cbdd771280_0 .net *"_ivl_8", 0 0, L_0x55cbdd7fcc90;  1 drivers
v0x55cbdd7708d0_0 .net "a", 0 0, L_0x55cbdd7fcef0;  1 drivers
v0x55cbdd770970_0 .net "b", 0 0, L_0x55cbdd7fc9c0;  1 drivers
v0x55cbdd76eb80_0 .net "cin", 0 0, L_0x55cbdd7fd5b0;  1 drivers
v0x55cbdd76ec40_0 .net "cout2", 0 0, L_0x55cbdd7fcda0;  1 drivers
v0x55cbdd76e660_0 .net "sum2", 0 0, L_0x55cbdd7fcaf0;  1 drivers
S_0x55cbdd6bc570 .scope module, "ha1" "half_adder" 2 379, 2 4 0, S_0x55cbdd6cec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum1";
    .port_info 3 /OUTPUT 1 "cout1";
L_0x55cbdd7f8ef0 .functor XOR 1, L_0x55cbdd7f9020, L_0x55cbdd7f90c0, C4<0>, C4<0>;
L_0x55cbdd7f8f60 .functor AND 1, L_0x55cbdd7f9020, L_0x55cbdd7f90c0, C4<1>, C4<1>;
v0x55cbdd7662a0_0 .net "a", 0 0, L_0x55cbdd7f9020;  1 drivers
v0x55cbdd76dd70_0 .net "b", 0 0, L_0x55cbdd7f90c0;  1 drivers
v0x55cbdd76de30_0 .net "cout1", 0 0, L_0x55cbdd7f8f60;  1 drivers
v0x55cbdd76c020_0 .net "sum1", 0 0, L_0x55cbdd7f8ef0;  1 drivers
S_0x55cbdd6b9a10 .scope module, "fa16" "four11_1bit" 2 522, 2 395 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "a";
    .port_info 1 /INPUT 11 "b";
    .port_info 2 /OUTPUT 11 "sum11_1";
    .port_info 3 /OUTPUT 1 "cout11_1";
    .port_info 4 /INPUT 1 "cin";
v0x55cbdd731280_0 .net "a", 10 0, L_0x55cbdd805970;  1 drivers
v0x55cbdd745ae0_0 .net "b", 10 0, L_0x55cbdd805a10;  1 drivers
L_0x7ff7aa160210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55cbdd7430e0_0 .net "cin", 0 0, L_0x7ff7aa160210;  1 drivers
v0x55cbdd740580_0 .net "cout11_1", 0 0, L_0x55cbdd804ec0;  1 drivers
v0x55cbdd73da20_0 .net "r", 9 0, L_0x55cbdd804640;  1 drivers
v0x55cbdd73dac0_0 .net "sum11_1", 10 0, L_0x55cbdd8053d0;  1 drivers
L_0x55cbdd7ffbc0 .part L_0x55cbdd805970, 0, 1;
L_0x55cbdd7ffc60 .part L_0x55cbdd805a10, 0, 1;
L_0x55cbdd800200 .part L_0x55cbdd805970, 1, 1;
L_0x55cbdd800330 .part L_0x55cbdd805a10, 1, 1;
L_0x55cbdd800460 .part L_0x55cbdd804640, 0, 1;
L_0x55cbdd800a10 .part L_0x55cbdd805970, 2, 1;
L_0x55cbdd800b80 .part L_0x55cbdd805a10, 2, 1;
L_0x55cbdd800cb0 .part L_0x55cbdd804640, 1, 1;
L_0x55cbdd801220 .part L_0x55cbdd805970, 3, 1;
L_0x55cbdd8013e0 .part L_0x55cbdd805a10, 3, 1;
L_0x55cbdd801600 .part L_0x55cbdd804640, 2, 1;
L_0x55cbdd801a20 .part L_0x55cbdd805970, 4, 1;
L_0x55cbdd801bc0 .part L_0x55cbdd805a10, 4, 1;
L_0x55cbdd801cf0 .part L_0x55cbdd804640, 3, 1;
L_0x55cbdd8021d0 .part L_0x55cbdd805970, 5, 1;
L_0x55cbdd802300 .part L_0x55cbdd805a10, 5, 1;
L_0x55cbdd8024c0 .part L_0x55cbdd804640, 4, 1;
L_0x55cbdd8029d0 .part L_0x55cbdd805970, 6, 1;
L_0x55cbdd802ba0 .part L_0x55cbdd805a10, 6, 1;
L_0x55cbdd802c40 .part L_0x55cbdd804640, 5, 1;
L_0x55cbdd802b00 .part L_0x55cbdd805970, 7, 1;
L_0x55cbdd8033a0 .part L_0x55cbdd805a10, 7, 1;
L_0x55cbdd802ce0 .part L_0x55cbdd804640, 6, 1;
L_0x55cbdd803a80 .part L_0x55cbdd805970, 8, 1;
L_0x55cbdd803550 .part L_0x55cbdd805a10, 8, 1;
L_0x55cbdd803c80 .part L_0x55cbdd804640, 7, 1;
L_0x55cbdd804380 .part L_0x55cbdd805970, 9, 1;
L_0x55cbdd804420 .part L_0x55cbdd805a10, 9, 1;
LS_0x55cbdd804640_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7ffa70, L_0x55cbdd8000b0, L_0x55cbdd8008c0, L_0x55cbdd801110;
LS_0x55cbdd804640_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd8018d0, L_0x55cbdd802080, L_0x55cbdd802880, L_0x55cbdd8030b0;
LS_0x55cbdd804640_0_8 .concat8 [ 1 1 0 0], L_0x55cbdd803930, L_0x55cbdd804230;
L_0x55cbdd804640 .concat8 [ 4 4 2 0], LS_0x55cbdd804640_0_0, LS_0x55cbdd804640_0_4, LS_0x55cbdd804640_0_8;
L_0x55cbdd804960 .part L_0x55cbdd804640, 8, 1;
L_0x55cbdd805060 .part L_0x55cbdd805970, 10, 1;
L_0x55cbdd805190 .part L_0x55cbdd805a10, 10, 1;
LS_0x55cbdd8053d0_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7ff720, L_0x55cbdd7ffe00, L_0x55cbdd800570, L_0x55cbdd800e10;
LS_0x55cbdd8053d0_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd801710, L_0x55cbdd801e20, L_0x55cbdd8025d0, L_0x55cbdd802e00;
LS_0x55cbdd8053d0_0_8 .concat8 [ 1 1 1 0], L_0x55cbdd803680, L_0x55cbdd803f80, L_0x55cbdd804b70;
L_0x55cbdd8053d0 .concat8 [ 4 4 3 0], LS_0x55cbdd8053d0_0_0, LS_0x55cbdd8053d0_0_4, LS_0x55cbdd8053d0_0_8;
L_0x55cbdd8057b0 .part L_0x55cbdd804640, 9, 1;
S_0x55cbdd6b6f40 .scope module, "fa1" "full_adder" 2 402, 2 15 0, S_0x55cbdd6b9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7ff6b0 .functor XOR 1, L_0x55cbdd7ffbc0, L_0x55cbdd7ffc60, C4<0>, C4<0>;
L_0x55cbdd7ff720 .functor XOR 1, L_0x55cbdd7ff6b0, L_0x7ff7aa160210, C4<0>, C4<0>;
L_0x55cbdd7ff830 .functor AND 1, L_0x55cbdd7ffbc0, L_0x55cbdd7ffc60, C4<1>, C4<1>;
L_0x55cbdd7ff940 .functor XOR 1, L_0x55cbdd7ffbc0, L_0x55cbdd7ffc60, C4<0>, C4<0>;
L_0x55cbdd7ff9b0 .functor AND 1, L_0x55cbdd7ff940, L_0x7ff7aa160210, C4<1>, C4<1>;
L_0x55cbdd7ffa70 .functor OR 1, L_0x55cbdd7ff830, L_0x55cbdd7ff9b0, C4<0>, C4<0>;
v0x55cbdd765f20_0 .net *"_ivl_0", 0 0, L_0x55cbdd7ff6b0;  1 drivers
v0x55cbdd765850_0 .net *"_ivl_4", 0 0, L_0x55cbdd7ff830;  1 drivers
v0x55cbdd7654f0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7ff940;  1 drivers
v0x55cbdd779e60_0 .net *"_ivl_8", 0 0, L_0x55cbdd7ff9b0;  1 drivers
v0x55cbdd777300_0 .net "a", 0 0, L_0x55cbdd7ffbc0;  1 drivers
v0x55cbdd7747a0_0 .net "b", 0 0, L_0x55cbdd7ffc60;  1 drivers
v0x55cbdd774860_0 .net "cin", 0 0, L_0x7ff7aa160210;  alias, 1 drivers
v0x55cbdd771c40_0 .net "cout2", 0 0, L_0x55cbdd7ffa70;  1 drivers
v0x55cbdd771ce0_0 .net "sum2", 0 0, L_0x55cbdd7ff720;  1 drivers
S_0x55cbdd6b0600 .scope module, "fa10" "full_adder" 2 411, 2 15 0, S_0x55cbdd6b9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd803f10 .functor XOR 1, L_0x55cbdd804380, L_0x55cbdd804420, C4<0>, C4<0>;
L_0x55cbdd803f80 .functor XOR 1, L_0x55cbdd803f10, L_0x55cbdd804960, C4<0>, C4<0>;
L_0x55cbdd803ff0 .functor AND 1, L_0x55cbdd804380, L_0x55cbdd804420, C4<1>, C4<1>;
L_0x55cbdd8040b0 .functor XOR 1, L_0x55cbdd804380, L_0x55cbdd804420, C4<0>, C4<0>;
L_0x55cbdd804120 .functor AND 1, L_0x55cbdd8040b0, L_0x55cbdd804960, C4<1>, C4<1>;
L_0x55cbdd804230 .functor OR 1, L_0x55cbdd803ff0, L_0x55cbdd804120, C4<0>, C4<0>;
v0x55cbdd76f0e0_0 .net *"_ivl_0", 0 0, L_0x55cbdd803f10;  1 drivers
v0x55cbdd76c580_0 .net *"_ivl_4", 0 0, L_0x55cbdd803ff0;  1 drivers
v0x55cbdd769a20_0 .net *"_ivl_6", 0 0, L_0x55cbdd8040b0;  1 drivers
v0x55cbdd769ae0_0 .net *"_ivl_8", 0 0, L_0x55cbdd804120;  1 drivers
v0x55cbdd766f50_0 .net "a", 0 0, L_0x55cbdd804380;  1 drivers
v0x55cbdd77c7e0_0 .net "b", 0 0, L_0x55cbdd804420;  1 drivers
v0x55cbdd77c8a0_0 .net "cin", 0 0, L_0x55cbdd804960;  1 drivers
v0x55cbdd764710_0 .net "cout2", 0 0, L_0x55cbdd804230;  1 drivers
v0x55cbdd7647d0_0 .net "sum2", 0 0, L_0x55cbdd803f80;  1 drivers
S_0x55cbdd6adaa0 .scope module, "fa11" "full_adder" 2 412, 2 15 0, S_0x55cbdd6b9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd804b00 .functor XOR 1, L_0x55cbdd805060, L_0x55cbdd805190, C4<0>, C4<0>;
L_0x55cbdd804b70 .functor XOR 1, L_0x55cbdd804b00, L_0x55cbdd8057b0, C4<0>, C4<0>;
L_0x55cbdd804c30 .functor AND 1, L_0x55cbdd805060, L_0x55cbdd805190, C4<1>, C4<1>;
L_0x55cbdd804d40 .functor XOR 1, L_0x55cbdd805060, L_0x55cbdd805190, C4<0>, C4<0>;
L_0x55cbdd804db0 .functor AND 1, L_0x55cbdd804d40, L_0x55cbdd8057b0, C4<1>, C4<1>;
L_0x55cbdd804ec0 .functor OR 1, L_0x55cbdd804c30, L_0x55cbdd804db0, C4<0>, C4<0>;
v0x55cbdd74e900_0 .net *"_ivl_0", 0 0, L_0x55cbdd804b00;  1 drivers
v0x55cbdd7625c0_0 .net *"_ivl_4", 0 0, L_0x55cbdd804c30;  1 drivers
v0x55cbdd762190_0 .net *"_ivl_6", 0 0, L_0x55cbdd804d40;  1 drivers
v0x55cbdd7618a0_0 .net *"_ivl_8", 0 0, L_0x55cbdd804db0;  1 drivers
v0x55cbdd75fb50_0 .net "a", 0 0, L_0x55cbdd805060;  1 drivers
v0x55cbdd75f630_0 .net "b", 0 0, L_0x55cbdd805190;  1 drivers
v0x55cbdd75f6f0_0 .net "cin", 0 0, L_0x55cbdd8057b0;  1 drivers
v0x55cbdd75ed40_0 .net "cout2", 0 0, L_0x55cbdd804ec0;  alias, 1 drivers
v0x55cbdd75ee00_0 .net "sum2", 0 0, L_0x55cbdd804b70;  1 drivers
S_0x55cbdd6aaf40 .scope module, "fa2" "full_adder" 2 403, 2 15 0, S_0x55cbdd6b9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7ffd90 .functor XOR 1, L_0x55cbdd800200, L_0x55cbdd800330, C4<0>, C4<0>;
L_0x55cbdd7ffe00 .functor XOR 1, L_0x55cbdd7ffd90, L_0x55cbdd800460, C4<0>, C4<0>;
L_0x55cbdd7ffe70 .functor AND 1, L_0x55cbdd800200, L_0x55cbdd800330, C4<1>, C4<1>;
L_0x55cbdd7fff30 .functor XOR 1, L_0x55cbdd800200, L_0x55cbdd800330, C4<0>, C4<0>;
L_0x55cbdd7fffa0 .functor AND 1, L_0x55cbdd7fff30, L_0x55cbdd800460, C4<1>, C4<1>;
L_0x55cbdd8000b0 .functor OR 1, L_0x55cbdd7ffe70, L_0x55cbdd7fffa0, C4<0>, C4<0>;
v0x55cbdd75cad0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7ffd90;  1 drivers
v0x55cbdd74ca40_0 .net *"_ivl_4", 0 0, L_0x55cbdd7ffe70;  1 drivers
v0x55cbdd75c1e0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7fff30;  1 drivers
v0x55cbdd75c2a0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7fffa0;  1 drivers
v0x55cbdd75a490_0 .net "a", 0 0, L_0x55cbdd800200;  1 drivers
v0x55cbdd759f70_0 .net "b", 0 0, L_0x55cbdd800330;  1 drivers
v0x55cbdd75a030_0 .net "cin", 0 0, L_0x55cbdd800460;  1 drivers
v0x55cbdd759680_0 .net "cout2", 0 0, L_0x55cbdd8000b0;  1 drivers
v0x55cbdd759740_0 .net "sum2", 0 0, L_0x55cbdd7ffe00;  1 drivers
S_0x55cbdd6a83e0 .scope module, "fa3" "full_adder" 2 404, 2 15 0, S_0x55cbdd6b9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd800500 .functor XOR 1, L_0x55cbdd800a10, L_0x55cbdd800b80, C4<0>, C4<0>;
L_0x55cbdd800570 .functor XOR 1, L_0x55cbdd800500, L_0x55cbdd800cb0, C4<0>, C4<0>;
L_0x55cbdd800630 .functor AND 1, L_0x55cbdd800a10, L_0x55cbdd800b80, C4<1>, C4<1>;
L_0x55cbdd800740 .functor XOR 1, L_0x55cbdd800a10, L_0x55cbdd800b80, C4<0>, C4<0>;
L_0x55cbdd8007b0 .functor AND 1, L_0x55cbdd800740, L_0x55cbdd800cb0, C4<1>, C4<1>;
L_0x55cbdd8008c0 .functor OR 1, L_0x55cbdd800630, L_0x55cbdd8007b0, C4<0>, C4<0>;
v0x55cbdd757410_0 .net *"_ivl_0", 0 0, L_0x55cbdd800500;  1 drivers
v0x55cbdd756b20_0 .net *"_ivl_4", 0 0, L_0x55cbdd800630;  1 drivers
v0x55cbdd754dd0_0 .net *"_ivl_6", 0 0, L_0x55cbdd800740;  1 drivers
v0x55cbdd754e90_0 .net *"_ivl_8", 0 0, L_0x55cbdd8007b0;  1 drivers
v0x55cbdd7548b0_0 .net "a", 0 0, L_0x55cbdd800a10;  1 drivers
v0x55cbdd74c470_0 .net "b", 0 0, L_0x55cbdd800b80;  1 drivers
v0x55cbdd74c530_0 .net "cin", 0 0, L_0x55cbdd800cb0;  1 drivers
v0x55cbdd753fc0_0 .net "cout2", 0 0, L_0x55cbdd8008c0;  1 drivers
v0x55cbdd754080_0 .net "sum2", 0 0, L_0x55cbdd800570;  1 drivers
S_0x55cbdd6b2240 .scope module, "fa4" "full_adder" 2 405, 2 15 0, S_0x55cbdd6b9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd800da0 .functor XOR 1, L_0x55cbdd801220, L_0x55cbdd8013e0, C4<0>, C4<0>;
L_0x55cbdd800e10 .functor XOR 1, L_0x55cbdd800da0, L_0x55cbdd801600, C4<0>, C4<0>;
L_0x55cbdd800e80 .functor AND 1, L_0x55cbdd801220, L_0x55cbdd8013e0, C4<1>, C4<1>;
L_0x55cbdd800f90 .functor XOR 1, L_0x55cbdd801220, L_0x55cbdd8013e0, C4<0>, C4<0>;
L_0x55cbdd801000 .functor AND 1, L_0x55cbdd800f90, L_0x55cbdd801600, C4<1>, C4<1>;
L_0x55cbdd801110 .functor OR 1, L_0x55cbdd800e80, L_0x55cbdd801000, C4<0>, C4<0>;
v0x55cbdd751d50_0 .net *"_ivl_0", 0 0, L_0x55cbdd800da0;  1 drivers
v0x55cbdd751460_0 .net *"_ivl_4", 0 0, L_0x55cbdd800e80;  1 drivers
v0x55cbdd74f710_0 .net *"_ivl_6", 0 0, L_0x55cbdd800f90;  1 drivers
v0x55cbdd74f7d0_0 .net *"_ivl_8", 0 0, L_0x55cbdd801000;  1 drivers
v0x55cbdd74f1f0_0 .net "a", 0 0, L_0x55cbdd801220;  1 drivers
v0x55cbdd74c0f0_0 .net "b", 0 0, L_0x55cbdd8013e0;  1 drivers
v0x55cbdd74c1b0_0 .net "cin", 0 0, L_0x55cbdd801600;  1 drivers
v0x55cbdd7600b0_0 .net "cout2", 0 0, L_0x55cbdd801110;  1 drivers
v0x55cbdd760170_0 .net "sum2", 0 0, L_0x55cbdd800e10;  1 drivers
S_0x55cbdd6afa30 .scope module, "fa5" "full_adder" 2 406, 2 15 0, S_0x55cbdd6b9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd8016a0 .functor XOR 1, L_0x55cbdd801a20, L_0x55cbdd801bc0, C4<0>, C4<0>;
L_0x55cbdd801710 .functor XOR 1, L_0x55cbdd8016a0, L_0x55cbdd801cf0, C4<0>, C4<0>;
L_0x55cbdd801780 .functor AND 1, L_0x55cbdd801a20, L_0x55cbdd801bc0, C4<1>, C4<1>;
L_0x55cbdd8017f0 .functor XOR 1, L_0x55cbdd801a20, L_0x55cbdd801bc0, C4<0>, C4<0>;
L_0x55cbdd801860 .functor AND 1, L_0x55cbdd8017f0, L_0x55cbdd801cf0, C4<1>, C4<1>;
L_0x55cbdd8018d0 .functor OR 1, L_0x55cbdd801780, L_0x55cbdd801860, C4<0>, C4<0>;
v0x55cbdd75a9f0_0 .net *"_ivl_0", 0 0, L_0x55cbdd8016a0;  1 drivers
v0x55cbdd757e90_0 .net *"_ivl_4", 0 0, L_0x55cbdd801780;  1 drivers
v0x55cbdd755330_0 .net *"_ivl_6", 0 0, L_0x55cbdd8017f0;  1 drivers
v0x55cbdd7527d0_0 .net *"_ivl_8", 0 0, L_0x55cbdd801860;  1 drivers
v0x55cbdd74fc70_0 .net "a", 0 0, L_0x55cbdd801a20;  1 drivers
v0x55cbdd74fd30_0 .net "b", 0 0, L_0x55cbdd801bc0;  1 drivers
v0x55cbdd74d1a0_0 .net "cin", 0 0, L_0x55cbdd801cf0;  1 drivers
v0x55cbdd74d260_0 .net "cout2", 0 0, L_0x55cbdd8018d0;  1 drivers
v0x55cbdd762a30_0 .net "sum2", 0 0, L_0x55cbdd801710;  1 drivers
S_0x55cbdd6aced0 .scope module, "fa6" "full_adder" 2 407, 2 15 0, S_0x55cbdd6b9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd801b50 .functor XOR 1, L_0x55cbdd8021d0, L_0x55cbdd802300, C4<0>, C4<0>;
L_0x55cbdd801e20 .functor XOR 1, L_0x55cbdd801b50, L_0x55cbdd8024c0, C4<0>, C4<0>;
L_0x55cbdd801e90 .functor AND 1, L_0x55cbdd8021d0, L_0x55cbdd802300, C4<1>, C4<1>;
L_0x55cbdd801f00 .functor XOR 1, L_0x55cbdd8021d0, L_0x55cbdd802300, C4<0>, C4<0>;
L_0x55cbdd801f70 .functor AND 1, L_0x55cbdd801f00, L_0x55cbdd8024c0, C4<1>, C4<1>;
L_0x55cbdd802080 .functor OR 1, L_0x55cbdd801e90, L_0x55cbdd801f70, C4<0>, C4<0>;
v0x55cbdd74a990_0 .net *"_ivl_0", 0 0, L_0x55cbdd801b50;  1 drivers
v0x55cbdd734490_0 .net *"_ivl_4", 0 0, L_0x55cbdd801e90;  1 drivers
v0x55cbdd747880_0 .net *"_ivl_6", 0 0, L_0x55cbdd801f00;  1 drivers
v0x55cbdd746e70_0 .net *"_ivl_8", 0 0, L_0x55cbdd801f70;  1 drivers
v0x55cbdd745670_0 .net "a", 0 0, L_0x55cbdd8021d0;  1 drivers
v0x55cbdd745730_0 .net "b", 0 0, L_0x55cbdd802300;  1 drivers
v0x55cbdd7451c0_0 .net "cin", 0 0, L_0x55cbdd8024c0;  1 drivers
v0x55cbdd745280_0 .net "cout2", 0 0, L_0x55cbdd802080;  1 drivers
v0x55cbdd7448d0_0 .net "sum2", 0 0, L_0x55cbdd801e20;  1 drivers
S_0x55cbdd6aa370 .scope module, "fa7" "full_adder" 2 408, 2 15 0, S_0x55cbdd6b9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd802560 .functor XOR 1, L_0x55cbdd8029d0, L_0x55cbdd802ba0, C4<0>, C4<0>;
L_0x55cbdd8025d0 .functor XOR 1, L_0x55cbdd802560, L_0x55cbdd802c40, C4<0>, C4<0>;
L_0x55cbdd802640 .functor AND 1, L_0x55cbdd8029d0, L_0x55cbdd802ba0, C4<1>, C4<1>;
L_0x55cbdd802700 .functor XOR 1, L_0x55cbdd8029d0, L_0x55cbdd802ba0, C4<0>, C4<0>;
L_0x55cbdd802770 .functor AND 1, L_0x55cbdd802700, L_0x55cbdd802c40, C4<1>, C4<1>;
L_0x55cbdd802880 .functor OR 1, L_0x55cbdd802640, L_0x55cbdd802770, C4<0>, C4<0>;
v0x55cbdd742c10_0 .net *"_ivl_0", 0 0, L_0x55cbdd802560;  1 drivers
v0x55cbdd742660_0 .net *"_ivl_4", 0 0, L_0x55cbdd802640;  1 drivers
v0x55cbdd7325f0_0 .net *"_ivl_6", 0 0, L_0x55cbdd802700;  1 drivers
v0x55cbdd7326b0_0 .net *"_ivl_8", 0 0, L_0x55cbdd802770;  1 drivers
v0x55cbdd741d70_0 .net "a", 0 0, L_0x55cbdd8029d0;  1 drivers
v0x55cbdd741e30_0 .net "b", 0 0, L_0x55cbdd802ba0;  1 drivers
v0x55cbdd740020_0 .net "cin", 0 0, L_0x55cbdd802c40;  1 drivers
v0x55cbdd7400c0_0 .net "cout2", 0 0, L_0x55cbdd802880;  1 drivers
v0x55cbdd73fb00_0 .net "sum2", 0 0, L_0x55cbdd8025d0;  1 drivers
S_0x55cbdd6a78a0 .scope module, "fa8" "full_adder" 2 409, 2 15 0, S_0x55cbdd6b9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd802d90 .functor XOR 1, L_0x55cbdd802b00, L_0x55cbdd8033a0, C4<0>, C4<0>;
L_0x55cbdd802e00 .functor XOR 1, L_0x55cbdd802d90, L_0x55cbdd802ce0, C4<0>, C4<0>;
L_0x55cbdd802e70 .functor AND 1, L_0x55cbdd802b00, L_0x55cbdd8033a0, C4<1>, C4<1>;
L_0x55cbdd802f30 .functor XOR 1, L_0x55cbdd802b00, L_0x55cbdd8033a0, C4<0>, C4<0>;
L_0x55cbdd802fa0 .functor AND 1, L_0x55cbdd802f30, L_0x55cbdd802ce0, C4<1>, C4<1>;
L_0x55cbdd8030b0 .functor OR 1, L_0x55cbdd802e70, L_0x55cbdd802fa0, C4<0>, C4<0>;
v0x55cbdd73f210_0 .net *"_ivl_0", 0 0, L_0x55cbdd802d90;  1 drivers
v0x55cbdd73d4c0_0 .net *"_ivl_4", 0 0, L_0x55cbdd802e70;  1 drivers
v0x55cbdd73cfa0_0 .net *"_ivl_6", 0 0, L_0x55cbdd802f30;  1 drivers
v0x55cbdd73c6b0_0 .net *"_ivl_8", 0 0, L_0x55cbdd802fa0;  1 drivers
v0x55cbdd73a960_0 .net "a", 0 0, L_0x55cbdd802b00;  1 drivers
v0x55cbdd73a440_0 .net "b", 0 0, L_0x55cbdd8033a0;  1 drivers
v0x55cbdd73a500_0 .net "cin", 0 0, L_0x55cbdd802ce0;  1 drivers
v0x55cbdd732080_0 .net "cout2", 0 0, L_0x55cbdd8030b0;  1 drivers
v0x55cbdd732140_0 .net "sum2", 0 0, L_0x55cbdd802e00;  1 drivers
S_0x55cbdd6a50f0 .scope module, "fa9" "full_adder" 2 410, 2 15 0, S_0x55cbdd6b9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd803610 .functor XOR 1, L_0x55cbdd803a80, L_0x55cbdd803550, C4<0>, C4<0>;
L_0x55cbdd803680 .functor XOR 1, L_0x55cbdd803610, L_0x55cbdd803c80, C4<0>, C4<0>;
L_0x55cbdd8036f0 .functor AND 1, L_0x55cbdd803a80, L_0x55cbdd803550, C4<1>, C4<1>;
L_0x55cbdd8037b0 .functor XOR 1, L_0x55cbdd803a80, L_0x55cbdd803550, C4<0>, C4<0>;
L_0x55cbdd803820 .functor AND 1, L_0x55cbdd8037b0, L_0x55cbdd803c80, C4<1>, C4<1>;
L_0x55cbdd803930 .functor OR 1, L_0x55cbdd8036f0, L_0x55cbdd803820, C4<0>, C4<0>;
v0x55cbdd737e00_0 .net *"_ivl_0", 0 0, L_0x55cbdd803610;  1 drivers
v0x55cbdd7378e0_0 .net *"_ivl_4", 0 0, L_0x55cbdd8036f0;  1 drivers
v0x55cbdd736ff0_0 .net *"_ivl_6", 0 0, L_0x55cbdd8037b0;  1 drivers
v0x55cbdd7370b0_0 .net *"_ivl_8", 0 0, L_0x55cbdd803820;  1 drivers
v0x55cbdd7352a0_0 .net "a", 0 0, L_0x55cbdd803a80;  1 drivers
v0x55cbdd734d80_0 .net "b", 0 0, L_0x55cbdd803550;  1 drivers
v0x55cbdd734e40_0 .net "cin", 0 0, L_0x55cbdd803c80;  1 drivers
v0x55cbdd731d00_0 .net "cout2", 0 0, L_0x55cbdd803930;  1 drivers
v0x55cbdd731dc0_0 .net "sum2", 0 0, L_0x55cbdd803680;  1 drivers
S_0x55cbdd69dd90 .scope module, "fa17" "four11_0bit" 2 523, 2 417 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "a";
    .port_info 1 /INPUT 11 "b";
    .port_info 2 /OUTPUT 11 "sum11_0";
    .port_info 3 /OUTPUT 1 "cout11_0";
v0x55cbdd6ff2f0_0 .net "a", 10 0, L_0x55cbdd80c060;  1 drivers
v0x55cbdd6fee10_0 .net "b", 10 0, L_0x55cbdd80c100;  1 drivers
v0x55cbdd6eed80_0 .net "cout11_0", 0 0, L_0x55cbdd80b5b0;  1 drivers
v0x55cbdd6eee20_0 .net "r", 9 0, L_0x55cbdd80ace0;  1 drivers
v0x55cbdd6fe520_0 .net "sum11_0", 10 0, L_0x55cbdd80bac0;  1 drivers
L_0x55cbdd8064b0 .part L_0x55cbdd80c060, 0, 1;
L_0x55cbdd806550 .part L_0x55cbdd80c100, 0, 1;
L_0x55cbdd806b00 .part L_0x55cbdd80c060, 1, 1;
L_0x55cbdd806ba0 .part L_0x55cbdd80c100, 1, 1;
L_0x55cbdd806cd0 .part L_0x55cbdd80ace0, 0, 1;
L_0x55cbdd807280 .part L_0x55cbdd80c060, 2, 1;
L_0x55cbdd8073f0 .part L_0x55cbdd80c100, 2, 1;
L_0x55cbdd807520 .part L_0x55cbdd80ace0, 1, 1;
L_0x55cbdd807a90 .part L_0x55cbdd80c060, 3, 1;
L_0x55cbdd807c50 .part L_0x55cbdd80c100, 3, 1;
L_0x55cbdd807e70 .part L_0x55cbdd80ace0, 2, 1;
L_0x55cbdd808290 .part L_0x55cbdd80c060, 4, 1;
L_0x55cbdd808430 .part L_0x55cbdd80c100, 4, 1;
L_0x55cbdd808560 .part L_0x55cbdd80ace0, 3, 1;
L_0x55cbdd808a40 .part L_0x55cbdd80c060, 5, 1;
L_0x55cbdd808b70 .part L_0x55cbdd80c100, 5, 1;
L_0x55cbdd808d30 .part L_0x55cbdd80ace0, 4, 1;
L_0x55cbdd809240 .part L_0x55cbdd80c060, 6, 1;
L_0x55cbdd809410 .part L_0x55cbdd80c100, 6, 1;
L_0x55cbdd8094b0 .part L_0x55cbdd80ace0, 5, 1;
L_0x55cbdd809370 .part L_0x55cbdd80c060, 7, 1;
L_0x55cbdd809b00 .part L_0x55cbdd80c100, 7, 1;
L_0x55cbdd809550 .part L_0x55cbdd80ace0, 6, 1;
L_0x55cbdd80a1e0 .part L_0x55cbdd80c060, 8, 1;
L_0x55cbdd809cb0 .part L_0x55cbdd80c100, 8, 1;
L_0x55cbdd80a3e0 .part L_0x55cbdd80ace0, 7, 1;
L_0x55cbdd80aa20 .part L_0x55cbdd80c060, 9, 1;
L_0x55cbdd80aac0 .part L_0x55cbdd80c100, 9, 1;
LS_0x55cbdd80ace0_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd8063f0, L_0x55cbdd8069b0, L_0x55cbdd807130, L_0x55cbdd807980;
LS_0x55cbdd80ace0_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd808140, L_0x55cbdd8088f0, L_0x55cbdd8090f0, L_0x55cbdd809920;
LS_0x55cbdd80ace0_0_8 .concat8 [ 1 1 0 0], L_0x55cbdd80a090, L_0x55cbdd80a8d0;
L_0x55cbdd80ace0 .concat8 [ 4 4 2 0], LS_0x55cbdd80ace0_0_0, LS_0x55cbdd80ace0_0_4, LS_0x55cbdd80ace0_0_8;
L_0x55cbdd80b050 .part L_0x55cbdd80ace0, 8, 1;
L_0x55cbdd80b750 .part L_0x55cbdd80c060, 10, 1;
L_0x55cbdd80b880 .part L_0x55cbdd80c100, 10, 1;
LS_0x55cbdd80bac0_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd806380, L_0x55cbdd806660, L_0x55cbdd806de0, L_0x55cbdd807680;
LS_0x55cbdd80bac0_0_4 .concat8 [ 1 1 1 1], L_0x55cbdd807f80, L_0x55cbdd808690, L_0x55cbdd808e40, L_0x55cbdd809670;
LS_0x55cbdd80bac0_0_8 .concat8 [ 1 1 1 0], L_0x55cbdd809de0, L_0x55cbdd80a670, L_0x55cbdd80b260;
L_0x55cbdd80bac0 .concat8 [ 4 4 3 0], LS_0x55cbdd80bac0_0_0, LS_0x55cbdd80bac0_0_4, LS_0x55cbdd80bac0_0_8;
L_0x55cbdd80bea0 .part L_0x55cbdd80ace0, 9, 1;
S_0x55cbdd69b230 .scope module, "fa10" "full_adder" 2 432, 2 15 0, S_0x55cbdd69dd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd80a280 .functor XOR 1, L_0x55cbdd80aa20, L_0x55cbdd80aac0, C4<0>, C4<0>;
L_0x55cbdd80a670 .functor XOR 1, L_0x55cbdd80a280, L_0x55cbdd80b050, C4<0>, C4<0>;
L_0x55cbdd80a6e0 .functor AND 1, L_0x55cbdd80aa20, L_0x55cbdd80aac0, C4<1>, C4<1>;
L_0x55cbdd80a750 .functor XOR 1, L_0x55cbdd80aa20, L_0x55cbdd80aac0, C4<0>, C4<0>;
L_0x55cbdd80a7c0 .functor AND 1, L_0x55cbdd80a750, L_0x55cbdd80b050, C4<1>, C4<1>;
L_0x55cbdd80a8d0 .functor OR 1, L_0x55cbdd80a6e0, L_0x55cbdd80a7c0, C4<0>, C4<0>;
v0x55cbdd73aec0_0 .net *"_ivl_0", 0 0, L_0x55cbdd80a280;  1 drivers
v0x55cbdd738360_0 .net *"_ivl_4", 0 0, L_0x55cbdd80a6e0;  1 drivers
v0x55cbdd735800_0 .net *"_ivl_6", 0 0, L_0x55cbdd80a750;  1 drivers
v0x55cbdd7358c0_0 .net *"_ivl_8", 0 0, L_0x55cbdd80a7c0;  1 drivers
v0x55cbdd732d30_0 .net "a", 0 0, L_0x55cbdd80aa20;  1 drivers
v0x55cbdd71d0b0_0 .net "b", 0 0, L_0x55cbdd80aac0;  1 drivers
v0x55cbdd71d170_0 .net "cin", 0 0, L_0x55cbdd80b050;  1 drivers
v0x55cbdd7304a0_0 .net "cout2", 0 0, L_0x55cbdd80a8d0;  1 drivers
v0x55cbdd730560_0 .net "sum2", 0 0, L_0x55cbdd80a670;  1 drivers
S_0x55cbdd6986d0 .scope module, "fa11" "full_adder" 2 433, 2 15 0, S_0x55cbdd69dd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd80b1f0 .functor XOR 1, L_0x55cbdd80b750, L_0x55cbdd80b880, C4<0>, C4<0>;
L_0x55cbdd80b260 .functor XOR 1, L_0x55cbdd80b1f0, L_0x55cbdd80bea0, C4<0>, C4<0>;
L_0x55cbdd80b320 .functor AND 1, L_0x55cbdd80b750, L_0x55cbdd80b880, C4<1>, C4<1>;
L_0x55cbdd80b430 .functor XOR 1, L_0x55cbdd80b750, L_0x55cbdd80b880, C4<0>, C4<0>;
L_0x55cbdd80b4a0 .functor AND 1, L_0x55cbdd80b430, L_0x55cbdd80bea0, C4<1>, C4<1>;
L_0x55cbdd80b5b0 .functor OR 1, L_0x55cbdd80b320, L_0x55cbdd80b4a0, C4<0>, C4<0>;
v0x55cbdd72fa90_0 .net *"_ivl_0", 0 0, L_0x55cbdd80b1f0;  1 drivers
v0x55cbdd72e290_0 .net *"_ivl_4", 0 0, L_0x55cbdd80b320;  1 drivers
v0x55cbdd72dde0_0 .net *"_ivl_6", 0 0, L_0x55cbdd80b430;  1 drivers
v0x55cbdd72d4f0_0 .net *"_ivl_8", 0 0, L_0x55cbdd80b4a0;  1 drivers
v0x55cbdd72b7a0_0 .net "a", 0 0, L_0x55cbdd80b750;  1 drivers
v0x55cbdd72b280_0 .net "b", 0 0, L_0x55cbdd80b880;  1 drivers
v0x55cbdd72b340_0 .net "cin", 0 0, L_0x55cbdd80bea0;  1 drivers
v0x55cbdd71b1f0_0 .net "cout2", 0 0, L_0x55cbdd80b5b0;  alias, 1 drivers
v0x55cbdd71b2b0_0 .net "sum2", 0 0, L_0x55cbdd80b260;  1 drivers
S_0x55cbdd69faa0 .scope module, "fa2" "full_adder" 2 424, 2 15 0, S_0x55cbdd69dd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd8065f0 .functor XOR 1, L_0x55cbdd806b00, L_0x55cbdd806ba0, C4<0>, C4<0>;
L_0x55cbdd806660 .functor XOR 1, L_0x55cbdd8065f0, L_0x55cbdd806cd0, C4<0>, C4<0>;
L_0x55cbdd806720 .functor AND 1, L_0x55cbdd806b00, L_0x55cbdd806ba0, C4<1>, C4<1>;
L_0x55cbdd806830 .functor XOR 1, L_0x55cbdd806b00, L_0x55cbdd806ba0, C4<0>, C4<0>;
L_0x55cbdd8068a0 .functor AND 1, L_0x55cbdd806830, L_0x55cbdd806cd0, C4<1>, C4<1>;
L_0x55cbdd8069b0 .functor OR 1, L_0x55cbdd806720, L_0x55cbdd8068a0, C4<0>, C4<0>;
v0x55cbdd728c40_0 .net *"_ivl_0", 0 0, L_0x55cbdd8065f0;  1 drivers
v0x55cbdd728720_0 .net *"_ivl_4", 0 0, L_0x55cbdd806720;  1 drivers
v0x55cbdd727e30_0 .net *"_ivl_6", 0 0, L_0x55cbdd806830;  1 drivers
v0x55cbdd7260e0_0 .net *"_ivl_8", 0 0, L_0x55cbdd8068a0;  1 drivers
v0x55cbdd725bc0_0 .net "a", 0 0, L_0x55cbdd806b00;  1 drivers
v0x55cbdd7252d0_0 .net "b", 0 0, L_0x55cbdd806ba0;  1 drivers
v0x55cbdd725390_0 .net "cin", 0 0, L_0x55cbdd806cd0;  1 drivers
v0x55cbdd723580_0 .net "cout2", 0 0, L_0x55cbdd8069b0;  1 drivers
v0x55cbdd723640_0 .net "sum2", 0 0, L_0x55cbdd806660;  1 drivers
S_0x55cbdd69d1c0 .scope module, "fa3" "full_adder" 2 425, 2 15 0, S_0x55cbdd69dd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd806d70 .functor XOR 1, L_0x55cbdd807280, L_0x55cbdd8073f0, C4<0>, C4<0>;
L_0x55cbdd806de0 .functor XOR 1, L_0x55cbdd806d70, L_0x55cbdd807520, C4<0>, C4<0>;
L_0x55cbdd806ea0 .functor AND 1, L_0x55cbdd807280, L_0x55cbdd8073f0, C4<1>, C4<1>;
L_0x55cbdd806fb0 .functor XOR 1, L_0x55cbdd807280, L_0x55cbdd8073f0, C4<0>, C4<0>;
L_0x55cbdd807020 .functor AND 1, L_0x55cbdd806fb0, L_0x55cbdd807520, C4<1>, C4<1>;
L_0x55cbdd807130 .functor OR 1, L_0x55cbdd806ea0, L_0x55cbdd807020, C4<0>, C4<0>;
v0x55cbdd71ac80_0 .net *"_ivl_0", 0 0, L_0x55cbdd806d70;  1 drivers
v0x55cbdd722770_0 .net *"_ivl_4", 0 0, L_0x55cbdd806ea0;  1 drivers
v0x55cbdd720a20_0 .net *"_ivl_6", 0 0, L_0x55cbdd806fb0;  1 drivers
v0x55cbdd720ae0_0 .net *"_ivl_8", 0 0, L_0x55cbdd807020;  1 drivers
v0x55cbdd720500_0 .net "a", 0 0, L_0x55cbdd807280;  1 drivers
v0x55cbdd71fc10_0 .net "b", 0 0, L_0x55cbdd8073f0;  1 drivers
v0x55cbdd71fcd0_0 .net "cin", 0 0, L_0x55cbdd807520;  1 drivers
v0x55cbdd71dec0_0 .net "cout2", 0 0, L_0x55cbdd807130;  1 drivers
v0x55cbdd71df80_0 .net "sum2", 0 0, L_0x55cbdd806de0;  1 drivers
S_0x55cbdd69a660 .scope module, "fa4" "full_adder" 2 426, 2 15 0, S_0x55cbdd69dd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd807610 .functor XOR 1, L_0x55cbdd807a90, L_0x55cbdd807c50, C4<0>, C4<0>;
L_0x55cbdd807680 .functor XOR 1, L_0x55cbdd807610, L_0x55cbdd807e70, C4<0>, C4<0>;
L_0x55cbdd8076f0 .functor AND 1, L_0x55cbdd807a90, L_0x55cbdd807c50, C4<1>, C4<1>;
L_0x55cbdd807800 .functor XOR 1, L_0x55cbdd807a90, L_0x55cbdd807c50, C4<0>, C4<0>;
L_0x55cbdd807870 .functor AND 1, L_0x55cbdd807800, L_0x55cbdd807e70, C4<1>, C4<1>;
L_0x55cbdd807980 .functor OR 1, L_0x55cbdd8076f0, L_0x55cbdd807870, C4<0>, C4<0>;
v0x55cbdd71a900_0 .net *"_ivl_0", 0 0, L_0x55cbdd807610;  1 drivers
v0x55cbdd72e700_0 .net *"_ivl_4", 0 0, L_0x55cbdd8076f0;  1 drivers
v0x55cbdd72bd00_0 .net *"_ivl_6", 0 0, L_0x55cbdd807800;  1 drivers
v0x55cbdd72bdc0_0 .net *"_ivl_8", 0 0, L_0x55cbdd807870;  1 drivers
v0x55cbdd7291a0_0 .net "a", 0 0, L_0x55cbdd807a90;  1 drivers
v0x55cbdd726640_0 .net "b", 0 0, L_0x55cbdd807c50;  1 drivers
v0x55cbdd726700_0 .net "cin", 0 0, L_0x55cbdd807e70;  1 drivers
v0x55cbdd723ae0_0 .net "cout2", 0 0, L_0x55cbdd807980;  1 drivers
v0x55cbdd723ba0_0 .net "sum2", 0 0, L_0x55cbdd807680;  1 drivers
S_0x55cbdd697b90 .scope module, "fa5" "full_adder" 2 427, 2 15 0, S_0x55cbdd69dd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd807f10 .functor XOR 1, L_0x55cbdd808290, L_0x55cbdd808430, C4<0>, C4<0>;
L_0x55cbdd807f80 .functor XOR 1, L_0x55cbdd807f10, L_0x55cbdd808560, C4<0>, C4<0>;
L_0x55cbdd807ff0 .functor AND 1, L_0x55cbdd808290, L_0x55cbdd808430, C4<1>, C4<1>;
L_0x55cbdd808060 .functor XOR 1, L_0x55cbdd808290, L_0x55cbdd808430, C4<0>, C4<0>;
L_0x55cbdd8080d0 .functor AND 1, L_0x55cbdd808060, L_0x55cbdd808560, C4<1>, C4<1>;
L_0x55cbdd808140 .functor OR 1, L_0x55cbdd807ff0, L_0x55cbdd8080d0, C4<0>, C4<0>;
v0x55cbdd71e420_0 .net *"_ivl_0", 0 0, L_0x55cbdd807f10;  1 drivers
v0x55cbdd71b950_0 .net *"_ivl_4", 0 0, L_0x55cbdd807ff0;  1 drivers
v0x55cbdd7191a0_0 .net *"_ivl_6", 0 0, L_0x55cbdd808060;  1 drivers
v0x55cbdd719260_0 .net *"_ivl_8", 0 0, L_0x55cbdd8080d0;  1 drivers
v0x55cbdd705660_0 .net "a", 0 0, L_0x55cbdd808290;  1 drivers
v0x55cbdd716040_0 .net "b", 0 0, L_0x55cbdd808430;  1 drivers
v0x55cbdd716100_0 .net "cin", 0 0, L_0x55cbdd808560;  1 drivers
v0x55cbdd7155b0_0 .net "cout2", 0 0, L_0x55cbdd808140;  1 drivers
v0x55cbdd715670_0 .net "sum2", 0 0, L_0x55cbdd807f80;  1 drivers
S_0x55cbdd691180 .scope module, "fa6" "full_adder" 2 428, 2 15 0, S_0x55cbdd69dd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd8083c0 .functor XOR 1, L_0x55cbdd808a40, L_0x55cbdd808b70, C4<0>, C4<0>;
L_0x55cbdd808690 .functor XOR 1, L_0x55cbdd8083c0, L_0x55cbdd808d30, C4<0>, C4<0>;
L_0x55cbdd808700 .functor AND 1, L_0x55cbdd808a40, L_0x55cbdd808b70, C4<1>, C4<1>;
L_0x55cbdd808770 .functor XOR 1, L_0x55cbdd808a40, L_0x55cbdd808b70, C4<0>, C4<0>;
L_0x55cbdd8087e0 .functor AND 1, L_0x55cbdd808770, L_0x55cbdd808d30, C4<1>, C4<1>;
L_0x55cbdd8088f0 .functor OR 1, L_0x55cbdd808700, L_0x55cbdd8087e0, C4<0>, C4<0>;
v0x55cbdd713830_0 .net *"_ivl_0", 0 0, L_0x55cbdd8083c0;  1 drivers
v0x55cbdd7037c0_0 .net *"_ivl_4", 0 0, L_0x55cbdd808700;  1 drivers
v0x55cbdd712f40_0 .net *"_ivl_6", 0 0, L_0x55cbdd808770;  1 drivers
v0x55cbdd7111f0_0 .net *"_ivl_8", 0 0, L_0x55cbdd8087e0;  1 drivers
v0x55cbdd710cd0_0 .net "a", 0 0, L_0x55cbdd808a40;  1 drivers
v0x55cbdd710d90_0 .net "b", 0 0, L_0x55cbdd808b70;  1 drivers
v0x55cbdd7103e0_0 .net "cin", 0 0, L_0x55cbdd808d30;  1 drivers
v0x55cbdd7104a0_0 .net "cout2", 0 0, L_0x55cbdd8088f0;  1 drivers
v0x55cbdd70e690_0 .net "sum2", 0 0, L_0x55cbdd808690;  1 drivers
S_0x55cbdd68e620 .scope module, "fa7" "full_adder" 2 429, 2 15 0, S_0x55cbdd69dd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd808dd0 .functor XOR 1, L_0x55cbdd809240, L_0x55cbdd809410, C4<0>, C4<0>;
L_0x55cbdd808e40 .functor XOR 1, L_0x55cbdd808dd0, L_0x55cbdd8094b0, C4<0>, C4<0>;
L_0x55cbdd808eb0 .functor AND 1, L_0x55cbdd809240, L_0x55cbdd809410, C4<1>, C4<1>;
L_0x55cbdd808f70 .functor XOR 1, L_0x55cbdd809240, L_0x55cbdd809410, C4<0>, C4<0>;
L_0x55cbdd808fe0 .functor AND 1, L_0x55cbdd808f70, L_0x55cbdd8094b0, C4<1>, C4<1>;
L_0x55cbdd8090f0 .functor OR 1, L_0x55cbdd808eb0, L_0x55cbdd808fe0, C4<0>, C4<0>;
v0x55cbdd70e170_0 .net *"_ivl_0", 0 0, L_0x55cbdd808dd0;  1 drivers
v0x55cbdd70d880_0 .net *"_ivl_4", 0 0, L_0x55cbdd808eb0;  1 drivers
v0x55cbdd70bb30_0 .net *"_ivl_6", 0 0, L_0x55cbdd808f70;  1 drivers
v0x55cbdd70b610_0 .net *"_ivl_8", 0 0, L_0x55cbdd808fe0;  1 drivers
v0x55cbdd703250_0 .net "a", 0 0, L_0x55cbdd809240;  1 drivers
v0x55cbdd703310_0 .net "b", 0 0, L_0x55cbdd809410;  1 drivers
v0x55cbdd70ad20_0 .net "cin", 0 0, L_0x55cbdd8094b0;  1 drivers
v0x55cbdd70ade0_0 .net "cout2", 0 0, L_0x55cbdd8090f0;  1 drivers
v0x55cbdd708fd0_0 .net "sum2", 0 0, L_0x55cbdd808e40;  1 drivers
S_0x55cbdd68bac0 .scope module, "fa8" "full_adder" 2 430, 2 15 0, S_0x55cbdd69dd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd809600 .functor XOR 1, L_0x55cbdd809370, L_0x55cbdd809b00, C4<0>, C4<0>;
L_0x55cbdd809670 .functor XOR 1, L_0x55cbdd809600, L_0x55cbdd809550, C4<0>, C4<0>;
L_0x55cbdd8096e0 .functor AND 1, L_0x55cbdd809370, L_0x55cbdd809b00, C4<1>, C4<1>;
L_0x55cbdd8097a0 .functor XOR 1, L_0x55cbdd809370, L_0x55cbdd809b00, C4<0>, C4<0>;
L_0x55cbdd809810 .functor AND 1, L_0x55cbdd8097a0, L_0x55cbdd809550, C4<1>, C4<1>;
L_0x55cbdd809920 .functor OR 1, L_0x55cbdd8096e0, L_0x55cbdd809810, C4<0>, C4<0>;
v0x55cbdd708b40_0 .net *"_ivl_0", 0 0, L_0x55cbdd809600;  1 drivers
v0x55cbdd7081c0_0 .net *"_ivl_4", 0 0, L_0x55cbdd8096e0;  1 drivers
v0x55cbdd706470_0 .net *"_ivl_6", 0 0, L_0x55cbdd8097a0;  1 drivers
v0x55cbdd706530_0 .net *"_ivl_8", 0 0, L_0x55cbdd809810;  1 drivers
v0x55cbdd705f50_0 .net "a", 0 0, L_0x55cbdd809370;  1 drivers
v0x55cbdd705ff0_0 .net "b", 0 0, L_0x55cbdd809b00;  1 drivers
v0x55cbdd702ed0_0 .net "cin", 0 0, L_0x55cbdd809550;  1 drivers
v0x55cbdd702f90_0 .net "cout2", 0 0, L_0x55cbdd809920;  1 drivers
v0x55cbdd702800_0 .net "sum2", 0 0, L_0x55cbdd809670;  1 drivers
S_0x55cbdd692e90 .scope module, "fa9" "full_adder" 2 431, 2 15 0, S_0x55cbdd69dd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd809d70 .functor XOR 1, L_0x55cbdd80a1e0, L_0x55cbdd809cb0, C4<0>, C4<0>;
L_0x55cbdd809de0 .functor XOR 1, L_0x55cbdd809d70, L_0x55cbdd80a3e0, C4<0>, C4<0>;
L_0x55cbdd809e50 .functor AND 1, L_0x55cbdd80a1e0, L_0x55cbdd809cb0, C4<1>, C4<1>;
L_0x55cbdd809f10 .functor XOR 1, L_0x55cbdd80a1e0, L_0x55cbdd809cb0, C4<0>, C4<0>;
L_0x55cbdd809f80 .functor AND 1, L_0x55cbdd809f10, L_0x55cbdd80a3e0, C4<1>, C4<1>;
L_0x55cbdd80a090 .functor OR 1, L_0x55cbdd809e50, L_0x55cbdd809f80, C4<0>, C4<0>;
v0x55cbdd702400_0 .net *"_ivl_0", 0 0, L_0x55cbdd809d70;  1 drivers
v0x55cbdd714180_0 .net *"_ivl_4", 0 0, L_0x55cbdd809e50;  1 drivers
v0x55cbdd711750_0 .net *"_ivl_6", 0 0, L_0x55cbdd809f10;  1 drivers
v0x55cbdd70ebf0_0 .net *"_ivl_8", 0 0, L_0x55cbdd809f80;  1 drivers
v0x55cbdd70c090_0 .net "a", 0 0, L_0x55cbdd80a1e0;  1 drivers
v0x55cbdd709530_0 .net "b", 0 0, L_0x55cbdd809cb0;  1 drivers
v0x55cbdd7095f0_0 .net "cin", 0 0, L_0x55cbdd80a3e0;  1 drivers
v0x55cbdd7069d0_0 .net "cout2", 0 0, L_0x55cbdd80a090;  1 drivers
v0x55cbdd706a70_0 .net "sum2", 0 0, L_0x55cbdd809de0;  1 drivers
S_0x55cbdd6905b0 .scope module, "ha1" "half_adder" 2 423, 2 4 0, S_0x55cbdd69dd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum1";
    .port_info 3 /OUTPUT 1 "cout1";
L_0x55cbdd806380 .functor XOR 1, L_0x55cbdd8064b0, L_0x55cbdd806550, C4<0>, C4<0>;
L_0x55cbdd8063f0 .functor AND 1, L_0x55cbdd8064b0, L_0x55cbdd806550, C4<1>, C4<1>;
v0x55cbdd6f0c40_0 .net "a", 0 0, L_0x55cbdd8064b0;  1 drivers
v0x55cbdd701620_0 .net "b", 0 0, L_0x55cbdd806550;  1 drivers
v0x55cbdd7016e0_0 .net "cout1", 0 0, L_0x55cbdd8063f0;  1 drivers
v0x55cbdd700b90_0 .net "sum1", 0 0, L_0x55cbdd806380;  1 drivers
S_0x55cbdd68da50 .scope module, "fa2" "four_1bit" 2 479, 2 27 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "sum3";
    .port_info 3 /OUTPUT 1 "cout3";
    .port_info 4 /INPUT 1 "cin";
v0x55cbdd66bf90_0 .net "a", 3 0, L_0x55cbdd7c6a60;  1 drivers
v0x55cbdd66b6a0_0 .net "b", 3 0, L_0x55cbdd7c6b00;  1 drivers
L_0x7ff7aa160018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55cbdd669950_0 .net "cin", 0 0, L_0x7ff7aa160018;  1 drivers
v0x55cbdd669430_0 .net "cout3", 0 0, L_0x55cbdd7c62e0;  1 drivers
v0x55cbdd666320_0 .net "r", 2 0, L_0x55cbdd7c5cf0;  1 drivers
v0x55cbdd6663c0_0 .net "sum3", 3 0, L_0x55cbdd7c6820;  1 drivers
L_0x55cbdd7c4b40 .part L_0x55cbdd7c6a60, 0, 1;
L_0x55cbdd7c4c70 .part L_0x55cbdd7c6b00, 0, 1;
L_0x55cbdd7c5210 .part L_0x55cbdd7c6a60, 1, 1;
L_0x55cbdd7c5340 .part L_0x55cbdd7c6b00, 1, 1;
L_0x55cbdd7c5470 .part L_0x55cbdd7c5cf0, 0, 1;
L_0x55cbdd7c5a50 .part L_0x55cbdd7c6a60, 2, 1;
L_0x55cbdd7c5bc0 .part L_0x55cbdd7c6b00, 2, 1;
L_0x55cbdd7c5cf0 .concat8 [ 1 1 1 0], L_0x55cbdd7c49f0, L_0x55cbdd7c50c0, L_0x55cbdd7c5900;
L_0x55cbdd7c5e80 .part L_0x55cbdd7c5cf0, 1, 1;
L_0x55cbdd7c6440 .part L_0x55cbdd7c6a60, 3, 1;
L_0x55cbdd7c6660 .part L_0x55cbdd7c6b00, 3, 1;
L_0x55cbdd7c6820 .concat8 [ 1 1 1 1], L_0x55cbdd7c4740, L_0x55cbdd7c4e10, L_0x55cbdd7c5580, L_0x55cbdd7c5f90;
L_0x55cbdd7c6930 .part L_0x55cbdd7c5cf0, 2, 1;
S_0x55cbdd68af80 .scope module, "fa1" "full_adder" 2 34, 2 15 0, S_0x55cbdd68da50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7c46d0 .functor XOR 1, L_0x55cbdd7c4b40, L_0x55cbdd7c4c70, C4<0>, C4<0>;
L_0x55cbdd7c4740 .functor XOR 1, L_0x55cbdd7c46d0, L_0x7ff7aa160018, C4<0>, C4<0>;
L_0x55cbdd7c47b0 .functor AND 1, L_0x55cbdd7c4b40, L_0x55cbdd7c4c70, C4<1>, C4<1>;
L_0x55cbdd7c48c0 .functor XOR 1, L_0x55cbdd7c4b40, L_0x55cbdd7c4c70, C4<0>, C4<0>;
L_0x55cbdd7c4930 .functor AND 1, L_0x55cbdd7c48c0, L_0x7ff7aa160018, C4<1>, C4<1>;
L_0x55cbdd7c49f0 .functor OR 1, L_0x55cbdd7c47b0, L_0x55cbdd7c4930, C4<0>, C4<0>;
v0x55cbdd6fc7d0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7c46d0;  1 drivers
v0x55cbdd6fc2b0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7c47b0;  1 drivers
v0x55cbdd6fb9c0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7c48c0;  1 drivers
v0x55cbdd6f9c70_0 .net *"_ivl_8", 0 0, L_0x55cbdd7c4930;  1 drivers
v0x55cbdd6f9750_0 .net "a", 0 0, L_0x55cbdd7c4b40;  1 drivers
v0x55cbdd6f9810_0 .net "b", 0 0, L_0x55cbdd7c4c70;  1 drivers
v0x55cbdd6f8e60_0 .net "cin", 0 0, L_0x7ff7aa160018;  alias, 1 drivers
v0x55cbdd6f8f20_0 .net "cout2", 0 0, L_0x55cbdd7c49f0;  1 drivers
v0x55cbdd6f7110_0 .net "sum2", 0 0, L_0x55cbdd7c4740;  1 drivers
S_0x55cbdd6887d0 .scope module, "fa2" "full_adder" 2 35, 2 15 0, S_0x55cbdd68da50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7c4da0 .functor XOR 1, L_0x55cbdd7c5210, L_0x55cbdd7c5340, C4<0>, C4<0>;
L_0x55cbdd7c4e10 .functor XOR 1, L_0x55cbdd7c4da0, L_0x55cbdd7c5470, C4<0>, C4<0>;
L_0x55cbdd7c4e80 .functor AND 1, L_0x55cbdd7c5210, L_0x55cbdd7c5340, C4<1>, C4<1>;
L_0x55cbdd7c4f40 .functor XOR 1, L_0x55cbdd7c5210, L_0x55cbdd7c5340, C4<0>, C4<0>;
L_0x55cbdd7c4fb0 .functor AND 1, L_0x55cbdd7c4f40, L_0x55cbdd7c5470, C4<1>, C4<1>;
L_0x55cbdd7c50c0 .functor OR 1, L_0x55cbdd7c4e80, L_0x55cbdd7c4fb0, C4<0>, C4<0>;
v0x55cbdd6f6bf0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7c4da0;  1 drivers
v0x55cbdd6ee810_0 .net *"_ivl_4", 0 0, L_0x55cbdd7c4e80;  1 drivers
v0x55cbdd6f6300_0 .net *"_ivl_6", 0 0, L_0x55cbdd7c4f40;  1 drivers
v0x55cbdd6f45b0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7c4fb0;  1 drivers
v0x55cbdd6f4090_0 .net "a", 0 0, L_0x55cbdd7c5210;  1 drivers
v0x55cbdd6f37a0_0 .net "b", 0 0, L_0x55cbdd7c5340;  1 drivers
v0x55cbdd6f3860_0 .net "cin", 0 0, L_0x55cbdd7c5470;  1 drivers
v0x55cbdd6f1a50_0 .net "cout2", 0 0, L_0x55cbdd7c50c0;  1 drivers
v0x55cbdd6f1b10_0 .net "sum2", 0 0, L_0x55cbdd7c4e10;  1 drivers
S_0x55cbdd681270 .scope module, "fa3" "full_adder" 2 36, 2 15 0, S_0x55cbdd68da50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7c5510 .functor XOR 1, L_0x55cbdd7c5a50, L_0x55cbdd7c5bc0, C4<0>, C4<0>;
L_0x55cbdd7c5580 .functor XOR 1, L_0x55cbdd7c5510, L_0x55cbdd7c5e80, C4<0>, C4<0>;
L_0x55cbdd7c5640 .functor AND 1, L_0x55cbdd7c5a50, L_0x55cbdd7c5bc0, C4<1>, C4<1>;
L_0x55cbdd7c5750 .functor XOR 1, L_0x55cbdd7c5a50, L_0x55cbdd7c5bc0, C4<0>, C4<0>;
L_0x55cbdd7c57f0 .functor AND 1, L_0x55cbdd7c5750, L_0x55cbdd7c5e80, C4<1>, C4<1>;
L_0x55cbdd7c5900 .functor OR 1, L_0x55cbdd7c5640, L_0x55cbdd7c57f0, C4<0>, C4<0>;
v0x55cbdd6ee490_0 .net *"_ivl_0", 0 0, L_0x55cbdd7c5510;  1 drivers
v0x55cbdd6ff760_0 .net *"_ivl_4", 0 0, L_0x55cbdd7c5640;  1 drivers
v0x55cbdd6fcd30_0 .net *"_ivl_6", 0 0, L_0x55cbdd7c5750;  1 drivers
v0x55cbdd6fa1d0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7c57f0;  1 drivers
v0x55cbdd6f7670_0 .net "a", 0 0, L_0x55cbdd7c5a50;  1 drivers
v0x55cbdd6f4b10_0 .net "b", 0 0, L_0x55cbdd7c5bc0;  1 drivers
v0x55cbdd6f4bd0_0 .net "cin", 0 0, L_0x55cbdd7c5e80;  1 drivers
v0x55cbdd6f1fb0_0 .net "cout2", 0 0, L_0x55cbdd7c5900;  1 drivers
v0x55cbdd6f2070_0 .net "sum2", 0 0, L_0x55cbdd7c5580;  1 drivers
S_0x55cbdd67e710 .scope module, "fa4" "full_adder" 2 37, 2 15 0, S_0x55cbdd68da50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7c5f20 .functor XOR 1, L_0x55cbdd7c6440, L_0x55cbdd7c6660, C4<0>, C4<0>;
L_0x55cbdd7c5f90 .functor XOR 1, L_0x55cbdd7c5f20, L_0x55cbdd7c6930, C4<0>, C4<0>;
L_0x55cbdd7c6050 .functor AND 1, L_0x55cbdd7c6440, L_0x55cbdd7c6660, C4<1>, C4<1>;
L_0x55cbdd7c6160 .functor XOR 1, L_0x55cbdd7c6440, L_0x55cbdd7c6660, C4<0>, C4<0>;
L_0x55cbdd7c61d0 .functor AND 1, L_0x55cbdd7c6160, L_0x55cbdd7c6930, C4<1>, C4<1>;
L_0x55cbdd7c62e0 .functor OR 1, L_0x55cbdd7c6050, L_0x55cbdd7c61d0, C4<0>, C4<0>;
v0x55cbdd6ecd30_0 .net *"_ivl_0", 0 0, L_0x55cbdd7c5f20;  1 drivers
v0x55cbdd668b40_0 .net *"_ivl_4", 0 0, L_0x55cbdd7c6050;  1 drivers
v0x55cbdd666ca0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7c6160;  1 drivers
v0x55cbdd666d60_0 .net *"_ivl_8", 0 0, L_0x55cbdd7c61d0;  1 drivers
v0x55cbdd66ea50_0 .net "a", 0 0, L_0x55cbdd7c6440;  1 drivers
v0x55cbdd66e050_0 .net "b", 0 0, L_0x55cbdd7c6660;  1 drivers
v0x55cbdd66e110_0 .net "cin", 0 0, L_0x55cbdd7c6930;  1 drivers
v0x55cbdd666730_0 .net "cout2", 0 0, L_0x55cbdd7c62e0;  alias, 1 drivers
v0x55cbdd6667f0_0 .net "sum2", 0 0, L_0x55cbdd7c5f90;  1 drivers
S_0x55cbdd683050 .scope module, "fa3" "four_2bit" 2 480, 2 43 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "sum4";
    .port_info 3 /OUTPUT 1 "cout4";
v0x55cbdd7adbf0_0 .net "a", 3 0, L_0x55cbdd7c8c00;  1 drivers
v0x55cbdd7adcd0_0 .net "b", 3 0, L_0x55cbdd7c8ca0;  1 drivers
v0x55cbdd7ab090_0 .net "cout4", 0 0, L_0x55cbdd7c8480;  1 drivers
v0x55cbdd7ab160_0 .net "r", 2 0, L_0x55cbdd7c7e90;  1 drivers
v0x55cbdd7a8530_0 .net "sum4", 3 0, L_0x55cbdd7c89c0;  1 drivers
L_0x55cbdd7c6d60 .part L_0x55cbdd7c8c00, 0, 1;
L_0x55cbdd7c6e00 .part L_0x55cbdd7c8ca0, 0, 1;
L_0x55cbdd7c73e0 .part L_0x55cbdd7c8c00, 1, 1;
L_0x55cbdd7c7510 .part L_0x55cbdd7c8ca0, 1, 1;
L_0x55cbdd7c7640 .part L_0x55cbdd7c7e90, 0, 1;
L_0x55cbdd7c7bf0 .part L_0x55cbdd7c8c00, 2, 1;
L_0x55cbdd7c7d60 .part L_0x55cbdd7c8ca0, 2, 1;
L_0x55cbdd7c7e90 .concat8 [ 1 1 1 0], L_0x55cbdd7c6ca0, L_0x55cbdd7c7290, L_0x55cbdd7c7aa0;
L_0x55cbdd7c8020 .part L_0x55cbdd7c7e90, 1, 1;
L_0x55cbdd7c85e0 .part L_0x55cbdd7c8c00, 3, 1;
L_0x55cbdd7c8800 .part L_0x55cbdd7c8ca0, 3, 1;
L_0x55cbdd7c89c0 .concat8 [ 1 1 1 1], L_0x55cbdd7c6c30, L_0x55cbdd7c6f10, L_0x55cbdd7c7750, L_0x55cbdd7c8130;
L_0x55cbdd7c8ad0 .part L_0x55cbdd7c7e90, 2, 1;
S_0x55cbdd6806a0 .scope module, "fa1" "full_adder" 2 50, 2 15 0, S_0x55cbdd683050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7c6ea0 .functor XOR 1, L_0x55cbdd7c73e0, L_0x55cbdd7c7510, C4<0>, C4<0>;
L_0x55cbdd7c6f10 .functor XOR 1, L_0x55cbdd7c6ea0, L_0x55cbdd7c7640, C4<0>, C4<0>;
L_0x55cbdd7c6fd0 .functor AND 1, L_0x55cbdd7c73e0, L_0x55cbdd7c7510, C4<1>, C4<1>;
L_0x55cbdd7c70e0 .functor XOR 1, L_0x55cbdd7c73e0, L_0x55cbdd7c7510, C4<0>, C4<0>;
L_0x55cbdd7c7180 .functor AND 1, L_0x55cbdd7c70e0, L_0x55cbdd7c7640, C4<1>, C4<1>;
L_0x55cbdd7c7290 .functor OR 1, L_0x55cbdd7c6fd0, L_0x55cbdd7c7180, C4<0>, C4<0>;
v0x55cbdd665c50_0 .net *"_ivl_0", 0 0, L_0x55cbdd7c6ea0;  1 drivers
v0x55cbdd720280_0 .net *"_ivl_4", 0 0, L_0x55cbdd7c6fd0;  1 drivers
v0x55cbdd67dbd0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7c70e0;  1 drivers
v0x55cbdd67dcc0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7c7180;  1 drivers
v0x55cbdd676d00_0 .net "a", 0 0, L_0x55cbdd7c73e0;  1 drivers
v0x55cbdd676df0_0 .net "b", 0 0, L_0x55cbdd7c7510;  1 drivers
v0x55cbdd6741a0_0 .net "cin", 0 0, L_0x55cbdd7c7640;  1 drivers
v0x55cbdd674260_0 .net "cout2", 0 0, L_0x55cbdd7c7290;  1 drivers
v0x55cbdd678ae0_0 .net "sum2", 0 0, L_0x55cbdd7c6f10;  1 drivers
S_0x55cbdd676130 .scope module, "fa2" "full_adder" 2 51, 2 15 0, S_0x55cbdd683050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7c76e0 .functor XOR 1, L_0x55cbdd7c7bf0, L_0x55cbdd7c7d60, C4<0>, C4<0>;
L_0x55cbdd7c7750 .functor XOR 1, L_0x55cbdd7c76e0, L_0x55cbdd7c8020, C4<0>, C4<0>;
L_0x55cbdd7c7810 .functor AND 1, L_0x55cbdd7c7bf0, L_0x55cbdd7c7d60, C4<1>, C4<1>;
L_0x55cbdd7c7920 .functor XOR 1, L_0x55cbdd7c7bf0, L_0x55cbdd7c7d60, C4<0>, C4<0>;
L_0x55cbdd7c7990 .functor AND 1, L_0x55cbdd7c7920, L_0x55cbdd7c8020, C4<1>, C4<1>;
L_0x55cbdd7c7aa0 .functor OR 1, L_0x55cbdd7c7810, L_0x55cbdd7c7990, C4<0>, C4<0>;
v0x55cbdd673660_0 .net *"_ivl_0", 0 0, L_0x55cbdd7c76e0;  1 drivers
v0x55cbdd673740_0 .net *"_ivl_4", 0 0, L_0x55cbdd7c7810;  1 drivers
v0x55cbdd670eb0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7c7920;  1 drivers
v0x55cbdd670f80_0 .net *"_ivl_8", 0 0, L_0x55cbdd7c7990;  1 drivers
v0x55cbdd7b69e0_0 .net "a", 0 0, L_0x55cbdd7c7bf0;  1 drivers
v0x55cbdd7b3e80_0 .net "b", 0 0, L_0x55cbdd7c7d60;  1 drivers
v0x55cbdd7b3f40_0 .net "cin", 0 0, L_0x55cbdd7c8020;  1 drivers
v0x55cbdd7b1320_0 .net "cout2", 0 0, L_0x55cbdd7c7aa0;  1 drivers
v0x55cbdd7b13c0_0 .net "sum2", 0 0, L_0x55cbdd7c7750;  1 drivers
S_0x55cbdd7ae7c0 .scope module, "fa3" "full_adder" 2 52, 2 15 0, S_0x55cbdd683050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7c80c0 .functor XOR 1, L_0x55cbdd7c85e0, L_0x55cbdd7c8800, C4<0>, C4<0>;
L_0x55cbdd7c8130 .functor XOR 1, L_0x55cbdd7c80c0, L_0x55cbdd7c8ad0, C4<0>, C4<0>;
L_0x55cbdd7c81f0 .functor AND 1, L_0x55cbdd7c85e0, L_0x55cbdd7c8800, C4<1>, C4<1>;
L_0x55cbdd7c8300 .functor XOR 1, L_0x55cbdd7c85e0, L_0x55cbdd7c8800, C4<0>, C4<0>;
L_0x55cbdd7c8370 .functor AND 1, L_0x55cbdd7c8300, L_0x55cbdd7c8ad0, C4<1>, C4<1>;
L_0x55cbdd7c8480 .functor OR 1, L_0x55cbdd7c81f0, L_0x55cbdd7c8370, C4<0>, C4<0>;
v0x55cbdd7abc60_0 .net *"_ivl_0", 0 0, L_0x55cbdd7c80c0;  1 drivers
v0x55cbdd7abd40_0 .net *"_ivl_4", 0 0, L_0x55cbdd7c81f0;  1 drivers
v0x55cbdd7a9100_0 .net *"_ivl_6", 0 0, L_0x55cbdd7c8300;  1 drivers
v0x55cbdd7a91f0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7c8370;  1 drivers
v0x55cbdd7a65a0_0 .net "a", 0 0, L_0x55cbdd7c85e0;  1 drivers
v0x55cbdd7a3a40_0 .net "b", 0 0, L_0x55cbdd7c8800;  1 drivers
v0x55cbdd7a3b00_0 .net "cin", 0 0, L_0x55cbdd7c8ad0;  1 drivers
v0x55cbdd7a0f30_0 .net "cout2", 0 0, L_0x55cbdd7c8480;  alias, 1 drivers
v0x55cbdd7a0fd0_0 .net "sum2", 0 0, L_0x55cbdd7c8130;  1 drivers
S_0x55cbdd7b8df0 .scope module, "ha1" "half_adder" 2 49, 2 4 0, S_0x55cbdd683050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum1";
    .port_info 3 /OUTPUT 1 "cout1";
L_0x55cbdd7c6c30 .functor XOR 1, L_0x55cbdd7c6d60, L_0x55cbdd7c6e00, C4<0>, C4<0>;
L_0x55cbdd7c6ca0 .functor AND 1, L_0x55cbdd7c6d60, L_0x55cbdd7c6e00, C4<1>, C4<1>;
v0x55cbdd7b32b0_0 .net "a", 0 0, L_0x55cbdd7c6d60;  1 drivers
v0x55cbdd7b3390_0 .net "b", 0 0, L_0x55cbdd7c6e00;  1 drivers
v0x55cbdd7b0750_0 .net "cout1", 0 0, L_0x55cbdd7c6ca0;  1 drivers
v0x55cbdd7b0820_0 .net "sum1", 0 0, L_0x55cbdd7c6c30;  1 drivers
S_0x55cbdd7a59d0 .scope module, "fa4" "four5_1bit" 2 488, 2 170 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 5 "sum5_1";
    .port_info 3 /OUTPUT 1 "cout5_1";
    .port_info 4 /INPUT 1 "cin";
v0x55cbdd770cb0_0 .net "a", 4 0, L_0x55cbdd7cc030;  1 drivers
v0x55cbdd770d90_0 .net "b", 4 0, L_0x55cbdd7cc1d0;  1 drivers
L_0x7ff7aa160060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55cbdd76e150_0 .net "cin", 0 0, L_0x7ff7aa160060;  1 drivers
v0x55cbdd76e220_0 .net "cout5_1", 0 0, L_0x55cbdd7cb8f0;  1 drivers
v0x55cbdd76b5f0_0 .net "r", 3 0, L_0x55cbdd7cb390;  1 drivers
v0x55cbdd76b690_0 .net "sum5_1", 4 0, L_0x55cbdd7cbd70;  1 drivers
L_0x55cbdd7c9830 .part L_0x55cbdd7cc030, 0, 1;
L_0x55cbdd7c9960 .part L_0x55cbdd7cc1d0, 0, 1;
L_0x55cbdd7c9f00 .part L_0x55cbdd7cc030, 1, 1;
L_0x55cbdd7ca030 .part L_0x55cbdd7cc1d0, 1, 1;
L_0x55cbdd7ca190 .part L_0x55cbdd7cb390, 0, 1;
L_0x55cbdd7ca770 .part L_0x55cbdd7cc030, 2, 1;
L_0x55cbdd7ca8e0 .part L_0x55cbdd7cc1d0, 2, 1;
L_0x55cbdd7caa10 .part L_0x55cbdd7cb390, 1, 1;
L_0x55cbdd7cafb0 .part L_0x55cbdd7cc030, 3, 1;
L_0x55cbdd7cb170 .part L_0x55cbdd7cc1d0, 3, 1;
L_0x55cbdd7cb390 .concat8 [ 1 1 1 1], L_0x55cbdd7c9720, L_0x55cbdd7c9db0, L_0x55cbdd7ca620, L_0x55cbdd7caea0;
L_0x55cbdd7cb430 .part L_0x55cbdd7cb390, 2, 1;
L_0x55cbdd7cba90 .part L_0x55cbdd7cc030, 4, 1;
L_0x55cbdd7cbbc0 .part L_0x55cbdd7cc1d0, 4, 1;
LS_0x55cbdd7cbd70_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7c93f0, L_0x55cbdd7c9b00, L_0x55cbdd7ca2a0, L_0x55cbdd7cab70;
LS_0x55cbdd7cbd70_0_4 .concat8 [ 1 0 0 0], L_0x55cbdd7cb640;
L_0x55cbdd7cbd70 .concat8 [ 4 1 0 0], LS_0x55cbdd7cbd70_0_0, LS_0x55cbdd7cbd70_0_4;
L_0x55cbdd7cbf00 .part L_0x55cbdd7cb390, 3, 1;
S_0x55cbdd7a2e70 .scope module, "fa1" "full_adder" 2 177, 2 15 0, S_0x55cbdd7a59d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7c9380 .functor XOR 1, L_0x55cbdd7c9830, L_0x55cbdd7c9960, C4<0>, C4<0>;
L_0x55cbdd7c93f0 .functor XOR 1, L_0x55cbdd7c9380, L_0x7ff7aa160060, C4<0>, C4<0>;
L_0x55cbdd7c94b0 .functor AND 1, L_0x55cbdd7c9830, L_0x55cbdd7c9960, C4<1>, C4<1>;
L_0x55cbdd7c95c0 .functor XOR 1, L_0x55cbdd7c9830, L_0x55cbdd7c9960, C4<0>, C4<0>;
L_0x55cbdd7c9660 .functor AND 1, L_0x55cbdd7c95c0, L_0x7ff7aa160060, C4<1>, C4<1>;
L_0x55cbdd7c9720 .functor OR 1, L_0x55cbdd7c94b0, L_0x55cbdd7c9660, C4<0>, C4<0>;
v0x55cbdd7a0530_0 .net *"_ivl_0", 0 0, L_0x55cbdd7c9380;  1 drivers
v0x55cbdd7a0630_0 .net *"_ivl_4", 0 0, L_0x55cbdd7c94b0;  1 drivers
v0x55cbdd7b82c0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7c95c0;  1 drivers
v0x55cbdd7b83b0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7c9660;  1 drivers
v0x55cbdd7b5e10_0 .net "a", 0 0, L_0x55cbdd7c9830;  1 drivers
v0x55cbdd79adb0_0 .net "b", 0 0, L_0x55cbdd7c9960;  1 drivers
v0x55cbdd79ae70_0 .net "cin", 0 0, L_0x7ff7aa160060;  alias, 1 drivers
v0x55cbdd798250_0 .net "cout2", 0 0, L_0x55cbdd7c9720;  1 drivers
v0x55cbdd7982f0_0 .net "sum2", 0 0, L_0x55cbdd7c93f0;  1 drivers
S_0x55cbdd7956f0 .scope module, "fa2" "full_adder" 2 178, 2 15 0, S_0x55cbdd7a59d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7c9a90 .functor XOR 1, L_0x55cbdd7c9f00, L_0x55cbdd7ca030, C4<0>, C4<0>;
L_0x55cbdd7c9b00 .functor XOR 1, L_0x55cbdd7c9a90, L_0x55cbdd7ca190, C4<0>, C4<0>;
L_0x55cbdd7c9b70 .functor AND 1, L_0x55cbdd7c9f00, L_0x55cbdd7ca030, C4<1>, C4<1>;
L_0x55cbdd7c9c30 .functor XOR 1, L_0x55cbdd7c9f00, L_0x55cbdd7ca030, C4<0>, C4<0>;
L_0x55cbdd7c9ca0 .functor AND 1, L_0x55cbdd7c9c30, L_0x55cbdd7ca190, C4<1>, C4<1>;
L_0x55cbdd7c9db0 .functor OR 1, L_0x55cbdd7c9b70, L_0x55cbdd7c9ca0, C4<0>, C4<0>;
v0x55cbdd792b90_0 .net *"_ivl_0", 0 0, L_0x55cbdd7c9a90;  1 drivers
v0x55cbdd792c90_0 .net *"_ivl_4", 0 0, L_0x55cbdd7c9b70;  1 drivers
v0x55cbdd790030_0 .net *"_ivl_6", 0 0, L_0x55cbdd7c9c30;  1 drivers
v0x55cbdd7900f0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7c9ca0;  1 drivers
v0x55cbdd78d4d0_0 .net "a", 0 0, L_0x55cbdd7c9f00;  1 drivers
v0x55cbdd78a970_0 .net "b", 0 0, L_0x55cbdd7ca030;  1 drivers
v0x55cbdd78aa30_0 .net "cin", 0 0, L_0x55cbdd7ca190;  1 drivers
v0x55cbdd787e10_0 .net "cout2", 0 0, L_0x55cbdd7c9db0;  1 drivers
v0x55cbdd787eb0_0 .net "sum2", 0 0, L_0x55cbdd7c9b00;  1 drivers
S_0x55cbdd7852b0 .scope module, "fa3" "full_adder" 2 179, 2 15 0, S_0x55cbdd7a59d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7ca230 .functor XOR 1, L_0x55cbdd7ca770, L_0x55cbdd7ca8e0, C4<0>, C4<0>;
L_0x55cbdd7ca2a0 .functor XOR 1, L_0x55cbdd7ca230, L_0x55cbdd7caa10, C4<0>, C4<0>;
L_0x55cbdd7ca360 .functor AND 1, L_0x55cbdd7ca770, L_0x55cbdd7ca8e0, C4<1>, C4<1>;
L_0x55cbdd7ca470 .functor XOR 1, L_0x55cbdd7ca770, L_0x55cbdd7ca8e0, C4<0>, C4<0>;
L_0x55cbdd7ca510 .functor AND 1, L_0x55cbdd7ca470, L_0x55cbdd7caa10, C4<1>, C4<1>;
L_0x55cbdd7ca620 .functor OR 1, L_0x55cbdd7ca360, L_0x55cbdd7ca510, C4<0>, C4<0>;
v0x55cbdd79d1c0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7ca230;  1 drivers
v0x55cbdd79d280_0 .net *"_ivl_4", 0 0, L_0x55cbdd7ca360;  1 drivers
v0x55cbdd797680_0 .net *"_ivl_6", 0 0, L_0x55cbdd7ca470;  1 drivers
v0x55cbdd797770_0 .net *"_ivl_8", 0 0, L_0x55cbdd7ca510;  1 drivers
v0x55cbdd794b20_0 .net "a", 0 0, L_0x55cbdd7ca770;  1 drivers
v0x55cbdd791fc0_0 .net "b", 0 0, L_0x55cbdd7ca8e0;  1 drivers
v0x55cbdd792080_0 .net "cin", 0 0, L_0x55cbdd7caa10;  1 drivers
v0x55cbdd78f460_0 .net "cout2", 0 0, L_0x55cbdd7ca620;  1 drivers
v0x55cbdd78f500_0 .net "sum2", 0 0, L_0x55cbdd7ca2a0;  1 drivers
S_0x55cbdd78c900 .scope module, "fa4" "full_adder" 2 180, 2 15 0, S_0x55cbdd7a59d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7cab00 .functor XOR 1, L_0x55cbdd7cafb0, L_0x55cbdd7cb170, C4<0>, C4<0>;
L_0x55cbdd7cab70 .functor XOR 1, L_0x55cbdd7cab00, L_0x55cbdd7cb430, C4<0>, C4<0>;
L_0x55cbdd7cabe0 .functor AND 1, L_0x55cbdd7cafb0, L_0x55cbdd7cb170, C4<1>, C4<1>;
L_0x55cbdd7cacf0 .functor XOR 1, L_0x55cbdd7cafb0, L_0x55cbdd7cb170, C4<0>, C4<0>;
L_0x55cbdd7cad90 .functor AND 1, L_0x55cbdd7cacf0, L_0x55cbdd7cb430, C4<1>, C4<1>;
L_0x55cbdd7caea0 .functor OR 1, L_0x55cbdd7cabe0, L_0x55cbdd7cad90, C4<0>, C4<0>;
v0x55cbdd789da0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7cab00;  1 drivers
v0x55cbdd789e80_0 .net *"_ivl_4", 0 0, L_0x55cbdd7cabe0;  1 drivers
v0x55cbdd787240_0 .net *"_ivl_6", 0 0, L_0x55cbdd7cacf0;  1 drivers
v0x55cbdd787330_0 .net *"_ivl_8", 0 0, L_0x55cbdd7cad90;  1 drivers
v0x55cbdd784770_0 .net "a", 0 0, L_0x55cbdd7cafb0;  1 drivers
v0x55cbdd784860_0 .net "b", 0 0, L_0x55cbdd7cb170;  1 drivers
v0x55cbdd79c690_0 .net "cin", 0 0, L_0x55cbdd7cb430;  1 drivers
v0x55cbdd79c750_0 .net "cout2", 0 0, L_0x55cbdd7caea0;  1 drivers
v0x55cbdd79a1e0_0 .net "sum2", 0 0, L_0x55cbdd7cab70;  1 drivers
S_0x55cbdd7820c0 .scope module, "fa5" "full_adder" 2 181, 2 15 0, S_0x55cbdd7a59d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7cb5d0 .functor XOR 1, L_0x55cbdd7cba90, L_0x55cbdd7cbbc0, C4<0>, C4<0>;
L_0x55cbdd7cb640 .functor XOR 1, L_0x55cbdd7cb5d0, L_0x55cbdd7cbf00, C4<0>, C4<0>;
L_0x55cbdd7cb6b0 .functor AND 1, L_0x55cbdd7cba90, L_0x55cbdd7cbbc0, C4<1>, C4<1>;
L_0x55cbdd7cb770 .functor XOR 1, L_0x55cbdd7cba90, L_0x55cbdd7cbbc0, C4<0>, C4<0>;
L_0x55cbdd7cb7e0 .functor AND 1, L_0x55cbdd7cb770, L_0x55cbdd7cbf00, C4<1>, C4<1>;
L_0x55cbdd7cb8f0 .functor OR 1, L_0x55cbdd7cb6b0, L_0x55cbdd7cb7e0, C4<0>, C4<0>;
v0x55cbdd77df00_0 .net *"_ivl_0", 0 0, L_0x55cbdd7cb5d0;  1 drivers
v0x55cbdd77e000_0 .net *"_ivl_4", 0 0, L_0x55cbdd7cb6b0;  1 drivers
v0x55cbdd77ba30_0 .net *"_ivl_6", 0 0, L_0x55cbdd7cb770;  1 drivers
v0x55cbdd77bad0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7cb7e0;  1 drivers
v0x55cbdd778ed0_0 .net "a", 0 0, L_0x55cbdd7cba90;  1 drivers
v0x55cbdd778fc0_0 .net "b", 0 0, L_0x55cbdd7cbbc0;  1 drivers
v0x55cbdd776370_0 .net "cin", 0 0, L_0x55cbdd7cbf00;  1 drivers
v0x55cbdd776430_0 .net "cout2", 0 0, L_0x55cbdd7cb8f0;  alias, 1 drivers
v0x55cbdd773810_0 .net "sum2", 0 0, L_0x55cbdd7cb640;  1 drivers
S_0x55cbdd768a90 .scope module, "fa5" "four5_0bit" 2 489, 2 185 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 5 "sum5_0";
    .port_info 3 /OUTPUT 1 "cout5_0";
v0x55cbdd742150_0 .net "a", 4 0, L_0x55cbdd7ceab0;  1 drivers
v0x55cbdd742250_0 .net "b", 4 0, L_0x55cbdd7cebd0;  1 drivers
v0x55cbdd73f5f0_0 .net "cout5_0", 0 0, L_0x55cbdd7ce370;  1 drivers
v0x55cbdd73f690_0 .net "r", 3 0, L_0x55cbdd7cde10;  1 drivers
v0x55cbdd73ca90_0 .net "sum5_0", 4 0, L_0x55cbdd7ce7f0;  1 drivers
L_0x55cbdd7cc400 .part L_0x55cbdd7ceab0, 0, 1;
L_0x55cbdd7cc4a0 .part L_0x55cbdd7cebd0, 0, 1;
L_0x55cbdd7cca30 .part L_0x55cbdd7ceab0, 1, 1;
L_0x55cbdd7ccb60 .part L_0x55cbdd7cebd0, 1, 1;
L_0x55cbdd7ccc90 .part L_0x55cbdd7cde10, 0, 1;
L_0x55cbdd7cd240 .part L_0x55cbdd7ceab0, 2, 1;
L_0x55cbdd7cd3b0 .part L_0x55cbdd7cebd0, 2, 1;
L_0x55cbdd7cd4e0 .part L_0x55cbdd7cde10, 1, 1;
L_0x55cbdd7cda90 .part L_0x55cbdd7ceab0, 3, 1;
L_0x55cbdd7cdc50 .part L_0x55cbdd7cebd0, 3, 1;
L_0x55cbdd7cde10 .concat8 [ 1 1 1 1], L_0x55cbdd7cc390, L_0x55cbdd7cc8e0, L_0x55cbdd7cd0f0, L_0x55cbdd7cd940;
L_0x55cbdd7cdeb0 .part L_0x55cbdd7cde10, 2, 1;
L_0x55cbdd7ce510 .part L_0x55cbdd7ceab0, 4, 1;
L_0x55cbdd7ce640 .part L_0x55cbdd7cebd0, 4, 1;
LS_0x55cbdd7ce7f0_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7cb560, L_0x55cbdd7cc5b0, L_0x55cbdd7ccda0, L_0x55cbdd7cd640;
LS_0x55cbdd7ce7f0_0_4 .concat8 [ 1 0 0 0], L_0x55cbdd7ce0c0;
L_0x55cbdd7ce7f0 .concat8 [ 4 1 0 0], LS_0x55cbdd7ce7f0_0_0, LS_0x55cbdd7ce7f0_0_4;
L_0x55cbdd7ce980 .part L_0x55cbdd7cde10, 3, 1;
S_0x55cbdd77ae60 .scope module, "fa1" "full_adder" 2 192, 2 15 0, S_0x55cbdd768a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7cc540 .functor XOR 1, L_0x55cbdd7cca30, L_0x55cbdd7ccb60, C4<0>, C4<0>;
L_0x55cbdd7cc5b0 .functor XOR 1, L_0x55cbdd7cc540, L_0x55cbdd7ccc90, C4<0>, C4<0>;
L_0x55cbdd7cc620 .functor AND 1, L_0x55cbdd7cca30, L_0x55cbdd7ccb60, C4<1>, C4<1>;
L_0x55cbdd7cc730 .functor XOR 1, L_0x55cbdd7cca30, L_0x55cbdd7ccb60, C4<0>, C4<0>;
L_0x55cbdd7cc7d0 .functor AND 1, L_0x55cbdd7cc730, L_0x55cbdd7ccc90, C4<1>, C4<1>;
L_0x55cbdd7cc8e0 .functor OR 1, L_0x55cbdd7cc620, L_0x55cbdd7cc7d0, C4<0>, C4<0>;
v0x55cbdd778300_0 .net *"_ivl_0", 0 0, L_0x55cbdd7cc540;  1 drivers
v0x55cbdd778400_0 .net *"_ivl_4", 0 0, L_0x55cbdd7cc620;  1 drivers
v0x55cbdd7757a0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7cc730;  1 drivers
v0x55cbdd775890_0 .net *"_ivl_8", 0 0, L_0x55cbdd7cc7d0;  1 drivers
v0x55cbdd772c40_0 .net "a", 0 0, L_0x55cbdd7cca30;  1 drivers
v0x55cbdd7700e0_0 .net "b", 0 0, L_0x55cbdd7ccb60;  1 drivers
v0x55cbdd7701a0_0 .net "cin", 0 0, L_0x55cbdd7ccc90;  1 drivers
v0x55cbdd76d580_0 .net "cout2", 0 0, L_0x55cbdd7cc8e0;  1 drivers
v0x55cbdd76d620_0 .net "sum2", 0 0, L_0x55cbdd7cc5b0;  1 drivers
S_0x55cbdd76aa20 .scope module, "fa2" "full_adder" 2 193, 2 15 0, S_0x55cbdd768a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7ccd30 .functor XOR 1, L_0x55cbdd7cd240, L_0x55cbdd7cd3b0, C4<0>, C4<0>;
L_0x55cbdd7ccda0 .functor XOR 1, L_0x55cbdd7ccd30, L_0x55cbdd7cd4e0, C4<0>, C4<0>;
L_0x55cbdd7cce60 .functor AND 1, L_0x55cbdd7cd240, L_0x55cbdd7cd3b0, C4<1>, C4<1>;
L_0x55cbdd7ccf70 .functor XOR 1, L_0x55cbdd7cd240, L_0x55cbdd7cd3b0, C4<0>, C4<0>;
L_0x55cbdd7ccfe0 .functor AND 1, L_0x55cbdd7ccf70, L_0x55cbdd7cd4e0, C4<1>, C4<1>;
L_0x55cbdd7cd0f0 .functor OR 1, L_0x55cbdd7cce60, L_0x55cbdd7ccfe0, C4<0>, C4<0>;
v0x55cbdd767f50_0 .net *"_ivl_0", 0 0, L_0x55cbdd7ccd30;  1 drivers
v0x55cbdd768050_0 .net *"_ivl_4", 0 0, L_0x55cbdd7cce60;  1 drivers
v0x55cbdd77d410_0 .net *"_ivl_6", 0 0, L_0x55cbdd7ccf70;  1 drivers
v0x55cbdd77d4d0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7ccfe0;  1 drivers
v0x55cbdd764190_0 .net "a", 0 0, L_0x55cbdd7cd240;  1 drivers
v0x55cbdd761c80_0 .net "b", 0 0, L_0x55cbdd7cd3b0;  1 drivers
v0x55cbdd761d40_0 .net "cin", 0 0, L_0x55cbdd7cd4e0;  1 drivers
v0x55cbdd75f120_0 .net "cout2", 0 0, L_0x55cbdd7cd0f0;  1 drivers
v0x55cbdd75f1c0_0 .net "sum2", 0 0, L_0x55cbdd7ccda0;  1 drivers
S_0x55cbdd759a60 .scope module, "fa3" "full_adder" 2 194, 2 15 0, S_0x55cbdd768a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7cd5d0 .functor XOR 1, L_0x55cbdd7cda90, L_0x55cbdd7cdc50, C4<0>, C4<0>;
L_0x55cbdd7cd640 .functor XOR 1, L_0x55cbdd7cd5d0, L_0x55cbdd7cdeb0, C4<0>, C4<0>;
L_0x55cbdd7cd6b0 .functor AND 1, L_0x55cbdd7cda90, L_0x55cbdd7cdc50, C4<1>, C4<1>;
L_0x55cbdd7cd7c0 .functor XOR 1, L_0x55cbdd7cda90, L_0x55cbdd7cdc50, C4<0>, C4<0>;
L_0x55cbdd7cd830 .functor AND 1, L_0x55cbdd7cd7c0, L_0x55cbdd7cdeb0, C4<1>, C4<1>;
L_0x55cbdd7cd940 .functor OR 1, L_0x55cbdd7cd6b0, L_0x55cbdd7cd830, C4<0>, C4<0>;
v0x55cbdd756f00_0 .net *"_ivl_0", 0 0, L_0x55cbdd7cd5d0;  1 drivers
v0x55cbdd756fc0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7cd6b0;  1 drivers
v0x55cbdd7543a0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7cd7c0;  1 drivers
v0x55cbdd754490_0 .net *"_ivl_8", 0 0, L_0x55cbdd7cd830;  1 drivers
v0x55cbdd751840_0 .net "a", 0 0, L_0x55cbdd7cda90;  1 drivers
v0x55cbdd74ece0_0 .net "b", 0 0, L_0x55cbdd7cdc50;  1 drivers
v0x55cbdd74eda0_0 .net "cin", 0 0, L_0x55cbdd7cdeb0;  1 drivers
v0x55cbdd7610b0_0 .net "cout2", 0 0, L_0x55cbdd7cd940;  1 drivers
v0x55cbdd761150_0 .net "sum2", 0 0, L_0x55cbdd7cd640;  1 drivers
S_0x55cbdd75e550 .scope module, "fa5" "full_adder" 2 195, 2 15 0, S_0x55cbdd768a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7ce050 .functor XOR 1, L_0x55cbdd7ce510, L_0x55cbdd7ce640, C4<0>, C4<0>;
L_0x55cbdd7ce0c0 .functor XOR 1, L_0x55cbdd7ce050, L_0x55cbdd7ce980, C4<0>, C4<0>;
L_0x55cbdd7ce130 .functor AND 1, L_0x55cbdd7ce510, L_0x55cbdd7ce640, C4<1>, C4<1>;
L_0x55cbdd7ce1f0 .functor XOR 1, L_0x55cbdd7ce510, L_0x55cbdd7ce640, C4<0>, C4<0>;
L_0x55cbdd7ce260 .functor AND 1, L_0x55cbdd7ce1f0, L_0x55cbdd7ce980, C4<1>, C4<1>;
L_0x55cbdd7ce370 .functor OR 1, L_0x55cbdd7ce130, L_0x55cbdd7ce260, C4<0>, C4<0>;
v0x55cbdd75ba70_0 .net *"_ivl_0", 0 0, L_0x55cbdd7ce050;  1 drivers
v0x55cbdd758e90_0 .net *"_ivl_4", 0 0, L_0x55cbdd7ce130;  1 drivers
v0x55cbdd758f50_0 .net *"_ivl_6", 0 0, L_0x55cbdd7ce1f0;  1 drivers
v0x55cbdd756350_0 .net *"_ivl_8", 0 0, L_0x55cbdd7ce260;  1 drivers
v0x55cbdd756430_0 .net "a", 0 0, L_0x55cbdd7ce510;  1 drivers
v0x55cbdd753840_0 .net "b", 0 0, L_0x55cbdd7ce640;  1 drivers
v0x55cbdd750c70_0 .net "cin", 0 0, L_0x55cbdd7ce980;  1 drivers
v0x55cbdd750d30_0 .net "cout2", 0 0, L_0x55cbdd7ce370;  alias, 1 drivers
v0x55cbdd74e1a0_0 .net "sum2", 0 0, L_0x55cbdd7ce0c0;  1 drivers
S_0x55cbdd763620 .scope module, "ha1" "half_adder" 2 191, 2 4 0, S_0x55cbdd768a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum1";
    .port_info 3 /OUTPUT 1 "cout1";
L_0x55cbdd7cb560 .functor XOR 1, L_0x55cbdd7cc400, L_0x55cbdd7cc4a0, C4<0>, C4<0>;
L_0x55cbdd7cc390 .functor AND 1, L_0x55cbdd7cc400, L_0x55cbdd7cc4a0, C4<1>, C4<1>;
v0x55cbdd74ba50_0 .net "a", 0 0, L_0x55cbdd7cc400;  1 drivers
v0x55cbdd747250_0 .net "b", 0 0, L_0x55cbdd7cc4a0;  1 drivers
v0x55cbdd747310_0 .net "cout1", 0 0, L_0x55cbdd7cc390;  1 drivers
v0x55cbdd744cb0_0 .net "sum1", 0 0, L_0x55cbdd7cb560;  1 drivers
S_0x55cbdd739f30 .scope module, "fa6" "four6_1bit" 2 493, 2 202 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /OUTPUT 6 "sum6_1";
    .port_info 3 /OUTPUT 1 "cout6_1";
    .port_info 4 /INPUT 1 "cin";
v0x55cbdd6f66e0_0 .net "a", 5 0, L_0x55cbdd7d2860;  1 drivers
v0x55cbdd6f67e0_0 .net "b", 5 0, L_0x55cbdd7d2900;  1 drivers
L_0x7ff7aa1600a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55cbdd6f3b80_0 .net "cin", 0 0, L_0x7ff7aa1600a8;  1 drivers
v0x55cbdd6f3c50_0 .net "cout6_1", 0 0, L_0x55cbdd7d20b0;  1 drivers
v0x55cbdd6f1020_0 .net "r", 4 0, L_0x55cbdd7d1a70;  1 drivers
v0x55cbdd6f10c0_0 .net "sum6_1", 5 0, L_0x55cbdd7d2540;  1 drivers
L_0x55cbdd7cf250 .part L_0x55cbdd7d2860, 0, 1;
L_0x55cbdd7cfa00 .part L_0x55cbdd7d2900, 0, 1;
L_0x55cbdd7cffa0 .part L_0x55cbdd7d2860, 1, 1;
L_0x55cbdd7d00d0 .part L_0x55cbdd7d2900, 1, 1;
L_0x55cbdd7d0200 .part L_0x55cbdd7d1a70, 0, 1;
L_0x55cbdd7d07b0 .part L_0x55cbdd7d2860, 2, 1;
L_0x55cbdd7d0920 .part L_0x55cbdd7d2900, 2, 1;
L_0x55cbdd7d0a50 .part L_0x55cbdd7d1a70, 1, 1;
L_0x55cbdd7d1000 .part L_0x55cbdd7d2860, 3, 1;
L_0x55cbdd7d11c0 .part L_0x55cbdd7d2900, 3, 1;
L_0x55cbdd7d1380 .part L_0x55cbdd7d1a70, 2, 1;
L_0x55cbdd7d17a0 .part L_0x55cbdd7d2860, 4, 1;
L_0x55cbdd7d1940 .part L_0x55cbdd7d2900, 4, 1;
LS_0x55cbdd7d1a70_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7cf8b0, L_0x55cbdd7cfe50, L_0x55cbdd7d0660, L_0x55cbdd7d0eb0;
LS_0x55cbdd7d1a70_0_4 .concat8 [ 1 0 0 0], L_0x55cbdd7d1650;
L_0x55cbdd7d1a70 .concat8 [ 4 1 0 0], LS_0x55cbdd7d1a70_0_0, LS_0x55cbdd7d1a70_0_4;
L_0x55cbdd7d1cc0 .part L_0x55cbdd7d1a70, 3, 1;
L_0x55cbdd7d2250 .part L_0x55cbdd7d2860, 5, 1;
L_0x55cbdd7d2410 .part L_0x55cbdd7d2900, 5, 1;
LS_0x55cbdd7d2540_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7cdfe0, L_0x55cbdd7cfba0, L_0x55cbdd7d0310, L_0x55cbdd7d0bb0;
LS_0x55cbdd7d2540_0_4 .concat8 [ 1 1 0 0], L_0x55cbdd7d1490, L_0x55cbdd7d1d60;
L_0x55cbdd7d2540 .concat8 [ 4 2 0 0], LS_0x55cbdd7d2540_0_0, LS_0x55cbdd7d2540_0_4;
L_0x55cbdd7d27c0 .part L_0x55cbdd7d1a70, 4, 1;
S_0x55cbdd734870 .scope module, "fa1" "full_adder" 2 209, 2 15 0, S_0x55cbdd739f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7cc160 .functor XOR 1, L_0x55cbdd7cf250, L_0x55cbdd7cfa00, C4<0>, C4<0>;
L_0x55cbdd7cdfe0 .functor XOR 1, L_0x55cbdd7cc160, L_0x7ff7aa1600a8, C4<0>, C4<0>;
L_0x55cbdd7cf670 .functor AND 1, L_0x55cbdd7cf250, L_0x55cbdd7cfa00, C4<1>, C4<1>;
L_0x55cbdd7cf780 .functor XOR 1, L_0x55cbdd7cf250, L_0x55cbdd7cfa00, C4<0>, C4<0>;
L_0x55cbdd7cf7f0 .functor AND 1, L_0x55cbdd7cf780, L_0x7ff7aa1600a8, C4<1>, C4<1>;
L_0x55cbdd7cf8b0 .functor OR 1, L_0x55cbdd7cf670, L_0x55cbdd7cf7f0, C4<0>, C4<0>;
v0x55cbdd7467a0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7cc160;  1 drivers
v0x55cbdd7440e0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7cf670;  1 drivers
v0x55cbdd7441c0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7cf780;  1 drivers
v0x55cbdd741580_0 .net *"_ivl_8", 0 0, L_0x55cbdd7cf7f0;  1 drivers
v0x55cbdd741660_0 .net "a", 0 0, L_0x55cbdd7cf250;  1 drivers
v0x55cbdd73ea70_0 .net "b", 0 0, L_0x55cbdd7cfa00;  1 drivers
v0x55cbdd73bec0_0 .net "cin", 0 0, L_0x7ff7aa1600a8;  alias, 1 drivers
v0x55cbdd73bf80_0 .net "cout2", 0 0, L_0x55cbdd7cf8b0;  1 drivers
v0x55cbdd739360_0 .net "sum2", 0 0, L_0x55cbdd7cdfe0;  1 drivers
S_0x55cbdd736800 .scope module, "fa2" "full_adder" 2 210, 2 15 0, S_0x55cbdd739f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7cfb30 .functor XOR 1, L_0x55cbdd7cffa0, L_0x55cbdd7d00d0, C4<0>, C4<0>;
L_0x55cbdd7cfba0 .functor XOR 1, L_0x55cbdd7cfb30, L_0x55cbdd7d0200, C4<0>, C4<0>;
L_0x55cbdd7cfc10 .functor AND 1, L_0x55cbdd7cffa0, L_0x55cbdd7d00d0, C4<1>, C4<1>;
L_0x55cbdd7cfcd0 .functor XOR 1, L_0x55cbdd7cffa0, L_0x55cbdd7d00d0, C4<0>, C4<0>;
L_0x55cbdd7cfd40 .functor AND 1, L_0x55cbdd7cfcd0, L_0x55cbdd7d0200, C4<1>, C4<1>;
L_0x55cbdd7cfe50 .functor OR 1, L_0x55cbdd7cfc10, L_0x55cbdd7cfd40, C4<0>, C4<0>;
v0x55cbdd733db0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7cfb30;  1 drivers
v0x55cbdd72fe70_0 .net *"_ivl_4", 0 0, L_0x55cbdd7cfc10;  1 drivers
v0x55cbdd72ff50_0 .net *"_ivl_6", 0 0, L_0x55cbdd7cfcd0;  1 drivers
v0x55cbdd72d8d0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7cfd40;  1 drivers
v0x55cbdd72d9b0_0 .net "a", 0 0, L_0x55cbdd7cffa0;  1 drivers
v0x55cbdd72adc0_0 .net "b", 0 0, L_0x55cbdd7d00d0;  1 drivers
v0x55cbdd728210_0 .net "cin", 0 0, L_0x55cbdd7d0200;  1 drivers
v0x55cbdd7282d0_0 .net "cout2", 0 0, L_0x55cbdd7cfe50;  1 drivers
v0x55cbdd7256b0_0 .net "sum2", 0 0, L_0x55cbdd7cfba0;  1 drivers
S_0x55cbdd722b50 .scope module, "fa3" "full_adder" 2 211, 2 15 0, S_0x55cbdd739f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d02a0 .functor XOR 1, L_0x55cbdd7d07b0, L_0x55cbdd7d0920, C4<0>, C4<0>;
L_0x55cbdd7d0310 .functor XOR 1, L_0x55cbdd7d02a0, L_0x55cbdd7d0a50, C4<0>, C4<0>;
L_0x55cbdd7d03d0 .functor AND 1, L_0x55cbdd7d07b0, L_0x55cbdd7d0920, C4<1>, C4<1>;
L_0x55cbdd7d04e0 .functor XOR 1, L_0x55cbdd7d07b0, L_0x55cbdd7d0920, C4<0>, C4<0>;
L_0x55cbdd7d0550 .functor AND 1, L_0x55cbdd7d04e0, L_0x55cbdd7d0a50, C4<1>, C4<1>;
L_0x55cbdd7d0660 .functor OR 1, L_0x55cbdd7d03d0, L_0x55cbdd7d0550, C4<0>, C4<0>;
v0x55cbdd720070_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d02a0;  1 drivers
v0x55cbdd71d490_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d03d0;  1 drivers
v0x55cbdd71d570_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d04e0;  1 drivers
v0x55cbdd72f340_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d0550;  1 drivers
v0x55cbdd72f420_0 .net "a", 0 0, L_0x55cbdd7d07b0;  1 drivers
v0x55cbdd72cd50_0 .net "b", 0 0, L_0x55cbdd7d0920;  1 drivers
v0x55cbdd72a1a0_0 .net "cin", 0 0, L_0x55cbdd7d0a50;  1 drivers
v0x55cbdd72a260_0 .net "cout2", 0 0, L_0x55cbdd7d0660;  1 drivers
v0x55cbdd727640_0 .net "sum2", 0 0, L_0x55cbdd7d0310;  1 drivers
S_0x55cbdd724ae0 .scope module, "fa4" "full_adder" 2 212, 2 15 0, S_0x55cbdd739f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d0b40 .functor XOR 1, L_0x55cbdd7d1000, L_0x55cbdd7d11c0, C4<0>, C4<0>;
L_0x55cbdd7d0bb0 .functor XOR 1, L_0x55cbdd7d0b40, L_0x55cbdd7d1380, C4<0>, C4<0>;
L_0x55cbdd7d0c20 .functor AND 1, L_0x55cbdd7d1000, L_0x55cbdd7d11c0, C4<1>, C4<1>;
L_0x55cbdd7d0d30 .functor XOR 1, L_0x55cbdd7d1000, L_0x55cbdd7d11c0, C4<0>, C4<0>;
L_0x55cbdd7d0da0 .functor AND 1, L_0x55cbdd7d0d30, L_0x55cbdd7d1380, C4<1>, C4<1>;
L_0x55cbdd7d0eb0 .functor OR 1, L_0x55cbdd7d0c20, L_0x55cbdd7d0da0, C4<0>, C4<0>;
v0x55cbdd722000_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d0b40;  1 drivers
v0x55cbdd71f420_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d0c20;  1 drivers
v0x55cbdd71f500_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d0d30;  1 drivers
v0x55cbdd71c950_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d0da0;  1 drivers
v0x55cbdd71ca30_0 .net "a", 0 0, L_0x55cbdd7d1000;  1 drivers
v0x55cbdd71a1f0_0 .net "b", 0 0, L_0x55cbdd7d11c0;  1 drivers
v0x55cbdd713320_0 .net "cin", 0 0, L_0x55cbdd7d1380;  1 drivers
v0x55cbdd7133e0_0 .net "cout2", 0 0, L_0x55cbdd7d0eb0;  1 drivers
v0x55cbdd7107c0_0 .net "sum2", 0 0, L_0x55cbdd7d0bb0;  1 drivers
S_0x55cbdd70dc60 .scope module, "fa5" "full_adder" 2 213, 2 15 0, S_0x55cbdd739f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d1420 .functor XOR 1, L_0x55cbdd7d17a0, L_0x55cbdd7d1940, C4<0>, C4<0>;
L_0x55cbdd7d1490 .functor XOR 1, L_0x55cbdd7d1420, L_0x55cbdd7d1cc0, C4<0>, C4<0>;
L_0x55cbdd7d1500 .functor AND 1, L_0x55cbdd7d17a0, L_0x55cbdd7d1940, C4<1>, C4<1>;
L_0x55cbdd7d1570 .functor XOR 1, L_0x55cbdd7d17a0, L_0x55cbdd7d1940, C4<0>, C4<0>;
L_0x55cbdd7d15e0 .functor AND 1, L_0x55cbdd7d1570, L_0x55cbdd7d1cc0, C4<1>, C4<1>;
L_0x55cbdd7d1650 .functor OR 1, L_0x55cbdd7d1500, L_0x55cbdd7d15e0, C4<0>, C4<0>;
v0x55cbdd70b1d0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d1420;  1 drivers
v0x55cbdd7085a0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d1500;  1 drivers
v0x55cbdd708680_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d1570;  1 drivers
v0x55cbdd705a40_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d15e0;  1 drivers
v0x55cbdd705b20_0 .net "a", 0 0, L_0x55cbdd7d17a0;  1 drivers
v0x55cbdd714eb0_0 .net "b", 0 0, L_0x55cbdd7d1940;  1 drivers
v0x55cbdd712750_0 .net "cin", 0 0, L_0x55cbdd7d1cc0;  1 drivers
v0x55cbdd712810_0 .net "cout2", 0 0, L_0x55cbdd7d1650;  1 drivers
v0x55cbdd70fbf0_0 .net "sum2", 0 0, L_0x55cbdd7d1490;  1 drivers
S_0x55cbdd70d090 .scope module, "fa6" "full_adder" 2 214, 2 15 0, S_0x55cbdd739f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d18d0 .functor XOR 1, L_0x55cbdd7d2250, L_0x55cbdd7d2410, C4<0>, C4<0>;
L_0x55cbdd7d1d60 .functor XOR 1, L_0x55cbdd7d18d0, L_0x55cbdd7d27c0, C4<0>, C4<0>;
L_0x55cbdd7d1e20 .functor AND 1, L_0x55cbdd7d2250, L_0x55cbdd7d2410, C4<1>, C4<1>;
L_0x55cbdd7d1f30 .functor XOR 1, L_0x55cbdd7d2250, L_0x55cbdd7d2410, C4<0>, C4<0>;
L_0x55cbdd7d1fa0 .functor AND 1, L_0x55cbdd7d1f30, L_0x55cbdd7d27c0, C4<1>, C4<1>;
L_0x55cbdd7d20b0 .functor OR 1, L_0x55cbdd7d1e20, L_0x55cbdd7d1fa0, C4<0>, C4<0>;
v0x55cbdd70a5b0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d18d0;  1 drivers
v0x55cbdd7079d0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d1e20;  1 drivers
v0x55cbdd707a90_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d1f30;  1 drivers
v0x55cbdd704f00_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d1fa0;  1 drivers
v0x55cbdd704fc0_0 .net "a", 0 0, L_0x55cbdd7d2250;  1 drivers
v0x55cbdd6fe900_0 .net "b", 0 0, L_0x55cbdd7d2410;  1 drivers
v0x55cbdd6fe9a0_0 .net "cin", 0 0, L_0x55cbdd7d27c0;  1 drivers
v0x55cbdd6fbda0_0 .net "cout2", 0 0, L_0x55cbdd7d20b0;  alias, 1 drivers
v0x55cbdd6fbe60_0 .net "sum2", 0 0, L_0x55cbdd7d1d60;  1 drivers
S_0x55cbdd6fdd30 .scope module, "fa7" "four6_0bit" 2 494, 2 218 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /OUTPUT 6 "sum6_0";
    .port_info 3 /OUTPUT 1 "cout6_0";
v0x55cbdd6c24b0_0 .net "a", 5 0, L_0x55cbdd7d5aa0;  1 drivers
v0x55cbdd6c2590_0 .net "b", 5 0, L_0x55cbdd7d5b40;  1 drivers
v0x55cbdd6b2e10_0 .net "cout6_0", 0 0, L_0x55cbdd7d52f0;  1 drivers
v0x55cbdd6b2ee0_0 .net "r", 4 0, L_0x55cbdd7d4cb0;  1 drivers
v0x55cbdd6a0670_0 .net "sum6_0", 5 0, L_0x55cbdd7d5780;  1 drivers
L_0x55cbdd7d2b90 .part L_0x55cbdd7d5aa0, 0, 1;
L_0x55cbdd7d2c30 .part L_0x55cbdd7d5b40, 0, 1;
L_0x55cbdd7d31e0 .part L_0x55cbdd7d5aa0, 1, 1;
L_0x55cbdd7d3310 .part L_0x55cbdd7d5b40, 1, 1;
L_0x55cbdd7d3440 .part L_0x55cbdd7d4cb0, 0, 1;
L_0x55cbdd7d39f0 .part L_0x55cbdd7d5aa0, 2, 1;
L_0x55cbdd7d3b60 .part L_0x55cbdd7d5b40, 2, 1;
L_0x55cbdd7d3c90 .part L_0x55cbdd7d4cb0, 1, 1;
L_0x55cbdd7d4240 .part L_0x55cbdd7d5aa0, 3, 1;
L_0x55cbdd7d4400 .part L_0x55cbdd7d5b40, 3, 1;
L_0x55cbdd7d45c0 .part L_0x55cbdd7d4cb0, 2, 1;
L_0x55cbdd7d49e0 .part L_0x55cbdd7d5aa0, 4, 1;
L_0x55cbdd7d4b80 .part L_0x55cbdd7d5b40, 4, 1;
LS_0x55cbdd7d4cb0_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7d2ad0, L_0x55cbdd7d3090, L_0x55cbdd7d38a0, L_0x55cbdd7d40f0;
LS_0x55cbdd7d4cb0_0_4 .concat8 [ 1 0 0 0], L_0x55cbdd7d4890;
L_0x55cbdd7d4cb0 .concat8 [ 4 1 0 0], LS_0x55cbdd7d4cb0_0_0, LS_0x55cbdd7d4cb0_0_4;
L_0x55cbdd7d4f00 .part L_0x55cbdd7d4cb0, 3, 1;
L_0x55cbdd7d5490 .part L_0x55cbdd7d5aa0, 5, 1;
L_0x55cbdd7d5650 .part L_0x55cbdd7d5b40, 5, 1;
LS_0x55cbdd7d5780_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7d2a60, L_0x55cbdd7d2d40, L_0x55cbdd7d3550, L_0x55cbdd7d3df0;
LS_0x55cbdd7d5780_0_4 .concat8 [ 1 1 0 0], L_0x55cbdd7d46d0, L_0x55cbdd7d4fa0;
L_0x55cbdd7d5780 .concat8 [ 4 2 0 0], LS_0x55cbdd7d5780_0_0, LS_0x55cbdd7d5780_0_4;
L_0x55cbdd7d5a00 .part L_0x55cbdd7d4cb0, 4, 1;
S_0x55cbdd6fb1d0 .scope module, "fa1" "full_adder" 2 225, 2 15 0, S_0x55cbdd6fdd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d2cd0 .functor XOR 1, L_0x55cbdd7d31e0, L_0x55cbdd7d3310, C4<0>, C4<0>;
L_0x55cbdd7d2d40 .functor XOR 1, L_0x55cbdd7d2cd0, L_0x55cbdd7d3440, C4<0>, C4<0>;
L_0x55cbdd7d2e00 .functor AND 1, L_0x55cbdd7d31e0, L_0x55cbdd7d3310, C4<1>, C4<1>;
L_0x55cbdd7d2f10 .functor XOR 1, L_0x55cbdd7d31e0, L_0x55cbdd7d3310, C4<0>, C4<0>;
L_0x55cbdd7d2f80 .functor AND 1, L_0x55cbdd7d2f10, L_0x55cbdd7d3440, C4<1>, C4<1>;
L_0x55cbdd7d3090 .functor OR 1, L_0x55cbdd7d2e00, L_0x55cbdd7d2f80, C4<0>, C4<0>;
v0x55cbdd6f86f0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d2cd0;  1 drivers
v0x55cbdd6f5b10_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d2e00;  1 drivers
v0x55cbdd6f5bf0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d2f10;  1 drivers
v0x55cbdd6f2fb0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d2f80;  1 drivers
v0x55cbdd6f3090_0 .net "a", 0 0, L_0x55cbdd7d31e0;  1 drivers
v0x55cbdd6f0530_0 .net "b", 0 0, L_0x55cbdd7d3310;  1 drivers
v0x55cbdd6edd30_0 .net "cin", 0 0, L_0x55cbdd7d3440;  1 drivers
v0x55cbdd6eddf0_0 .net "cout2", 0 0, L_0x55cbdd7d3090;  1 drivers
v0x55cbdd66e430_0 .net "sum2", 0 0, L_0x55cbdd7d2d40;  1 drivers
S_0x55cbdd66ba80 .scope module, "fa2" "full_adder" 2 226, 2 15 0, S_0x55cbdd6fdd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d34e0 .functor XOR 1, L_0x55cbdd7d39f0, L_0x55cbdd7d3b60, C4<0>, C4<0>;
L_0x55cbdd7d3550 .functor XOR 1, L_0x55cbdd7d34e0, L_0x55cbdd7d3c90, C4<0>, C4<0>;
L_0x55cbdd7d3610 .functor AND 1, L_0x55cbdd7d39f0, L_0x55cbdd7d3b60, C4<1>, C4<1>;
L_0x55cbdd7d3720 .functor XOR 1, L_0x55cbdd7d39f0, L_0x55cbdd7d3b60, C4<0>, C4<0>;
L_0x55cbdd7d3790 .functor AND 1, L_0x55cbdd7d3720, L_0x55cbdd7d3c90, C4<1>, C4<1>;
L_0x55cbdd7d38a0 .functor OR 1, L_0x55cbdd7d3610, L_0x55cbdd7d3790, C4<0>, C4<0>;
v0x55cbdd668fa0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d34e0;  1 drivers
v0x55cbdd77fac0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d3610;  1 drivers
v0x55cbdd77fba0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d3720;  1 drivers
v0x55cbdd6c2f60_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d3790;  1 drivers
v0x55cbdd6c3020_0 .net "a", 0 0, L_0x55cbdd7d39f0;  1 drivers
v0x55cbdd6b38d0_0 .net "b", 0 0, L_0x55cbdd7d3b60;  1 drivers
v0x55cbdd6b3990_0 .net "cin", 0 0, L_0x55cbdd7d3c90;  1 drivers
v0x55cbdd6a33f0_0 .net "cout2", 0 0, L_0x55cbdd7d38a0;  1 drivers
v0x55cbdd6a34b0_0 .net "sum2", 0 0, L_0x55cbdd7d3550;  1 drivers
S_0x55cbdd694430 .scope module, "fa3" "full_adder" 2 227, 2 15 0, S_0x55cbdd6fdd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d3d80 .functor XOR 1, L_0x55cbdd7d4240, L_0x55cbdd7d4400, C4<0>, C4<0>;
L_0x55cbdd7d3df0 .functor XOR 1, L_0x55cbdd7d3d80, L_0x55cbdd7d45c0, C4<0>, C4<0>;
L_0x55cbdd7d3e60 .functor AND 1, L_0x55cbdd7d4240, L_0x55cbdd7d4400, C4<1>, C4<1>;
L_0x55cbdd7d3f70 .functor XOR 1, L_0x55cbdd7d4240, L_0x55cbdd7d4400, C4<0>, C4<0>;
L_0x55cbdd7d3fe0 .functor AND 1, L_0x55cbdd7d3f70, L_0x55cbdd7d45c0, C4<1>, C4<1>;
L_0x55cbdd7d40f0 .functor OR 1, L_0x55cbdd7d3e60, L_0x55cbdd7d3fe0, C4<0>, C4<0>;
v0x55cbdd686ad0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d3d80;  1 drivers
v0x55cbdd686bd0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d3e60;  1 drivers
v0x55cbdd684690_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d3f70;  1 drivers
v0x55cbdd684780_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d3fe0;  1 drivers
v0x55cbdd780880_0 .net "a", 0 0, L_0x55cbdd7d4240;  1 drivers
v0x55cbdd780940_0 .net "b", 0 0, L_0x55cbdd7d4400;  1 drivers
v0x55cbdd749c90_0 .net "cin", 0 0, L_0x55cbdd7d45c0;  1 drivers
v0x55cbdd749d50_0 .net "cout2", 0 0, L_0x55cbdd7d40f0;  1 drivers
v0x55cbdd7184a0_0 .net "sum2", 0 0, L_0x55cbdd7d3df0;  1 drivers
S_0x55cbdd7163e0 .scope module, "fa4" "full_adder" 2 228, 2 15 0, S_0x55cbdd6fdd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d4660 .functor XOR 1, L_0x55cbdd7d49e0, L_0x55cbdd7d4b80, C4<0>, C4<0>;
L_0x55cbdd7d46d0 .functor XOR 1, L_0x55cbdd7d4660, L_0x55cbdd7d4f00, C4<0>, C4<0>;
L_0x55cbdd7d4740 .functor AND 1, L_0x55cbdd7d49e0, L_0x55cbdd7d4b80, C4<1>, C4<1>;
L_0x55cbdd7d47b0 .functor XOR 1, L_0x55cbdd7d49e0, L_0x55cbdd7d4b80, C4<0>, C4<0>;
L_0x55cbdd7d4820 .functor AND 1, L_0x55cbdd7d47b0, L_0x55cbdd7d4f00, C4<1>, C4<1>;
L_0x55cbdd7d4890 .functor OR 1, L_0x55cbdd7d4740, L_0x55cbdd7d4820, C4<0>, C4<0>;
v0x55cbdd701a50_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d4660;  1 drivers
v0x55cbdd67a130_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d4740;  1 drivers
v0x55cbdd67a210_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d47b0;  1 drivers
v0x55cbdd6ec030_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d4820;  1 drivers
v0x55cbdd6ec110_0 .net "a", 0 0, L_0x55cbdd7d49e0;  1 drivers
v0x55cbdd6e9f20_0 .net "b", 0 0, L_0x55cbdd7d4b80;  1 drivers
v0x55cbdd6e9fe0_0 .net "cin", 0 0, L_0x55cbdd7d4f00;  1 drivers
v0x55cbdd6d7fe0_0 .net "cout2", 0 0, L_0x55cbdd7d4890;  1 drivers
v0x55cbdd6d80a0_0 .net "sum2", 0 0, L_0x55cbdd7d46d0;  1 drivers
S_0x55cbdd7ba440 .scope module, "fa5" "full_adder" 2 229, 2 15 0, S_0x55cbdd6fdd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d4b10 .functor XOR 1, L_0x55cbdd7d5490, L_0x55cbdd7d5650, C4<0>, C4<0>;
L_0x55cbdd7d4fa0 .functor XOR 1, L_0x55cbdd7d4b10, L_0x55cbdd7d5a00, C4<0>, C4<0>;
L_0x55cbdd7d5060 .functor AND 1, L_0x55cbdd7d5490, L_0x55cbdd7d5650, C4<1>, C4<1>;
L_0x55cbdd7d5170 .functor XOR 1, L_0x55cbdd7d5490, L_0x55cbdd7d5650, C4<0>, C4<0>;
L_0x55cbdd7d51e0 .functor AND 1, L_0x55cbdd7d5170, L_0x55cbdd7d5a00, C4<1>, C4<1>;
L_0x55cbdd7d52f0 .functor OR 1, L_0x55cbdd7d5060, L_0x55cbdd7d51e0, C4<0>, C4<0>;
v0x55cbdd6c46f0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d4b10;  1 drivers
v0x55cbdd6c47f0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d5060;  1 drivers
v0x55cbdd6a2980_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d5170;  1 drivers
v0x55cbdd6a2a40_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d51e0;  1 drivers
v0x55cbdd686060_0 .net "a", 0 0, L_0x55cbdd7d5490;  1 drivers
v0x55cbdd686120_0 .net "b", 0 0, L_0x55cbdd7d5650;  1 drivers
v0x55cbdd749220_0 .net "cin", 0 0, L_0x55cbdd7d5a00;  1 drivers
v0x55cbdd7492e0_0 .net "cout2", 0 0, L_0x55cbdd7d52f0;  alias, 1 drivers
v0x55cbdd717a30_0 .net "sum2", 0 0, L_0x55cbdd7d4fa0;  1 drivers
S_0x55cbdd6eb5c0 .scope module, "ha1" "half_adder" 2 224, 2 4 0, S_0x55cbdd6fdd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum1";
    .port_info 3 /OUTPUT 1 "cout1";
L_0x55cbdd7d2a60 .functor XOR 1, L_0x55cbdd7d2b90, L_0x55cbdd7d2c30, C4<0>, C4<0>;
L_0x55cbdd7d2ad0 .functor AND 1, L_0x55cbdd7d2b90, L_0x55cbdd7d2c30, C4<1>, C4<1>;
v0x55cbdd6e9560_0 .net "a", 0 0, L_0x55cbdd7d2b90;  1 drivers
v0x55cbdd6e9640_0 .net "b", 0 0, L_0x55cbdd7d2c30;  1 drivers
v0x55cbdd6d7610_0 .net "cout1", 0 0, L_0x55cbdd7d2ad0;  1 drivers
v0x55cbdd6d76b0_0 .net "sum1", 0 0, L_0x55cbdd7d2a60;  1 drivers
S_0x55cbdd693a60 .scope module, "fa8" "four7_1bit" 2 500, 2 236 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 7 "sum7_1";
    .port_info 3 /OUTPUT 1 "cout7_1";
    .port_info 4 /INPUT 1 "cin";
v0x55cbdd5a3ba0_0 .net "a", 6 0, L_0x55cbdd7da120;  1 drivers
v0x55cbdd5a3ca0_0 .net "b", 6 0, L_0x55cbdd7da4e0;  1 drivers
L_0x7ff7aa1600f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55cbdd5a3d80_0 .net "cin", 0 0, L_0x7ff7aa1600f0;  1 drivers
v0x55cbdd5a3e50_0 .net "cout7_1", 0 0, L_0x55cbdd7d99c0;  1 drivers
v0x55cbdd5b2d60_0 .net "r", 5 0, L_0x55cbdd7d92e0;  1 drivers
v0x55cbdd5b2e00_0 .net "sum7_1", 6 0, L_0x55cbdd7d9560;  1 drivers
L_0x55cbdd7d6980 .part L_0x55cbdd7da120, 0, 1;
L_0x55cbdd7d6a20 .part L_0x55cbdd7da4e0, 0, 1;
L_0x55cbdd7d6fc0 .part L_0x55cbdd7da120, 1, 1;
L_0x55cbdd7d70f0 .part L_0x55cbdd7da4e0, 1, 1;
L_0x55cbdd7d7220 .part L_0x55cbdd7d92e0, 0, 1;
L_0x55cbdd7d77d0 .part L_0x55cbdd7da120, 2, 1;
L_0x55cbdd7d7940 .part L_0x55cbdd7da4e0, 2, 1;
L_0x55cbdd7d7a70 .part L_0x55cbdd7d92e0, 1, 1;
L_0x55cbdd7d8020 .part L_0x55cbdd7da120, 3, 1;
L_0x55cbdd7d81e0 .part L_0x55cbdd7da4e0, 3, 1;
L_0x55cbdd7d83a0 .part L_0x55cbdd7d92e0, 2, 1;
L_0x55cbdd7d87c0 .part L_0x55cbdd7da120, 4, 1;
L_0x55cbdd7d8960 .part L_0x55cbdd7da4e0, 4, 1;
L_0x55cbdd7d8a90 .part L_0x55cbdd7d92e0, 3, 1;
L_0x55cbdd7d8ff0 .part L_0x55cbdd7da120, 5, 1;
L_0x55cbdd7d9120 .part L_0x55cbdd7da4e0, 5, 1;
LS_0x55cbdd7d92e0_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7d6830, L_0x55cbdd7d6e70, L_0x55cbdd7d7680, L_0x55cbdd7d7ed0;
LS_0x55cbdd7d92e0_0_4 .concat8 [ 1 1 0 0], L_0x55cbdd7d8670, L_0x55cbdd7d8ea0;
L_0x55cbdd7d92e0 .concat8 [ 4 2 0 0], LS_0x55cbdd7d92e0_0_0, LS_0x55cbdd7d92e0_0_4;
L_0x55cbdd7d94c0 .part L_0x55cbdd7d92e0, 4, 1;
L_0x55cbdd7d9b60 .part L_0x55cbdd7da120, 6, 1;
L_0x55cbdd7d9c00 .part L_0x55cbdd7da4e0, 6, 1;
LS_0x55cbdd7d9560_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7d64e0, L_0x55cbdd7d6bc0, L_0x55cbdd7d7330, L_0x55cbdd7d7bd0;
LS_0x55cbdd7d9560_0_4 .concat8 [ 1 1 1 0], L_0x55cbdd7d84b0, L_0x55cbdd7d8c40, L_0x55cbdd7d9670;
L_0x55cbdd7d9560 .concat8 [ 4 3 0 0], LS_0x55cbdd7d9560_0_0, LS_0x55cbdd7d9560_0_4;
L_0x55cbdd7d9fc0 .part L_0x55cbdd7d92e0, 5, 1;
S_0x55cbdd683c20 .scope module, "fa1" "full_adder" 2 243, 2 15 0, S_0x55cbdd693a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d6470 .functor XOR 1, L_0x55cbdd7d6980, L_0x55cbdd7d6a20, C4<0>, C4<0>;
L_0x55cbdd7d64e0 .functor XOR 1, L_0x55cbdd7d6470, L_0x7ff7aa1600f0, C4<0>, C4<0>;
L_0x55cbdd7d65f0 .functor AND 1, L_0x55cbdd7d6980, L_0x55cbdd7d6a20, C4<1>, C4<1>;
L_0x55cbdd7d6700 .functor XOR 1, L_0x55cbdd7d6980, L_0x55cbdd7d6a20, C4<0>, C4<0>;
L_0x55cbdd7d6770 .functor AND 1, L_0x55cbdd7d6700, L_0x7ff7aa1600f0, C4<1>, C4<1>;
L_0x55cbdd7d6830 .functor OR 1, L_0x55cbdd7d65f0, L_0x55cbdd7d6770, C4<0>, C4<0>;
v0x55cbdd6a07d0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d6470;  1 drivers
v0x55cbdd6796b0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d65f0;  1 drivers
v0x55cbdd679790_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d6700;  1 drivers
v0x55cbdd76e3e0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d6770;  1 drivers
v0x55cbdd76e4c0_0 .net "a", 0 0, L_0x55cbdd7d6980;  1 drivers
v0x55cbdd715990_0 .net "b", 0 0, L_0x55cbdd7d6a20;  1 drivers
v0x55cbdd715a50_0 .net "cin", 0 0, L_0x7ff7aa1600f0;  alias, 1 drivers
v0x55cbdd700f70_0 .net "cout2", 0 0, L_0x55cbdd7d6830;  1 drivers
v0x55cbdd701030_0 .net "sum2", 0 0, L_0x55cbdd7d64e0;  1 drivers
S_0x55cbdd7169a0 .scope module, "fa2" "full_adder" 2 244, 2 15 0, S_0x55cbdd693a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d6b50 .functor XOR 1, L_0x55cbdd7d6fc0, L_0x55cbdd7d70f0, C4<0>, C4<0>;
L_0x55cbdd7d6bc0 .functor XOR 1, L_0x55cbdd7d6b50, L_0x55cbdd7d7220, C4<0>, C4<0>;
L_0x55cbdd7d6c30 .functor AND 1, L_0x55cbdd7d6fc0, L_0x55cbdd7d70f0, C4<1>, C4<1>;
L_0x55cbdd7d6cf0 .functor XOR 1, L_0x55cbdd7d6fc0, L_0x55cbdd7d70f0, C4<0>, C4<0>;
L_0x55cbdd7d6d60 .functor AND 1, L_0x55cbdd7d6cf0, L_0x55cbdd7d7220, C4<1>, C4<1>;
L_0x55cbdd7d6e70 .functor OR 1, L_0x55cbdd7d6c30, L_0x55cbdd7d6d60, C4<0>, C4<0>;
v0x55cbdd6ea4e0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d6b50;  1 drivers
v0x55cbdd6ea5c0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d6c30;  1 drivers
v0x55cbdd6c3520_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d6cf0;  1 drivers
v0x55cbdd6c3610_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d6d60;  1 drivers
v0x55cbdd7b9f50_0 .net "a", 0 0, L_0x55cbdd7d6fc0;  1 drivers
v0x55cbdd7ba010_0 .net "b", 0 0, L_0x55cbdd7d70f0;  1 drivers
v0x55cbdd7ba0d0_0 .net "cin", 0 0, L_0x55cbdd7d7220;  1 drivers
v0x55cbdd79e330_0 .net "cout2", 0 0, L_0x55cbdd7d6e70;  1 drivers
v0x55cbdd79e3f0_0 .net "sum2", 0 0, L_0x55cbdd7d6bc0;  1 drivers
S_0x55cbdd77ee20 .scope module, "fa3" "full_adder" 2 245, 2 15 0, S_0x55cbdd693a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d72c0 .functor XOR 1, L_0x55cbdd7d77d0, L_0x55cbdd7d7940, C4<0>, C4<0>;
L_0x55cbdd7d7330 .functor XOR 1, L_0x55cbdd7d72c0, L_0x55cbdd7d7a70, C4<0>, C4<0>;
L_0x55cbdd7d73f0 .functor AND 1, L_0x55cbdd7d77d0, L_0x55cbdd7d7940, C4<1>, C4<1>;
L_0x55cbdd7d7500 .functor XOR 1, L_0x55cbdd7d77d0, L_0x55cbdd7d7940, C4<0>, C4<0>;
L_0x55cbdd7d7570 .functor AND 1, L_0x55cbdd7d7500, L_0x55cbdd7d7a70, C4<1>, C4<1>;
L_0x55cbdd7d7680 .functor OR 1, L_0x55cbdd7d73f0, L_0x55cbdd7d7570, C4<0>, C4<0>;
v0x55cbdd77f060_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d72c0;  1 drivers
v0x55cbdd79e5e0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d73f0;  1 drivers
v0x55cbdd7481e0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d7500;  1 drivers
v0x55cbdd7482d0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d7570;  1 drivers
v0x55cbdd7483b0_0 .net "a", 0 0, L_0x55cbdd7d77d0;  1 drivers
v0x55cbdd5de920_0 .net "b", 0 0, L_0x55cbdd7d7940;  1 drivers
v0x55cbdd5de9e0_0 .net "cin", 0 0, L_0x55cbdd7d7a70;  1 drivers
v0x55cbdd5deaa0_0 .net "cout2", 0 0, L_0x55cbdd7d7680;  1 drivers
v0x55cbdd5deb60_0 .net "sum2", 0 0, L_0x55cbdd7d7330;  1 drivers
S_0x55cbdd5ca680 .scope module, "fa4" "full_adder" 2 246, 2 15 0, S_0x55cbdd693a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d7b60 .functor XOR 1, L_0x55cbdd7d8020, L_0x55cbdd7d81e0, C4<0>, C4<0>;
L_0x55cbdd7d7bd0 .functor XOR 1, L_0x55cbdd7d7b60, L_0x55cbdd7d83a0, C4<0>, C4<0>;
L_0x55cbdd7d7c40 .functor AND 1, L_0x55cbdd7d8020, L_0x55cbdd7d81e0, C4<1>, C4<1>;
L_0x55cbdd7d7d50 .functor XOR 1, L_0x55cbdd7d8020, L_0x55cbdd7d81e0, C4<0>, C4<0>;
L_0x55cbdd7d7dc0 .functor AND 1, L_0x55cbdd7d7d50, L_0x55cbdd7d83a0, C4<1>, C4<1>;
L_0x55cbdd7d7ed0 .functor OR 1, L_0x55cbdd7d7c40, L_0x55cbdd7d7dc0, C4<0>, C4<0>;
v0x55cbdd5ca810_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d7b60;  1 drivers
v0x55cbdd5ca910_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d7c40;  1 drivers
v0x55cbdd5ca9f0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d7d50;  1 drivers
v0x55cbdd5c3e80_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d7dc0;  1 drivers
v0x55cbdd5c3f60_0 .net "a", 0 0, L_0x55cbdd7d8020;  1 drivers
v0x55cbdd5c4070_0 .net "b", 0 0, L_0x55cbdd7d81e0;  1 drivers
v0x55cbdd5c4130_0 .net "cin", 0 0, L_0x55cbdd7d83a0;  1 drivers
v0x55cbdd5c41f0_0 .net "cout2", 0 0, L_0x55cbdd7d7ed0;  1 drivers
v0x55cbdd5d7bd0_0 .net "sum2", 0 0, L_0x55cbdd7d7bd0;  1 drivers
S_0x55cbdd5d7d30 .scope module, "fa5" "full_adder" 2 247, 2 15 0, S_0x55cbdd693a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d8440 .functor XOR 1, L_0x55cbdd7d87c0, L_0x55cbdd7d8960, C4<0>, C4<0>;
L_0x55cbdd7d84b0 .functor XOR 1, L_0x55cbdd7d8440, L_0x55cbdd7d8a90, C4<0>, C4<0>;
L_0x55cbdd7d8520 .functor AND 1, L_0x55cbdd7d87c0, L_0x55cbdd7d8960, C4<1>, C4<1>;
L_0x55cbdd7d8590 .functor XOR 1, L_0x55cbdd7d87c0, L_0x55cbdd7d8960, C4<0>, C4<0>;
L_0x55cbdd7d8600 .functor AND 1, L_0x55cbdd7d8590, L_0x55cbdd7d8a90, C4<1>, C4<1>;
L_0x55cbdd7d8670 .functor OR 1, L_0x55cbdd7d8520, L_0x55cbdd7d8600, C4<0>, C4<0>;
v0x55cbdd5d7f90_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d8440;  1 drivers
v0x55cbdd5d0b90_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d8520;  1 drivers
v0x55cbdd5d0c70_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d8590;  1 drivers
v0x55cbdd5d0d30_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d8600;  1 drivers
v0x55cbdd5d0e10_0 .net "a", 0 0, L_0x55cbdd7d87c0;  1 drivers
v0x55cbdd5d0f20_0 .net "b", 0 0, L_0x55cbdd7d8960;  1 drivers
v0x55cbdd597370_0 .net "cin", 0 0, L_0x55cbdd7d8a90;  1 drivers
v0x55cbdd597430_0 .net "cout2", 0 0, L_0x55cbdd7d8670;  1 drivers
v0x55cbdd5974f0_0 .net "sum2", 0 0, L_0x55cbdd7d84b0;  1 drivers
S_0x55cbdd597650 .scope module, "fa6" "full_adder" 2 248, 2 15 0, S_0x55cbdd693a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d88f0 .functor XOR 1, L_0x55cbdd7d8ff0, L_0x55cbdd7d9120, C4<0>, C4<0>;
L_0x55cbdd7d8c40 .functor XOR 1, L_0x55cbdd7d88f0, L_0x55cbdd7d94c0, C4<0>, C4<0>;
L_0x55cbdd7d8cb0 .functor AND 1, L_0x55cbdd7d8ff0, L_0x55cbdd7d9120, C4<1>, C4<1>;
L_0x55cbdd7d8d20 .functor XOR 1, L_0x55cbdd7d8ff0, L_0x55cbdd7d9120, C4<0>, C4<0>;
L_0x55cbdd7d8d90 .functor AND 1, L_0x55cbdd7d8d20, L_0x55cbdd7d94c0, C4<1>, C4<1>;
L_0x55cbdd7d8ea0 .functor OR 1, L_0x55cbdd7d8cb0, L_0x55cbdd7d8d90, C4<0>, C4<0>;
v0x55cbdd593430_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d88f0;  1 drivers
v0x55cbdd593530_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d8cb0;  1 drivers
v0x55cbdd593610_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d8d20;  1 drivers
v0x55cbdd593700_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d8d90;  1 drivers
v0x55cbdd59f640_0 .net "a", 0 0, L_0x55cbdd7d8ff0;  1 drivers
v0x55cbdd59f700_0 .net "b", 0 0, L_0x55cbdd7d9120;  1 drivers
v0x55cbdd59f7c0_0 .net "cin", 0 0, L_0x55cbdd7d94c0;  1 drivers
v0x55cbdd59f880_0 .net "cout2", 0 0, L_0x55cbdd7d8ea0;  1 drivers
v0x55cbdd59f940_0 .net "sum2", 0 0, L_0x55cbdd7d8c40;  1 drivers
S_0x55cbdd59af40 .scope module, "fa7" "full_adder" 2 249, 2 15 0, S_0x55cbdd693a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7d9600 .functor XOR 1, L_0x55cbdd7d9b60, L_0x55cbdd7d9c00, C4<0>, C4<0>;
L_0x55cbdd7d9670 .functor XOR 1, L_0x55cbdd7d9600, L_0x55cbdd7d9fc0, C4<0>, C4<0>;
L_0x55cbdd7d9730 .functor AND 1, L_0x55cbdd7d9b60, L_0x55cbdd7d9c00, C4<1>, C4<1>;
L_0x55cbdd7d9840 .functor XOR 1, L_0x55cbdd7d9b60, L_0x55cbdd7d9c00, C4<0>, C4<0>;
L_0x55cbdd7d98b0 .functor AND 1, L_0x55cbdd7d9840, L_0x55cbdd7d9fc0, C4<1>, C4<1>;
L_0x55cbdd7d99c0 .functor OR 1, L_0x55cbdd7d9730, L_0x55cbdd7d98b0, C4<0>, C4<0>;
v0x55cbdd59b150_0 .net *"_ivl_0", 0 0, L_0x55cbdd7d9600;  1 drivers
v0x55cbdd59b250_0 .net *"_ivl_4", 0 0, L_0x55cbdd7d9730;  1 drivers
v0x55cbdd59b330_0 .net *"_ivl_6", 0 0, L_0x55cbdd7d9840;  1 drivers
v0x55cbdd5a8990_0 .net *"_ivl_8", 0 0, L_0x55cbdd7d98b0;  1 drivers
v0x55cbdd5a8a50_0 .net "a", 0 0, L_0x55cbdd7d9b60;  1 drivers
v0x55cbdd5a8b60_0 .net "b", 0 0, L_0x55cbdd7d9c00;  1 drivers
v0x55cbdd5a8c20_0 .net "cin", 0 0, L_0x55cbdd7d9fc0;  1 drivers
v0x55cbdd5a8ce0_0 .net "cout2", 0 0, L_0x55cbdd7d99c0;  alias, 1 drivers
v0x55cbdd5a8da0_0 .net "sum2", 0 0, L_0x55cbdd7d9670;  1 drivers
S_0x55cbdd5b2f40 .scope module, "fa9" "four7_0bit" 2 501, 2 253 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 7 "sum7_0";
    .port_info 3 /OUTPUT 1 "cout7_0";
v0x55cbdd5f3560_0 .net "a", 6 0, L_0x55cbdd7dded0;  1 drivers
v0x55cbdd5f3660_0 .net "b", 6 0, L_0x55cbdd7de190;  1 drivers
v0x55cbdd5f3740_0 .net "cout7_0", 0 0, L_0x55cbdd7dd770;  1 drivers
v0x55cbdd5f3810_0 .net "r", 5 0, L_0x55cbdd7dd090;  1 drivers
v0x55cbdd5f38b0_0 .net "sum7_0", 6 0, L_0x55cbdd7dd310;  1 drivers
L_0x55cbdd7da8d0 .part L_0x55cbdd7dded0, 0, 1;
L_0x55cbdd7da970 .part L_0x55cbdd7de190, 0, 1;
L_0x55cbdd7daf20 .part L_0x55cbdd7dded0, 1, 1;
L_0x55cbdd7dafc0 .part L_0x55cbdd7de190, 1, 1;
L_0x55cbdd7db060 .part L_0x55cbdd7dd090, 0, 1;
L_0x55cbdd7db610 .part L_0x55cbdd7dded0, 2, 1;
L_0x55cbdd7db6f0 .part L_0x55cbdd7de190, 2, 1;
L_0x55cbdd7db820 .part L_0x55cbdd7dd090, 1, 1;
L_0x55cbdd7dbdd0 .part L_0x55cbdd7dded0, 3, 1;
L_0x55cbdd7dbf90 .part L_0x55cbdd7de190, 3, 1;
L_0x55cbdd7dc150 .part L_0x55cbdd7dd090, 2, 1;
L_0x55cbdd7dc570 .part L_0x55cbdd7dded0, 4, 1;
L_0x55cbdd7dc710 .part L_0x55cbdd7de190, 4, 1;
L_0x55cbdd7dc840 .part L_0x55cbdd7dd090, 3, 1;
L_0x55cbdd7dcda0 .part L_0x55cbdd7dded0, 5, 1;
L_0x55cbdd7dced0 .part L_0x55cbdd7de190, 5, 1;
LS_0x55cbdd7dd090_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7da810, L_0x55cbdd7dadd0, L_0x55cbdd7db4c0, L_0x55cbdd7dbc80;
LS_0x55cbdd7dd090_0_4 .concat8 [ 1 1 0 0], L_0x55cbdd7dc420, L_0x55cbdd7dcc50;
L_0x55cbdd7dd090 .concat8 [ 4 2 0 0], LS_0x55cbdd7dd090_0_0, LS_0x55cbdd7dd090_0_4;
L_0x55cbdd7dd270 .part L_0x55cbdd7dd090, 4, 1;
L_0x55cbdd7dd910 .part L_0x55cbdd7dded0, 6, 1;
L_0x55cbdd7dd9b0 .part L_0x55cbdd7de190, 6, 1;
LS_0x55cbdd7dd310_0_0 .concat8 [ 1 1 1 1], L_0x55cbdd7da7a0, L_0x55cbdd7daa80, L_0x55cbdd7db170, L_0x55cbdd7db980;
LS_0x55cbdd7dd310_0_4 .concat8 [ 1 1 1 0], L_0x55cbdd7dc260, L_0x55cbdd7dc9f0, L_0x55cbdd7dd420;
L_0x55cbdd7dd310 .concat8 [ 4 3 0 0], LS_0x55cbdd7dd310_0_0, LS_0x55cbdd7dd310_0_4;
L_0x55cbdd7ddd70 .part L_0x55cbdd7dd090, 5, 1;
S_0x55cbdd5ad5e0 .scope module, "fa2" "full_adder" 2 260, 2 15 0, S_0x55cbdd5b2f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7daa10 .functor XOR 1, L_0x55cbdd7daf20, L_0x55cbdd7dafc0, C4<0>, C4<0>;
L_0x55cbdd7daa80 .functor XOR 1, L_0x55cbdd7daa10, L_0x55cbdd7db060, C4<0>, C4<0>;
L_0x55cbdd7dab40 .functor AND 1, L_0x55cbdd7daf20, L_0x55cbdd7dafc0, C4<1>, C4<1>;
L_0x55cbdd7dac50 .functor XOR 1, L_0x55cbdd7daf20, L_0x55cbdd7dafc0, C4<0>, C4<0>;
L_0x55cbdd7dacc0 .functor AND 1, L_0x55cbdd7dac50, L_0x55cbdd7db060, C4<1>, C4<1>;
L_0x55cbdd7dadd0 .functor OR 1, L_0x55cbdd7dab40, L_0x55cbdd7dacc0, C4<0>, C4<0>;
v0x55cbdd5ad860_0 .net *"_ivl_0", 0 0, L_0x55cbdd7daa10;  1 drivers
v0x55cbdd5ad960_0 .net *"_ivl_4", 0 0, L_0x55cbdd7dab40;  1 drivers
v0x55cbdd5b3120_0 .net *"_ivl_6", 0 0, L_0x55cbdd7dac50;  1 drivers
v0x55cbdd5be1b0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7dacc0;  1 drivers
v0x55cbdd5be290_0 .net "a", 0 0, L_0x55cbdd7daf20;  1 drivers
v0x55cbdd5be3a0_0 .net "b", 0 0, L_0x55cbdd7dafc0;  1 drivers
v0x55cbdd5be460_0 .net "cin", 0 0, L_0x55cbdd7db060;  1 drivers
v0x55cbdd5be520_0 .net "cout2", 0 0, L_0x55cbdd7dadd0;  1 drivers
v0x55cbdd5b81f0_0 .net "sum2", 0 0, L_0x55cbdd7daa80;  1 drivers
S_0x55cbdd5b8350 .scope module, "fa3" "full_adder" 2 261, 2 15 0, S_0x55cbdd5b2f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7db100 .functor XOR 1, L_0x55cbdd7db610, L_0x55cbdd7db6f0, C4<0>, C4<0>;
L_0x55cbdd7db170 .functor XOR 1, L_0x55cbdd7db100, L_0x55cbdd7db820, C4<0>, C4<0>;
L_0x55cbdd7db230 .functor AND 1, L_0x55cbdd7db610, L_0x55cbdd7db6f0, C4<1>, C4<1>;
L_0x55cbdd7db340 .functor XOR 1, L_0x55cbdd7db610, L_0x55cbdd7db6f0, C4<0>, C4<0>;
L_0x55cbdd7db3b0 .functor AND 1, L_0x55cbdd7db340, L_0x55cbdd7db820, C4<1>, C4<1>;
L_0x55cbdd7db4c0 .functor OR 1, L_0x55cbdd7db230, L_0x55cbdd7db3b0, C4<0>, C4<0>;
v0x55cbdd5b8580_0 .net *"_ivl_0", 0 0, L_0x55cbdd7db100;  1 drivers
v0x55cbdd57cab0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7db230;  1 drivers
v0x55cbdd57cb90_0 .net *"_ivl_6", 0 0, L_0x55cbdd7db340;  1 drivers
v0x55cbdd57cc80_0 .net *"_ivl_8", 0 0, L_0x55cbdd7db3b0;  1 drivers
v0x55cbdd57cd60_0 .net "a", 0 0, L_0x55cbdd7db610;  1 drivers
v0x55cbdd57ce20_0 .net "b", 0 0, L_0x55cbdd7db6f0;  1 drivers
v0x55cbdd580220_0 .net "cin", 0 0, L_0x55cbdd7db820;  1 drivers
v0x55cbdd5802e0_0 .net "cout2", 0 0, L_0x55cbdd7db4c0;  1 drivers
v0x55cbdd5803a0_0 .net "sum2", 0 0, L_0x55cbdd7db170;  1 drivers
S_0x55cbdd580500 .scope module, "fa4" "full_adder" 2 262, 2 15 0, S_0x55cbdd5b2f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7db910 .functor XOR 1, L_0x55cbdd7dbdd0, L_0x55cbdd7dbf90, C4<0>, C4<0>;
L_0x55cbdd7db980 .functor XOR 1, L_0x55cbdd7db910, L_0x55cbdd7dc150, C4<0>, C4<0>;
L_0x55cbdd7db9f0 .functor AND 1, L_0x55cbdd7dbdd0, L_0x55cbdd7dbf90, C4<1>, C4<1>;
L_0x55cbdd7dbb00 .functor XOR 1, L_0x55cbdd7dbdd0, L_0x55cbdd7dbf90, C4<0>, C4<0>;
L_0x55cbdd7dbb70 .functor AND 1, L_0x55cbdd7dbb00, L_0x55cbdd7dc150, C4<1>, C4<1>;
L_0x55cbdd7dbc80 .functor OR 1, L_0x55cbdd7db9f0, L_0x55cbdd7dbb70, C4<0>, C4<0>;
v0x55cbdd57b0c0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7db910;  1 drivers
v0x55cbdd57b180_0 .net *"_ivl_4", 0 0, L_0x55cbdd7db9f0;  1 drivers
v0x55cbdd57b260_0 .net *"_ivl_6", 0 0, L_0x55cbdd7dbb00;  1 drivers
v0x55cbdd57b350_0 .net *"_ivl_8", 0 0, L_0x55cbdd7dbb70;  1 drivers
v0x55cbdd57b430_0 .net "a", 0 0, L_0x55cbdd7dbdd0;  1 drivers
v0x55cbdd541cf0_0 .net "b", 0 0, L_0x55cbdd7dbf90;  1 drivers
v0x55cbdd541db0_0 .net "cin", 0 0, L_0x55cbdd7dc150;  1 drivers
v0x55cbdd541e70_0 .net "cout2", 0 0, L_0x55cbdd7dbc80;  1 drivers
v0x55cbdd541f30_0 .net "sum2", 0 0, L_0x55cbdd7db980;  1 drivers
S_0x55cbdd58f3f0 .scope module, "fa5" "full_adder" 2 263, 2 15 0, S_0x55cbdd5b2f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7dc1f0 .functor XOR 1, L_0x55cbdd7dc570, L_0x55cbdd7dc710, C4<0>, C4<0>;
L_0x55cbdd7dc260 .functor XOR 1, L_0x55cbdd7dc1f0, L_0x55cbdd7dc840, C4<0>, C4<0>;
L_0x55cbdd7dc2d0 .functor AND 1, L_0x55cbdd7dc570, L_0x55cbdd7dc710, C4<1>, C4<1>;
L_0x55cbdd7dc340 .functor XOR 1, L_0x55cbdd7dc570, L_0x55cbdd7dc710, C4<0>, C4<0>;
L_0x55cbdd7dc3b0 .functor AND 1, L_0x55cbdd7dc340, L_0x55cbdd7dc840, C4<1>, C4<1>;
L_0x55cbdd7dc420 .functor OR 1, L_0x55cbdd7dc2d0, L_0x55cbdd7dc3b0, C4<0>, C4<0>;
v0x55cbdd58f650_0 .net *"_ivl_0", 0 0, L_0x55cbdd7dc1f0;  1 drivers
v0x55cbdd58f750_0 .net *"_ivl_4", 0 0, L_0x55cbdd7dc2d0;  1 drivers
v0x55cbdd542090_0 .net *"_ivl_6", 0 0, L_0x55cbdd7dc340;  1 drivers
v0x55cbdd5913d0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7dc3b0;  1 drivers
v0x55cbdd5914b0_0 .net "a", 0 0, L_0x55cbdd7dc570;  1 drivers
v0x55cbdd5915c0_0 .net "b", 0 0, L_0x55cbdd7dc710;  1 drivers
v0x55cbdd591680_0 .net "cin", 0 0, L_0x55cbdd7dc840;  1 drivers
v0x55cbdd591740_0 .net "cout2", 0 0, L_0x55cbdd7dc420;  1 drivers
v0x55cbdd5835b0_0 .net "sum2", 0 0, L_0x55cbdd7dc260;  1 drivers
S_0x55cbdd583710 .scope module, "fa6" "full_adder" 2 264, 2 15 0, S_0x55cbdd5b2f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7dc6a0 .functor XOR 1, L_0x55cbdd7dcda0, L_0x55cbdd7dced0, C4<0>, C4<0>;
L_0x55cbdd7dc9f0 .functor XOR 1, L_0x55cbdd7dc6a0, L_0x55cbdd7dd270, C4<0>, C4<0>;
L_0x55cbdd7dca60 .functor AND 1, L_0x55cbdd7dcda0, L_0x55cbdd7dced0, C4<1>, C4<1>;
L_0x55cbdd7dcad0 .functor XOR 1, L_0x55cbdd7dcda0, L_0x55cbdd7dced0, C4<0>, C4<0>;
L_0x55cbdd7dcb40 .functor AND 1, L_0x55cbdd7dcad0, L_0x55cbdd7dd270, C4<1>, C4<1>;
L_0x55cbdd7dcc50 .functor OR 1, L_0x55cbdd7dca60, L_0x55cbdd7dcb40, C4<0>, C4<0>;
v0x55cbdd5838f0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7dc6a0;  1 drivers
v0x55cbdd585490_0 .net *"_ivl_4", 0 0, L_0x55cbdd7dca60;  1 drivers
v0x55cbdd585570_0 .net *"_ivl_6", 0 0, L_0x55cbdd7dcad0;  1 drivers
v0x55cbdd585630_0 .net *"_ivl_8", 0 0, L_0x55cbdd7dcb40;  1 drivers
v0x55cbdd585710_0 .net "a", 0 0, L_0x55cbdd7dcda0;  1 drivers
v0x55cbdd585820_0 .net "b", 0 0, L_0x55cbdd7dced0;  1 drivers
v0x55cbdd587470_0 .net "cin", 0 0, L_0x55cbdd7dd270;  1 drivers
v0x55cbdd587530_0 .net "cout2", 0 0, L_0x55cbdd7dcc50;  1 drivers
v0x55cbdd5875f0_0 .net "sum2", 0 0, L_0x55cbdd7dc9f0;  1 drivers
S_0x55cbdd589450 .scope module, "fa7" "full_adder" 2 265, 2 15 0, S_0x55cbdd5b2f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum2";
    .port_info 3 /OUTPUT 1 "cout2";
    .port_info 4 /INPUT 1 "cin";
L_0x55cbdd7dd3b0 .functor XOR 1, L_0x55cbdd7dd910, L_0x55cbdd7dd9b0, C4<0>, C4<0>;
L_0x55cbdd7dd420 .functor XOR 1, L_0x55cbdd7dd3b0, L_0x55cbdd7ddd70, C4<0>, C4<0>;
L_0x55cbdd7dd4e0 .functor AND 1, L_0x55cbdd7dd910, L_0x55cbdd7dd9b0, C4<1>, C4<1>;
L_0x55cbdd7dd5f0 .functor XOR 1, L_0x55cbdd7dd910, L_0x55cbdd7dd9b0, C4<0>, C4<0>;
L_0x55cbdd7dd660 .functor AND 1, L_0x55cbdd7dd5f0, L_0x55cbdd7ddd70, C4<1>, C4<1>;
L_0x55cbdd7dd770 .functor OR 1, L_0x55cbdd7dd4e0, L_0x55cbdd7dd660, C4<0>, C4<0>;
v0x55cbdd5895e0_0 .net *"_ivl_0", 0 0, L_0x55cbdd7dd3b0;  1 drivers
v0x55cbdd5896e0_0 .net *"_ivl_4", 0 0, L_0x55cbdd7dd4e0;  1 drivers
v0x55cbdd5897c0_0 .net *"_ivl_6", 0 0, L_0x55cbdd7dd5f0;  1 drivers
v0x55cbdd5877e0_0 .net *"_ivl_8", 0 0, L_0x55cbdd7dd660;  1 drivers
v0x55cbdd58b430_0 .net "a", 0 0, L_0x55cbdd7dd910;  1 drivers
v0x55cbdd58b540_0 .net "b", 0 0, L_0x55cbdd7dd9b0;  1 drivers
v0x55cbdd58b600_0 .net "cin", 0 0, L_0x55cbdd7ddd70;  1 drivers
v0x55cbdd58b6c0_0 .net "cout2", 0 0, L_0x55cbdd7dd770;  alias, 1 drivers
v0x55cbdd58b780_0 .net "sum2", 0 0, L_0x55cbdd7dd420;  1 drivers
S_0x55cbdd58d410 .scope module, "ha1" "half_adder" 2 259, 2 4 0, S_0x55cbdd5b2f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum1";
    .port_info 3 /OUTPUT 1 "cout1";
L_0x55cbdd7da7a0 .functor XOR 1, L_0x55cbdd7da8d0, L_0x55cbdd7da970, C4<0>, C4<0>;
L_0x55cbdd7da810 .functor AND 1, L_0x55cbdd7da8d0, L_0x55cbdd7da970, C4<1>, C4<1>;
v0x55cbdd58d5a0_0 .net "a", 0 0, L_0x55cbdd7da8d0;  1 drivers
v0x55cbdd58d680_0 .net "b", 0 0, L_0x55cbdd7da970;  1 drivers
v0x55cbdd58d740_0 .net "cout1", 0 0, L_0x55cbdd7da810;  1 drivers
v0x55cbdd58d810_0 .net "sum1", 0 0, L_0x55cbdd7da7a0;  1 drivers
S_0x55cbdd7bcd80 .scope module, "m1" "mux_4" 2 481, 2 58 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "s0";
    .port_info 1 /INPUT 4 "s1";
    .port_info 2 /INPUT 1 "c0";
    .port_info 3 /INPUT 1 "c1";
    .port_info 4 /INPUT 1 "sel";
    .port_info 5 /OUTPUT 4 "sum_m";
    .port_info 6 /OUTPUT 1 "cout_m";
v0x55cbdd7bd010_0 .net "c0", 0 0, L_0x55cbdd7c90a0;  1 drivers
v0x55cbdd7bd0f0_0 .net "c1", 0 0, L_0x55cbdd7c9190;  1 drivers
v0x55cbdd7bd1b0_0 .net "cout_m", 0 0, L_0x55cbdd7c8e20;  1 drivers
v0x55cbdd7bd250_0 .net "s0", 3 0, L_0x55cbdd7c8ec0;  1 drivers
v0x55cbdd7bd330_0 .net "s1", 3 0, L_0x55cbdd7c8f60;  1 drivers
v0x55cbdd7bd460_0 .net "sel", 0 0, L_0x55cbdd7c92e0;  1 drivers
v0x55cbdd7bd520_0 .net "sum_m", 3 0, L_0x55cbdd7c8d80;  1 drivers
L_0x55cbdd7c8d80 .functor MUXZ 4, L_0x55cbdd7c8ec0, L_0x55cbdd7c8f60, L_0x55cbdd7c92e0, C4<>;
L_0x55cbdd7c8e20 .functor MUXZ 1, L_0x55cbdd7c90a0, L_0x55cbdd7c9190, L_0x55cbdd7c92e0, C4<>;
S_0x55cbdd7bd6e0 .scope module, "m2" "mux_5" 2 490, 2 71 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "s0";
    .port_info 1 /INPUT 5 "s1";
    .port_info 2 /INPUT 1 "c0";
    .port_info 3 /INPUT 1 "c1";
    .port_info 4 /INPUT 1 "sel";
    .port_info 5 /OUTPUT 5 "sum_m";
    .port_info 6 /OUTPUT 1 "cout_m";
v0x55cbdd7bd970_0 .net "c0", 0 0, L_0x55cbdd7cf110;  1 drivers
v0x55cbdd7bda50_0 .net "c1", 0 0, L_0x55cbdd7cf2f0;  1 drivers
v0x55cbdd7bdb10_0 .net "cout_m", 0 0, L_0x55cbdd7ced10;  1 drivers
v0x55cbdd7bdbb0_0 .net "s0", 4 0, L_0x55cbdd7cee00;  1 drivers
v0x55cbdd7bdc90_0 .net "s1", 4 0, L_0x55cbdd7cefd0;  1 drivers
v0x55cbdd7bddc0_0 .net "sel", 0 0, L_0x55cbdd7cf430;  1 drivers
v0x55cbdd7bde80_0 .net "sum_m", 4 0, L_0x55cbdd7cec70;  1 drivers
L_0x55cbdd7cec70 .functor MUXZ 5, L_0x55cbdd7cee00, L_0x55cbdd7cefd0, L_0x55cbdd7cf430, C4<>;
L_0x55cbdd7ced10 .functor MUXZ 1, L_0x55cbdd7cf110, L_0x55cbdd7cf2f0, L_0x55cbdd7cf430, C4<>;
S_0x55cbdd7be040 .scope module, "m3" "mux_6" 2 495, 2 86 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "s0";
    .port_info 1 /INPUT 6 "s1";
    .port_info 2 /INPUT 1 "c0";
    .port_info 3 /INPUT 1 "c1";
    .port_info 4 /INPUT 1 "sel";
    .port_info 5 /OUTPUT 6 "sum_m";
    .port_info 6 /OUTPUT 1 "cout_m";
v0x55cbdd7be2d0_0 .net "c0", 0 0, L_0x55cbdd7d6100;  1 drivers
v0x55cbdd7be3b0_0 .net "c1", 0 0, L_0x55cbdd7d61f0;  1 drivers
v0x55cbdd7be470_0 .net "cout_m", 0 0, L_0x55cbdd7d5d50;  1 drivers
v0x55cbdd7be510_0 .net "s0", 5 0, L_0x55cbdd7d5e40;  1 drivers
v0x55cbdd7be5f0_0 .net "s1", 5 0, L_0x55cbdd7d5f30;  1 drivers
v0x55cbdd7be720_0 .net "sel", 0 0, L_0x55cbdd7d63d0;  1 drivers
v0x55cbdd7be7e0_0 .net "sum_m", 5 0, L_0x55cbdd7d5cb0;  1 drivers
L_0x55cbdd7d5cb0 .functor MUXZ 6, L_0x55cbdd7d5e40, L_0x55cbdd7d5f30, L_0x55cbdd7d63d0, C4<>;
L_0x55cbdd7d5d50 .functor MUXZ 1, L_0x55cbdd7d6100, L_0x55cbdd7d61f0, L_0x55cbdd7d63d0, C4<>;
S_0x55cbdd7be9a0 .scope module, "m4" "mux_7" 2 502, 2 99 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "s0";
    .port_info 1 /INPUT 7 "s1";
    .port_info 2 /INPUT 1 "c0";
    .port_info 3 /INPUT 1 "c1";
    .port_info 4 /INPUT 1 "sel";
    .port_info 5 /OUTPUT 7 "sum_m";
    .port_info 6 /OUTPUT 1 "cout_m";
v0x55cbdd7bec30_0 .net "c0", 0 0, L_0x55cbdd7de780;  1 drivers
v0x55cbdd7bed10_0 .net "c1", 0 0, L_0x55cbdd7de5c0;  1 drivers
v0x55cbdd7bedd0_0 .net "cout_m", 0 0, L_0x55cbdd7de3e0;  1 drivers
v0x55cbdd7bee70_0 .net "s0", 6 0, L_0x55cbdd7de4d0;  1 drivers
v0x55cbdd7bef50_0 .net "s1", 6 0, L_0x55cbdd7de6e0;  1 drivers
v0x55cbdd7bf080_0 .net "sel", 0 0, L_0x55cbdd7dea70;  1 drivers
v0x55cbdd7bf140_0 .net "sum_m", 6 0, L_0x55cbdd7de340;  1 drivers
L_0x55cbdd7de340 .functor MUXZ 7, L_0x55cbdd7de4d0, L_0x55cbdd7de6e0, L_0x55cbdd7dea70, C4<>;
L_0x55cbdd7de3e0 .functor MUXZ 1, L_0x55cbdd7de780, L_0x55cbdd7de5c0, L_0x55cbdd7dea70, C4<>;
S_0x55cbdd7bf300 .scope module, "m5" "mux_8" 2 508, 2 113 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "s0";
    .port_info 1 /INPUT 8 "s1";
    .port_info 2 /INPUT 1 "c0";
    .port_info 3 /INPUT 1 "c1";
    .port_info 4 /INPUT 1 "sel";
    .port_info 5 /OUTPUT 8 "sum_m";
    .port_info 6 /OUTPUT 1 "cout_m";
v0x55cbdd7bf590_0 .net "c0", 0 0, L_0x55cbdd7e81d0;  1 drivers
v0x55cbdd7bf670_0 .net "c1", 0 0, L_0x55cbdd7e82c0;  1 drivers
v0x55cbdd7bf730_0 .net "cout_m", 0 0, L_0x55cbdd7e7d90;  1 drivers
v0x55cbdd7bf7d0_0 .net "s0", 7 0, L_0x55cbdd7e7e80;  1 drivers
v0x55cbdd7bf8b0_0 .net "s1", 7 0, L_0x55cbdd7e7f70;  1 drivers
v0x55cbdd7bf9e0_0 .net "sel", 0 0, L_0x55cbdd7e8530;  1 drivers
v0x55cbdd7bfaa0_0 .net "sum_m", 7 0, L_0x55cbdd7e7cf0;  1 drivers
L_0x55cbdd7e7cf0 .functor MUXZ 8, L_0x55cbdd7e7e80, L_0x55cbdd7e7f70, L_0x55cbdd7e8530, C4<>;
L_0x55cbdd7e7d90 .functor MUXZ 1, L_0x55cbdd7e81d0, L_0x55cbdd7e82c0, L_0x55cbdd7e8530, C4<>;
S_0x55cbdd7bfc60 .scope module, "m6" "mux_9" 2 513, 2 127 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "s0";
    .port_info 1 /INPUT 9 "s1";
    .port_info 2 /INPUT 1 "c0";
    .port_info 3 /INPUT 1 "c1";
    .port_info 4 /INPUT 1 "sel";
    .port_info 5 /OUTPUT 9 "sum_m";
    .port_info 6 /OUTPUT 1 "cout_m";
v0x55cbdd7bfef0_0 .net "c0", 0 0, L_0x55cbdd7f2bf0;  1 drivers
v0x55cbdd7bffd0_0 .net "c1", 0 0, L_0x55cbdd7f2ea0;  1 drivers
v0x55cbdd7c0090_0 .net "cout_m", 0 0, L_0x55cbdd7f2770;  1 drivers
v0x55cbdd7c0130_0 .net "s0", 8 0, L_0x55cbdd7f2860;  1 drivers
v0x55cbdd7c0210_0 .net "s1", 8 0, L_0x55cbdd7f2b00;  1 drivers
v0x55cbdd7c0340_0 .net "sel", 0 0, L_0x55cbdd7f2f90;  1 drivers
v0x55cbdd7c0400_0 .net "sum_m", 8 0, L_0x55cbdd7f26d0;  1 drivers
L_0x55cbdd7f26d0 .functor MUXZ 9, L_0x55cbdd7f2860, L_0x55cbdd7f2b00, L_0x55cbdd7f2f90, C4<>;
L_0x55cbdd7f2770 .functor MUXZ 1, L_0x55cbdd7f2bf0, L_0x55cbdd7f2ea0, L_0x55cbdd7f2f90, C4<>;
S_0x55cbdd7c05c0 .scope module, "m7" "mux_10" 2 519, 2 141 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "s0";
    .port_info 1 /INPUT 10 "s1";
    .port_info 2 /INPUT 1 "c0";
    .port_info 3 /INPUT 1 "c1";
    .port_info 4 /INPUT 1 "sel";
    .port_info 5 /OUTPUT 10 "sum_m";
    .port_info 6 /OUTPUT 1 "cout_m";
v0x55cbdd7c0850_0 .net "c0", 0 0, L_0x55cbdd7febd0;  1 drivers
v0x55cbdd7c0930_0 .net "c1", 0 0, L_0x55cbdd7fecc0;  1 drivers
v0x55cbdd7c09f0_0 .net "cout_m", 0 0, L_0x55cbdd7fe700;  1 drivers
v0x55cbdd7c0a90_0 .net "s0", 9 0, L_0x55cbdd7fe7f0;  1 drivers
v0x55cbdd7c0b70_0 .net "s1", 9 0, L_0x55cbdd7fe8e0;  1 drivers
v0x55cbdd7c0ca0_0 .net "sel", 0 0, L_0x55cbdd7fefc0;  1 drivers
v0x55cbdd7c0d60_0 .net "sum_m", 9 0, L_0x55cbdd7fe660;  1 drivers
L_0x55cbdd7fe660 .functor MUXZ 10, L_0x55cbdd7fe7f0, L_0x55cbdd7fe8e0, L_0x55cbdd7fefc0, C4<>;
L_0x55cbdd7fe700 .functor MUXZ 1, L_0x55cbdd7febd0, L_0x55cbdd7fecc0, L_0x55cbdd7fefc0, C4<>;
S_0x55cbdd7c0f20 .scope module, "m8" "mux_11" 2 524, 2 155 0, S_0x55cbdd6c43e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "s0";
    .port_info 1 /INPUT 11 "s1";
    .port_info 2 /INPUT 1 "c0";
    .port_info 3 /INPUT 1 "c1";
    .port_info 4 /INPUT 1 "sel";
    .port_info 5 /OUTPUT 11 "sum_m";
    .port_info 6 /OUTPUT 1 "cout_m";
v0x55cbdd7c11b0_0 .net "c0", 0 0, L_0x55cbdd80d1f0;  1 drivers
v0x55cbdd7c1290_0 .net "c1", 0 0, L_0x55cbdd80d290;  1 drivers
v0x55cbdd7c1350_0 .net "cout_m", 0 0, L_0x55cbdd80cc60;  alias, 1 drivers
v0x55cbdd7c13f0_0 .net "s0", 10 0, L_0x55cbdd80cda0;  1 drivers
v0x55cbdd7c14d0_0 .net "s1", 10 0, L_0x55cbdd80ce90;  1 drivers
v0x55cbdd7c1600_0 .net "sel", 0 0, L_0x55cbdd80d5b0;  1 drivers
v0x55cbdd7c16c0_0 .net "sum_m", 10 0, L_0x55cbdd80cbc0;  1 drivers
L_0x55cbdd80cbc0 .functor MUXZ 11, L_0x55cbdd80cda0, L_0x55cbdd80ce90, L_0x55cbdd80d5b0, C4<>;
L_0x55cbdd80cc60 .functor MUXZ 1, L_0x55cbdd80d1f0, L_0x55cbdd80d290, L_0x55cbdd80d5b0, C4<>;
    .scope S_0x55cbdd6c43e0;
T_0 ;
    %wait E_0x55cbdd5f4680;
    %load/vec4 v0x55cbdd7c1f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55cbdd7c1880_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55cbdd7c1980_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55cbdd7c2080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cbdd7c1cd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55cbdd7c1d70_0;
    %assign/vec4 v0x55cbdd7c1880_0, 0;
    %vpi_call 2 466 "$display", "op1=%h", v0x55cbdd7c1880_0 {0 0 0};
    %load/vec4 v0x55cbdd7c1e50_0;
    %assign/vec4 v0x55cbdd7c1980_0, 0;
    %vpi_call 2 468 "$display", "op2=%h", v0x55cbdd7c1980_0 {0 0 0};
    %load/vec4 v0x55cbdd7c2160_0;
    %assign/vec4 v0x55cbdd7c2080_0, 0;
    %vpi_call 2 470 "$display", "sum=%h", v0x55cbdd7c2160_0 {0 0 0};
    %load/vec4 v0x55cbdd7c1be0_0;
    %assign/vec4 v0x55cbdd7c1cd0_0, 0;
    %vpi_call 2 472 "$display", "crout=%h", v0x55cbdd7c1be0_0 {0 0 0};
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "csa2_64bit.v";
