\doxysubsubsubsection{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}
\hypertarget{group___peripheral___registers___bits___definition}{}\label{group___peripheral___registers___bits___definition}\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\+\_\+\+CR\+\_\+\+PDDS}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{PWR\+\_\+\+CR\+\_\+\+CWUF}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{PWR\+\_\+\+CR\+\_\+\+CSBF}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\+\_\+\+CR\+\_\+\+PVDE}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\+\_\+\+CR\+\_\+\+PLS}}~((uint16\+\_\+t)0x00\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9155f3ce77fb69b829fc2f9f45b460}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V2}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26a7748bef468020ea4c0b204d89e6c}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V3}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e25e407d55a33f5b77dce63d8e1bacb}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V4}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d71e9b5c0a51e9ba45feed5f759e0f}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V5}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef8ac40cffdc1fa769865ae497ab979}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V6}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b9c67db5eb99dfa8651cc0d95ee6ba}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V7}}~((uint16\+\_\+t)0x00\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f1787c8af928f1fb2e267943d19c7c}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V8}}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac179ee1e4ceef0c1b1b3bafe2326b047}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V9}}~((uint16\+\_\+t)0x00\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\+\_\+\+CR\+\_\+\+DBP}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\+\_\+\+CSR\+\_\+\+WUF}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\+\_\+\+CSR\+\_\+\+SBF}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\+\_\+\+CSR\+\_\+\+PVDO}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{PWR\+\_\+\+CSR\+\_\+\+EWUP}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93fe6fb7fdba26550964903c65e6a76}{BKP\+\_\+\+DR1\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bf0698730c611befa365d9af1e9d69}{BKP\+\_\+\+DR2\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20eceb252f64fe20e458e998935d1aa8}{BKP\+\_\+\+DR3\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d8d13d7e78c9963fbd4efbfc176c55}{BKP\+\_\+\+DR4\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb21f36a74563bffacf9a47ec0b6cf3}{BKP\+\_\+\+DR5\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38085c3926abbf483ba60ef9495eb8db}{BKP\+\_\+\+DR6\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99b1b85bf33bf9f6ce79c3a30ae03b}{BKP\+\_\+\+DR7\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95495c00cbbaf0495fb42be0ca7ce633}{BKP\+\_\+\+DR8\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f5a18517f79bedaa6576a295285c0ad}{BKP\+\_\+\+DR9\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2feea44d20bbb9e0f20a3b774c8935c2}{BKP\+\_\+\+DR10\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2178ea3cdf4683470a4415f2a1f79a82}{BKP\+\_\+\+DR11\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da28c0d4573a06a322ef33ffb8432e2}{BKP\+\_\+\+DR12\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6931ffc4bdd533d19d3cc18e55259863}{BKP\+\_\+\+DR13\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b608296fd6fa48bc26a1d8d070ea585}{BKP\+\_\+\+DR14\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1da46f20e328f6f4bbdc5db10d669a5}{BKP\+\_\+\+DR15\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1b11c989fc5b618da8acaaeb31ddfb}{BKP\+\_\+\+DR16\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049362d1ecda8041febef5c0b534e6e8}{BKP\+\_\+\+DR17\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2fe2add547f72f4e4a1b27e6a04bb0}{BKP\+\_\+\+DR18\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff659781fc8bb221a7e85733a232ddf}{BKP\+\_\+\+DR19\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40a604af9458664068eec575dcef368}{BKP\+\_\+\+DR20\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed370331baa4c4f194bc6f59b4a1433d}{BKP\+\_\+\+DR21\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196a385131a04fb68e85a29884df5c69}{BKP\+\_\+\+DR22\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478b45732836ca02ce3480002270aa43}{BKP\+\_\+\+DR23\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e18e9e4d061bf30fa1044a63815c70d}{BKP\+\_\+\+DR24\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1bfb7bf5ce1caaf896ae15f30adb9d}{BKP\+\_\+\+DR25\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d8d41878279a53b722ee3c0d3ec3a9}{BKP\+\_\+\+DR26\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66cf65090649507cf7756d086ee3d3c0}{BKP\+\_\+\+DR27\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2b651a9e340d5d33d4783cd01ac692}{BKP\+\_\+\+DR28\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab243e41c6111e787d3a8d04de524ce1b}{BKP\+\_\+\+DR29\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9f35467043d5c0098c37455b6c8e0c}{BKP\+\_\+\+DR30\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60136c78cd0f3326d12bbd387642536e}{BKP\+\_\+\+DR31\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6864816526392b882cf93be082db0079}{BKP\+\_\+\+DR32\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0178b0ead4fc6313c36d2fbf20ebb0ba}{BKP\+\_\+\+DR33\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b81902daecb9cb9128d840a03aaf0e3}{BKP\+\_\+\+DR34\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cdf3e6f18b6cf55ed23d0a36fb27a2c}{BKP\+\_\+\+DR35\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba2b2fc9e847f9aaa39fde989a75f01}{BKP\+\_\+\+DR36\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3cfe82181cf1631accdf88a73c69e0}{BKP\+\_\+\+DR37\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21cd0d4ff33759d6f603e68ebac211d4}{BKP\+\_\+\+DR38\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa3e50f20b70a964030c73a5ee32c4e2}{BKP\+\_\+\+DR39\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e651d6a3294e88d021a4a71cf204ee9}{BKP\+\_\+\+DR40\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681af509f6602773cee33a9a0ad73fc7}{BKP\+\_\+\+DR41\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f23fbe1a7abde5516df64bcf2bbab4}{BKP\+\_\+\+DR42\+\_\+D}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f2eeeef42c2f7a59d28a9d5eb4c6857}{BKP\+\_\+\+RTCCR\+\_\+\+CAL}}~((uint16\+\_\+t)0x007F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639d569ffd9211519b910c1e6304f7b3}{BKP\+\_\+\+RTCCR\+\_\+\+CCO}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga924692225ba4db945660687fe47f50b4}{BKP\+\_\+\+RTCCR\+\_\+\+ASOE}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d017e8f3c09696cd74e170a95966be4}{BKP\+\_\+\+RTCCR\+\_\+\+ASOS}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb835fd9fbe4d74e598d15de3c12e63}{BKP\+\_\+\+CR\+\_\+\+TPE}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28cd1469212463d8a772b0b67543d320}{BKP\+\_\+\+CR\+\_\+\+TPAL}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8cec91d3c30db07961227bcea5c5452}{BKP\+\_\+\+CSR\+\_\+\+CTE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7dc97ae504ef58fb2137c1fdd02fc4e}{BKP\+\_\+\+CSR\+\_\+\+CTI}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38baaf48576f4b3ab209369e04d468ad}{BKP\+\_\+\+CSR\+\_\+\+TPIE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a05fe4e45b0dc0b1f970e51085678d}{BKP\+\_\+\+CSR\+\_\+\+TEF}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8317e460ec3e18c78869beacd0bac8}{BKP\+\_\+\+CSR\+\_\+\+TIF}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{RCC\+\_\+\+CR\+\_\+\+HSITRIM}}~((uint32\+\_\+t)0x000000\+F8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\+\_\+\+CR\+\_\+\+CSSON}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~((uint32\+\_\+t)0x00000090)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~((uint32\+\_\+t)0x00000500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}~((uint32\+\_\+t)0x00000600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~((uint32\+\_\+t)0x00003800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}}~((uint32\+\_\+t)0x00002800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}}~((uint32\+\_\+t)0x00003800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE}}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c74a8025b95975be34bee12dc470c48}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+0}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b5aa588027e12ad1483885db4db3a8}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+1}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9514a85f55de77d1c7d7be1f2f1f9665}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748ba0a0bbb1ad1fe7e4e00f40695402}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8337d95f8480d74072e817540a333b6c}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV6}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898d2e86664877dc43fbc2421a16347}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV8}}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9735c088436b547fff3baae2bbaa0426}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL}}~((uint32\+\_\+t)0x003\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6ca064b9e67d2b5b9b432e34784af5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c7cc1ebda470255592844cbd05ee1c}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26410b868aa7b07921560f91852a791}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacce99349c21265ea13b8fe3c9bcda130}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+3}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58bda37be3c298f91ff14a2840639f11}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Div2}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd58409765f79b08b2b5d86a2c322f4}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+HSE}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b5fd80bf935fe93794603e8ce0236c}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+HSE}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ff9511dabb7140e85b2b9260087ba8}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+HSE\+\_\+\+Div2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa19a3c7d27836012150a86fd9c950cdf}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL2}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4c410e818f5a68d58a723e7355e6e8}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066f758a13c7686d1dc709ac0a7d976}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2290e27c9c1b64d2dd076652db40a68}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea3b717fd226bc6ff5a78b711c051eb}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff8d8dcf3876d1c85657680a64c1696}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7}}~((uint32\+\_\+t)0x00140000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d6580b1595ff2d5c3383218370cfca}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8}}~((uint32\+\_\+t)0x00180000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384c396ec051b958c9a5781c13faf7e5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9}}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07bb87d09d30874a5eebb32510f647f}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad338c178459b97d617398dca92b2a699}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11}}~((uint32\+\_\+t)0x00240000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79000f4e48edc56ee6ff315b64dcbfa5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12}}~((uint32\+\_\+t)0x00280000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647a6f3d6de31737ca95de9db3925274}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13}}~((uint32\+\_\+t)0x002\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffe33153aa4ffd2fe43439a6d2eaf5c}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14}}~((uint32\+\_\+t)0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9afaf1b82cb9c1e9c8b34c5b77b3f17}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15}}~((uint32\+\_\+t)0x00340000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd78b92c36f3a3aafc6cc8fbf90a7e7}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16}}~((uint32\+\_\+t)0x00380000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6d5077566e1bf81dd47156743dd05e}{RCC\+\_\+\+CFGR\+\_\+\+USBPRE}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d7212d83114d355736613e6dc1dbde}{RCC\+\_\+\+CFGR\+\_\+\+MCO}}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7147402d137ccaa1c8608fcb1d3d2e01}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec148346aa17c67aafebcb616dd57b}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad02d5012ff73e9c839b909887ffde7f}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI}}~((uint32\+\_\+t)0x05000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE}}~((uint32\+\_\+t)0x06000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b83ae21df9327e2a705b19ce981da6}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLL}}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{RCC\+\_\+\+CIR\+\_\+\+CSSF}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{RCC\+\_\+\+CIR\+\_\+\+CSSC}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c01f7eac4d00d2011162116931a165}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364c5d4966543fe7fa3ef02e1d6c9bde}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b613f6af828f006926a59d2000c4d8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db2325306703e2f20b6ea2658b79ae9}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206daa5c302d774247f217d6eec788df}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080ce46887825380c2c3aa902f31c3ae}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2\+RST}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881a72d9654ea036eabb104279b8d5e8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPERST}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f9a8bfc02baedd992d13e489234242}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d90a520513e93163dd96058874ba7b0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766478ebdcbb647eb3f32962543bd194}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67d9fc402ce254dd914525bee7361a6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7b860fbeb386425bd7d4ef00ce17c27}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ba85777143e752841c2e6a6977deb9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443ef1518a62fa7ecee3f1386b545d8c}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778a0ac70714122cf143a6b7b275cc83}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6193d7181f2f19656f08d40182b6f9d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPEEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32a0efcb7062b8ffbf77865951d2a54}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c65ae31ae9175346857b1ace10645c}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+NOCLOCK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f6cd2e581dabf6d442145603033205}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66773d3ffb98fb0c7a72e39a224f1cfd}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSI}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9db61bfa161573b4225c147d4ea0c3e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+HSE}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423aaaebb1846603eaf2b91f7d2b9fa1}{GPIO\+\_\+\+CRL\+\_\+\+MODE}}~((uint32\+\_\+t)0x33333333)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdd3f5cad389fbe7c96458fb115035b}{GPIO\+\_\+\+CRL\+\_\+\+MODE0}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1facefbe58e0198f424d1e4487af72f6}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e03107c8dbdeb512d612bb52d88014e}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ba5b9f5ed5a0ed429893f9cf0425328}{GPIO\+\_\+\+CRL\+\_\+\+MODE1}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58972b411ad8d1f9ac4de980bde84d6}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321825c44a1d436fa483fdf363791ebc}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a6c37c1f5fc8e89ae2cb017c4f545b}{GPIO\+\_\+\+CRL\+\_\+\+MODE2}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1acdc817f1d3a0ceedbe13f4ce625a2d}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed274efc4fbcb5a6b9e733fc23f6343}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f6e7d1dcc681e79e3ec70f3c13dff7}{GPIO\+\_\+\+CRL\+\_\+\+MODE3}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7894b794fc3568954dcd0bf4ce97f291}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e0d4d691512704d52c9a4d94921a37}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c0d876b6305cbf60ec6b3add96658b}{GPIO\+\_\+\+CRL\+\_\+\+MODE4}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae110cd4ac6cc9ad00eec9089ab08a43e}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78534f019846a3c2a541c346798a480b}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6baa7197a06e539323e0d551a19500d9}{GPIO\+\_\+\+CRL\+\_\+\+MODE5}}~((uint32\+\_\+t)0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4264ac5999e94bb3807ea2078fa2b7a6}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13de7f1f4a2b6db8afc28785e30d32c7}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b353c5507b6cc8575a89a4f445dafd6}{GPIO\+\_\+\+CRL\+\_\+\+MODE6}}~((uint32\+\_\+t)0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda9df54fcfbcb8ee978785b08b0b0e6}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c5ba2cfc5febb76210d8cc10a815cd0}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9050a4d57b9ed8190d730a98bdf4d3f1}{GPIO\+\_\+\+CRL\+\_\+\+MODE7}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441dd58c2652fdd2787c827165a7f052}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae043168c37d4a1c133a9da8cdd94080e}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71e50e58307256aad81040c855f66c}{GPIO\+\_\+\+CRL\+\_\+\+CNF}}~((uint32\+\_\+t)0x\+CCCCCCCC)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c66290c450d7078597125c0e127903}{GPIO\+\_\+\+CRL\+\_\+\+CNF0}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf8a6e162d564a0f69b580d417acae8}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5291190c37de6ae57e06e8586a393a59}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ca2d3a0f7587608aba569acde3317b}{GPIO\+\_\+\+CRL\+\_\+\+CNF1}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3173c39ee01b0389024f8612469cf2}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d35220984bf84c5eaae064e3defc3a}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63db6056280880a85b6103195d6d43ac}{GPIO\+\_\+\+CRL\+\_\+\+CNF2}}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a2a2770e852c94f4b75c4ca0e6a89e}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7c1604bc9d187e8d339385b6be7c05}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b201ed339a417f4a6b16c75ad473ff2}{GPIO\+\_\+\+CRL\+\_\+\+CNF3}}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ee38d349593c64ca11c3b901289fd6}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+0}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc2aa63cf9d1e41e90e83686efac0be}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+1}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ae25542ecc928b5be2efa02cb65a7d}{GPIO\+\_\+\+CRL\+\_\+\+CNF4}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8e19f954197c54c587df29aad5047e}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cabe5a2a5ee896d7abf4471d48b4591}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bc3cc93deb6d6223f5868e73b70115}{GPIO\+\_\+\+CRL\+\_\+\+CNF5}}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5aa19ce2af8682762cccaa141ec2949}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+0}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae9d028c9c08feab521de69344ef2bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+1}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14aa5957aba048d58b8eecf7afd331a}{GPIO\+\_\+\+CRL\+\_\+\+CNF6}}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363316a6d179a6b19f7742e6e976f30c}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b03c0d4a3e05113f0e9315bffd522f6}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce116816638e3ef36b5a94e2fad38dd}{GPIO\+\_\+\+CRL\+\_\+\+CNF7}}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a0556440a284e54f5d6f94e4fabed6}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+0}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb42794f5eb4dfef4df5bb9e73275347}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+1}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac114257ba9f8d812b8a18da30e4b9e07}{GPIO\+\_\+\+CRH\+\_\+\+MODE}}~((uint32\+\_\+t)0x33333333)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989e5974697fe08359d1bcd9f76624a1}{GPIO\+\_\+\+CRH\+\_\+\+MODE8}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b1bd12a10cafb51a9e4090f2826b78}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756f19dcfb0be9f377d1335b716d8b6}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950066b5b6fc68f7373bbcdd70ed28e1}{GPIO\+\_\+\+CRH\+\_\+\+MODE9}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd8c2c6db28e9905cb7a9b8798e7b56}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea120b509cb127a36ccd5658b1f88b1}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac3791e8f42fa3d53d9d0f122feb76b}{GPIO\+\_\+\+CRH\+\_\+\+MODE10}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ffaef25716156e25dc268af778969a}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331c724df71676215d0090c9123628cd}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99de91066740ee08d4a1f1e5bd3ee69}{GPIO\+\_\+\+CRH\+\_\+\+MODE11}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5933c89958d25223e8b88b00a4dc522a}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6803a7c23e649416cb25942e0d113}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9282af7b7fa56285cc805784ba0126dd}{GPIO\+\_\+\+CRH\+\_\+\+MODE12}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20adb71ffdd8dad9f2ae2b1e42b4809c}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd15ab3ae38aa1ad96c6361c5c24531}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b20c047a004488b23e24d581935146c}{GPIO\+\_\+\+CRH\+\_\+\+MODE13}}~((uint32\+\_\+t)0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd514c53d9095c26b47e5206b734c24}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a07c5b52a5caa565c8eb8988c2f5b9c}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167bc46193971870fa4f3717f04e8299}{GPIO\+\_\+\+CRH\+\_\+\+MODE14}}~((uint32\+\_\+t)0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac343dc334e140a60b4e46332c733336b}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15154111d901547358f87c767958e3a2}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7713e0cfe0e94c8435e4a537e77f14}{GPIO\+\_\+\+CRH\+\_\+\+MODE15}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f79bf2c41499678dcba5a72eb4183e1}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebad3a6ac2874e7cd38cba27369da7d8}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59019c41cf8244eab80bb023686c68a2}{GPIO\+\_\+\+CRH\+\_\+\+CNF}}~((uint32\+\_\+t)0x\+CCCCCCCC)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace87ab29a8ba8aa75ed31f2482d93a16}{GPIO\+\_\+\+CRH\+\_\+\+CNF8}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f35602ac8a9be36425faf6d68ecafb}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e200a5a3b500ef22782e2a6267a2a63}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1884160084a2e83912cdd1ef9ee8378}{GPIO\+\_\+\+CRH\+\_\+\+CNF9}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8152db5db71a40d79ae2a01cc826f9d}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4db7c6d54edcef8a714417c426966ad0}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd9d14adc37b5e47c9c62f2ad7f5d800}{GPIO\+\_\+\+CRH\+\_\+\+CNF10}}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36572f76f92f081a7353689019c560fb}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1878a0c7076953418f89ef3986eefa4a}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdda3fcbd9a508bdfc2133bca746a563}{GPIO\+\_\+\+CRH\+\_\+\+CNF11}}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4db43bf530fbc40071bc55afdb8a12}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+0}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga611063f86356e4bb141166e9714d09a6}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+1}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df966bbe464e265539646deca04f936}{GPIO\+\_\+\+CRH\+\_\+\+CNF12}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa088520031f81f5d31377a438154160b}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96f2bdaf714b96bb2ff0fca5828ad328}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf717ae90411d43f184214af6ba48c1}{GPIO\+\_\+\+CRH\+\_\+\+CNF13}}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4f7c84833863dc528f4ebfdf2033ee}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+0}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4087c56a3b179f61cb2bb207236bbc0e}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+1}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675b06b78f03c59517257ed709d0714a}{GPIO\+\_\+\+CRH\+\_\+\+CNF14}}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c3bc0232af0e0ae1e4146320048109}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b7deb9a6f017ac1f554dae003c3d6b}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778bedf9e530d780496a427f3f7239a9}{GPIO\+\_\+\+CRH\+\_\+\+CNF15}}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f6ebf102a5788df027573b13a6438c}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+0}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd696e9e854d83886aa713bcad9fcf8d}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+1}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7a850e3aa5c1543380ef3ac4136cc11}{GPIO\+\_\+\+IDR\+\_\+\+IDR0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba8fd128cd05bfd794c8cdcde0881019}{GPIO\+\_\+\+IDR\+\_\+\+IDR1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9784fabf7bbd2ebdb5f7e2630234fb4}{GPIO\+\_\+\+IDR\+\_\+\+IDR2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6d373ac7af05410cfbc4d35d996ca8}{GPIO\+\_\+\+IDR\+\_\+\+IDR3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478dccec7de2abcbd927ed6923ef32c7}{GPIO\+\_\+\+IDR\+\_\+\+IDR4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20a373bc5a5869e3ce5c87a26cc5c26}{GPIO\+\_\+\+IDR\+\_\+\+IDR5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c647c0fa98de3db7abe16149e56b912}{GPIO\+\_\+\+IDR\+\_\+\+IDR6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21781c5e4e74462c4d48b0619f3735f2}{GPIO\+\_\+\+IDR\+\_\+\+IDR7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6cd32d3b32f70f4d0e7a7635fb22969}{GPIO\+\_\+\+IDR\+\_\+\+IDR8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c804c5fca2b891e63c691872c440253}{GPIO\+\_\+\+IDR\+\_\+\+IDR9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d58438899588f2a4eeeb7d1f9607d9}{GPIO\+\_\+\+IDR\+\_\+\+IDR10}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8c6e2fcd0bf5b5284008e1b4d72fb8}{GPIO\+\_\+\+IDR\+\_\+\+IDR11}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56777a4d0c73a16970b2b7d7ca7dda18}{GPIO\+\_\+\+IDR\+\_\+\+IDR12}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45d488afaf42e3a447b274f73486ad00}{GPIO\+\_\+\+IDR\+\_\+\+IDR13}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811118b05ed3aff70264813823a69851}{GPIO\+\_\+\+IDR\+\_\+\+IDR14}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabccccbeaa1672daedf0837b60dfd5b45}{GPIO\+\_\+\+IDR\+\_\+\+IDR15}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fdb4b0764d21e748916ea683a9c2d51}{GPIO\+\_\+\+ODR\+\_\+\+ODR0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410ccbcd45e0c2a52f4785bf931f447e}{GPIO\+\_\+\+ODR\+\_\+\+ODR1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7065029983e1d4b3e5d29c39c806fcb}{GPIO\+\_\+\+ODR\+\_\+\+ODR2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae76bac33647c09342ce6aa992546f7a2}{GPIO\+\_\+\+ODR\+\_\+\+ODR3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa23bde84b70b480e5348394cee5d8f2}{GPIO\+\_\+\+ODR\+\_\+\+ODR4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a874859723b3e8fe7ce1a68afa9afd}{GPIO\+\_\+\+ODR\+\_\+\+ODR5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ae0b0c4bc32f9b21b1bc1cea174230}{GPIO\+\_\+\+ODR\+\_\+\+ODR6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b634cee6d6e10f6cf464e28e164b3c}{GPIO\+\_\+\+ODR\+\_\+\+ODR7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9280b6d2fc7b12bd6fe91e82b9feb377}{GPIO\+\_\+\+ODR\+\_\+\+ODR8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ec739eff617930cb7c60ef7aab6ba58}{GPIO\+\_\+\+ODR\+\_\+\+ODR9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab32f8a517f25bcae7b60330523ff878a}{GPIO\+\_\+\+ODR\+\_\+\+ODR10}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3133087355e6c2f73db21065f74b8254}{GPIO\+\_\+\+ODR\+\_\+\+ODR11}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62ec1e54fb8b76bd2f31aa4c32852f0}{GPIO\+\_\+\+ODR\+\_\+\+ODR12}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15416db0d5f54d03e101d7a84bafd0d}{GPIO\+\_\+\+ODR\+\_\+\+ODR13}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c550f614a85b6f7889559010c4f0b3}{GPIO\+\_\+\+ODR\+\_\+\+ODR14}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf788434fb27537f1a3f508b1cedbfbab}{GPIO\+\_\+\+ODR\+\_\+\+ODR15}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bdfbe2a618de42c420de923b2f8507d}{GPIO\+\_\+\+BSRR\+\_\+\+BS0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316604d9223fee0c0591b58bd42b5f51}{GPIO\+\_\+\+BSRR\+\_\+\+BS1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc89617a25217236b94eec1fd93891cb}{GPIO\+\_\+\+BSRR\+\_\+\+BS2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f}{GPIO\+\_\+\+BSRR\+\_\+\+BS3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f3966c5260fd55f3bb09829f69e75}{GPIO\+\_\+\+BSRR\+\_\+\+BS4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea824455e136eee60ec17f42dabab0b}{GPIO\+\_\+\+BSRR\+\_\+\+BS5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b3333e39824fde00bc36b181de3929}{GPIO\+\_\+\+BSRR\+\_\+\+BS6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9836771d1c021b9b7350fd3c3d544b0}{GPIO\+\_\+\+BSRR\+\_\+\+BS7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c295b6482aa91ef51198e570166f60f}{GPIO\+\_\+\+BSRR\+\_\+\+BS8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49258fbb201ec8e332b248bbd0370b07}{GPIO\+\_\+\+BSRR\+\_\+\+BS9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe42933da56edaa62f89d6fb5093b32}{GPIO\+\_\+\+BSRR\+\_\+\+BS10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b06aba868da67827335c823cde772c}{GPIO\+\_\+\+BSRR\+\_\+\+BS11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dec3bc91096fccb3339f2d6d181846}{GPIO\+\_\+\+BSRR\+\_\+\+BS12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c}{GPIO\+\_\+\+BSRR\+\_\+\+BS13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e32d8f8af43a171ed1a4c7eb202d17}{GPIO\+\_\+\+BSRR\+\_\+\+BS14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8427fb5c9074e51fbf27480a6a65a80}{GPIO\+\_\+\+BSRR\+\_\+\+BS15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44316fb208a551d63550ab435a65faaf}{GPIO\+\_\+\+BSRR\+\_\+\+BR0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga855ce6a1019d453bd1fbe9f61b5531b8}{GPIO\+\_\+\+BSRR\+\_\+\+BR1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}{GPIO\+\_\+\+BSRR\+\_\+\+BR2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf256a26094e33026f7f575f04d0e05c9}{GPIO\+\_\+\+BSRR\+\_\+\+BR3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f66118397bb661ad9edfdd50432f0}{GPIO\+\_\+\+BSRR\+\_\+\+BR4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a777f006ef68641e80110f20117a8d}{GPIO\+\_\+\+BSRR\+\_\+\+BR5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8695c8bfcc32bda2806805339db1e8ce}{GPIO\+\_\+\+BSRR\+\_\+\+BR6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba577e8f2650976f219ad7ad93244f8a}{GPIO\+\_\+\+BSRR\+\_\+\+BR7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedbc146cc7659d51bc5f472d3a405ee}{GPIO\+\_\+\+BSRR\+\_\+\+BR8}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c779115c59cb98e021ede5605df3}{GPIO\+\_\+\+BSRR\+\_\+\+BR9}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98581ac23be9f4fa003686d2ea523a81}{GPIO\+\_\+\+BSRR\+\_\+\+BR10}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacedacd6c3e840a8172269cac3dbb550b}{GPIO\+\_\+\+BSRR\+\_\+\+BR11}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4622e78de418b59cd4199928801b6958}{GPIO\+\_\+\+BSRR\+\_\+\+BR12}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292c1d0172620e0454ccc36f91f0c6ea}{GPIO\+\_\+\+BSRR\+\_\+\+BR13}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32477ac5ab4f5c7257ca332bb691b7cf}{GPIO\+\_\+\+BSRR\+\_\+\+BR14}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR15}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8acd11feb4223a7ca438effb3d926fc}{GPIO\+\_\+\+BRR\+\_\+\+BR0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f94e96c502467ad528983494cb6645}{GPIO\+\_\+\+BRR\+\_\+\+BR1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe4dddede0f14e00885b70c09bbd09}{GPIO\+\_\+\+BRR\+\_\+\+BR2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b3047fcdfe9269f5a94b6412ec6a3c}{GPIO\+\_\+\+BRR\+\_\+\+BR3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc7d79f0103f892f8c3a87d8038525a}{GPIO\+\_\+\+BRR\+\_\+\+BR4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc7663eaa1496185041af93b4ff808b}{GPIO\+\_\+\+BRR\+\_\+\+BR5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa84d5cb9d0a0a945389ad0fef07eb2a}{GPIO\+\_\+\+BRR\+\_\+\+BR6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5110afe1f5bda4fde7983b447ce162c4}{GPIO\+\_\+\+BRR\+\_\+\+BR7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1560a3457fcec47c6f1871cf225557e}{GPIO\+\_\+\+BRR\+\_\+\+BR8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga248ac798aa8fdd42573fa6ff4762ba58}{GPIO\+\_\+\+BRR\+\_\+\+BR9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe20398333e9f7e5c247e0bcfcd1d31}{GPIO\+\_\+\+BRR\+\_\+\+BR10}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65c4bf495800254168edce220f12294}{GPIO\+\_\+\+BRR\+\_\+\+BR11}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443c4943581f7590d706b183fb47250e}{GPIO\+\_\+\+BRR\+\_\+\+BR12}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f1e586a459fe54089921daed6b99cc}{GPIO\+\_\+\+BRR\+\_\+\+BR13}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a77aa07922b7541f1e1c936a6651713}{GPIO\+\_\+\+BRR\+\_\+\+BR14}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ab1e0d0902e871836ae13d70c566df}{GPIO\+\_\+\+BRR\+\_\+\+BR15}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5154879c54283130c286f53ba7ba676}{AFIO\+\_\+\+EVCR\+\_\+\+PIN}}~((uint8\+\_\+t)0x0F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9277107f232c9726e5e16080610916b8}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+0}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7bdaf9c0f54e75fc88a4c8cc4cfb005}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+1}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a7db6ae50a43056fe97a1b3b2cc163}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+2}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007202fece2abe8e0d458fd989c9729c}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+3}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc55b0764100c312652f8439c76ead93}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX0}}~((uint8\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1837985898c39579fb8e2d08a536abc9}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefeb8141d1a950490ba1546475a800f7}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f9ed9c7b281ab90977e12567642227}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3}}~((uint8\+\_\+t)0x03)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga581b5d39100696da09b2ff97a99972da}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad484dafff8764ce9ce9d594dd5a013}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5}}~((uint8\+\_\+t)0x05)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3145a544acb1f90a7282ec5a29c157}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6}}~((uint8\+\_\+t)0x06)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a96447627679aea8f50ae5c69ad8cf4}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7}}~((uint8\+\_\+t)0x07)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e94e6d3f024d5cb985c77c726ffc2b}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d0b8d6c4a728bb5149eae7f21bb1df}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9}}~((uint8\+\_\+t)0x09)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6f2cc7e47f2a227bab6776f6e56744}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10}}~((uint8\+\_\+t)0x0A)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbd72a869b61e23731639501e73102e}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11}}~((uint8\+\_\+t)0x0B)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f9a1344125a2fad10cf831cafcb6dd8}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12}}~((uint8\+\_\+t)0x0C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62196f78a13b996b3bcd998ce80998b6}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13}}~((uint8\+\_\+t)0x0D)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb3233497ca8b69f9ee6be98ac1a5643}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14}}~((uint8\+\_\+t)0x0E)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02338e562caabecfd265882afbccfe9}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15}}~((uint8\+\_\+t)0x0F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba7af1c959102bbff96b902d3f58a6}{AFIO\+\_\+\+EVCR\+\_\+\+PORT}}~((uint8\+\_\+t)0x70)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7cf20c0b2f74b4fd76f906a3a364c6}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+0}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ae24882fae05bd41cf2511ce60c5fb}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+1}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bfa404b43ccf576e906a81f7421684}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+2}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a85c353b94b1e9d22dd67088b1ac4d3}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PA}}~((uint8\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d0d2c1f1c046bdf055bb99465592ef}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15241a60ec90040d0bb2d1b8c4c6b77f}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b10610230c14d7cc6a7fe15dabfc7d}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD}}~((uint8\+\_\+t)0x30)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4931a15c9784e7b7d0e678271cba75a}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a24af5abfbcc69a979fe2d4410dad79}{AFIO\+\_\+\+EVCR\+\_\+\+EVOE}}~((uint8\+\_\+t)0x80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ffdcd52f5810284a6306fc57daa8f1d}{AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0612a4efdce1e60bc23f6ec00d29a}{AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87539744f607522422b3d5db6d94bd41}{AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439c8d7670cfef18450ff624d19ec525}{AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc80459b8258134a4691f6e9462d4a4}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4a18ac076aecb5aabb1a1baeda9eed}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781b790e3aa34b9eb6d3f074247bd605}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3073257d802e1b73df5185ea8d463151}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+NOREMAP}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6210874efbd3f2b6a56993ecbf6a28}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c76f3731fc0fc0004c4d294bc3db3dd}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1527de28449dc06823fc55f6f1d6e61a}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d3ea77b2c5be3c0d672471413a1a2b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ca0d06046364087ee6df50a7031979}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be8a2b8fa5d1c3c77709c888ce496fa}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+NOREMAP}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3ca4f106bd35297b1d760b6cbd2408}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa097f744cd0b50f5c89f41d05ae36592}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb47d9a129138a6f5c7fe5a213c52e8b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f21bc99a43b999cd3f8c639f13ab1c5}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a712a528988a5b0f5bff444a407553b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1037409791928fe7dcd1e683901edc}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+NOREMAP}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67298a8506ff100041c5a2a8e4d6658a}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e2ec28f1d1a368540c5c94515663df}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4088220b588dea4f70aae5211d6691}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad0b1bfc0ee21ba6cc32116da16368c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0501b9b6b85406a025c404747a1067f8}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e3eb1d1173f390df521b427d0c54be2}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ef4aa05c5514947de224ca62a438e38}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+NOREMAP}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf86fec6b88d4db406144faa3eef76c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236354751e4aaa674e87c886e6bbc71}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d7ee2e14938f50f559a79fc514f277}{AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0210373a681217cc316f7ccab5fb77}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9290b8c7f674c3dcca54b5b40d738df2}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+0}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc7e19a7d0c1aae60e08497ba6d5c4e}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+1}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6ae85049da0f941d954910c8672481}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33e26189f9cf68be38f3f0f9d1f4201}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa059a9ae5ba460f32854a588242e5176}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP3}}~((uint32\+\_\+t)0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b8e420451eba867183a37b1e0f82112}{AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad39b3a437c4bef039df225f67104a971}{AFIO\+\_\+\+MAPR\+\_\+\+TIM5\+CH4\+\_\+\+IREMAP}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811c7ccd113621b431a00b8bd403eeb0}{AFIO\+\_\+\+MAPR\+\_\+\+ADC1\+\_\+\+ETRGINJ\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94732d06ac1082d8f5a95ea32fd1c467}{AFIO\+\_\+\+MAPR\+\_\+\+ADC1\+\_\+\+ETRGREG\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9facf28699e7f71bba4bf715cc099a0}{AFIO\+\_\+\+MAPR\+\_\+\+ADC2\+\_\+\+ETRGINJ\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfadf6342c75bfbda1827bf69b651c33}{AFIO\+\_\+\+MAPR\+\_\+\+ADC2\+\_\+\+ETRGREG\+\_\+\+REMAP}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab89d25a214b239fd90eb466776d4ec}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG}}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac25c0cecfaaabfb66fd2b3cf0d1d172}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16a858449fec652f1d7ed83494e7361}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga824bd6de9f5032f1f1e3d22ce63e3b68}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25695b91d03cf103d3025d959f466d8}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+RESET}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff8c11cc7f50c04dc5f5f4913030d67b}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40f243c5ded60dbba9853f5e3c32e04}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23584e8819d890dc3de4ffa54146898e}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a76d7ae8d4926338a6be22ef31b311d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbb32b96a712c94b42bce4e6a4ddfcf}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ebc91bd269ac45cb6391187bcf7539}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfd03f564c8f57caf98c316539fc0417}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadabd0f90ffee34a14d6a1f000ae2eaa4}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdcac7c0d6ef7acd5f32467fa018568}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92350544b7f821599e31dc8aa559af40}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05586b1f5c510dd5a49b84d1826582dc}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d9081b7bdfa6201f4325f9378816f0}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}}~((uint16\+\_\+t)0x0005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2eb1d39f2eabb3d6f0f7eaec1645f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}}~((uint16\+\_\+t)0x0006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a7d9c289eaf89afa117634e212cfc4}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcca06b23b4ec1fdb91a45cc873becc6}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65af4023576cc741299122a64ae1b383}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf0d1d0725edac1ad4eb396e6175bb}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1509dc09a6f87fb35b4373749a98f}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga011af6e4d078b341cf9e0a449a363a50}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}}~((uint16\+\_\+t)0x0050)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f332aaa2762958523d2bfa143692f}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d7b7b9307dea62bace42fe51133ca7e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad510aa89b9819d17e63b7573fc4aa646}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf344e3fb3d2317acb4605eb26fc01a86}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80da160b943d018c9dc1116d372ebce}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15e0e6550f443ec1bbd9692626635880}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae082912de2c081a8c32324b2ef4658d8}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}}~((uint16\+\_\+t)0x0500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b87e4b3280d7a7d4c462adafedfcd6}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997512c89370ea344a2bcd5c93bd58f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29af6af53fe4ef204e27297b01f67c2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4debafaa8694c4065cd9e24a248cb52e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9452bca38bfe641a4fc2050b617671eb}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e651df29896772fe9f3853489ee6f2a}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b3ead5fdcdfaa75a70ddd75de76ad}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}}~((uint16\+\_\+t)0x5000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga238ec09330b1f3f3413cd94799fe01c2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}}~((uint16\+\_\+t)0x6000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b4ac98df898c047cf7f7bba7345c2c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9377dc8598bf60ee3380119c290434a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7317f7e229e75fef4e83e4c22c43909b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212e4d4cfe884b2c8ccffb6078252cf0}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09cf2c0e2b506bdd041f55bdb40b21e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5389cf9203b09f15d3b849d722285172}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6865341c5319938ce60eac3333799f6a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10a38a25ea2f1c66a620faf5c1a838d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f754184b299727c682ebee9f1fbe1e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga060cdc770e394f184301ce634a8f640d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}}~((uint16\+\_\+t)0x0005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be03ef7c34728481526524399c98b1a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}}~((uint16\+\_\+t)0x0006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc989656f3311661f081e3b64ce97300}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413820e35ed4ee872607877ad95677cb}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf7865926d5956e9475cc0c066b04422}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6c7510dab484cee8fbff2706b1f71e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadefc651261fc971d87182091bafd6e58}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac64326ef24af7db6c187ac94c42815a9}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}}~((uint16\+\_\+t)0x0050)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f0f00e4481514764ac4184c60cea0c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972dc06c372f38c996d93ef7a1c1f85e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2995275d7c77d46e8bd137aa82ef716}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8ed5d0e9e0fcc0338df5a67917b63b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7821358b1f796f98cbbe50a65bca0f72}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a5b1e7d9deec1a54595a66f7af3669}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75490e845a33ab81645bc1806e3c68d9}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}}~((uint16\+\_\+t)0x0500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3f90dbce0f5d20e2649a1cbdab95ec7}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d447f7884e518e9d7799ad2d6d55405}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1080e69a26838459bb949862d4ae79}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15ae0750d0d996c309c2c5e25dd6f9e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c86aa9bd6e7c670e691a6ca43da769}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e713516450ef91615f044070000cc5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02247fbb913c2011b640615fbd40aa02}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}}~((uint16\+\_\+t)0x5000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac85a8ce70fcfb95396b4c9b073588dea}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}}~((uint16\+\_\+t)0x6000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad884eb6b39aeaf19ff10cc2a9b797f42}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0d0d9202bb87d664f03fbe6c3c4fee}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92257f1951dcd4c3788e060151fc0f9a}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a093114602f8b27cf3a8ad641d1c7a2}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526d9d45feb9aac4b24f1d59fa4c5ee8}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c438d1e706eb5b3ae511bea340be86}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac883bc8858f41cb30b4f3e21e7a57365}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9309b5f34e93238a0e581dbfdca8e48}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f4de9204eef03aaf55b51fbdb0b208}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e38476095ce5f28c2915d6b9094dd9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}}~((uint16\+\_\+t)0x0005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17aca2794a6b4e5de3d611c1fa56f607}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}}~((uint16\+\_\+t)0x0006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb41e2364549947ff3cc5dbabbb44b8b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca9f3a38dac41c2f33267f1e7d4c6464}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b24f72385c49b4660b8ace02ed1ebb6}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3171a6649fd87f8b69a7d322862458}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcff98c1a74db03ae59b55ac23b1f3f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0bc2fed193eedf53ae10679366bc0a7}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}}~((uint16\+\_\+t)0x0050)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192508b7d86b6811f53f19a536c2d12c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a139540b2db607b4fd61bcba167b1d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaccb0d21cdfac29d44e044f80bfd551}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82d32aa776a2a0610d06ea925f083f3c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793a4b7d1f5ca55e1cc58385c6dc6e24}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ff27d348b606c08277c7ac8f382fb5}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab734158e98246df055e1a5dbaffe7059}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}}~((uint16\+\_\+t)0x0500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858b106b9e67f1c59c96259a5973f70f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga113fe92dc8f073fc04f6ba13fcccc435}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ced8ddefa2584cb540197a681ae3aa}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b957f573e9058d46707823f76544b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2efedaa9393277d5bc9b0819081089f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac39cba62bb1789a26357c9f2a8ced07}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c64cb7d1d35ed9cca38017c22f11b74}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}}~((uint16\+\_\+t)0x5000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f8ae9550ea87d19f0a079e97781ede6}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG}}~((uint16\+\_\+t)0x6000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf4c6bc347fbcfe165f77022e8f62de}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c3212d1a9bac9406b3f551d1ae11e2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118a1c525ee97874729cf90d6c24bd88}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9915ab8c0c791aa21024509fa2c4dcae}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14150cfe378ed40761843c901b55424}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0372dff2ea38e52dc120abae0a9f614b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2751b2064faf2a8486dc8ebc3df06b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49a8808676089ab81b76917fbdb83e2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c1dc0c5b0511a08df176e59ac54c62}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2dcade1e8a16f4f56d24efa0fd9c266}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}}~((uint16\+\_\+t)0x0005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga350b1cf171fa08e0d2e9b01f4e81b3d2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG}}~((uint16\+\_\+t)0x0006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef099d495c88bf713d4f1df6d1e757f8}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c1cded5adf9c8d86937cfcba79772}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725c50feb4fd0a4e88ac48966ece7ec8}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96adabf5909e205280cb845d1e4a9be3}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932d092952f72aa7d12021ccfa0aa124}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964eb37a1deb6e7270b5a758c5178962}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}}~((uint16\+\_\+t)0x0050)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c520aabf853685d41ed2cb803ea74}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a0b67834bf0f920169b07dacb4ea275}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0722a6e78dec2d4feb9e30e9e1d209b2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e046a51a11685706f585ea9fcb28aae}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1bae8ab7d5309b0c0ceb45d5ec1b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71f26e3edb8046ead49160a37c4bf80}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20127ce8264ecd09815d25d48e813d41}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}}~((uint16\+\_\+t)0x0500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f36f1af63d61f11841db5dda73348f}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1523da936a40d9d9ef6aba6d47154c5}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31635e0f311f643cf6ad8a6920a7a8}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73739a4bd90e11b9c24110728fd703c1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga003d045f398ab5a524140ff7faf79bdd}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c536a6071be05fa17f6b543cc67fd15}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5dfd5b21357b531d31a5009bce6422d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}}~((uint16\+\_\+t)0x5000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf568bebe87be1e8a7e1206658a50b3}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG}}~((uint16\+\_\+t)0x6000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae062a243b69b8a56226b0349ec51a9ef}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2621dc0d596c0c744d80e31f040820a}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f84beb52c644f8eaa67e4067708c7d}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088dc188d27ba601d5098bb0f7ec5ed7}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42fe61867f9c2975ef85d820856302f5}{Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD}}~((uint32\+\_\+t)0x00\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20551e8942a2f7578740ef8d2797f5e2}{Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT}}~((uint32\+\_\+t)0x00\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cd8d9bf0fcebcaf96e2f9a131b123d2}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS}}~((uint32\+\_\+t)0x00\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e88399828475c370fc777a1ab2d3d58}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315aef6279fff87c0dd1fbb691e4d83d}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga524d6bb507267b757f54a89b89a8b7b2}{NVIC\+\_\+\+ISER\+\_\+\+SETENA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4682204947d21842495025382e45a8fb}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f31ee863432615256b137741793a77a}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95058dbce83ff1339536029665d216e8}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bb1cf3d86f49f6785d125fa18352039}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131d008c6bc5bc26b989913d18d01204}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc5a554385260be8ebda6433b691fb2}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7851457a3c800072677e5cae54cc6cc}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84068d07c3276a8c03b13aecf67a8ca1}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259f4752dc739afb8aaf1e4146019ec9}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga371e8d82dd1bcc44c2ea8e90a66c5ae5}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a05a01f82e832e6da3452d39a7a6e2}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b78aa3c425d86301dc148de43115b48}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga447fc01ce241d2ae3cdb631498587efd}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga320d26a7e0e94b3f459bec4c90a3559a}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dcc230344b6e3401962a260e9ad7d45}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c792f54013ef2bf46392c813a9f966e}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574e2c400afa40e90866dec2746b6e3a}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6e7ac573075a189cafae29dee4af3e}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79519b08aa1fbf9449d754f03eaa49d6}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf92a4a2157b8a53c07d0f13f6acc9d6b}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765aebd3b4d179659c11212754d495d4}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b78a46bbcf70086a2cd26973f7420cd}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2166c96acab924d0cc6e84c019046a78}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a1543e4b66f8662a130e44811d63e8}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac420cda087473b34c86e110b5de0a}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf75bfd414772f29ac8d7eb20000cbe94}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bda2dc8c0afc0b29f8b5ad13ec6fa43}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed656de3e29c9870541b3c47041f0e2}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga565ddf52fd22e6d5aa9d606da5bfbb96}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd010353bce4fed442e08ea918a6642a}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1134b329f5284ae7b3e429cb905fa4f}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab197009ecc0031bc0a8b62bcdbaff37b}{NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb8048ac27c64c34aef747eb3845f07d}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c0e8d7ead740fbbc6efe1b44336c4d}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701dd2c4365790c5a9506ecc41f9fe3c}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace5cb2478698a64c214d63d79aeeed75}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff9f3ef9ac99c1b266ab1d8963b36560}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892fafa00274551ee17971c5f419138b}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd48066d81ddc85be2cb4dd71ddcb60}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a92307738d1730bd21d55c6c065b526}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7132ff32947d90bf2f537591e77823c}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b4758eebf43cc2bfc8183a3517c8c0}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f11ecc81c128ad3ef27899cd2a048dd}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b17e9837b0b1ccf28f7309afba8aa7}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e4b35a58a123c2e8fa4edb7e81aaeb}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521ef47669c32ba4b6fb34cdee181115}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f787e52461b5e3f777290ac4b8ff6fc}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac937ce62879648e947d70a4db16727f0}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6a88004a2ac9b270d73ab1ff53300bb}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73de40429d453b0a63ea4ed788e949f0}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393cfbe5e1ce46220aa5ebd9a1891d97}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fa2d0859938af8374b0ee52c7acb04b}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02572a777aeac75a01c94f56e23ff07b}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df2313e7432cabddba0b974b8f4f020}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c4599364e72b2d88ac386144a3fe7e}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b9bade4bebc1c058325e1aafc3fd8f}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92531bd55ca6aa771993210d485c0f7}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41766a9f4345819d8eea33b8753b9f6}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1bb79682735090f6c1bbf2b298f6c5b}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e63dfa3c37961071f48a76fd34e92e9}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1793fa80d1a517c94dc975dc1270bc}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b389b9803af7187df08ab3031be9509}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac7e634d9726387b9026c9504e52582}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11d39e1daa7b9c636fe16951745b011d}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb10af18569712590c4db5476292cf6f}{NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706ae5af63e84b9d9a901c030d39b2de}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ea480702ab09562864852893b9005c2}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d1b15a80c029c9aa985bb23a7ffb2}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2de13af9ff315637a1cd651847f022d}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76361988bf57c412fe73ffb799afd797}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e69812ce2bb6458c0c6214b1307c5e}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c03293d177e1bfe43be1d5eefbf5f8}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee79d95614db51d2e0ff530d09673e9}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga809b3f1ab6def76d15fa0b457445d244}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fae06b9e22eaeb3ee19bd19105b1ae2}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5459e94b315765d3f4e9ab9c6e00aae}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ef4ef84df65432e2e75448d851b789}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd66dd5953c24688917964115ae796f}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdcc8da708ddeee71a593050dfade50}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae51ee8367ba000f48692a84505b2b620}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6588454e29509bb1eae0c96a25bf7ed9}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6fee7fe7c8ee64ddb5cd2a419ac88e}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d421797a1718a74cf4ff4b58d4f4fd}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae2b82da99561dd033e74b0b3a3aad0b}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a078aafa6253af4b17ca28cdbc3699}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d2e9109ecccd36be4e6230d95cd648}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf4ff376f8afcc661184028c713c5c0}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76ddcc81d3c5e498ab99f23183bf4a5b}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db2d31426967beb45500dd82816e6e5}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0b7e1a693eb4a090622b18f79a2b6d}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac91b78240ce32417e0916fce399c5035}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf6576e0ed8e79909372b9f29b36ea05}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc96581240b52ea223b8512e5fe404f}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef6dcabdd3b151cf81f65f27f160c8b}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaae73e711685955c9bbd810a8750b2}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc01bacfbd4e6533b8114ad67766f50a}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7973887dda1478e3941782ec6cc33a6}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569e37431b777e42c39bd6a708150081}{NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c6a7e54654b4873816afad7984fbb0}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecd77abe8ff78b4679c965b11e31ac3}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a68ba7be8374cbedfe18c15a852100}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad0271ce6eb2fd787881a526acc9ecf}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601ded5d1439ded3a734b80ae3d9ac42}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fa186cf67d658dae40dd70cd0b55456}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0560ad9cc66e9a4d3b6d918745752350}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81743f1b0f020b023cd627dc6b46eed0}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167cc46ce9628e5cbc971f9248fadbc9}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19da2023fbcc3856feb1c5e8143d3126}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8047a8411c6e505edab25c0c7db179df}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9631ca376fd2fb30ca9fba782dbcebc}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a8a83be00f68acd6d3a6d8dcd81c73}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1535690e1151004707902cc49f280d2}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga704f098169cbfd48746e6fdb647cb139}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764a5bb88ee730049cdaa9823238e4eb}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641b9f2fc8a75d9a0f08ee9e764ae67e}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9563b3bc48251e3048bba95dcd8ce2ed}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacafd4aa7dbd587713c5f8460021ffbbf}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb158cb09839a27399daaec82596bdae}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fa77e3164f76f55c8b65716f7e78b3c}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga913321e79e4566f2589d0cf0cbc69951}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b95b5d83cfed1dc8e93252f350738f}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48498de37ce0e3630539a40e9748ac8}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7976e3ca5e53e365b2d5fe622f738800}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5aa740ee8b8ddcc9e28cad9cc2e287}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae71fd6b864214fc20cda783f983a3b99}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5d5368aef48a813695090fd367ec4a6}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8092ee7e81ecfa33294e8dc972e736a1}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e05fe155495b02aa07f086600d362af}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd72eea853122e43a77db5d11cf189b2}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3482d26f4a66f2e345f5877e5b7d4f59}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb29b21f8ac81d048b70b6ae17518ee}{NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00015005adbb6e281ac05f29b862772b}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96b2c2bf18a5845f65c23761f35c20c}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b032782f6ee599b3e6c67a915f2a77}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87128e17a9e614347d5b27f2e53c92cc}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b70628725abd184e4f3258f25552ad4}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad31486ae04d73eace12011a850855ffc}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabdfde449fc6a3c5c6bf5236ebbd14e5}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9888c42aada7bd962b44a207954f7209}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9028f6886fca410cb526352999f4911a}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101fc66c184d311ee995db2c8c82ef95}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6521600ff1bccc832e252b1b5676dd}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c29cb59542e009f5908814bc73f699a}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3ac5a2c4b87dc781facd9f0ab2faa9}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67765093e4ee4b2911e5f29b011e1a1}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b52deba459b2a9a6d2379c9b0b0c26}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393379d79019d81602dbc4311edc21fe}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9abe638115ec30e599c34c839515dd4}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac87de01e114b011a900bca17e7b729}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7a870327f07feef53199fe4befb2464}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bd00a6c07b193fa07761bc4c68cf1a}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5368786bfb44b9d31c62c180cf089b77}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad1a8c8e757e6d7a30c4dc2073693724}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89fc27cdcb3a0291dcb03b8d2537b566}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1e16e90060fae9442e54a02aade2c3}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423a9b1f0e4d06137bceaea3d482d7f9}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7cb5ecc8420bde213d4e25d698bad0}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3be82eac5db87b085ced6424940e36d7}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b17346a5573c34ca0d8fc3e8ebee702}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a42e366c56ce09eb944c8f20c520004}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2736661ca2d3411bede3dfdbe51edbb}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2b52a462248fe00401170951e51e10}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ab2699910a3c837f177b81e5c40d33}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7816041fba7d83cd8b3dd1ba10f80c4a}{NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3b08d85a1acb7ceb1e099323dcccab}{NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23faf79e734bfdb5799fac5916ff10cb}{NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+1}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80ea52e5abb18a63bd4c7578e47a1446}{NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9104db3d83a6c566e8bfd2a4b33a7145}{NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1282075e5142524bb85e3d2df0102501}{NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63b4e9a76d033470c30e0858306ddb2}{NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+5}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b2966818c404ea29e2db4667a3a6f41}{NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+6}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c1da5dac82bf4644b0a11c3a39cb2d}{NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+7}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02b1193affeeae87f9b1e8af4feded1}{NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+8}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98647b92f40858b03174d73fa9aa50e2}{NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+9}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2498ad6390c001f5520f17600935041}{NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+10}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f3bb417d3518b39303b9523c1461c1}{NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+11}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a5871dc95a2ca809773a1dde818c63c}{NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+12}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada03b8dae40bf704e4bf523d1aa22496}{NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+13}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966d733853ca1b07d12b7c66bfe7eb3c}{NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+14}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd3de39c1d0c6c9efbb9fab3b62d094}{NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+15}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc57da3ac7ef9d6de3b0a1ad84a35c3}{NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+16}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbcf647ec5f3b88447c40d82cbba784}{NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+17}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5980ea116aae6400b74fcbb7ab69db05}{NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+18}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d53e0b085d3151bead07fae93f507b8}{NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+19}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03b60b41f202d008226bc4a9596a833}{NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+20}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98a9cb7398fba35957f0d9a39451506}{NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+21}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b37a77e86e910e5f16fec4c1bac200}{NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+22}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc2bc84f21dc418ebca068a7a74fbf13}{NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+23}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac35639332d0dd2169659dacb334be746}{NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+24}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31813e988f709143c47b376411b63be3}{NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+25}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae874a405758adfc16a21ab2492cc01aa}{NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+26}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc988dabd555381a1e8546e8b0d4152}{NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+27}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c01a412ea1d6b0659e53f23edaa42b9}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+28}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab867187fcd218881e0309938fe902674}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+29}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7e7058f4cf233a7b220bfeb1048443}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+30}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df57e06dd24110f7a228efa85131bbe}{NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+31}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d41122756e2a2a01f07f5863312a0b3}{SCB\+\_\+\+CPUID\+\_\+\+REVISION}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga550badbbe87c076419c0cc1c914b6d3c}{SCB\+\_\+\+CPUID\+\_\+\+PARTNO}}~((uint32\+\_\+t)0x0000\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f7f9ef2f371fc3316931cacddd914}{SCB\+\_\+\+CPUID\+\_\+\+Constant}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2918ac8b94d21ece6e60d8e57466b3ac}{SCB\+\_\+\+CPUID\+\_\+\+VARIANT}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d13461f7ac56baf2bc2005f49b08c9}{SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03823cedb24b4d4c95812f121a2f493}{SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE}}~((uint32\+\_\+t)0x000001\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842275c9ea59be843c92d28bda1e554c}{SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ba96d4d975d2ad3cd43c091b1e65af}{SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING}}~((uint32\+\_\+t)0x003\+FF000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc9f4da4f73fd9aaeee3a8c97dac8c2}{SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699279156aae0333110fe24a5e4e3d21}{SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739c687961a5555b6a3903b617461892}{SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1208f2e1fba16f8ce1fd533f48228898}{SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b3c1eebacbbc3d33ecf875e2e298a1}{SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d08b3c1bd96c4c12dddd25aea063e35}{SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7d69b63652f05f4ff9b72d110dec7a}{SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a53fe56449df9763635b9ef14ec4eef}{SCB\+\_\+\+VTOR\+\_\+\+TBLOFF}}~((uint32\+\_\+t)0x1\+FFFFF80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfbd687e656472904d65b6e76e60d32c}{SCB\+\_\+\+VTOR\+\_\+\+TBLBASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec31f9ed3b476e1ec623b0d89df51280}{SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d9b3c94c860a0b0b038285ca817fd3}{SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86c65d10100e2fb5fdcf826b2573b5d8}{SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562fa27a50d34fb3e182eb90d1de7457}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73ed5772b7584aa9100568c39883e2e2}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae71495c63cf23ccc57ef1d00ce05bccd}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355be0b34a767b11718c8e3640e8de7e}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10749836707315bc2ede47d13478bf1d}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP0}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372eac3d95632115359a016557cc9692}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75877ae3cc09849e0c4ccf2711d4780}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP2}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8f6a9d617d3fed71ee7379243560d1}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP3}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dfd544733beb12e6097d3c58cfccee5}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP4}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb910c0ebae3006b6f6892794627268}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP5}}~((uint32\+\_\+t)0x00000500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7aa631763933a39471da41af3cfb54}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP6}}~((uint32\+\_\+t)0x00000600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2decaa6e4210f1432b59b6939808c61c}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP7}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5876f1c12d6322a188b09efe77f69d}{SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c09346491834693c481c5d5a20886d}{SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef484612839a04567ebaeeb57ca0b015}{SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f4f02bfc91aef800b88fa58329cb92}{SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe02e0bb7621be2b7c53f4acd9e8f8c5}{SCB\+\_\+\+SCR\+\_\+\+SEVONPEND}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga737bd09d6c94b325cfe96733585ee307}{SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3eb65ed64479d1c4223b69be60a786}{SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a075d1f9722f6972ed1a98305e24cf9}{SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1ca0625d0b4b5be3c4332258c28ec4}{SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985f7560606f6e257a8b2bc2671ed33d}{SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c71d4e534d7d822ce32c3dec82bebd9}{SCB\+\_\+\+CCR\+\_\+\+STKALIGN}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60573307b1130b04328515e7763d46ae}{SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+N}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983c00520a6b78a9460ae3111dfa30e8}{SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+\+N1}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab95e7b7b52dfa7c7a36f58aa0647b7fc}{SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+\+N2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ddf910806ca32e520bffc56c4cbca4a}{SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+\+N3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e9f142e8f310010b8314e41d21bef1}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a35f7e2e94c192befb04bab6976598}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6121f12dfa519ab80357d2389830990}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395ad78789946e84ddbb0a91a575331d}{SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d926840743a22c4ff50db650b2a0d75}{SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ce384582328f1a9d38466239e03017}{SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f474b85e95da35c9ee1f59d3e3ffbdb}{SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d4a7079ca06fdca02ebe45cd6432cd0}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafac0c649448a364c53b212ba515e433d}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2813665d25281e4777600f0cbdc99c}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1300357a6f3ff42e08be39ed6dbfea73}{SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2465518e8ed884599f6b882f27ee6f0}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213b425d7d1da3cbaf977d90dc29297d}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cc5ea368212d871d8fce47fee90527a}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc88b5969d2dbb51bf897110d3cc0242}{SCB\+\_\+\+CFSR\+\_\+\+IACCVIOL}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f410df03c7f484fabaa4119abd9746d}{SCB\+\_\+\+CFSR\+\_\+\+DACCVIOL}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5332dd0529939aff8423098fa15ad0dc}{SCB\+\_\+\+CFSR\+\_\+\+MUNSTKERR}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1e442beded4c10598ed3004e8189cb}{SCB\+\_\+\+CFSR\+\_\+\+MSTKERR}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa36c9f483ec60455b3b1c26ea982e214}{SCB\+\_\+\+CFSR\+\_\+\+MMARVALID}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378bbf2518753b08a0c179c2e268dc50}{SCB\+\_\+\+CFSR\+\_\+\+IBUSERR}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eaebb9d9bc21b989cd725c6e6f15803}{SCB\+\_\+\+CFSR\+\_\+\+PRECISERR}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2464f89eaba18baa6249586cc5b79b3}{SCB\+\_\+\+CFSR\+\_\+\+IMPRECISERR}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0d8bc67ad889cf6e7ae4f2f25add5fe}{SCB\+\_\+\+CFSR\+\_\+\+UNSTKERR}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923371d7146ba7049580ade8ade972b7}{SCB\+\_\+\+CFSR\+\_\+\+STKERR}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98e5207b4666912c14d8d025fd945e9}{SCB\+\_\+\+CFSR\+\_\+\+BFARVALID}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb585bfb9849d490ca5a9c5309e15d92}{SCB\+\_\+\+CFSR\+\_\+\+UNDEFINSTR}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d1d5e9fda7e579adf017c6e1fd391c}{SCB\+\_\+\+CFSR\+\_\+\+INVSTATE}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaced0c08c35b56d5b9b2c2c2bed7b869b}{SCB\+\_\+\+CFSR\+\_\+\+INVPC}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc890a270e6baf8bb6c76ca81d70236d}{SCB\+\_\+\+CFSR\+\_\+\+NOCP}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f4e8e6fa2c0a706df0dd0d167cfe10}{SCB\+\_\+\+CFSR\+\_\+\+UNALIGNED}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9ae7e5d5a7432cfd436d2e09a3dab84}{SCB\+\_\+\+CFSR\+\_\+\+DIVBYZERO}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3027c1edb7f5348120c336517b1c5981}{SCB\+\_\+\+HFSR\+\_\+\+VECTTBL}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac83ebdcd8f8eb57b964e6f7d28836a93}{SCB\+\_\+\+HFSR\+\_\+\+FORCED}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc4429b8cd51f602af4c81510d0d156}{SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a7fe275734a0e3c6fc8fc61f32153f}{SCB\+\_\+\+DFSR\+\_\+\+HALTED}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e74763573130dd268a2723c4ef8ff16}{SCB\+\_\+\+DFSR\+\_\+\+BKPT}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b2711bf71bcd58516b0fe600e7efb1}{SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3d7db2d008e5b0bb5e0ae8a4dc266a}{SCB\+\_\+\+DFSR\+\_\+\+VCATCH}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga823718971909cfa0883c39bc86b97197}{SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e67a3513cfb4a2989f2bcd3e680f3a6}{SCB\+\_\+\+MMFAR\+\_\+\+ADDRESS}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa557e7e79fafad57070e8a9fbafd1b}{SCB\+\_\+\+BFAR\+\_\+\+ADDRESS}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46cd60d29b6615de7c70a9d4bfc6297d}{SCB\+\_\+\+AFSR\+\_\+\+IMPDEF}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{EXTI\+\_\+\+IMR\+\_\+\+MR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{EXTI\+\_\+\+EMR\+\_\+\+MR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{EXTI\+\_\+\+RTSR\+\_\+\+TR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{EXTI\+\_\+\+RTSR\+\_\+\+TR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{EXTI\+\_\+\+RTSR\+\_\+\+TR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{EXTI\+\_\+\+RTSR\+\_\+\+TR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{EXTI\+\_\+\+RTSR\+\_\+\+TR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{EXTI\+\_\+\+RTSR\+\_\+\+TR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{EXTI\+\_\+\+RTSR\+\_\+\+TR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{EXTI\+\_\+\+RTSR\+\_\+\+TR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{EXTI\+\_\+\+RTSR\+\_\+\+TR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{EXTI\+\_\+\+RTSR\+\_\+\+TR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{EXTI\+\_\+\+RTSR\+\_\+\+TR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{EXTI\+\_\+\+RTSR\+\_\+\+TR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{EXTI\+\_\+\+RTSR\+\_\+\+TR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{EXTI\+\_\+\+RTSR\+\_\+\+TR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{EXTI\+\_\+\+RTSR\+\_\+\+TR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{EXTI\+\_\+\+RTSR\+\_\+\+TR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{EXTI\+\_\+\+RTSR\+\_\+\+TR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{EXTI\+\_\+\+RTSR\+\_\+\+TR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{EXTI\+\_\+\+RTSR\+\_\+\+TR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{EXTI\+\_\+\+FTSR\+\_\+\+TR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{EXTI\+\_\+\+FTSR\+\_\+\+TR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{EXTI\+\_\+\+FTSR\+\_\+\+TR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{EXTI\+\_\+\+FTSR\+\_\+\+TR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{EXTI\+\_\+\+FTSR\+\_\+\+TR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{EXTI\+\_\+\+FTSR\+\_\+\+TR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{EXTI\+\_\+\+FTSR\+\_\+\+TR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{EXTI\+\_\+\+FTSR\+\_\+\+TR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{EXTI\+\_\+\+FTSR\+\_\+\+TR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{EXTI\+\_\+\+FTSR\+\_\+\+TR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{EXTI\+\_\+\+FTSR\+\_\+\+TR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{EXTI\+\_\+\+FTSR\+\_\+\+TR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{EXTI\+\_\+\+FTSR\+\_\+\+TR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{EXTI\+\_\+\+FTSR\+\_\+\+TR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{EXTI\+\_\+\+FTSR\+\_\+\+TR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{EXTI\+\_\+\+FTSR\+\_\+\+TR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{EXTI\+\_\+\+FTSR\+\_\+\+TR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{EXTI\+\_\+\+PR\+\_\+\+PR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{EXTI\+\_\+\+PR\+\_\+\+PR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{EXTI\+\_\+\+PR\+\_\+\+PR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{EXTI\+\_\+\+PR\+\_\+\+PR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{EXTI\+\_\+\+PR\+\_\+\+PR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{EXTI\+\_\+\+PR\+\_\+\+PR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{EXTI\+\_\+\+PR\+\_\+\+PR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{EXTI\+\_\+\+PR\+\_\+\+PR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{EXTI\+\_\+\+PR\+\_\+\+PR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{EXTI\+\_\+\+PR\+\_\+\+PR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{EXTI\+\_\+\+PR\+\_\+\+PR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{EXTI\+\_\+\+PR\+\_\+\+PR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{EXTI\+\_\+\+PR\+\_\+\+PR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{EXTI\+\_\+\+PR\+\_\+\+PR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{EXTI\+\_\+\+PR\+\_\+\+PR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{EXTI\+\_\+\+PR\+\_\+\+PR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{EXTI\+\_\+\+PR\+\_\+\+PR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{EXTI\+\_\+\+PR\+\_\+\+PR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{EXTI\+\_\+\+PR\+\_\+\+PR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{EXTI\+\_\+\+PR\+\_\+\+PR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{DMA\+\_\+\+ISR\+\_\+\+GIF1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\+\_\+\+ISR\+\_\+\+TCIF1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\+\_\+\+ISR\+\_\+\+HTIF1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\+\_\+\+ISR\+\_\+\+TEIF1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\+\_\+\+ISR\+\_\+\+GIF2}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\+\_\+\+ISR\+\_\+\+TCIF2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\+\_\+\+ISR\+\_\+\+HTIF2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\+\_\+\+ISR\+\_\+\+TEIF2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\+\_\+\+ISR\+\_\+\+GIF3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\+\_\+\+ISR\+\_\+\+TCIF3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\+\_\+\+ISR\+\_\+\+HTIF3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{DMA\+\_\+\+ISR\+\_\+\+TEIF3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\+\_\+\+ISR\+\_\+\+GIF4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\+\_\+\+ISR\+\_\+\+TCIF4}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\+\_\+\+ISR\+\_\+\+HTIF4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\+\_\+\+ISR\+\_\+\+TEIF4}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\+\_\+\+ISR\+\_\+\+GIF5}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\+\_\+\+ISR\+\_\+\+TCIF5}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\+\_\+\+ISR\+\_\+\+HTIF5}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\+\_\+\+ISR\+\_\+\+TEIF5}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\+\_\+\+ISR\+\_\+\+GIF6}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\+\_\+\+ISR\+\_\+\+TCIF6}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\+\_\+\+ISR\+\_\+\+HTIF6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{DMA\+\_\+\+ISR\+\_\+\+TEIF6}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\+\_\+\+ISR\+\_\+\+GIF7}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{DMA\+\_\+\+ISR\+\_\+\+TCIF7}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\+\_\+\+ISR\+\_\+\+HTIF7}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\+\_\+\+ISR\+\_\+\+TEIF7}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7378f7a26730bfd5c950b7c7efb9272}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387640bb30564cbc9479b9e4207d75a9}{DMA\+\_\+\+CCR1\+\_\+\+EN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace00470cb24c0cf4e8c92541a3cc695c}{DMA\+\_\+\+CCR1\+\_\+\+TCIE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f14fe0da3c0d3252002b194097108a9}{DMA\+\_\+\+CCR1\+\_\+\+HTIE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cf72c1527c7610bcecb03816338b262}{DMA\+\_\+\+CCR1\+\_\+\+TEIE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9512b76e871908af4777604e42676be4}{DMA\+\_\+\+CCR1\+\_\+\+DIR}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c008055878f08bc33b006847890ac53}{DMA\+\_\+\+CCR1\+\_\+\+CIRC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03421fb76491fccc4b1e6b469570b995}{DMA\+\_\+\+CCR1\+\_\+\+PINC}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0af4a5f4c3e3dab2b6d06f3c11b2882}{DMA\+\_\+\+CCR1\+\_\+\+MINC}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7e53a0b94fa38dc14f2f9d4f99c768}{DMA\+\_\+\+CCR1\+\_\+\+PSIZE}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5e8b15368d6baca1f74fabde8dab06}{DMA\+\_\+\+CCR1\+\_\+\+PSIZE\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f1e7b62988eea6758b482ab3deb707}{DMA\+\_\+\+CCR1\+\_\+\+PSIZE\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f99b77927f2266f275dbbb21b1470f}{DMA\+\_\+\+CCR1\+\_\+\+MSIZE}}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55531c87343e2c7a0a7b463903525bc}{DMA\+\_\+\+CCR1\+\_\+\+MSIZE\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be46e87afa09b40f2efd0b00ea552cb}{DMA\+\_\+\+CCR1\+\_\+\+MSIZE\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b17026db327aaaf6368f13e6f2d358}{DMA\+\_\+\+CCR1\+\_\+\+PL}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcfa498b39ded500e6d2c895b26cda70}{DMA\+\_\+\+CCR1\+\_\+\+PL\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf158a0849c5c1cb8ff35f29770c71375}{DMA\+\_\+\+CCR1\+\_\+\+PL\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274c65bc7120061ed73fb4aca02bc1a8}{DMA\+\_\+\+CCR1\+\_\+\+MEM2\+MEM}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb96436a038c7077828511d100d4a47}{DMA\+\_\+\+CCR2\+\_\+\+EN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72231403a4703c8f9b30c31519905f17}{DMA\+\_\+\+CCR2\+\_\+\+TCIE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab10c029da9cab8f0166fc0a4d386a6e1}{DMA\+\_\+\+CCR2\+\_\+\+HTIE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39ce03a92cd76c66d01555d2a7565005}{DMA\+\_\+\+CCR2\+\_\+\+TEIE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbde7db83e7bc9df673acffb5d1c6d3}{DMA\+\_\+\+CCR2\+\_\+\+DIR}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8419395c2413c1c5a39293fe3c51b043}{DMA\+\_\+\+CCR2\+\_\+\+CIRC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga662ac6a62bd2759b8e254d979b94fd34}{DMA\+\_\+\+CCR2\+\_\+\+PINC}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae69693512a969cb7d71ffb697cc89fb}{DMA\+\_\+\+CCR2\+\_\+\+MINC}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f7159145fe396545b94eab4449c6487}{DMA\+\_\+\+CCR2\+\_\+\+PSIZE}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9493e150e5c1946483530b346744a6f5}{DMA\+\_\+\+CCR2\+\_\+\+PSIZE\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60acc9d4a361d491459dba62f820d9a4}{DMA\+\_\+\+CCR2\+\_\+\+PSIZE\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b4a55399708faa6abad771fd3cff5a}{DMA\+\_\+\+CCR2\+\_\+\+MSIZE}}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590d9af747a3b70102c0899abbbd2930}{DMA\+\_\+\+CCR2\+\_\+\+MSIZE\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a602816e76397bf90f4394193065984}{DMA\+\_\+\+CCR2\+\_\+\+MSIZE\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03e599da7a5da32129aaeb7b123e5c87}{DMA\+\_\+\+CCR2\+\_\+\+PL}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead3fb380db524c848a31d49d7dbedcd}{DMA\+\_\+\+CCR2\+\_\+\+PL\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80cbce6e70c5ffdf03c885791b35c116}{DMA\+\_\+\+CCR2\+\_\+\+PL\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24c6020357c18552920f3a581459f9e8}{DMA\+\_\+\+CCR2\+\_\+\+MEM2\+MEM}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fa49b0ad3de90cc1c426b10cf1c191f}{DMA\+\_\+\+CCR3\+\_\+\+EN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc09c8f9356f8a0d6443d7403a4d405c}{DMA\+\_\+\+CCR3\+\_\+\+TCIE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8119a569028b6a6ff49db72f88be1c3b}{DMA\+\_\+\+CCR3\+\_\+\+HTIE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd2fcd28d0aa8df1ca1bdd3211d455d}{DMA\+\_\+\+CCR3\+\_\+\+TEIE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678a5d91e74ce581cba96143eff3e6f7}{DMA\+\_\+\+CCR3\+\_\+\+DIR}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95188ea292b73cead43bc83578818499}{DMA\+\_\+\+CCR3\+\_\+\+CIRC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68902d94629100d88a45d0367f802f64}{DMA\+\_\+\+CCR3\+\_\+\+PINC}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2abdd06dc67e7ce3eb58e2c1173708}{DMA\+\_\+\+CCR3\+\_\+\+MINC}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae55191f69fc976c45423422fe05855}{DMA\+\_\+\+CCR3\+\_\+\+PSIZE}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61d6c70b2dc2a536356135e5de21bbee}{DMA\+\_\+\+CCR3\+\_\+\+PSIZE\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1deb51665fb2061411534cedd06dbbb9}{DMA\+\_\+\+CCR3\+\_\+\+PSIZE\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb2577046f5e8dbae1752bd399c1635}{DMA\+\_\+\+CCR3\+\_\+\+MSIZE}}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6efcb54d1fec2de2dd5dfc06d56203}{DMA\+\_\+\+CCR3\+\_\+\+MSIZE\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f2bbe729a55547ae88af0d898615ca}{DMA\+\_\+\+CCR3\+\_\+\+MSIZE\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3882481a886166b84696ec3747a5185f}{DMA\+\_\+\+CCR3\+\_\+\+PL}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga946f5281d2b10185b79ad216a3a0c6bd}{DMA\+\_\+\+CCR3\+\_\+\+PL\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31df7655887ca23e40918b6c73f0e79a}{DMA\+\_\+\+CCR3\+\_\+\+PL\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d1178c083a156368dc20af8f45c2e8}{DMA\+\_\+\+CCR3\+\_\+\+MEM2\+MEM}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ba637aa09839dd4866d9b79da64271}{DMA\+\_\+\+CCR4\+\_\+\+EN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ecd535728f0a5e20acd4ca40a6e385a}{DMA\+\_\+\+CCR4\+\_\+\+TCIE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b1143740ddbb57e6a88a0c1efe6f67}{DMA\+\_\+\+CCR4\+\_\+\+HTIE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352bfbd9d24983387b21755f6680e63b}{DMA\+\_\+\+CCR4\+\_\+\+TEIE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8205d7602eb7d732726b9e52011e6c72}{DMA\+\_\+\+CCR4\+\_\+\+DIR}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275ab42b13b8a78755581808efea0fdb}{DMA\+\_\+\+CCR4\+\_\+\+CIRC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3f35660940e5f9b21bfbcde24a963b}{DMA\+\_\+\+CCR4\+\_\+\+PINC}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga390c755f21506c08ff22795ba294eb1b}{DMA\+\_\+\+CCR4\+\_\+\+MINC}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0234f5972817bd3f211a4418b960992}{DMA\+\_\+\+CCR4\+\_\+\+PSIZE}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga291a24527a4fd15fbb4bde1b86a9d1a1}{DMA\+\_\+\+CCR4\+\_\+\+PSIZE\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab59a122427b47da8917ec847c2a11a6d}{DMA\+\_\+\+CCR4\+\_\+\+PSIZE\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0c3bc34f23d75850aa05254d4a43d9}{DMA\+\_\+\+CCR4\+\_\+\+MSIZE}}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bb8ec64346554aa20529e059816ec51}{DMA\+\_\+\+CCR4\+\_\+\+MSIZE\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05890600e52d6a7bcac29858ae53b7}{DMA\+\_\+\+CCR4\+\_\+\+MSIZE\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga438f94eb5444944e340bb5be9b4abdb0}{DMA\+\_\+\+CCR4\+\_\+\+PL}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14772bf86f8d00386f824a974d0930e7}{DMA\+\_\+\+CCR4\+\_\+\+PL\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae28029a2215d23ef03ef29e0b096594b}{DMA\+\_\+\+CCR4\+\_\+\+PL\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd5dfffd772e5efa02bf7206f9d01011}{DMA\+\_\+\+CCR4\+\_\+\+MEM2\+MEM}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b326a9a20d8f2ede71a1230cfc6e037}{DMA\+\_\+\+CCR5\+\_\+\+EN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc3e08b6c055364158cfdbf53a18344}{DMA\+\_\+\+CCR5\+\_\+\+TCIE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707914f7d14246d7c993d24ba5d29f7f}{DMA\+\_\+\+CCR5\+\_\+\+HTIE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8976e26126b10cb911e81890b94e09cb}{DMA\+\_\+\+CCR5\+\_\+\+TEIE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68005a27ead66cb968d430edaa766ee}{DMA\+\_\+\+CCR5\+\_\+\+DIR}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdbfb907f2b03485e5555d986245595}{DMA\+\_\+\+CCR5\+\_\+\+CIRC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga762ef78adaa655d9f18da462d7f80e16}{DMA\+\_\+\+CCR5\+\_\+\+PINC}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c1a50b68634e208e1635bb58abf11d}{DMA\+\_\+\+CCR5\+\_\+\+MINC}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee4f4f04c32985ad1797f9cb3164519}{DMA\+\_\+\+CCR5\+\_\+\+PSIZE}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7ca44fb42b772ff1f75b6481a75c9c}{DMA\+\_\+\+CCR5\+\_\+\+PSIZE\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1295ed99d6e5ff626a3929ac4f79ff9d}{DMA\+\_\+\+CCR5\+\_\+\+PSIZE\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd29cd4f313c5bdd5977263443fa669}{DMA\+\_\+\+CCR5\+\_\+\+MSIZE}}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078b357481a99e295deccf8fcdf47cf7}{DMA\+\_\+\+CCR5\+\_\+\+MSIZE\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cf8c01c46bfbaa062fc98cf15ea25f7}{DMA\+\_\+\+CCR5\+\_\+\+MSIZE\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff8c18d3a085e78a44f45edc0b1db14}{DMA\+\_\+\+CCR5\+\_\+\+PL}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8a9b336b448ef4cb5cc0d1bbb5ae6e}{DMA\+\_\+\+CCR5\+\_\+\+PL\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518692360d821bb30cf836e8c9558c5c}{DMA\+\_\+\+CCR5\+\_\+\+PL\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07bea0e12e0ac706a6f7c448124ef9a4}{DMA\+\_\+\+CCR5\+\_\+\+MEM2\+MEM}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa390cdfed63dd4e80b9b36ff509a5e62}{DMA\+\_\+\+CCR6\+\_\+\+EN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c284e6d04517cb47fd401bb02fc152}{DMA\+\_\+\+CCR6\+\_\+\+TCIE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23bae5accea3b2a305debbc7469c7863}{DMA\+\_\+\+CCR6\+\_\+\+HTIE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5}{DMA\+\_\+\+CCR6\+\_\+\+TEIE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99cafc3705aa4f224d1a4f804756c9f5}{DMA\+\_\+\+CCR6\+\_\+\+DIR}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f17ba2bc4e54fd8f7aab802ab700c8}{DMA\+\_\+\+CCR6\+\_\+\+CIRC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772b475bf4486556456f0c915433a078}{DMA\+\_\+\+CCR6\+\_\+\+PINC}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da9ce010cf743a549c20cd545beb1d8}{DMA\+\_\+\+CCR6\+\_\+\+MINC}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709ecd29ac92652352442978d19c0d18}{DMA\+\_\+\+CCR6\+\_\+\+PSIZE}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f57663551eb1644c8dbd114f6614a0}{DMA\+\_\+\+CCR6\+\_\+\+PSIZE\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac737faa55be44e20c09343be2152538b}{DMA\+\_\+\+CCR6\+\_\+\+PSIZE\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ae53e204d28c22aab4e4065cf836c8}{DMA\+\_\+\+CCR6\+\_\+\+MSIZE}}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aabd7ba4fb157fd7ee98986330a5d4c}{DMA\+\_\+\+CCR6\+\_\+\+MSIZE\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1338ae6c9e4c7b8795796136c98670a9}{DMA\+\_\+\+CCR6\+\_\+\+MSIZE\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9450899a6841c10c33c6de7b6ef517f9}{DMA\+\_\+\+CCR6\+\_\+\+PL}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32b6403dbb0eb6c75a0eb947ef8140c7}{DMA\+\_\+\+CCR6\+\_\+\+PL\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b07ce0ad36a27a76d5c2738cfdac7ab}{DMA\+\_\+\+CCR6\+\_\+\+PL\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf83d9d61b227309201fc9c6662c294d7}{DMA\+\_\+\+CCR6\+\_\+\+MEM2\+MEM}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd71615f84eb85443ca3c5a346ad941a}{DMA\+\_\+\+CCR7\+\_\+\+EN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee626e57a25d83365bb9977473fac64}{DMA\+\_\+\+CCR7\+\_\+\+TCIE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00add0c51b7f2be5216b4d9c9bfb482d}{DMA\+\_\+\+CCR7\+\_\+\+HTIE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8b8909af2a6f397cfa9a0db25578e9}{DMA\+\_\+\+CCR7\+\_\+\+TEIE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171e60ec8ec8d40bd7ede02394fe462a}{DMA\+\_\+\+CCR7\+\_\+\+DIR}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666b8d997ea29a9a6a1543fa66881a87}{DMA\+\_\+\+CCR7\+\_\+\+CIRC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1db13905f5813f7e63009c463d9784cf}{DMA\+\_\+\+CCR7\+\_\+\+PINC}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f4c74798d6e3389ababb9b1c70375d}{DMA\+\_\+\+CCR7\+\_\+\+MINC}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543e1c261e0338c6353ce200db71ca16}{DMA\+\_\+\+CCR7\+\_\+\+PSIZE}}~,         ((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac22fc178469ac49b63892b777d01bf18}{DMA\+\_\+\+CCR7\+\_\+\+PSIZE\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b93563b085e30086a6959311ef8556}{DMA\+\_\+\+CCR7\+\_\+\+PSIZE\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980efc51623b9dc2bc7377a6fa340a6b}{DMA\+\_\+\+CCR7\+\_\+\+MSIZE}}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a8c4240d456e518aaf7524e06c9c54}{DMA\+\_\+\+CCR7\+\_\+\+MSIZE\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bdd0a51f96b2bfd2bf9c9259e93a506}{DMA\+\_\+\+CCR7\+\_\+\+MSIZE\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb0ffacc49baf0a87ec97964c29a801}{DMA\+\_\+\+CCR7\+\_\+\+PL}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea041c610341674d5f3c0dec6474769}{DMA\+\_\+\+CCR7\+\_\+\+PL\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83de368de49aee0b03a5b180671974c}{DMA\+\_\+\+CCR7\+\_\+\+PL\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7aec8d57e5f2c62be5cae2f8d134948}{DMA\+\_\+\+CCR7\+\_\+\+MEM2\+MEM}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8da69a5631e89e54b5d138b8c0a139}{DMA\+\_\+\+CNDTR1\+\_\+\+NDT}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9b2052eb35128233d719f6b4ec995d}{DMA\+\_\+\+CNDTR2\+\_\+\+NDT}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d1cb5b77051c2e845033d77970fe61}{DMA\+\_\+\+CNDTR3\+\_\+\+NDT}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c5291e36f5610b6fbc06a9a28baa2b}{DMA\+\_\+\+CNDTR4\+\_\+\+NDT}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffaace354e7c939d6b199d639a24bbb6}{DMA\+\_\+\+CNDTR5\+\_\+\+NDT}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35dcc846e8e088220e6555d7388b8199}{DMA\+\_\+\+CNDTR6\+\_\+\+NDT}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7063058cc300e14d1b90c0469eb4688a}{DMA\+\_\+\+CNDTR7\+\_\+\+NDT}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110deb1459d00898cbf29d06405cc09e}{DMA\+\_\+\+CPAR1\+\_\+\+PA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0272feeaba4aaf2dc745d21c6dab22}{DMA\+\_\+\+CPAR2\+\_\+\+PA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb41094cbcf1cac82c20e55433bba245}{DMA\+\_\+\+CPAR3\+\_\+\+PA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d96976601824fef159e69bf0c96f6ff}{DMA\+\_\+\+CPAR4\+\_\+\+PA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c22b129c9ca957e053d69c7b01dc94}{DMA\+\_\+\+CPAR5\+\_\+\+PA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga545c0999ca0bdb03c3e7e1cbc48959ee}{DMA\+\_\+\+CPAR6\+\_\+\+PA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d017e6632afe7a578d1206009cccc26}{DMA\+\_\+\+CPAR7\+\_\+\+PA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc4e0220aa1355af31da320adc46e19}{DMA\+\_\+\+CMAR1\+\_\+\+MA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bdf41371b8840c67eef7d9709e251e}{DMA\+\_\+\+CMAR2\+\_\+\+MA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28ac1f8f47528eab9454472a30998285}{DMA\+\_\+\+CMAR3\+\_\+\+MA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga579544b63b9c56bd70218902594313f6}{DMA\+\_\+\+CMAR4\+\_\+\+MA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76beec8af3bd0ceb2905c24fa00a957c}{DMA\+\_\+\+CMAR5\+\_\+\+MA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88187cb1bd9385601fce4fe69a420cad}{DMA\+\_\+\+CMAR6\+\_\+\+MA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga511636b3a71aaa2ae4ced1b30b3e805a}{DMA\+\_\+\+CMAR7\+\_\+\+MA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{ADC\+\_\+\+SR\+\_\+\+AWD}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{ADC\+\_\+\+SR\+\_\+\+EOC}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{ADC\+\_\+\+SR\+\_\+\+JEOC}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{ADC\+\_\+\+SR\+\_\+\+JSTRT}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{ADC\+\_\+\+SR\+\_\+\+STRT}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{ADC\+\_\+\+CR1\+\_\+\+AWDCH}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\+\_\+\+CR1\+\_\+\+EOCIE}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\+\_\+\+CR1\+\_\+\+SCAN}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\+\_\+\+CR1\+\_\+\+JAUTO}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\+\_\+\+CR1\+\_\+\+DISCEN}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM}}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a1a3b2c42e51fcd50a46f82d0b0843}{ADC\+\_\+\+CR1\+\_\+\+DUALMOD}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb566ea4be6f0ee17cd1ecbd08b7e26}{ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94ba8607512ac7c76ec2e3b661bc367}{ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fd02b7e150e14f6cc505a568f58c35}{ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d91e3b7dc8310b260b114a1e01596d}{ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\+\_\+\+CR2\+\_\+\+ADON}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\+\_\+\+CR2\+\_\+\+CONT}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2932a0004cf17558c1445f79baac54a1}{ADC\+\_\+\+CR2\+\_\+\+CAL}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76a91ece4a71450541ef2637fdcdfdea}{ADC\+\_\+\+CR2\+\_\+\+RSTCAL}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\+\_\+\+CR2\+\_\+\+DMA}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\+\_\+\+CR2\+\_\+\+ALIGN}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17af96980f14bc008357812c13bc4b3}{ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0cfed2e6b3dfe7a8794b29822e314c}{ADC\+\_\+\+CR2\+\_\+\+EXTTRIG}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\+\_\+\+CR2\+\_\+\+SWSTART}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97d1f61aa9d8c2279557f18e7303308}{ADC\+\_\+\+CR2\+\_\+\+TSVREFE}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11}}~((uint32\+\_\+t)0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12}}~((uint32\+\_\+t)0x000001\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13}}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15}}~((uint32\+\_\+t)0x00038000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16}}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17}}~((uint32\+\_\+t)0x00\+E00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1}}~((uint32\+\_\+t)0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2}}~((uint32\+\_\+t)0x000001\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3}}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5}}~((uint32\+\_\+t)0x00038000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6}}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7}}~((uint32\+\_\+t)0x00\+E00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8}}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9}}~((uint32\+\_\+t)0x38000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\+\_\+\+HTR\+\_\+\+HT}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\+\_\+\+LTR\+\_\+\+LT}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ13}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{ADC\+\_\+\+SQR1\+\_\+\+SQ14}}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{ADC\+\_\+\+SQR1\+\_\+\+SQ16}}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\+\_\+\+SQR1\+\_\+L}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\+\_\+\+SQR2\+\_\+\+SQ7}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{ADC\+\_\+\+SQR2\+\_\+\+SQ8}}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{ADC\+\_\+\+SQR2\+\_\+\+SQ9}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10}}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11}}~((uint32\+\_\+t)0x01\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{ADC\+\_\+\+SQR2\+\_\+\+SQ12}}~((uint32\+\_\+t)0x3\+E000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{ADC\+\_\+\+SQR3\+\_\+\+SQ1}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2}}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{ADC\+\_\+\+SQR3\+\_\+\+SQ3}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{ADC\+\_\+\+SQR3\+\_\+\+SQ4}}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{ADC\+\_\+\+SQR3\+\_\+\+SQ5}}~((uint32\+\_\+t)0x01\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{ADC\+\_\+\+SQR3\+\_\+\+SQ6}}~((uint32\+\_\+t)0x3\+E000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2}}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4}}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\+\_\+\+JSQR\+\_\+\+JL}}~((uint32\+\_\+t)0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\+\_\+\+JDR1\+\_\+\+JDATA}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{ADC\+\_\+\+JDR2\+\_\+\+JDATA}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{ADC\+\_\+\+JDR3\+\_\+\+JDATA}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{ADC\+\_\+\+JDR4\+\_\+\+JDATA}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\+\_\+\+DR\+\_\+\+DATA}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\+\_\+\+CR\+\_\+\+EN1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{DAC\+\_\+\+CR\+\_\+\+BOFF1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\+\_\+\+CR\+\_\+\+TEN1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{DAC\+\_\+\+CR\+\_\+\+TSEL1}}~((uint32\+\_\+t)0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{DAC\+\_\+\+CR\+\_\+\+WAVE1}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\+\_\+\+CR\+\_\+\+MAMP1}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\+\_\+\+CR\+\_\+\+DMAEN1}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{DAC\+\_\+\+CR\+\_\+\+EN2}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}{DAC\+\_\+\+CR\+\_\+\+BOFF2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{DAC\+\_\+\+CR\+\_\+\+TEN2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{DAC\+\_\+\+CR\+\_\+\+TSEL2}}~((uint32\+\_\+t)0x00380000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{DAC\+\_\+\+CR\+\_\+\+WAVE2}}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{DAC\+\_\+\+CR\+\_\+\+MAMP2}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{DAC\+\_\+\+CR\+\_\+\+DMAEN2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}}~((uint16\+\_\+t)0x\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR}}~((uint16\+\_\+t)0x\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR}}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR}}~((uint32\+\_\+t)0x0\+FFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}}~((uint32\+\_\+t)0x0000\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR}}~((uint32\+\_\+t)0x\+FFF00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR}}~((uint16\+\_\+t)0x\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57341732e9fca2df3bd9aa4ea53e14c7}{CEC\+\_\+\+CFGR\+\_\+\+PE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69eca6654f89f8b05bb296938678ac68}{CEC\+\_\+\+CFGR\+\_\+\+IE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b06cd4e47f4235d8880e1ba0e56e2d7}{CEC\+\_\+\+CFGR\+\_\+\+BTEM}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48c747693ec4dac8e4288ae4c0949def}{CEC\+\_\+\+CFGR\+\_\+\+BPEM}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab595a306043fe57ad4f406f828e483a5}{CEC\+\_\+\+OAR\+\_\+\+OA}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc49513cee6e3c966d67819c7b589030}{CEC\+\_\+\+OAR\+\_\+\+OA\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67025eb59c746c006768c62325bb8ca}{CEC\+\_\+\+OAR\+\_\+\+OA\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5801ac8c40252b9561f4a171ba3eb6b7}{CEC\+\_\+\+OAR\+\_\+\+OA\+\_\+2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ba741d39e9aa86c1c54e379e90dd67}{CEC\+\_\+\+OAR\+\_\+\+OA\+\_\+3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6a97186c20fa01ef6439ec7081fdae}{CEC\+\_\+\+PRES\+\_\+\+PRES}}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7650b5b89cdd9e209b4c4bd532f74390}{CEC\+\_\+\+ESR\+\_\+\+BTE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f50871fd72eb2e36cc5183964cda970}{CEC\+\_\+\+ESR\+\_\+\+BPE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b75f5557eecd4526136f408c853beb0}{CEC\+\_\+\+ESR\+\_\+\+RBTFE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26159aa09e800f3fff5943ad7c2c9164}{CEC\+\_\+\+ESR\+\_\+\+SBE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8872cc458e6dcdad0e035e40a032a0c9}{CEC\+\_\+\+ESR\+\_\+\+ACKE}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c1c0faf5849a25b87fcc39cb445c1e4}{CEC\+\_\+\+ESR\+\_\+\+LINE}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439598667c9acbf8f9dcac180a57f790}{CEC\+\_\+\+ESR\+\_\+\+TBTFE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0614d5d57649b31b3c67b364dc85d5fd}{CEC\+\_\+\+CSR\+\_\+\+TSOM}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af6df3394c54bb06e82048c091524e8}{CEC\+\_\+\+CSR\+\_\+\+TEOM}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273caacb035cb2ec64c721fa6c747c35}{CEC\+\_\+\+CSR\+\_\+\+TERR}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga650bba50140fa01d98abe80bf004a9b6}{CEC\+\_\+\+CSR\+\_\+\+TBTRF}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41a286b098018a445b59aefc40372e5a}{CEC\+\_\+\+CSR\+\_\+\+RSOM}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3291304e54d4f0b7e57cc5b8af4c8d}{CEC\+\_\+\+CSR\+\_\+\+REOM}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e33f1d4724efa45fce87ae2fcba6cff}{CEC\+\_\+\+CSR\+\_\+\+RERR}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa325807f8f3d4bdf8e989eeef208ca5a}{CEC\+\_\+\+CSR\+\_\+\+RBTF}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1693b38f41ead796577ab031d46083d4}{CEC\+\_\+\+TXD\+\_\+\+TXD}}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e626c018504658ba7515ad1693895b}{CEC\+\_\+\+RXD\+\_\+\+RXD}}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~((uint16\+\_\+t)0x0007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~((uint8\+\_\+t)0x80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~((uint16\+\_\+t)0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~((uint16\+\_\+t)0x000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~((uint16\+\_\+t)0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~((uint16\+\_\+t)0x000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~((uint16\+\_\+t)0x001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~((uint16\+\_\+t)0x1\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd52d261f99a969d9841a4426152b85}{RTC\+\_\+\+CRH\+\_\+\+SECIE}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990a6b449f70249a1a4baf19f64617d9}{RTC\+\_\+\+CRH\+\_\+\+ALRIE}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e23d339e15dbf883dbedb054cd1706}{RTC\+\_\+\+CRH\+\_\+\+OWIE}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c039206fc5c1506aba666387c5d34c8}{RTC\+\_\+\+CRL\+\_\+\+SECF}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca9bce7cb58e637876d1154710305563}{RTC\+\_\+\+CRL\+\_\+\+ALRF}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad801db5fbfc407b1959647765076b299}{RTC\+\_\+\+CRL\+\_\+\+OWF}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fefe3020ad4d61b54a516e8a65f30d}{RTC\+\_\+\+CRL\+\_\+\+RSF}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3829687c89579c020665c19b8937a820}{RTC\+\_\+\+CRL\+\_\+\+CNF}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc57b1110a53b82e4445c4770203fe8}{RTC\+\_\+\+CRL\+\_\+\+RTOFF}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5209d66a77da940d9a187bbaf73dc8a0}{RTC\+\_\+\+PRLH\+\_\+\+PRL}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1cd2db7134d6b3e21477ed466dd4d7c}{RTC\+\_\+\+PRLL\+\_\+\+PRL}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae88e723f16ec20925d0bc545428a6670}{RTC\+\_\+\+DIVH\+\_\+\+RTC\+\_\+\+DIV}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe06c3de2b371556e207e5079feb9afd}{RTC\+\_\+\+DIVL\+\_\+\+RTC\+\_\+\+DIV}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256cb0c8e461f345df89d77dae7c31a9}{RTC\+\_\+\+CNTH\+\_\+\+RTC\+\_\+\+CNT}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa079440c3cb1b864f226231f11664e5e}{RTC\+\_\+\+CNTL\+\_\+\+RTC\+\_\+\+CNT}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6fab9b1d06bb3f26eb038a1d7e55f5}{RTC\+\_\+\+ALRH\+\_\+\+RTC\+\_\+\+ALR}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e762953f42cf0a323a4372cd780c22}{RTC\+\_\+\+ALRL\+\_\+\+RTC\+\_\+\+ALR}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~((uint8\+\_\+t)0x07)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~((uint8\+\_\+t)0x7F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}{WWDG\+\_\+\+CR\+\_\+\+T0}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}{WWDG\+\_\+\+CR\+\_\+\+T1}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}{WWDG\+\_\+\+CR\+\_\+\+T2}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}{WWDG\+\_\+\+CR\+\_\+\+T3}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}{WWDG\+\_\+\+CR\+\_\+\+T4}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}{WWDG\+\_\+\+CR\+\_\+\+T5}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}{WWDG\+\_\+\+CR\+\_\+\+T6}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~((uint8\+\_\+t)0x80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~((uint16\+\_\+t)0x007F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}{WWDG\+\_\+\+CFR\+\_\+\+W0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}{WWDG\+\_\+\+CFR\+\_\+\+W1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}{WWDG\+\_\+\+CFR\+\_\+\+W2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}{WWDG\+\_\+\+CFR\+\_\+\+W3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}{WWDG\+\_\+\+CFR\+\_\+\+W4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}{WWDG\+\_\+\+CFR\+\_\+\+W5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}{WWDG\+\_\+\+CFR\+\_\+\+W6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~((uint16\+\_\+t)0x0180)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB0}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB1}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad154cab86ce34cebfe1f76e5c2f78e61}{FSMC\+\_\+\+BCR1\+\_\+\+MBKEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28dd9f93d8687cdc08745df9fcc38e89}{FSMC\+\_\+\+BCR1\+\_\+\+MUXEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bab7a47703902d187502ac765ebb05d}{FSMC\+\_\+\+BCR1\+\_\+\+MTYP}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b921567bd5a422c51f9a0f426ac3f6}{FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe2fd14b3c0d88aecfb9cf5b44995a0}{FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12297787a0580fedbd5244f0caa0a76}{FSMC\+\_\+\+BCR1\+\_\+\+MWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a6fe3b4b28a31c4bbf26a838695fd0c}{FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65592a6a20efa6aed5b59fe1eba508d8}{FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14aaca2a8bccab73c7726cf73ee9be16}{FSMC\+\_\+\+BCR1\+\_\+\+FACCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94857a0177ae12f1172da65d8708ae97}{FSMC\+\_\+\+BCR1\+\_\+\+BURSTEN}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57dbc565fbc7d8ec20fda7ef0da30df4}{FSMC\+\_\+\+BCR1\+\_\+\+WAITPOL}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad215e95feee8339393bd93a2bcea11f1}{FSMC\+\_\+\+BCR1\+\_\+\+WRAPMOD}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141a337e3f1479e79d62b567ba685bcf}{FSMC\+\_\+\+BCR1\+\_\+\+WAITCFG}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7349a91da7ba38277a068f4e8eea314}{FSMC\+\_\+\+BCR1\+\_\+\+WREN}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4611a02a4fa635b66d5b5e52328fc5}{FSMC\+\_\+\+BCR1\+\_\+\+WAITEN}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7936ff74a1cfba880a9b5bc943dc8661}{FSMC\+\_\+\+BCR1\+\_\+\+EXTMOD}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5673d96c0fb27c7faed335e05ad41c1}{FSMC\+\_\+\+BCR1\+\_\+\+ASYNCWAIT}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015672f5aa2132a55e316f5b7a577174}{FSMC\+\_\+\+BCR1\+\_\+\+CBURSTRW}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c99df3c6cebc68f6695ad7bc13f717}{FSMC\+\_\+\+BCR2\+\_\+\+MBKEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f65c4348ab55c12695730bde8be8986}{FSMC\+\_\+\+BCR2\+\_\+\+MUXEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf82247710aaeff72fb37113bff3daf}{FSMC\+\_\+\+BCR2\+\_\+\+MTYP}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac595e1e3045aad0b379367f47bf10a84}{FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9e5b00171ea739ba67a627a2484f47}{FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4099746e30f71a98ea71d1048a5d028a}{FSMC\+\_\+\+BCR2\+\_\+\+MWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8501d3ce728f6a074061294a9e5a54cf}{FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74276c5828d545cf4b2db2d568c60627}{FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4e1ad30533ab54b45987cab30d51a0}{FSMC\+\_\+\+BCR2\+\_\+\+FACCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8202b9b40d3912a6294fe2a0e28ebf}{FSMC\+\_\+\+BCR2\+\_\+\+BURSTEN}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f59e7aa2664f9c767ce22bec369698}{FSMC\+\_\+\+BCR2\+\_\+\+WAITPOL}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e93e4e902a636d4d75a1fd7e884afea}{FSMC\+\_\+\+BCR2\+\_\+\+WRAPMOD}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5141640b4dcb78a524740b681819f9f1}{FSMC\+\_\+\+BCR2\+\_\+\+WAITCFG}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad446f2fcb7909b80a8c1731141be5186}{FSMC\+\_\+\+BCR2\+\_\+\+WREN}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad015d2aa1c58b48681f35a4f92eaf7f7}{FSMC\+\_\+\+BCR2\+\_\+\+WAITEN}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d3e5d899ba2399d3318da577d58ac6}{FSMC\+\_\+\+BCR2\+\_\+\+EXTMOD}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45d1b552ba61ccbb1dc4ebfc556285a}{FSMC\+\_\+\+BCR2\+\_\+\+ASYNCWAIT}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64b1874f1ab83a1d0224cb66e504dff}{FSMC\+\_\+\+BCR2\+\_\+\+CBURSTRW}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7810ad338086a1ec9b15f339ed6f4d}{FSMC\+\_\+\+BCR3\+\_\+\+MBKEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae648c8591e7650cba828910638d3d}{FSMC\+\_\+\+BCR3\+\_\+\+MUXEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319fb6069b651eb947b4d0ba3c9f6196}{FSMC\+\_\+\+BCR3\+\_\+\+MTYP}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf33b80510e653dd32de2ae1ec1a1dfb5}{FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a038553e3a30df4b6e331cad504069b}{FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51097cfe8d4263a30d292e7e9dc73cd2}{FSMC\+\_\+\+BCR3\+\_\+\+MWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373b764c1a4104300eb587aa4510c1f1}{FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c7292c185269cc11d986f3ae0ceb24}{FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380c39b95426ac9a18c70e3f56016c81}{FSMC\+\_\+\+BCR3\+\_\+\+FACCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9badf60f5caa010e041d66d40af596a}{FSMC\+\_\+\+BCR3\+\_\+\+BURSTEN}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbca3d0aa315f3e9bc6bacf244bdb747}{FSMC\+\_\+\+BCR3\+\_\+\+WAITPOL}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fc6e205695d39b63c0f5b18c3cd214}{FSMC\+\_\+\+BCR3\+\_\+\+WRAPMOD}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab845515c37adae28d0e1452596cca7ea}{FSMC\+\_\+\+BCR3\+\_\+\+WAITCFG}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c9b0145aa62cafd915a4c7da1931b5}{FSMC\+\_\+\+BCR3\+\_\+\+WREN}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9665b36b791862c464f07ad49dea315c}{FSMC\+\_\+\+BCR3\+\_\+\+WAITEN}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab23550b17dca7ede57f8b5ef05f2e7}{FSMC\+\_\+\+BCR3\+\_\+\+EXTMOD}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e16fb6b68a8adb7722871ccdd2d9a44}{FSMC\+\_\+\+BCR3\+\_\+\+ASYNCWAIT}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c6da37696af84767f82efd0df3a7da}{FSMC\+\_\+\+BCR3\+\_\+\+CBURSTRW}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1ea2c2967cda7ef1597c4fb1a9dd9a}{FSMC\+\_\+\+BCR4\+\_\+\+MBKEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d644d34b59762d0b48f7784d3aed4b}{FSMC\+\_\+\+BCR4\+\_\+\+MUXEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9bf2c236b772e76174aff4388a1b6f}{FSMC\+\_\+\+BCR4\+\_\+\+MTYP}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d358ec27a34fe13131d852b950643e}{FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5abffefdc124215182346aba701183}{FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4ce32ca454c42344cfe73f71abd274}{FSMC\+\_\+\+BCR4\+\_\+\+MWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8f397cfb1f07421abeaf3060f7a329}{FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cd3a31190eb0cea8a72b55d8369970}{FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf769d7958a8c610ccca912600e61f30}{FSMC\+\_\+\+BCR4\+\_\+\+FACCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6ffdcee5dc3de1402bd8b644d6ecf4}{FSMC\+\_\+\+BCR4\+\_\+\+BURSTEN}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485976f8857949064d060374031cad3d}{FSMC\+\_\+\+BCR4\+\_\+\+WAITPOL}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35333cfffc35c7948ee0aa0e5672c3c}{FSMC\+\_\+\+BCR4\+\_\+\+WRAPMOD}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c35ab0ee9ee23a5352218b4b84a258}{FSMC\+\_\+\+BCR4\+\_\+\+WAITCFG}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2eef4eb8e6bb99cace5145b6ad09ee}{FSMC\+\_\+\+BCR4\+\_\+\+WREN}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458727d27c2bc7cede05f6537bfc1bd8}{FSMC\+\_\+\+BCR4\+\_\+\+WAITEN}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6794966a05855913923294f5c2ab69ed}{FSMC\+\_\+\+BCR4\+\_\+\+EXTMOD}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158eeaca2258bc25beae918d01e01dd8}{FSMC\+\_\+\+BCR4\+\_\+\+ASYNCWAIT}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19293300b8230e38afa1c16c526b3f29}{FSMC\+\_\+\+BCR4\+\_\+\+CBURSTRW}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab457e5d3a33d80db3ad070b1cf57669a}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29ca17c63df62cc12c06e6cfa3429e3}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb98ce348ba665f122e44ddc0390b45}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5e5c5b00c91aca1cc266622d3f30bf0}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0105afe671cd62730cf879072c80f3}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4a3860c48a62ff0290622e1937072d}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222a16d5a1a8deebaf39a96d94d3c3f0}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad1f9164644c4ff4c6ae5a655478abc}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9d68df0fd84b77342a565e9faad929}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e88e45163e76f529b5a94937526f45c}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae39175370a991b500962fd084230e389}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4488a428f33d96263a00a30af42b849b}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53bd6a1decfafdb420a37453b3b5545}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacce8f6cf5a9ba24943b3e762bde00aee}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99638cc2cbe0dead029c201e5f30c3a8}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec9346bbaf845f1dffe33c4a625c0ac}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c1578a85c4f2cef9e034c7b5da6d454}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf873cbfe4827496215eb08bb33ae4784}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad768d3ff0a5159e552663c9489b977f6}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ecfd25fb64efb3745ee96b2877a017}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c4dbd43df84559e30a9c332b265ad5}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9c9e09de00afad666ace28c608032f}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafffebd7a0cf6e6d80b65804c2c50ce62}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43afa754305cc1a7ff3075cdd4309990}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a146aec5d723a84945ae6da6c0692f}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef6dcccdb11a1b094966be0c019124b}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d832593697ba108d99a97e4fdfd159}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7e4efc546c1c9d16c750a4542e1c55}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e7d41e0f94ab896c6eea199eb0aef1}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42f22fc488e0ed0d06832118773123}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027548b6b5971a2c56558932c956fa4c}{FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf77aa4936dc4f35d1b426d147c643c80}{FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b336cf3ae23cfda19895927b63af558}{FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23697810b99730ddf52834a5066c1ba5}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827398dc098f2d08bb77a04b2e7d6ba3}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b40f47f2db0db78de6fe2df58b5d591}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558185a28aeedbb098890348a041a74d}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd4d42459a990825b61962d9118cd7b}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37c974d0260ba1dbd1acaf6fceb425c}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf56fc3a549d1e68d56e1587123bd27}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7d19f02444ce8b3286d44258c6caef}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9433e15e301d5d3f0dd6b73c9db2f7}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc538e46145ed4947194f3ad63e211b7}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d3fe096ea53ea073b78bd6ddbff58}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa066dab45a22ebd3a7102b92dcd251bd}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c15ca5fdd13efb5499f0e86bd5bc88}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cfe553d431ca6976f0d36c73045836}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga874499b29d2b72a75265f16a2d8ed834}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae7c94522af51d2f96a0fa715dfa9b0}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617a99e5eab8b31ff168557f93852a3}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83871fa5cde9d72ec840d29d43aa2e57}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacada2902f8612df1e5ac6e224bcf8d3c}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ad543195f36fdb3efdf7550381f982}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fdb25c494cf314cb680f84c5e0a503}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac8729c8ac330f6ade93a6a15a4ba70}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31920e8bf2d83ad3c2849f8e942bb6e4}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ba3172687049c687e3a38ec08d6c5a}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453c2a90dc3340596c9d34672cede6a0}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3247db1653b31df0c34ab7898400bb5}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0510047c932d2833f6cbe0a4a5d7b9b5}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1852b706b3c719c0eab8ef863b39e0}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ace24f50d1c51c978af55d47c13c0e9}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99389b63c4dee3c54aa1de36a4119add}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b93600977cde6e31a9464f87606043}{FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9383d89d5e557a166f6b8290892b89b3}{FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad200e1dc2d1835e3dc0fa8f0483eb2c0}{FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55daf436a25fadae7384611aa0f89}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6a21211dd7a3445e944af0fe1a4b600}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c23d36fa8e7e38048d94830bf0f74f}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93be4171cb7d0b66d8d4d12e61b07b88}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01cf0b1c88857669d10fee8d7ba4d85}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7833ee760b2400e6fb483b1d83cbdff3}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad417ccae1c4018d0ff5c76c942aeb2ca}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d0ae6af13ef088367cef06c7f207d3}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac029aaed48e2a3e2eedf767fe0ce0b92}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6aab5907bc42e140ca5a4d60fcd64c}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9ac671a510ee06e86c41d7876ffe10}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65fe87d29c1a4ee0b08014ed8e0423e1}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33e3df5c80255cb5e11ba427e9c224f}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a31f070e41c6785ebc606d4f25d103a}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220fbd264261a37eac09d4f6c0b79a2}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a3ad9f940c6942682d8d97b1eb0ca4}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739f2db66e52626aa9a5ee02c11d7a34}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4c4102ea6e6cf2082e78168edfc18e}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5eab2601ae3cd040bf44feb3e70c459}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf61e23804e0fa3ca45f851ca98de371}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a8d8e279c50995143ecf4124580703}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9c93b0ee64856981394a63d6a3a964}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fa7611b4ae197ab25cdf1cae9f8ee1}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf806c044b2a3d1417acc79907dcaef4b}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bf0683d046f9bcfb0d55a065ae69ab}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a80458ddd56b0dfa7cf3599b986dd}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655083fdb0e563b9a4d6ea589194ba02}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486280713c8f07d7033bce4e74825130}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8314e30c84dccd983de04fdeeb57c360}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e7da5269a2dac164c9d1d01da2bc28}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c8f213e437ceed2140f2c16a0416cd}{FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d50e71940995d42c5f9fadcb7cd61f2}{FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8bbfd5e08b73d1c5de53ee0ff0ddb9a}{FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44cc2146b4cf6bc8f43292512fd8cf8}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ee1ab3716b0ab1a4e7b51234af7c63}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd427c001c5b17a3e083c81f6b228a50}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae722fdaa69bfb7622aa80c82e3772949}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8ab4a1c7fe6e7dc2b093add88c274e}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e52ae9a5d59507bdf9f4f9da19444ed}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6200f13c3eed1e9646750897a987a2}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0803bc2ad60138e0eef53a53ca5bf537}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893711250b9d3ea2e5e48ca53d1e0147}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c73d4bb0ddcac383ca610a604d95b3}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c28625ee031527a29f7cb7db1bb97cf}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb0212604c6c58c9524adc7931e2897}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2353d753ca5532703b4f822b7d2a7382}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d82a6f3fcf69d6b96968118db7b8216}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0860f92bb204c4b5902d3e34b8b30a}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207a9eedfc1b244c393be3c34ea60a15}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dec1fa50fca6639be7179d445aacfe4}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1db211382068251dc5cfe44a175e639}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5391a8c2a1e8cd6abb81fa5b2836464}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbfd74790a1e25339151de440e3a93e5}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac39964e3792653e454538407b11504}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacee394c98ac568fe1d6df61c887ed53}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c7cd1d1a4954d494bd107400925f86f}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b0ab3235ffacca24e6b285460c5dd3}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931463443390c5a706303e87a538d1ce}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa53cb7c299e794915d3aba803374adca}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2315f17d1cd7dd9da1b0ee2f7e4ea29}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga808a7d758e6ca75c573d08ee92228745}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac376a62779292d64bfac24d572b743e9}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc558894dcb263451dbac13f48fffe1}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf731d99007936586f9e15f17c3c771}{FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e69759ab89b16573bafd2f6ded95bfb}{FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e486b11f6af0f566f8843a5c95c6a6c}{FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa5ee153cb4bf79f0d4ae2c47f365c4}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb80aeedb6d0d9cb09e7b4d3ff8b541}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dbbdff1e2f1d57727dabbc4b03c840}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411f0d164c26dda8132ff22856757470}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2bc67999e8d2b63771fa223ffa8e4d}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3d8ff62f87ab6aeb5170dd67de15cf}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e24880c23375636d7504d42077a400a}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb90dec93198b1d3077feb5fe508f004}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ef7d6cd5ec547a349462e4f31963b6}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a961ecd844e14a90d1b2f6c5d59196}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2641a6f415d03df324667662bd3dcf}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162800452847dd98d27a4078370518b2}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16476bfbbcb9726c1fbc593d3568a514}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623de376d9f5189d73068d0865a5049e}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade0627f53e3df25fdaa973db6159bd70}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab3c524b3e47327b24fa560feb93487}{FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16b4376e693343cf65ab05808398b7f}{FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632860254f0019e87c2e73c872d8d0c3}{FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9debedb9d28dc78574eafc829cde91fe}{FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c483e37ed994b71337a0e0777c1290}{FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f05e337758cdb98cfc833e43bd6d674}{FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6a7a7678ef3afbbed587cf318d1540}{FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515ba99da829728fa7128161786c933d}{FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d22659082e66df3f0497057cf7dda5}{FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af303f1131ff3de0894ec908de252c4}{FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa676b8e4f48602c27ea8edab61ce5db0}{FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87cae14e6bb4403b420fc9e4084d6e2}{FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0cddde5db2e0bb09f1c8938afd6ac98}{FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6553bd9ad305aa42341e08b1736260}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593fe1987e8c6052cdb992e629f1d059}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc23a2314a44b6ad9f293716f0c8a11}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9c799b36f45cad86a3f98d262baa6d}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95abc246eb528275d894346c0665e930}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae879db1879650f99b1c75635884bda17}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5826c5d5c544cd59210c071358fb8e9}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258acf47f7706a1cd0b0a914e63cbe17}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f1a9ccc80d1218935936539a000b84}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81de376a21fc25a7e1c31db341dfcd3f}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280652524006fbb3820597112136f14}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a0f0466162848135313296ebf44890}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e43e17e99141c9009c779cc359323a}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8791c2a33f740f905d45e3754e3353}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2a5797dd14b5b89581c5fb08872fae}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62bb3c772353b551de22915814115b6}{FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5aaffe4b4c549b247c31dead5585c6}{FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caca8a04c9768a84bcd958656ea8209}{FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae608705cf36abaf22e96e9c4c63d4363}{FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cb607738f2c3aa4dae4990d0754f73}{FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04b7ebcecadd4b515cac94159ea8d3}{FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5b453a7316f378f6bf222d5de5b515}{FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5e6363ecbd1c23b1f49a9cfb3301d2}{FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028fc0c3148bf9075c09ad311afee65}{FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9984c8161469dd0922de2d8c4cd9dbe5}{FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga320be3e2e266dc25bd02e10787b2ba0d}{FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe5419d99a7ad4d4eb761c82077d958}{FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6cdd284ad94abfef0f24fcb813b4558}{FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga455ba53d0f18173b0694d71757a084ff}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dddd5ba924b56867c9cb39484ef498d}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd242d768da1f9ab4304e91e5dabb5a9}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef99967dc66814cf5d732365c40daebb}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471ebb2d47fb951340df6ba22b40a788}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d031a0d71677932a68639ba88bd13e}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3948c407a5a4be6a21cccad0a8d12d}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea21d05228f7771c6306726af5da5a4a}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa574b3a1efe581d195789dcc8bba01f8}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8216cf865785468af58dbce0002a7c}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93d9fee8a67491918526019b439a00f}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ec40c6360faeb133cb224a6789bb51}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf23316e44d731620f0cbde29ae9a93}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31686e755ef0f98078d96c08891cf8f4}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a291f74abf021a7fe66ce8afd714c39}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a270daf60bba0a4a9de6607635b0264}{FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e2f5c1eb92f5dba7c2d76b6267805a}{FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad909c7569c4740c823bf4b31f93d4edb}{FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab17fdae6a3e63acc21280497e0761d15}{FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fbdeda5582325eb5eea0061209adc9}{FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05b769f726e31038cfa6bf4897453088}{FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900f347cf4b9debe88252ff1d453098e}{FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb44640d0ccf25b8c8ec4b24b3600d26}{FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6405794f28617802ba7bd3586a5f50}{FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974cf9ed84e54c78ee995b02cc605706}{FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a792c0c93d854a90bfbc36fa1329b}{FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d4e414ea73b47e07364e1a121af6a4}{FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada733b2bda718299345fd0191b25b49f}{FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8c3c14faf87768beced4e297edc7bfd}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ba73495f6192e409cc00f3e26e27e0}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc9fa3c1ceae0724f5005bb1e101775}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2007941f4869504bfef23edbcc18bfa}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcde23639f64241d95b02f5b950ef3cc}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe1198e70d843c883260d354b7ce7b5}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62786f538820baa3f0f8edb17ef1b74}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa69aa2d9cafe8f952721c88083c8a94e}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c6d991498c385991b461832fb093399}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac744bdeb5b9ae048b1fa1a07ce9ce9d1}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6656c89aac87fc226c0e80f8f753abeb}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5636aaec144530e1c46e819b62c95f09}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19eb9fccff444a00caf75b9d20a143ed}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40f9fa60ddb69fdcdcdface743f2c26}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa173c5ff9a7d316cd67897f8e36dbf5}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace3c57c780586c96ef5756d642c3bd01}{FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eae837a65cdce995c6fc43afd196e76}{FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265d50716e1b6ae2395f0da696b4d12a}{FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga095f121a1739bcc61e40f2fbb5e8b6a0}{FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11d5deb7f2aed21baeb4df3015440bc2}{FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6f7e16866ecede5f4258c05d95f571b}{FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9841723700d2b9611be2e7a7b0f19c33}{FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad628c523ceee80e41c02dd4502baee2c}{FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee2951c0bea4329727767db1bb96a4f}{FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1020e605f8a52d9fd857d3b91d23bf7a}{FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13f46a945d5daf6ec339781d3926a9}{FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e30f51c68b4ac4f9efee2cd5a45943c}{FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ba26fb09f035addbe1e4c3b0d093c9}{FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f3ae80c9bbede6929c20004804476d}{FSMC\+\_\+\+PCR2\+\_\+\+PWAITEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2bfd8de14f8c726439ba8f494b38a1}{FSMC\+\_\+\+PCR2\+\_\+\+PBKEN}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175ab8f61bbc0bb5692fb62691db1ce3}{FSMC\+\_\+\+PCR2\+\_\+\+PTYP}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656155275dc1c2f690687d07717e017a}{FSMC\+\_\+\+PCR2\+\_\+\+PWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae36f67be67a473c318fa937246c6de17}{FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6180d3899a37f7e518b1e4b8bf935baa}{FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}{FSMC\+\_\+\+PCR2\+\_\+\+ECCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2c6c5ed8cd459a0822c35ea9e6800}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR}}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1edc7eec1b5a76a851175e5a7caa6c5c}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8baae9949bd0f294a698721da24808f}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ba36d067efffcfe5ecea3af1411675}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4999b81ed8783cca5f3b25500183ff9a}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+3}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6513b62e23afdbadc4b25697378a0f2}{FSMC\+\_\+\+PCR2\+\_\+\+TAR}}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd7e456c24f5978e8cb1078c633f0d23}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+0}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0b2191750ab21af10f009e1a97ca13}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+1}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de27b9eb559156b7ed87407206b7a17}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+2}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c70f852bb8809e8ea4800a7dd616266}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+3}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2adbc7b4149193452b69bc55a968cd1}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS}}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e06e76b0dd7cc1f6b765b4c3ecfacb}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+0}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b947299d05921085b531f12db860f41}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+1}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199db72eae8707aba0b22ff18bd8bcd0}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+2}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3f15324eb8692ddf3f294f358b1d8c}{FSMC\+\_\+\+PCR3\+\_\+\+PWAITEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1334587ebb2f313078aab2c2f76cf7}{FSMC\+\_\+\+PCR3\+\_\+\+PBKEN}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade562589d0572ba223d2f6df265fe5b8}{FSMC\+\_\+\+PCR3\+\_\+\+PTYP}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f9b4e4449f105aa9bd3630f0466b9f}{FSMC\+\_\+\+PCR3\+\_\+\+PWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07191f4d5e3c3ec38b271b30cd1ee07}{FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8819a742324c0523f3dc6b8959bcdd5}{FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723c4c8c3b97cd1ce18c3b5c888e5b4e}{FSMC\+\_\+\+PCR3\+\_\+\+ECCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478e4371d8baf2a0b2675b3113edb071}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR}}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedb0d10b5b53656dc152b9264faffbd}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5536285f03b1732aed999d20c0e25aa}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d40ba9c0f0da58948ee2cc546b634c}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f96a640afa85d7521b05458f590a19}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+3}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199c4b0e690f0da0de46e372183da642}{FSMC\+\_\+\+PCR3\+\_\+\+TAR}}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0f17bcc683a5a6249348a63004e225}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+0}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4afb373f6f1cb1bedd653d8ea1dca78}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+1}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga597698c6059f70f61310456e83353738}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+2}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd7aaf7ffcad9f4477ac4f2927a0912}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+3}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d92853ca6f97f72682c2f53f686998}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS}}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506daa911151e1b9de3ed2b5030d1a5a}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+0}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6403c557bd93b5297fa7fbbf8dc49cc9}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+1}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf041e921fb9af07e9c709d79bbfaec89}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+2}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07ce7c785eb296a615b2c50415de21b}{FSMC\+\_\+\+PCR4\+\_\+\+PWAITEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f4a72bae5da27f8da23c13a54fe9622}{FSMC\+\_\+\+PCR4\+\_\+\+PBKEN}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2d6f4e9bdef35436d521ebbdca5e40}{FSMC\+\_\+\+PCR4\+\_\+\+PTYP}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9486b2b7346570ecc5715f1d551c168a}{FSMC\+\_\+\+PCR4\+\_\+\+PWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0995cb320e6293ea435df275ce67359f}{FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b6be32b3844a299a2c92089e81e27e9}{FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646509f8bebb0d662c730ed4cabe741f}{FSMC\+\_\+\+PCR4\+\_\+\+ECCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7164974019263cacbc7dda2fc14126}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR}}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd78ad0c755190a69b37ebac75a11dd}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0ea2e2287999d3c7d6583aab492514d}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dd56ee892fc187e105e4d820ce3b9a}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb8dc60a469cfa96b3b3b7fad25ac92}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+3}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c583f305906f19b15ce3dc177fa21bd}{FSMC\+\_\+\+PCR4\+\_\+\+TAR}}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62fe4ede4c658b788596e8ea6f325c9f}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+0}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9958cbf815ac97c3500a46aaf573f5}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+1}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga669e16ecd48c92f65bd66f2da63fe53f}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+2}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad298ef64d36721696517ed0d4ac12d32}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+3}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2308baba97f307b8beb6239702471038}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS}}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76514698225c0734c1e9be46b6dbd298}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+0}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c43076003bbf01f95765125e19ab94d}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+1}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ba96304e6618d4eb7672cdc3bd8f01}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+2}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f1b90b2da89b68aa754d0a89d60de9}{FSMC\+\_\+\+SR2\+\_\+\+IRS}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664d6e1440c12e76dfa34f716af85ed1}{FSMC\+\_\+\+SR2\+\_\+\+ILS}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6492ad6afe175283d07de38978936dc}{FSMC\+\_\+\+SR2\+\_\+\+IFS}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3216bd665a118239e6ef0b58ec5e8a8e}{FSMC\+\_\+\+SR2\+\_\+\+IREN}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9df0edd35d0ad6a35ff3a3b045b47c}{FSMC\+\_\+\+SR2\+\_\+\+ILEN}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755c088c58b27f79108675f56ea9d196}{FSMC\+\_\+\+SR2\+\_\+\+IFEN}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae2e544a4a515303f49815cdbd5ebbb}{FSMC\+\_\+\+SR2\+\_\+\+FEMPT}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad929e4a8c1fdb49ee6f690121336afea}{FSMC\+\_\+\+SR3\+\_\+\+IRS}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9803b4ab5b8cce213a80abc11c751d21}{FSMC\+\_\+\+SR3\+\_\+\+ILS}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafadff6b6f9e6430ada2f56bc9921dd7d}{FSMC\+\_\+\+SR3\+\_\+\+IFS}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12baad15533ecbc57db95ea4939bc782}{FSMC\+\_\+\+SR3\+\_\+\+IREN}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ac8f1f9f99c81a26fb54b597b57f12}{FSMC\+\_\+\+SR3\+\_\+\+ILEN}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7355e5368013759dbfabfec8b609ca8}{FSMC\+\_\+\+SR3\+\_\+\+IFEN}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga230562cf231dc79cd9354933b39ae7de}{FSMC\+\_\+\+SR3\+\_\+\+FEMPT}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163f7143d51b516af0d46b142222957f}{FSMC\+\_\+\+SR4\+\_\+\+IRS}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e19feccd1553911d08be673c4af72ad}{FSMC\+\_\+\+SR4\+\_\+\+ILS}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e7d71b32a0b70d772fbdc85f7053fc}{FSMC\+\_\+\+SR4\+\_\+\+IFS}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f17d22e07bb6674cbd68740b9708a}{FSMC\+\_\+\+SR4\+\_\+\+IREN}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b8d7c7b68723a4ef01843d547d95bc}{FSMC\+\_\+\+SR4\+\_\+\+ILEN}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97394e42be634cb441204f6bfffb504}{FSMC\+\_\+\+SR4\+\_\+\+IFEN}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7081cdf26e75bccfac1b6a29c04124}{FSMC\+\_\+\+SR4\+\_\+\+FEMPT}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a34195ddb7ab7aebc2acac39b27536}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga529858550113070878ce680da0a6bf7d}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28517c1f5aeded21b3f0326247b0bbe1}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f59339df091ad8a00d75c32b335b711}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7715c089272c9709e8f94590b46be609}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0e44106c1ec87375054be15b1cb84}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga221edf50060c5dad91de3c0b877fdbfc}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dc6beefe3ea22a84dbc44fd30843778}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14181cbd85100c2b3b104525c42ee6c}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7affee760cfe5d04a58bda9cd7fc5f72}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee1c7f3347678dff204e6ac8c6eaf4f}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56de464fa3f895e75f0ec2ff3f9e1e1e}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922a823292054746923fb13b8f4c1b5c}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f9c0141f457b0ef0ff42c1645d7337}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d15645ffe422f3e35cc03efd93361cb}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640d5866b22b11924b7e4c9bfc608624}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d69f501306eae03db719cb52065b3c}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127b0e01d15f1007cfa67247a99da26f}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2c79ef9df8b619e93c15b506f4fd7d}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd16a720c69fcac1f6b798cf6f9bbb7e}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4630e2bdb842914d0f7b53d4ed610122}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf699fd414971d0c52159c21652f5e58}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e1f50389b82f8737a12ef6d1683c4f}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c7b1a8cbcbcbcc0495ebd7c877ca9e}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd7c5637824522c2bd0f2cd165ca218}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ee3806d174025ab98d6c9148f17ae2}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1afae5788b827aebc3df92c74754b38}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7783e155a688bf79e68ebf570421c4}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bb51ecefa94c1ab3b91c7a14705b8c8}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0d8bf861d9918763b7391d4ad287b0}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd6a4457fa0ac4f1b98fdc58bef9999}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded9a6b1b516fa2595988c84c5465f9b}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b1831fb25422c7a126a7d029223394}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae828a4dde56e15f78ab156feeb329af9}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5464a2e8aeec6eb06c58283168ef97}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5ca1880a516478e1b8f1142066c004}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf69ac574f9be3c11ada1e2dc4c3abe4f}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee68bc7ff3e4cf11c2ca826541858c6a}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa10132605ec4a4be1ab48ee6b36080e}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd867b06de7c7a49244b6a35570d2cd2}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292a8826723614aa2504a376f4a2e5d5}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98703fee6465ba580b052ef76f2c63f2}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea28a64fc9a7e0df35826b4ec372361}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea51bbe866574be10bdc1d2d16bb9810}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702eeb8c3930ea564af728cc3bb9044b}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4243cb8b53a10143621872c0d0ed318b}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d8aad77f584d1c380b6d04d4984ac5}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf4638838e3cf2dfa076ef795596967}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1c65a1027062f3fff04dfdd24c33e64}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae23146168ddc8e06defd6e75390dde1d}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79640d63c03f94bd4f38859c46bad820}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d36841fa1730bbbc825278cffd623f3}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd34f98ee23b7a58ac63cd195c00d70}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f485579592b7fdf2e480523ee220418}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ef1e0f4db1e2792b0939f9058a149b}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1abd4698bb45c784b23b8d431eb90f1}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a93e71d784bdb1cd115805feac42d6b}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a5443b5236e71b8dfe0620abffbd68}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b330eabb266b26cf6aa93b12bfe7b38}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d1864268bb87124d127d92e8db54dc}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8968569a91c0b5d6c456074ddfc98aa3}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40967f9e19b41e2692b7fe1177b8629}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0da29e1e300e47aebb0bd47bf5f0563}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a77d54c66589f233792d30fc83e7f12}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8453ab8a7488ff13c681154bfd293c}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf023951ad4fd31a691cc26fc3c27ec46}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8d790834161e0224c878cd8eab190e}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26daeb039123824e2de5fdd64cb3a1ff}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd06d96e44933ce665b2af8c2a4098e4}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1254b2e2251da2b30aa297d1d0a1f8}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf33c72c5ab0747d587a801835cf1a897}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7304d0d28edd32a70be474e656fbf8e}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5cb5385ce2cef772ee4493c25617aa}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df1a1190522593b71da113c7ea8cfab}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa76a9c077f40e973df8fe6903c69c4}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ddc1ecb61313593976bf70aec06e9f}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4280253a6049c7739c6b70a6d7940998}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga153d7b557dc40b797f93bf5593808279}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8fc6eadc2e952227c121b6d6114834}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecce633b6da6db82000f1d39dc23bb3b}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c68698ff6f47551244ae5a26893059}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9673f81abf15ad70d09520db9ddfc58d}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c88b294c963e5be76da4bf3048af411}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d45891fa0a503d81f68f62f5fd18e5}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fa35a7722b6339a7cef85b5be2280d}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga929f7f1066e3f2d69c72126615d06cb0}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5282e3d9205f778b67ef00c27beb2918}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eed44a0b89a9f14b08c4ab2578ca5cc}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2429913d3b7993dfda75413f0a72bf4}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247eb296ad16d1c7f2ebea0ca85619f9}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5028f0c2a642b7faedf602f0b2c0d64c}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07eef15a372886fda3182f49e2e912e}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05a691ca81b6fe6df07adb1c5142597}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd4f50c33f4ec69e878983fb6065c73}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3cf67d6699d41fc042aed2be6d6aef0}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963acb8aef1a1e3f7f369421a3f9bfd9}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca8c6eb5fde2be7d38bde8aedb5522}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0352f9aa02c4037d690b516d7385d27}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880aa86c933687f7565b7ab79776923e}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b194500112e61e5dd41ded843bb08c6}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9298e847d13d24cbe87a3c477af9f02c}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591eb0822bbb91c4ba12f80d35424c4c}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db858408154b3694bb1fdc995f7e069}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e38ef7ec628928bea867de00af9b206}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81a86c24f41bd5363793953df972d941}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a6ec2df1aa20cfcfacaed7e60417a0}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443fff9e0a661cce0d3fe96886eceb0b}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90cf92af2475f9f7cadbb9553225260d}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6cd1418de73ee3b214be589912e45f}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab4718770edfb1b9b96df7410a58f79b}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cde8c8360b22a3fb63615b4274653c9}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80034b8760da9dd1faaf7e326b6002a}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11924ff951b3e939d2d20807901a82bf}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b81efbb998d5e86685075396fd83b0}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e89896b03049ad636484b44c7ecd670}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac751391f5acb1f3229ca65a3424d316d}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0f3115642332e5aef5cfa1b6b719d8}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fda97184969b04e909ac97d31da48e6}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43a2874230fbe9b87f9495a736b9363}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad30fbb45343ced8deb9bbc062dba46b}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78c7794f66cd2063464ab2e6ef2bd07}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c2de9009c75560a342122937b25853}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80b6a2fc197435f6b50b4ba035fb5fe}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac924773c5fcbee73186600247618d10b}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70b22c0b9a32e473f0eb56952ba58d95}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ade8feb15ddcef159ccf3ff55fb0c24}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad007c3c6fbef432a5e6bb08bd6e0b1ce}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5e19eb38592e84b9c0f3f57df51892}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13dface112bf1300689a4f00ba31abac}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0e1b34ac27f20c85db0f96eaeff994}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1582860673c5e72f9441095d5af7b8ad}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdd679f3b80617291639cafcdd8f77d1}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e89cd935ec26279bc9876d9dd07b07}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c42d6d5746ef8d763d36b04f6e4644}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93558ba1372a3709316b4734160b3874}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2726cd505612675158551fd9eed763f}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1ff9b8faa8372116ca931826d18a9c7}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4081b55783073164985488c9d4d6b8}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3cc10b4217452bae11c69ed9f6f1844}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e2929a1bcde578f374bbebaa9482d1}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac536419b5ef258fa3f9140387e2f134f}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5deab3153671ff06832dd651372f9ca7}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047723a357976aca5bdf6575327986d2}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859a5af02e12a11e7548085e9e186547}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0487c57e948411f16c3a35927e60dd5}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e68a5b1bb5996422eac084d586359d4}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8bd09ad36ab8cae67f87cb930ea428}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b9389601899ce2731c612ad05d9a96}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97893656a7b65ec5420382de0b264a11}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a6993a1cc304b9300bdc365c2827d43}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf65f61ce823183c3866607cab6bd09}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d5a3dd16094a6279766692694aa16b}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7668853b7956cdb13fd73ed10faf4526}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8aaf4c77a663cab07ac6c365a271599}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c5500a07e7885de5c372c55f147836}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddddbd0a403b2aeefcfdb28a7da56bf0}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34cbe7e282e1074e6c4b9645e48db2f}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771f2a5acde98a9760eb8a1338f416a3}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcc944836a379b2b878d5129ff94ddb}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf722482193ca6a1bf90f17af567e019}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2cc3ce135f309f7574f0c3d1a0ffe88}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66342cc1db5dcad99153b5a2f22140e}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a2e634d0f5e3c9716c0910e1efda60}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad34a9f1b84d670c4132c56fa30ca26f0}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2ed392d654694fc330c6721bed5728}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679d3ea50788981dac810ec62bc372f0}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75d74cf52f238826e87d3a3c27b52acc}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d656d40279e1655a6682dcc2762e92}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee75f2fcf37e20e983732f258f85371}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777b93e1e3c802ede605644d3ff3bba7}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39acada8d54a7a14d3838d042397bd74}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9d34b131aa7db353eef060ca37788c}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc6736af23f6f033568e0085cd19964}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41270d0ae8670f39b886b49e47e8195b}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ec453492aafacf205895c5398caf2}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48885375147c060687bbccc6a234ce39}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea193881223470d7b6a6ca3e3474a84}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab1f4cb68cfb8717d2b29e3a84987b1}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fd348b342ec248b821123f3310f475}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff1a3acc9bbab229000d48845ea1863}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4d8fb0d47b4a3fddf55c2532dd3159}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dac8bcf03610eb2d43b557f4d81532a}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac2576c2a95871cbf9babd0778372571}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e760bbe9714ac07f381de3af0abc36}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b472fd4848733a921998f0305b5bc02}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d0c69190a0d78fedc875c3dc6b9037}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga168c6f16be9721a5ea0e31230bd1939b}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72fe744c036b2acc4fff8733ac48b0ae}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4529b17de7cb4eeeff25496620978adc}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01edeaedc31867997a188fa89cab2ec0}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da7db34cd23f3126f224a0b845a66a8}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14644aa2ed55afe2094015d74843a994}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1023d5ae8fab70e7fdfbaff4ed46657}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906c9684ffcd8f0f9222cbfd0e21885a}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d341a7448f645a2f849e591515f020}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf278272c5fdaa8fa7c84e1c095690632}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3126347e126717a761af0b6e44b9d72d}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34afb78710ca450ac7065f0bc263075c}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf06c395d55c775b4fbe202bac517a6}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5c97b102bd1f2b61dcfb793c0d61d66}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738c8d87ebcdff68725a54ff7f39675d}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9610198e4710ca394e3aeb32aa229f}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd14059e9f658f37b3a1f18786395717}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a39fa40e2d4990097e31b47ad85283a}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239e412f20305d58416f10a79e253a87}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1aac62acdf71077ee4a9e8e9e6d2d6}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga836fd2ad42b0c9f6d0eb651589d04123}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35948e4e9e5ce9d674e9e70ca2aeafe3}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b746d7b655f6379af4dd4d5ba842492}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2dd87929111fc0c888dd7c311f8eba3}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353c0709e22a06998f05b908a597f525}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa777a5d42ac1e36044d7b18ffdd61a21}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c1778d08bfe2a40961f6acf023b9d4}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadb7001986c9a4c28052b46657ad7a7e}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa11a8d896354bd1c6645ac096db8e065}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a054f48705ec3fef0686c576f414f29}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14b77f09f496a1325b5384eef54dd4a}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c07a816f3065ae0c9287b6e3e0e967}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac31898a52e172935f354819c50d3ef8d}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35797347825725faef495c676269927}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45109e3dcc3c3a15efd13eddffdd8c9}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349e3a58f832fbc9de16955521355c29}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3304545838a6e20742b0203e0cb023a}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800ab779078734ca86eedb6c9e77bc57}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e29b066726c486c6503d417d18904b1}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga035a0645caab3851714123302dd0af1c}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb868a5bf3d33997c782f296440cabf7}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa48c96fedf31c6ab444828d60e471da}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga342e42235a123ea11544b1a230b07a75}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c012d7c41f51516580766d6ac36d82f}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5331b528505a31a2b39deca7a5ddba02}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabbfbc377efde5170ac484795a0a4215}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0be64ff24a6ccb7eef471ad2ad0e283b}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3fc1b8cfa57116c0521cafd7e733cc}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55064df0d9fab8a072da6baa7b85878}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1a288b385fcf83bfa95da479d387a4}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402d7221ee27ce71d1b8bb18539d8307}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274c5b835ec95c97c4f1c6ebbf72a096}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519b9b4ae5b136769278eb98eb10c3a6}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d013be2823d9ea9b81f8f76331c11d}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a14c965f1ff993e0976aaefe638e2f6}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49411f21445032ad8eaca19e89d204bc}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323dcc3be986d57d14b794cca0038953}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cce93379430df64fd697ad772bc477d}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3b5c59e3eb4e259ddb722b1e536e5c}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8c66264d4ec7b69de613cb528cfee2}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab943b8acd274a8892e691ffab36a6a21}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4184c40fd57a850605ac12c73553b6ba}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f966bdf26f7fa0f52076438219df7ee}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba68883e73a331543a2990a76d1e91a}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b2c084a1dfbf7fb7bd922faa48bad8a}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8aef29e6eaecd3ff2c13bae143b8b4}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43da355ad2eb7d974488a02921b1b2ba}{FSMC\+\_\+\+ECCR2\+\_\+\+ECC2}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798b288a17d84edc99ff1f5f81cf70be}{FSMC\+\_\+\+ECCR3\+\_\+\+ECC3}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL}}~((uint8\+\_\+t)0x03)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}{SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV}}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}{SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}{SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}{SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS}}~((uint16\+\_\+t)0x1800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}{SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}{SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}{SDIO\+\_\+\+ARG\+\_\+\+CMDARG}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}{SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX}}~((uint16\+\_\+t)0x003F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP}}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}{SDIO\+\_\+\+CMD\+\_\+\+WAITINT}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}{SDIO\+\_\+\+CMD\+\_\+\+WAITPEND}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}{SDIO\+\_\+\+CMD\+\_\+\+CPSMEN}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}{SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}{SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}{SDIO\+\_\+\+CMD\+\_\+\+NIEN}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}{SDIO\+\_\+\+CMD\+\_\+\+CEATACMD}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}{SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD}}~((uint8\+\_\+t)0x3F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}{SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}{SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}{SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}{SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}{SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}{SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}{SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH}}~((uint32\+\_\+t)0x01\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}{SDIO\+\_\+\+DCTRL\+\_\+\+DTEN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}{SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}{SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}{SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}{SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}{SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}{SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}{SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}{SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT}}~((uint32\+\_\+t)0x01\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}{SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}{SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}{SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}{SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}{SDIO\+\_\+\+STA\+\_\+\+TXUNDERR}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}{SDIO\+\_\+\+STA\+\_\+\+RXOVERR}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}{SDIO\+\_\+\+STA\+\_\+\+CMDREND}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}{SDIO\+\_\+\+STA\+\_\+\+CMDSENT}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}{SDIO\+\_\+\+STA\+\_\+\+DATAEND}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}{SDIO\+\_\+\+STA\+\_\+\+STBITERR}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}{SDIO\+\_\+\+STA\+\_\+\+DBCKEND}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}{SDIO\+\_\+\+STA\+\_\+\+CMDACT}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}{SDIO\+\_\+\+STA\+\_\+\+TXACT}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}{SDIO\+\_\+\+STA\+\_\+\+RXACT}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOF}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOF}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOE}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOE}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}{SDIO\+\_\+\+STA\+\_\+\+TXDAVL}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}{SDIO\+\_\+\+STA\+\_\+\+RXDAVL}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}{SDIO\+\_\+\+STA\+\_\+\+SDIOIT}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}{SDIO\+\_\+\+STA\+\_\+\+CEATAEND}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}{SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}{SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}{SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}{SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}{SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}{SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}{SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}{SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}{SDIO\+\_\+\+ICR\+\_\+\+DATAENDC}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}{SDIO\+\_\+\+ICR\+\_\+\+STBITERRC}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}{SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}{SDIO\+\_\+\+ICR\+\_\+\+SDIOITC}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}{SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}{SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}{SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}{SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}{SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}{SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}{SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}{SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}{SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}{SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}{SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}{SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}{SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}{SDIO\+\_\+\+MASK\+\_\+\+TXACTIE}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}{SDIO\+\_\+\+MASK\+\_\+\+RXACTIE}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}{SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}{SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}{SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}{SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}{SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT}}~((uint32\+\_\+t)0x00\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}{SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b67942accae8b35e4f00d92945b223}{USB\+\_\+\+EP0\+R\+\_\+\+EA}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga862576f20495c01e326a65cc0c112a57}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919b04e2492db0466720a7168694d3b4}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a0a17f3ca6007ab54c75287c3c1d12}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac929aa81564d7eafc42a47a521c21092}{USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+TX}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4e367bf70fe158bc233b2360cc6460}{USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+TX}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2589d948496337123baa2e93a63f440}{USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+KIND}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d066c87ce1f2dbf47eb69a858a1ca6}{USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186c25e6f0ae006d8de549a8b1b064b4}{USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9cc9e33a37333cc8e66fe898c891a5}{USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48254a5caf1609d76013d3b1936293e}{USB\+\_\+\+EP0\+R\+\_\+\+SETUP}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6734066538fd757f47f0efb9ad7ca14}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02d4ffe4917e7e0d2700799427c4f08}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3639d1306965e7bae933109d0b2a2690}{USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6435c568d9d0360237121ac23815be7c}{USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+RX}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae90a903ea5f0b585499692fddd0696f}{USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+RX}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61bfd17ec724c408a2fb89499949892b}{USB\+\_\+\+EP1\+R\+\_\+\+EA}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4365d763bcc7ec722cea3daad40c5e72}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ebc48561a0c72e0912aead4bfbb524}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8c1dc47238a31ff9141be84af85b3c}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4e3d8503c38d4b4b13a4505dd19977}{USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+TX}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2ede79abfcf2fb75f22124fbab4f6c}{USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+TX}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga936b9ec917ee6fb7bd187e319d2abdd3}{USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+KIND}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a77c1bb653218eb77c8bc7b730a559b}{USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f830c11fd819376d53c3d566809816}{USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac907cd092feda721460e04fbeb04a234}{USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53eff2fff5357ba65cb4b0d412ee8716}{USB\+\_\+\+EP1\+R\+\_\+\+SETUP}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cef1455ce114d301ac3abe67e286cc8}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e7aa9bc85d3bc00776a607ddae3b4b}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2b70ba0e02883b5625d716551707e2}{USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4afe4e239397c4d8b8907684918bdddf}{USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+RX}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac95bae64df91e841f74220a851bfb30f}{USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+RX}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4382ff093763783047c432fe09a12}{USB\+\_\+\+EP2\+R\+\_\+\+EA}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f1f93adc3349b90a2945a01cad0919}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabadb70a506a9cf0b55eb068b3ac0b00f}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae90b53c11f221d755ea4580d5f1c1272}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05c1c21c954c62f693262b673150938}{USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+TX}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7edfd23fc4691ebdb71644f473d6d135}{USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+TX}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7584ca4756416b5bc6d033f4c1696ec}{USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+KIND}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e42c6e450ff133d48721cfd674e2f6b}{USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543a5d09d3c3b2abcc16d793a0c71367}{USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd2fd604944ab1664f86e65652af1164}{USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga437b0f44882cc16d5828198bd488056f}{USB\+\_\+\+EP2\+R\+\_\+\+SETUP}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga497ea16b0ed9e0992e4c896032304df8}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3f003cf99146d6e081937528b55414}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79fbc5adeb91de8cebc00420a8dbf973}{USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326b63c254cb1c8ebc398344cb02d1d8}{USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+RX}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa01818d183df56ba169b41f9cb92693e}{USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+RX}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8103ec24894479d4215ea1f73a1def2d}{USB\+\_\+\+EP3\+R\+\_\+\+EA}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43442a705ddb3716213aeed77cb2c202}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c150a6637cf9cf296644d0444295902}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c0a133713e0f757e8747b2991351c9}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a06d117379ef703154fa597a16a153}{USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+TX}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72e92978d1718ed42354990dda6aade6}{USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+TX}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d4af5f3ff4983a17615aa6ba5d28a2}{USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+KIND}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac551f5a107469c923c8e8e89c707d280}{USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd48b4b976c45806d032ce78a5f76d3}{USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa2bc881917c5d7809842c32f49d8a0f}{USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc3dd0a7eb110e4bfaf6120a1ce4d68}{USB\+\_\+\+EP3\+R\+\_\+\+SETUP}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea3f225ef6c9d9a4689f93a8de2cf19}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910b585e43e597a50f2e526faa648ee2}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9766d9c6cfb0bdd7e408d06d26d6b801}{USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c2a17608b681cb8e787e18ce2dc1ac}{USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+RX}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d65ea974a9dd9cc481de80c11d3675}{USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+RX}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d0f2c5284ca348cc99e3e5c4294668}{USB\+\_\+\+EP4\+R\+\_\+\+EA}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf811e41751fefda5d9077cad2ba60b}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6b3c1e98e1413500545da080595e46}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67bbda2420d5fdb9f8892ed5c9e68549}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29acf144e69977a5cf0ca9374f79cb27}{USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+TX}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9454e43b3d9813ddc09475ab09855ca}{USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+TX}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a9a454cb564b08e3bb62359d4092f9}{USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+KIND}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1044c4ac3997a06e29a1681b922d702}{USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacafaf594d7356d1a4d971d32a41722d2}{USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff26b871511d2ab485af97d52f1f0623}{USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7087793d622a63056920f112fca7615}{USB\+\_\+\+EP4\+R\+\_\+\+SETUP}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0512a877b5b5705f0fcf9b9a30bc597}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a7fcb65f04cb50ad4c6a02de4d0731}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52086da3ad4981cef263854bdde59846}{USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac166ef194c7f31377a4f17958f7639cf}{USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+RX}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f2784a645fc6e657035150b6a3d9d7}{USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+RX}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14f464f2f9fb4191c28cf62c1562b40}{USB\+\_\+\+EP5\+R\+\_\+\+EA}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a66a56092148b1468f7739d966a88e6}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a56951790502a094b0ca005f059d04}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562ee96f7835677e479a8b0e3e4fff3a}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a4774972a2264a41dc414fcc63fa49}{USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+TX}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3458aa82347b2509fe87e1b372c79d24}{USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+TX}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41083108d46af2976d56c78bb3d2ac2d}{USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+KIND}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53060d1aa68286e5cd9896d54a47b297}{USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae60a01bef3a95d1ba57dbbc6ec2b6}{USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42091c492178dd4d3855df3d94c78ff9}{USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f5e59be6b6ec7e7b4350df7bde1c3e}{USB\+\_\+\+EP5\+R\+\_\+\+SETUP}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae708de938ec30cdb7d69dcb67d7b88d}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b412c07cfdd1de667d8d5a87b75edf0}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc6885776f3f10c9b60b425a7160e02}{USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef8b07bce336d51ce1e38c9eba6a4d4}{USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+RX}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b154f94e7c1c8f90a654181439fc25}{USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+RX}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab580a153e80a29d9a9e3bf092e3f9b18}{USB\+\_\+\+EP6\+R\+\_\+\+EA}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28dfec5b19802ed681ff9b61f31a3b6f}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4603d6adc29d8c5f424dae1624752e}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6cc32a6857d84de8c378718adbf01d2}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga856ec5e4b02785b27b947bfd3ea2347c}{USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+TX}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b40906a07a144c1e85befee6a52f8ae}{USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+TX}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38ccd0cc4d5fbfa074145bdc8b5f4364}{USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+KIND}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f3826ba70579298c3c65e04d906034}{USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf594c2e471ad52d40258609f41391744}{USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44020d31623bb3926810aa2ac37d6b1f}{USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa457c6b4828efcdd0776701d5674b18a}{USB\+\_\+\+EP6\+R\+\_\+\+SETUP}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga716323a13ae3dcf191477adaf541c543}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f49ced775693aaef2a4a1dc587356}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c92886f22d28a575c5af29c8cfd0333}{USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f5529ee2b7f146c5fe8f1211c6d654a}{USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+RX}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33fef6492f76bfd9226e50690c2aeb9}{USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+RX}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3552066cff58ccb5d14e6544376bf2}{USB\+\_\+\+EP7\+R\+\_\+\+EA}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa54931d69b103edd1645da14aa95cd2f}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82501bdb4d24970c55d1665419f0fd08}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52da5e2f3fe1ef908d1cab542453e439}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6314cddfd8f778397052c4cfb7a564e}{USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+TX}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c66ffcbfaa2ef979d04c608f16d61b1}{USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+TX}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f45620f93bc35cdc97f49c2296c4c5a}{USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+KIND}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8008f19cb9807a33e251ede8634bba92}{USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad35be686df9d41fe31b97dcbbb4121ac}{USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71ac160279048c68a8fa9dc9418b68f}{USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6542407d1b4fc193be57fef798f5b40}{USB\+\_\+\+EP7\+R\+\_\+\+SETUP}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a6297f8f4d92d046da5f5ed0b7df8bf}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c69e0a08464ae204eeda0d32a0e5cf}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28a0b7a215abd309bd235b94e7105d0e}{USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cf359b15d3ae41c1687b8adc92bd4b}{USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+RX}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57462394edc3a3da2f06671ec5532500}{USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+RX}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36c68275445560edf0ccb7aa76bc769f}{USB\+\_\+\+CNTR\+\_\+\+FRES}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2829af32a785e947b469b2bb0702ac8d}{USB\+\_\+\+CNTR\+\_\+\+PDWN}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1470b7921ac311a949ec100cf0228a}{USB\+\_\+\+CNTR\+\_\+\+LP\+\_\+\+MODE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec679add6d4151c3b39e43a33e05466a}{USB\+\_\+\+CNTR\+\_\+\+FSUSP}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dfc6611f4a04fd70dbe993d81d421e3}{USB\+\_\+\+CNTR\+\_\+\+RESUME}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fe7bddc1d39bf24e1bca420210f31c}{USB\+\_\+\+CNTR\+\_\+\+ESOFM}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21d26a7822bae0b6cc512782a75d44e}{USB\+\_\+\+CNTR\+\_\+\+SOFM}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4542414ab68ac0a722f9f3853b5c7a84}{USB\+\_\+\+CNTR\+\_\+\+RESETM}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae46eb0e83618bc7267543b7e6beaea}{USB\+\_\+\+CNTR\+\_\+\+SUSPM}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88ca8d955846272e2541b8e13f29343}{USB\+\_\+\+CNTR\+\_\+\+WKUPM}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f7187f084256a9445a3cac84b11cb5}{USB\+\_\+\+CNTR\+\_\+\+ERRM}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2a125a2e5bc4362faa7be62f6dafc6}{USB\+\_\+\+CNTR\+\_\+\+PMAOVRM}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf00ba2990a5f24fb0e05802d82f24abc}{USB\+\_\+\+CNTR\+\_\+\+CTRM}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aaa1c2bc97b02f8eac69a9a565ad73f}{USB\+\_\+\+ISTR\+\_\+\+EP\+\_\+\+ID}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c3cbe7072f6821b808037365962a93}{USB\+\_\+\+ISTR\+\_\+\+DIR}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b163b7bdc25b4f0671ec2c79cf10c88}{USB\+\_\+\+ISTR\+\_\+\+ESOF}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91395f98d9e70d3addcfa2aaca531529}{USB\+\_\+\+ISTR\+\_\+\+SOF}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937fa6afcc3a8fa3b3597ac81b39216b}{USB\+\_\+\+ISTR\+\_\+\+RESET}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4853d529d9326e3d24ef5fd2861b7d1}{USB\+\_\+\+ISTR\+\_\+\+SUSP}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e13c7c106d028a20a8af0244f66532}{USB\+\_\+\+ISTR\+\_\+\+WKUP}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50875e0075a050305a676eadcf6a5c3a}{USB\+\_\+\+ISTR\+\_\+\+ERR}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4581fce2e7008ea4be136cdfc3936e0}{USB\+\_\+\+ISTR\+\_\+\+PMAOVR}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f60ffd5846c9e50d93ae095290c575}{USB\+\_\+\+ISTR\+\_\+\+CTR}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d3be7ef58e1f59a72987d64aa5659b7}{USB\+\_\+\+FNR\+\_\+\+FN}}~((uint16\+\_\+t)0x07\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea5d4b642e7fb5143bbc4e87c1bcf77}{USB\+\_\+\+FNR\+\_\+\+LSOF}}~((uint16\+\_\+t)0x1800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a3b491dc96066d1123013fad4d2212}{USB\+\_\+\+FNR\+\_\+\+LCK}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111fda8e4479562f1de1891f33e795e2}{USB\+\_\+\+FNR\+\_\+\+RXDM}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5d46bbb39223fc1b5fda13cfa8f933}{USB\+\_\+\+FNR\+\_\+\+RXDP}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd696a8caca19577208704a7e42052}{USB\+\_\+\+DADDR\+\_\+\+ADD}}~((uint8\+\_\+t)0x7F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce88073eb71108badb92a5c78f64ef7}{USB\+\_\+\+DADDR\+\_\+\+ADD0}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cba15bd7622f022c8ecf9c23996cda}{USB\+\_\+\+DADDR\+\_\+\+ADD1}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13884e03fce0c07a3d69a55bf12134f9}{USB\+\_\+\+DADDR\+\_\+\+ADD2}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29a04a09ac0fab54a52b088baf23020}{USB\+\_\+\+DADDR\+\_\+\+ADD3}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6215ffd761b5a28b9f43b872341d16b6}{USB\+\_\+\+DADDR\+\_\+\+ADD4}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cdad478022df6c623e3b30a730e299e}{USB\+\_\+\+DADDR\+\_\+\+ADD5}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8dd96de36c30a85715f117b924d47c}{USB\+\_\+\+DADDR\+\_\+\+ADD6}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6ef86b3dba82f6bd83c6ae7d02645a}{USB\+\_\+\+DADDR\+\_\+\+EF}}~((uint8\+\_\+t)0x80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f0fc4eae4218739ae19da47d529829}{USB\+\_\+\+BTABLE\+\_\+\+BTABLE}}~((uint16\+\_\+t)0x\+FFF8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45ee53c334b9a5b7a76c6a67a8cb5b9}{USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a69f827b92180ac727ef2b71053ffe9}{USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e5882d2f9c800f802d512460f64cc27}{USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b688d42257abdcc81b89db80a2ff92}{USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83f5b7d19cee8505299d4878ccc5575e}{USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87638ae40365a8baf258baeccb812129}{USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1083183ce6a94d63d89476d2578f17d7}{USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga058df52c30718664b5d445d549305904}{USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6466be66a32084aa426aeeca5ef74611}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe051d0cb7517877860a5a38e5e31373}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a846405c7a0852212ddc1f517a6138}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b61342117bb4f9b3d638dfb564c7d1f}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799bcab3d651b3c536783fc28d45deb2}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa522aa2e3452118989393fa7559516e}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5336a8af382a4f44bd02ff947ae5208}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5902b57e1a62b4184f390b268aeb39a4}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e05d74911c3f2f4b1cddcb38460614c}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+0\+\_\+\+COUNT0\+\_\+\+TX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b03301f59b970f09fff74d2a791cf9}{USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+1\+\_\+\+COUNT0\+\_\+\+TX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8a1a09e0f6db50066db6392ad29ada}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+0\+\_\+\+COUNT1\+\_\+\+TX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f97f69dd4118bdd98b6c61348a3897b}{USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+1\+\_\+\+COUNT1\+\_\+\+TX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ceedf8b93ee2c7db35dd48f7d5829a}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+0\+\_\+\+COUNT2\+\_\+\+TX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5704e964fed758eb96b09997c19abad5}{USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+1\+\_\+\+COUNT2\+\_\+\+TX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23ab40e0542ae1c6ddd21d9610c7414e}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+0\+\_\+\+COUNT3\+\_\+\+TX\+\_\+0}}~((uint16\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7d9d78950ebdf3ca4a6eaa7dd6b909}{USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+1\+\_\+\+COUNT3\+\_\+\+TX\+\_\+1}}~((uint16\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c7e3c3111a01a49b24a6023deb2a27}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+0\+\_\+\+COUNT4\+\_\+\+TX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga497d72946c17156a3c4e5fab4f04bbcb}{USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+1\+\_\+\+COUNT4\+\_\+\+TX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2ce8e3c7946944039c8da300fa9f4f}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+0\+\_\+\+COUNT5\+\_\+\+TX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903de2a6593e8623df0265a3aa7d2c3f}{USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+1\+\_\+\+COUNT5\+\_\+\+TX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557e5d43b7249340751c6d1739c8c329}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+0\+\_\+\+COUNT6\+\_\+\+TX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3d9b88dad4428712bf8f65d8ae989ba}{USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+1\+\_\+\+COUNT6\+\_\+\+TX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626d9c1b9d1d457cc24b0f41657e60de}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+0\+\_\+\+COUNT7\+\_\+\+TX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114e69ac70c1cf101121af0db3fe128}{USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+1\+\_\+\+COUNT7\+\_\+\+TX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2b98ee0d9a41d8836f8580e863ca11}{USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6f7121f0fcf86c1f6cb40320c9fce3}{USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce92de63cc930b0686aa703451670e7}{USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c912baa8640f44ffdad020a9cf3eda7}{USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a18d4c41c96e4d6030040017e5749c5}{USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd684a969affde01213327484282ad85}{USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc7d1677761257a68f9fbdd9f0cfea6}{USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a15bf0bc533eb9b0f9277287b40006}{USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX}}~((uint16\+\_\+t)0x\+FFFE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b8f138bd79d878fd6bc75781b31e3d}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16db460f896a78fecb0a08268b722cb}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~((uint16\+\_\+t)0x7\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9f21700e6a42c1da83c03b3a171c6a}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ae8fd5c6023a7ca3055b4e1b6dface0}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace62d96a61d74274875079d890a9d505}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8df50dc4c9e28592e9571abab3be48c}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8598416841142daa1bd67e7d111a5443}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c255da617493dfc6a1ad5368683e90}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad111b8464ce99b4eafce3627f3f6290a}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ab1be6d4747c02c471043d8e54bb217}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~((uint16\+\_\+t)0x7\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6ed54fd59e77e756bad640d49c69cc}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790c6f6b1abb553b10c72f3004d9446d}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa42d8c47d90f4262eb6f156b2cfaf7c}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681a6d2ddd4de93d7cf1a573d1901351}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0650bffd6e1c4fa53614884f036cd85}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24d9a6da5f07f6e2d315877c5fb0925}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91afa91a2ee7defcdf8d1ba838b73807}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1902896254353e9344b99390c9443000}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~((uint16\+\_\+t)0x7\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5bad5394270a8023743caef811f8d0}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30874750b9a8b3a1234dd9e75d80a141}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b60b2edd03d164ca17f45d2c45bd866}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9dffc0dd597466cff67431ff448acbc}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd2741b81e7c3962b75be28af6a35f6}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8133ed1eea2001d225d3d67ae3c6d295}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae601b49c9405e0bb464eb3e277159df7}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga695b15f680c6f8555949762243c9b0a7}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~((uint16\+\_\+t)0x7\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d0f75680d4cfd19385b9c6bdceaa66}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0013e71026d28f4a9b8ebb2a3e517227}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada52f2f25530d758c807ee6ba0e57231}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf31fea84640d7fbe1adb6e655e669d}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e3089882278553b8f339e87bfb6241}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea88c4bc2909e5acc57d07df0d695c2}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009652e83a062c259d733ae599a4eaae}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a044c52a7d4be49f4d2d7ae4608384}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~((uint16\+\_\+t)0x7\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7410cb901e0b33303b76443b23c5512c}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c381cb684c140dfab2cb611eb8480d}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd9e641148320c33274dc03a36bbbb6}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaf2ec212c84d7210afbbeff64e2dba}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166cf86b8b0997653df6a3c6469dbf5d}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb387270d441cbcacf45ccbbed7d2a61}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d5932d0ea6fd0cd6f6a4a2f728abba}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f344dca8655341d8926797f3537c689}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~((uint16\+\_\+t)0x7\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8dddaf43acc52251aad974a51b65fe2}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c671b0d9ade6209c05911faf87bae8}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e799bdd938d11cab9a3e102ed78fd99}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c34e5ad0c5f961f4cec16fdf9db4340}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cbef96667d9c2f7e82439bd07610c2}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b21a5926cbbc55f725e2716ea9b7285}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9459e0a3d09d92824e687b25dfb3d6}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b10eabb1a809d4dbac50b911375f8ac}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~((uint16\+\_\+t)0x7\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bb0fc6c7402a8ad5857e7691be53cb9}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9580b86793273d583a6cd07e54ea5ccb}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91eab0bf0cdbf7223c1ebc96d5f0e79a}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7792b0da10d5e581b9e9231145bbd04f}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3ccda8ec7f383d0c27f426c7f83ed6}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e34be42a892ec8f0b988b44da37b94}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180febe3d2c719fb8ef109f9a3a8fe8d}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX}}~((uint16\+\_\+t)0x03\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK}}~((uint16\+\_\+t)0x7\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc8f0fd2141ec00e10d01e04f24cee21}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908809b30f09108564c4518a2cc25be4}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236e1b6a97d604e4a2b2ec6f9228524e}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga140528868074ec157520690a019eea52}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga961582548acbf74eb4c2b19d8e172bdf}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf97183e1c68fbd42f79f5f85d6edb61}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0a98aea86fdfacc1cfe9cadad7ee07}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb82ead106e311e0c84619fa34587bcd}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506b3fb239fbb87afa7d2efb1f2a2ce7}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29484bb25ef911e36e082cdc4f5a0fa4}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcc8d932a7d2487102ed799ac702e555}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76b3ced5cc0ccfea96d770f0149f219}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449760d8d9d094c5c19bf18c3e46a689}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeefaa008964bdd59f0ed9ddf4cd2ed2e}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f135196c703a71f4e326d01bf1a0c7}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05050fce6b3909c5895758a441d280ed}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7daa0d84fff66a85cc3f92d77cbbc767}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b11974ba84ca452333b84de23a683d}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784adbc265dd5ba53a298d1cc2ee50ab}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e21d2a0bf4043ca49f13bd502386f2}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3031e3c73a24634493bdadcb1ae024b9}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c46a3ac9c5283e9a3ee59ba06d2e94}{USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad806854db64e804920a3005cad144e33}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142a1df236a2d80950df352a5cd8ab49}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0518f94c4361d4124217e6a65a868b00}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2eaf3f44c1fae9411f562e5824a7b9}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8496248f78af8e025722724b505c2d3}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91af9576d467858984f67791a248e6e7}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf75af61fa3d097673e3962d5328759d}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebc7a5b54043adb49da9b9e51e00d39}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02d00bc945a618aeace5e452c4ba253}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548b49b414b09518b7d53aa8d909dd3e}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fd3bcecfad1f9e86d62e9821f5b975}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02e58910d5f8eb1b19747de91644f36}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd017cd17e28cfa3e91b20f1ef6fce80}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a344c7f66f4b101c7791d5fcc4b9387}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e0aee385a54249b15731e1e2bc0ebb}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7ab13751b1bb20927f93407e78d65}{USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29fa5a39578290c4559d812c68751a6}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51249f809be2ee225513613e6b8189dd}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1831486761d9efda4d1bb44899cb62}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae2d71c7457670bc3e73864f6652e34}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9510ae0cc724af72c3b6abe96438613c}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab703e72c99a86356fc94975661ee3dfa}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0348126db3c9e40f3ed4eb77d256fd4f}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ed7be1ce46ae7952d51d38618d7a82}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa3a9d85f8530c4249512470bf14a09a}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6d2a2f6909cbf3543629548ba51fc2}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0998980832f7ef957bec3547d041d8}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga224166bbab0f16a95962d3c1e704e14e}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b53c6be129906d7d63d9b88384e7ed2}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c773e3a2503f6c5e3e88b2d56f1d1d}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0cf76c39101eab6b9bd733c1f33716}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e9c03223bb6f8e2977672a33e67510}{USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f86e7dd0bdaa14454613ce773b36be}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf80e5e92027d75c9c2e7bae05304759a}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7a399d2c4a6677ccf3f7388f0ec1af5}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364d64e94330be32c1d29f7b4da2d84f}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c90043536e912ad1d906b736b12eb2}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02813cf6149e593a06e76366a574f5bb}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8636cbba20c6dd1d0d47dab9ae9bad04}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ab0273f7e420e1c718fb591d44142f}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac983eb2e53866d74ea8c7423294e27f0}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dc8cad5df5e048f6ce420926dfa3a7}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b72ae69111227f1cae04168c721aaa}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2712471ea0c1eac0fa900568205daa9}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b56366bb66ae13c62492efa9cd087a0}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga921481514c0bda9e887de808998ed359}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc2bc433f3b457cac18bb781ab3c254}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292e02c41e73a31a9670c91271700031}{USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3e118f03aff3fef293d7a1a29a77952}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66145d20783f563b08b083b220863ff7}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4c31be1adf15d7d9cc85befdaf68b89}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb598992bac6e703dd91fde8e618771b}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda75878ba97e8cb6f55f9eec73c16d1}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3ba819eb08c96e36961cf27dd5047b}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f27fc34dcbb6bcfbcdc57cc1145ee9}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab637abe54b3de44707513cde5bcb8424}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341680c85474ae283122dbfda527f7eb}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311a144c7f2f97a7a8a07e60fddc539e}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab75df097c1a96dec6eda7aaee267d007}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf386033654fc3d717fee3125998874f}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa192016d2af94ffbc4e2527911782e64}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdfeb4ecc9bc9209d52050799053a4e}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa689a90257ee009b2fcf8fdd892853}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552fd27d3768fe7bfa860b97e9d1321d}{USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d891204b7a783b7a0f48758e9bc3801}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e3189bb99916c8f1de960f195c64204}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8960839d232792e5f03018573ac166}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4045ebc4e99ca0a87904934c609f94}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0476f026153dd0ce4b1b3958ec68f}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf685080c4ad7960cdc491bab14646219}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9074f5cc42e2ff6281f4122815edccd5}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedf3bc905d24c1a183464de1eb37d0e}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c36cc476f3adadd448e0513b6bf39c6}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c2f8f6a6433e61264d950139824c03}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac154eb9b4430398a9f6cec73735cf696}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c0407a2d6f64e51a9bf29a1f73eee55}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f0457e141894a4285f2aff5e523861}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce90baf290473b81235f97c4a418ab2}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0af1794e0b7503d7f0122d9f5d11b1d7}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc337769fdfdae8dbca3859e6c73dce}{USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1314f10984417f05b9e25252a21a9bd9}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72c65778170a0351203fedff5fbb6d4}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3c43ca573b0f3075486a96d3f83bff}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9955b4c33f02416fed3ed6162311e5ad}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a43edac299903129ec17cfe823f7a1}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d368e0d6c069f261402e886162da67e}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5277d3cc2e53537cf7fb6c53c8fafa}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb1bd8accdbf73d1461531d23ca1bc5c}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac865707698b11877beb6186db91e45d6}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ce1f6227038549f4a52f979f82ee81}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0554791da2f68333d97599361c7b5992}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac946eecdd872c11b3ac1ef0f7ebaa225}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58afc8b1560c1ffae4e98f43eea1b14}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7076eee4a7fb33d3bdbb328c8f19ecbc}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051bf5ecf7ebf29cebcda705be29aab6}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e60cccbd4eb561d4b3415f483f9d82}{USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ea08477bbfbdebb3e018687800cbd9}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41fa51030416044612addae0b6553f99}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a8f7f4b9208d685a5298d03fee6fa0}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aab70fc0d9fd8bd091e6757f672251f}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5f362f5ee77b5ec03a025aeaba0e79}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256fb30d499aec4ac5b3466dda535dbd}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8855ec0bd405f30270cecf5f8368cf3b}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0931f0ac0d4e96fdfb5b49ecd7f513be}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cc32a38662dbefcd8d1ddd5e7c9f8d}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1}}~((uint32\+\_\+t)0x03\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987278b8b59704e6ff1458d6448b0ab9}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1}}~((uint32\+\_\+t)0x7\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad559fd55f00344b85c0adcf4457b0b07}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf85d83040fdce1d47c2bb4bd1a1af97}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2119f2d24e00121f40a20de6114094}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c340bb4814868819551a054e43636a3}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4424fb27d6dd5fc0af3e9e45893cbb4a}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c83c047d53c5609b057b673205b84ff}{USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}{CAN\+\_\+\+MCR\+\_\+\+INRQ}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}{CAN\+\_\+\+MCR\+\_\+\+SLEEP}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}{CAN\+\_\+\+MCR\+\_\+\+TXFP}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}{CAN\+\_\+\+MCR\+\_\+\+RFLM}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}{CAN\+\_\+\+MCR\+\_\+\+NART}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}{CAN\+\_\+\+MCR\+\_\+\+AWUM}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}{CAN\+\_\+\+MCR\+\_\+\+ABOM}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}{CAN\+\_\+\+MCR\+\_\+\+TTCM}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}{CAN\+\_\+\+MCR\+\_\+\+RESET}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}{CAN\+\_\+\+MSR\+\_\+\+INAK}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}{CAN\+\_\+\+MSR\+\_\+\+SLAK}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}{CAN\+\_\+\+MSR\+\_\+\+ERRI}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}{CAN\+\_\+\+MSR\+\_\+\+WKUI}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}{CAN\+\_\+\+MSR\+\_\+\+SLAKI}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}{CAN\+\_\+\+MSR\+\_\+\+TXM}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}{CAN\+\_\+\+MSR\+\_\+\+RXM}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}{CAN\+\_\+\+MSR\+\_\+\+SAMP}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}{CAN\+\_\+\+MSR\+\_\+\+RX}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}{CAN\+\_\+\+TSR\+\_\+\+RQCP0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}{CAN\+\_\+\+TSR\+\_\+\+TXOK0}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}{CAN\+\_\+\+TSR\+\_\+\+ALST0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}{CAN\+\_\+\+TSR\+\_\+\+TERR0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}{CAN\+\_\+\+TSR\+\_\+\+ABRQ0}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}{CAN\+\_\+\+TSR\+\_\+\+RQCP1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}{CAN\+\_\+\+TSR\+\_\+\+TXOK1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}{CAN\+\_\+\+TSR\+\_\+\+ALST1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}{CAN\+\_\+\+TSR\+\_\+\+TERR1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}{CAN\+\_\+\+TSR\+\_\+\+ABRQ1}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}{CAN\+\_\+\+TSR\+\_\+\+RQCP2}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}{CAN\+\_\+\+TSR\+\_\+\+TXOK2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}{CAN\+\_\+\+TSR\+\_\+\+ALST2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}{CAN\+\_\+\+TSR\+\_\+\+TERR2}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}{CAN\+\_\+\+TSR\+\_\+\+ABRQ2}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}{CAN\+\_\+\+TSR\+\_\+\+CODE}}~((uint32\+\_\+t)0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}{CAN\+\_\+\+TSR\+\_\+\+TME}}~((uint32\+\_\+t)0x1\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}{CAN\+\_\+\+TSR\+\_\+\+TME0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}{CAN\+\_\+\+TSR\+\_\+\+TME1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}{CAN\+\_\+\+TSR\+\_\+\+TME2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}{CAN\+\_\+\+TSR\+\_\+\+LOW}}~((uint32\+\_\+t)0x\+E0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}{CAN\+\_\+\+TSR\+\_\+\+LOW0}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}{CAN\+\_\+\+TSR\+\_\+\+LOW1}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}{CAN\+\_\+\+TSR\+\_\+\+LOW2}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}{CAN\+\_\+\+RF0\+R\+\_\+\+FMP0}}~((uint8\+\_\+t)0x03)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}{CAN\+\_\+\+RF0\+R\+\_\+\+FULL0}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}{CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}{CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}{CAN\+\_\+\+RF1\+R\+\_\+\+FMP1}}~((uint8\+\_\+t)0x03)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}{CAN\+\_\+\+RF1\+R\+\_\+\+FULL1}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}{CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}{CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}{CAN\+\_\+\+IER\+\_\+\+TMEIE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}{CAN\+\_\+\+IER\+\_\+\+FMPIE0}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}{CAN\+\_\+\+IER\+\_\+\+FFIE0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}{CAN\+\_\+\+IER\+\_\+\+FOVIE0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}{CAN\+\_\+\+IER\+\_\+\+FMPIE1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}{CAN\+\_\+\+IER\+\_\+\+FFIE1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}{CAN\+\_\+\+IER\+\_\+\+FOVIE1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}{CAN\+\_\+\+IER\+\_\+\+EWGIE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}{CAN\+\_\+\+IER\+\_\+\+EPVIE}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}{CAN\+\_\+\+IER\+\_\+\+BOFIE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}{CAN\+\_\+\+IER\+\_\+\+LECIE}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}{CAN\+\_\+\+IER\+\_\+\+ERRIE}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}{CAN\+\_\+\+IER\+\_\+\+WKUIE}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}{CAN\+\_\+\+IER\+\_\+\+SLKIE}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}{CAN\+\_\+\+ESR\+\_\+\+EWGF}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}{CAN\+\_\+\+ESR\+\_\+\+EPVF}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}{CAN\+\_\+\+ESR\+\_\+\+BOFF}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}{CAN\+\_\+\+ESR\+\_\+\+LEC}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}{CAN\+\_\+\+ESR\+\_\+\+TEC}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}{CAN\+\_\+\+ESR\+\_\+\+REC}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}{CAN\+\_\+\+BTR\+\_\+\+BRP}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}{CAN\+\_\+\+BTR\+\_\+\+TS1}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}{CAN\+\_\+\+BTR\+\_\+\+TS2}}~((uint32\+\_\+t)0x00700000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}{CAN\+\_\+\+BTR\+\_\+\+SJW}}~((uint32\+\_\+t)0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}{CAN\+\_\+\+BTR\+\_\+\+LBKM}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d}{CAN\+\_\+\+BTR\+\_\+\+SILM}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}{CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}{CAN\+\_\+\+TI0\+R\+\_\+\+RTR}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}{CAN\+\_\+\+TI0\+R\+\_\+\+IDE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}{CAN\+\_\+\+TI0\+R\+\_\+\+EXID}}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}{CAN\+\_\+\+TI0\+R\+\_\+\+STID}}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}{CAN\+\_\+\+TDT0\+R\+\_\+\+DLC}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}{CAN\+\_\+\+TDT0\+R\+\_\+\+TGT}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}{CAN\+\_\+\+TDT0\+R\+\_\+\+TIME}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}{CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}{CAN\+\_\+\+TI1\+R\+\_\+\+RTR}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}{CAN\+\_\+\+TI1\+R\+\_\+\+IDE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}{CAN\+\_\+\+TI1\+R\+\_\+\+EXID}}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}{CAN\+\_\+\+TI1\+R\+\_\+\+STID}}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}{CAN\+\_\+\+TDT1\+R\+\_\+\+DLC}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}{CAN\+\_\+\+TDT1\+R\+\_\+\+TGT}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}{CAN\+\_\+\+TDT1\+R\+\_\+\+TIME}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}{CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}{CAN\+\_\+\+TI2\+R\+\_\+\+RTR}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}{CAN\+\_\+\+TI2\+R\+\_\+\+IDE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}{CAN\+\_\+\+TI2\+R\+\_\+\+EXID}}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}{CAN\+\_\+\+TI2\+R\+\_\+\+STID}}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}{CAN\+\_\+\+TDT2\+R\+\_\+\+DLC}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}{CAN\+\_\+\+TDT2\+R\+\_\+\+TGT}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}{CAN\+\_\+\+TDT2\+R\+\_\+\+TIME}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}{CAN\+\_\+\+RI0\+R\+\_\+\+RTR}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}{CAN\+\_\+\+RI0\+R\+\_\+\+IDE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}{CAN\+\_\+\+RI0\+R\+\_\+\+EXID}}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}{CAN\+\_\+\+RI0\+R\+\_\+\+STID}}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}{CAN\+\_\+\+RDT0\+R\+\_\+\+DLC}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}{CAN\+\_\+\+RDT0\+R\+\_\+\+FMI}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}{CAN\+\_\+\+RDT0\+R\+\_\+\+TIME}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}{CAN\+\_\+\+RI1\+R\+\_\+\+RTR}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}{CAN\+\_\+\+RI1\+R\+\_\+\+IDE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}{CAN\+\_\+\+RI1\+R\+\_\+\+EXID}}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}{CAN\+\_\+\+RI1\+R\+\_\+\+STID}}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}{CAN\+\_\+\+RDT1\+R\+\_\+\+DLC}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}{CAN\+\_\+\+RDT1\+R\+\_\+\+FMI}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}{CAN\+\_\+\+RDT1\+R\+\_\+\+TIME}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}{CAN\+\_\+\+FMR\+\_\+\+FINIT}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM}}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM10}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM11}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM12}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM13}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC}}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC10}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC11}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC12}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC13}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA}}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT}}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT10}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT11}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT12}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT13}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}{CAN\+\_\+\+F0\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}{CAN\+\_\+\+F0\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}{CAN\+\_\+\+F0\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}{CAN\+\_\+\+F0\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}{CAN\+\_\+\+F0\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}{CAN\+\_\+\+F0\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}{CAN\+\_\+\+F0\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}{CAN\+\_\+\+F0\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}{CAN\+\_\+\+F0\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}{CAN\+\_\+\+F0\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}{CAN\+\_\+\+F0\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}{CAN\+\_\+\+F0\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}{CAN\+\_\+\+F0\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}{CAN\+\_\+\+F0\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}{CAN\+\_\+\+F0\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}{CAN\+\_\+\+F0\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}{CAN\+\_\+\+F0\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}{CAN\+\_\+\+F0\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}{CAN\+\_\+\+F0\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}{CAN\+\_\+\+F0\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}{CAN\+\_\+\+F0\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}{CAN\+\_\+\+F0\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}{CAN\+\_\+\+F0\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}{CAN\+\_\+\+F0\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}{CAN\+\_\+\+F0\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}{CAN\+\_\+\+F1\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}{CAN\+\_\+\+F1\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}{CAN\+\_\+\+F1\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}{CAN\+\_\+\+F1\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}{CAN\+\_\+\+F1\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}{CAN\+\_\+\+F1\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}{CAN\+\_\+\+F1\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}{CAN\+\_\+\+F1\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}{CAN\+\_\+\+F1\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}{CAN\+\_\+\+F1\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}{CAN\+\_\+\+F1\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}{CAN\+\_\+\+F1\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}{CAN\+\_\+\+F1\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}{CAN\+\_\+\+F1\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}{CAN\+\_\+\+F1\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}{CAN\+\_\+\+F1\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}{CAN\+\_\+\+F1\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}{CAN\+\_\+\+F1\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}{CAN\+\_\+\+F1\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}{CAN\+\_\+\+F1\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}{CAN\+\_\+\+F1\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}{CAN\+\_\+\+F2\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}{CAN\+\_\+\+F2\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}{CAN\+\_\+\+F2\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}{CAN\+\_\+\+F2\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}{CAN\+\_\+\+F2\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}{CAN\+\_\+\+F2\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}{CAN\+\_\+\+F2\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}{CAN\+\_\+\+F2\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}{CAN\+\_\+\+F2\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}{CAN\+\_\+\+F2\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}{CAN\+\_\+\+F2\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}{CAN\+\_\+\+F2\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}{CAN\+\_\+\+F2\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}{CAN\+\_\+\+F2\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}{CAN\+\_\+\+F2\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}{CAN\+\_\+\+F2\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}{CAN\+\_\+\+F2\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}{CAN\+\_\+\+F2\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}{CAN\+\_\+\+F2\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}{CAN\+\_\+\+F2\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}{CAN\+\_\+\+F2\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}{CAN\+\_\+\+F2\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}{CAN\+\_\+\+F2\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}{CAN\+\_\+\+F3\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}{CAN\+\_\+\+F3\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}{CAN\+\_\+\+F3\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}{CAN\+\_\+\+F3\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}{CAN\+\_\+\+F3\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}{CAN\+\_\+\+F3\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}{CAN\+\_\+\+F3\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}{CAN\+\_\+\+F3\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}{CAN\+\_\+\+F3\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}{CAN\+\_\+\+F3\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}{CAN\+\_\+\+F3\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}{CAN\+\_\+\+F3\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}{CAN\+\_\+\+F3\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}{CAN\+\_\+\+F3\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}{CAN\+\_\+\+F3\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}{CAN\+\_\+\+F3\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}{CAN\+\_\+\+F3\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}{CAN\+\_\+\+F3\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}{CAN\+\_\+\+F3\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}{CAN\+\_\+\+F3\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}{CAN\+\_\+\+F3\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}{CAN\+\_\+\+F4\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}{CAN\+\_\+\+F4\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}{CAN\+\_\+\+F4\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}{CAN\+\_\+\+F4\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}{CAN\+\_\+\+F4\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}{CAN\+\_\+\+F4\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}{CAN\+\_\+\+F4\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}{CAN\+\_\+\+F4\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}{CAN\+\_\+\+F4\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}{CAN\+\_\+\+F4\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}{CAN\+\_\+\+F4\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}{CAN\+\_\+\+F4\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}{CAN\+\_\+\+F4\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}{CAN\+\_\+\+F4\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}{CAN\+\_\+\+F4\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}{CAN\+\_\+\+F4\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}{CAN\+\_\+\+F4\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}{CAN\+\_\+\+F4\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}{CAN\+\_\+\+F5\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}{CAN\+\_\+\+F5\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}{CAN\+\_\+\+F5\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}{CAN\+\_\+\+F5\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}{CAN\+\_\+\+F5\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}{CAN\+\_\+\+F5\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}{CAN\+\_\+\+F5\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}{CAN\+\_\+\+F5\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}{CAN\+\_\+\+F5\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}{CAN\+\_\+\+F5\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}{CAN\+\_\+\+F5\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}{CAN\+\_\+\+F5\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}{CAN\+\_\+\+F5\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}{CAN\+\_\+\+F5\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}{CAN\+\_\+\+F5\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}{CAN\+\_\+\+F5\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}{CAN\+\_\+\+F5\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}{CAN\+\_\+\+F5\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}{CAN\+\_\+\+F6\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}{CAN\+\_\+\+F6\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}{CAN\+\_\+\+F6\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}{CAN\+\_\+\+F6\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}{CAN\+\_\+\+F6\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}{CAN\+\_\+\+F6\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}{CAN\+\_\+\+F6\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}{CAN\+\_\+\+F6\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}{CAN\+\_\+\+F6\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}{CAN\+\_\+\+F6\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}{CAN\+\_\+\+F6\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}{CAN\+\_\+\+F6\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}{CAN\+\_\+\+F6\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}{CAN\+\_\+\+F6\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}{CAN\+\_\+\+F6\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}{CAN\+\_\+\+F6\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}{CAN\+\_\+\+F7\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}{CAN\+\_\+\+F7\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}{CAN\+\_\+\+F7\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}{CAN\+\_\+\+F7\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}{CAN\+\_\+\+F7\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}{CAN\+\_\+\+F7\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}{CAN\+\_\+\+F7\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}{CAN\+\_\+\+F7\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}{CAN\+\_\+\+F7\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}{CAN\+\_\+\+F7\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}{CAN\+\_\+\+F7\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}{CAN\+\_\+\+F7\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}{CAN\+\_\+\+F7\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}{CAN\+\_\+\+F7\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}{CAN\+\_\+\+F7\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}{CAN\+\_\+\+F7\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}{CAN\+\_\+\+F7\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}{CAN\+\_\+\+F7\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}{CAN\+\_\+\+F7\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}{CAN\+\_\+\+F7\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}{CAN\+\_\+\+F7\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}{CAN\+\_\+\+F7\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}{CAN\+\_\+\+F7\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}{CAN\+\_\+\+F7\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}{CAN\+\_\+\+F8\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}{CAN\+\_\+\+F8\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}{CAN\+\_\+\+F8\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}{CAN\+\_\+\+F8\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}{CAN\+\_\+\+F8\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}{CAN\+\_\+\+F8\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}{CAN\+\_\+\+F8\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}{CAN\+\_\+\+F8\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}{CAN\+\_\+\+F8\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}{CAN\+\_\+\+F8\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}{CAN\+\_\+\+F8\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}{CAN\+\_\+\+F8\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}{CAN\+\_\+\+F8\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}{CAN\+\_\+\+F8\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}{CAN\+\_\+\+F8\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}{CAN\+\_\+\+F8\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}{CAN\+\_\+\+F8\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}{CAN\+\_\+\+F8\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}{CAN\+\_\+\+F8\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}{CAN\+\_\+\+F8\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}{CAN\+\_\+\+F8\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}{CAN\+\_\+\+F8\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}{CAN\+\_\+\+F8\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}{CAN\+\_\+\+F8\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}{CAN\+\_\+\+F8\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}{CAN\+\_\+\+F9\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}{CAN\+\_\+\+F9\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}{CAN\+\_\+\+F9\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}{CAN\+\_\+\+F9\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}{CAN\+\_\+\+F9\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}{CAN\+\_\+\+F9\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}{CAN\+\_\+\+F9\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}{CAN\+\_\+\+F9\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}{CAN\+\_\+\+F9\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}{CAN\+\_\+\+F9\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}{CAN\+\_\+\+F9\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}{CAN\+\_\+\+F9\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}{CAN\+\_\+\+F9\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}{CAN\+\_\+\+F9\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}{CAN\+\_\+\+F9\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}{CAN\+\_\+\+F9\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}{CAN\+\_\+\+F9\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}{CAN\+\_\+\+F9\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}{CAN\+\_\+\+F9\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}{CAN\+\_\+\+F9\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}{CAN\+\_\+\+F9\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}{CAN\+\_\+\+F9\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}{CAN\+\_\+\+F9\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}{CAN\+\_\+\+F9\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}{CAN\+\_\+\+F9\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}{CAN\+\_\+\+F9\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}{CAN\+\_\+\+F9\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}{CAN\+\_\+\+F9\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}{CAN\+\_\+\+F10\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}{CAN\+\_\+\+F10\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}{CAN\+\_\+\+F10\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}{CAN\+\_\+\+F10\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}{CAN\+\_\+\+F10\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}{CAN\+\_\+\+F10\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}{CAN\+\_\+\+F10\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}{CAN\+\_\+\+F10\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}{CAN\+\_\+\+F10\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}{CAN\+\_\+\+F10\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}{CAN\+\_\+\+F10\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}{CAN\+\_\+\+F10\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}{CAN\+\_\+\+F10\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}{CAN\+\_\+\+F10\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}{CAN\+\_\+\+F10\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}{CAN\+\_\+\+F10\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}{CAN\+\_\+\+F10\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}{CAN\+\_\+\+F10\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}{CAN\+\_\+\+F11\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}{CAN\+\_\+\+F11\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}{CAN\+\_\+\+F11\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}{CAN\+\_\+\+F11\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}{CAN\+\_\+\+F11\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}{CAN\+\_\+\+F11\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}{CAN\+\_\+\+F11\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}{CAN\+\_\+\+F11\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}{CAN\+\_\+\+F11\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}{CAN\+\_\+\+F11\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}{CAN\+\_\+\+F11\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}{CAN\+\_\+\+F11\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}{CAN\+\_\+\+F11\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}{CAN\+\_\+\+F11\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}{CAN\+\_\+\+F11\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}{CAN\+\_\+\+F11\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}{CAN\+\_\+\+F11\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}{CAN\+\_\+\+F11\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}{CAN\+\_\+\+F11\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}{CAN\+\_\+\+F11\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}{CAN\+\_\+\+F11\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}{CAN\+\_\+\+F11\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}{CAN\+\_\+\+F12\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}{CAN\+\_\+\+F12\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}{CAN\+\_\+\+F12\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}{CAN\+\_\+\+F12\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}{CAN\+\_\+\+F12\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}{CAN\+\_\+\+F12\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}{CAN\+\_\+\+F12\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}{CAN\+\_\+\+F12\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}{CAN\+\_\+\+F12\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}{CAN\+\_\+\+F12\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}{CAN\+\_\+\+F12\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}{CAN\+\_\+\+F12\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}{CAN\+\_\+\+F12\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}{CAN\+\_\+\+F12\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}{CAN\+\_\+\+F12\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}{CAN\+\_\+\+F12\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}{CAN\+\_\+\+F12\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}{CAN\+\_\+\+F12\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}{CAN\+\_\+\+F12\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}{CAN\+\_\+\+F12\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}{CAN\+\_\+\+F12\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}{CAN\+\_\+\+F12\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}{CAN\+\_\+\+F12\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}{CAN\+\_\+\+F12\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}{CAN\+\_\+\+F12\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}{CAN\+\_\+\+F12\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}{CAN\+\_\+\+F12\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}{CAN\+\_\+\+F12\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}{CAN\+\_\+\+F12\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}{CAN\+\_\+\+F13\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}{CAN\+\_\+\+F13\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}{CAN\+\_\+\+F13\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}{CAN\+\_\+\+F13\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}{CAN\+\_\+\+F13\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}{CAN\+\_\+\+F13\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}{CAN\+\_\+\+F13\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}{CAN\+\_\+\+F13\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}{CAN\+\_\+\+F13\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}{CAN\+\_\+\+F13\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}{CAN\+\_\+\+F13\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}{CAN\+\_\+\+F13\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}{CAN\+\_\+\+F13\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}{CAN\+\_\+\+F13\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}{CAN\+\_\+\+F13\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}{CAN\+\_\+\+F13\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}{CAN\+\_\+\+F13\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}{CAN\+\_\+\+F13\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}{CAN\+\_\+\+F13\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}{CAN\+\_\+\+F13\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}{CAN\+\_\+\+F13\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}{CAN\+\_\+\+F13\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}{CAN\+\_\+\+F13\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}{CAN\+\_\+\+F13\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}{CAN\+\_\+\+F0\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}{CAN\+\_\+\+F0\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}{CAN\+\_\+\+F0\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}{CAN\+\_\+\+F0\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}{CAN\+\_\+\+F0\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}{CAN\+\_\+\+F0\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}{CAN\+\_\+\+F0\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}{CAN\+\_\+\+F0\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}{CAN\+\_\+\+F0\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}{CAN\+\_\+\+F0\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}{CAN\+\_\+\+F0\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}{CAN\+\_\+\+F0\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}{CAN\+\_\+\+F0\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}{CAN\+\_\+\+F0\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}{CAN\+\_\+\+F0\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}{CAN\+\_\+\+F0\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}{CAN\+\_\+\+F0\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}{CAN\+\_\+\+F0\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}{CAN\+\_\+\+F0\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}{CAN\+\_\+\+F0\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}{CAN\+\_\+\+F0\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}{CAN\+\_\+\+F0\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}{CAN\+\_\+\+F0\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}{CAN\+\_\+\+F1\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}{CAN\+\_\+\+F1\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}{CAN\+\_\+\+F1\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}{CAN\+\_\+\+F1\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}{CAN\+\_\+\+F1\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}{CAN\+\_\+\+F1\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}{CAN\+\_\+\+F1\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}{CAN\+\_\+\+F1\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}{CAN\+\_\+\+F1\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}{CAN\+\_\+\+F1\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}{CAN\+\_\+\+F1\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}{CAN\+\_\+\+F1\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}{CAN\+\_\+\+F1\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}{CAN\+\_\+\+F1\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}{CAN\+\_\+\+F1\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}{CAN\+\_\+\+F1\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}{CAN\+\_\+\+F1\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}{CAN\+\_\+\+F1\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}{CAN\+\_\+\+F1\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}{CAN\+\_\+\+F1\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}{CAN\+\_\+\+F1\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}{CAN\+\_\+\+F2\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}{CAN\+\_\+\+F2\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}{CAN\+\_\+\+F2\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}{CAN\+\_\+\+F2\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}{CAN\+\_\+\+F2\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}{CAN\+\_\+\+F2\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}{CAN\+\_\+\+F2\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}{CAN\+\_\+\+F2\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}{CAN\+\_\+\+F2\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}{CAN\+\_\+\+F2\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}{CAN\+\_\+\+F2\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}{CAN\+\_\+\+F2\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}{CAN\+\_\+\+F2\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}{CAN\+\_\+\+F2\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}{CAN\+\_\+\+F2\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}{CAN\+\_\+\+F2\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}{CAN\+\_\+\+F2\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}{CAN\+\_\+\+F2\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}{CAN\+\_\+\+F2\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}{CAN\+\_\+\+F2\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}{CAN\+\_\+\+F2\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}{CAN\+\_\+\+F2\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}{CAN\+\_\+\+F2\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}{CAN\+\_\+\+F2\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}{CAN\+\_\+\+F2\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}{CAN\+\_\+\+F3\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}{CAN\+\_\+\+F3\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}{CAN\+\_\+\+F3\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}{CAN\+\_\+\+F3\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}{CAN\+\_\+\+F3\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}{CAN\+\_\+\+F3\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}{CAN\+\_\+\+F3\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}{CAN\+\_\+\+F3\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}{CAN\+\_\+\+F3\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}{CAN\+\_\+\+F3\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}{CAN\+\_\+\+F3\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}{CAN\+\_\+\+F3\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}{CAN\+\_\+\+F3\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}{CAN\+\_\+\+F3\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}{CAN\+\_\+\+F3\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}{CAN\+\_\+\+F3\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}{CAN\+\_\+\+F3\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}{CAN\+\_\+\+F3\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}{CAN\+\_\+\+F3\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}{CAN\+\_\+\+F3\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}{CAN\+\_\+\+F3\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}{CAN\+\_\+\+F3\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}{CAN\+\_\+\+F3\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}{CAN\+\_\+\+F3\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}{CAN\+\_\+\+F3\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}{CAN\+\_\+\+F4\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}{CAN\+\_\+\+F4\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}{CAN\+\_\+\+F4\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}{CAN\+\_\+\+F4\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}{CAN\+\_\+\+F4\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}{CAN\+\_\+\+F4\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}{CAN\+\_\+\+F4\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}{CAN\+\_\+\+F4\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}{CAN\+\_\+\+F4\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}{CAN\+\_\+\+F4\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}{CAN\+\_\+\+F4\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}{CAN\+\_\+\+F4\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}{CAN\+\_\+\+F4\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}{CAN\+\_\+\+F4\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}{CAN\+\_\+\+F4\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}{CAN\+\_\+\+F4\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}{CAN\+\_\+\+F4\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}{CAN\+\_\+\+F4\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}{CAN\+\_\+\+F4\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}{CAN\+\_\+\+F4\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}{CAN\+\_\+\+F4\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}{CAN\+\_\+\+F4\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}{CAN\+\_\+\+F4\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}{CAN\+\_\+\+F5\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}{CAN\+\_\+\+F5\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}{CAN\+\_\+\+F5\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}{CAN\+\_\+\+F5\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}{CAN\+\_\+\+F5\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}{CAN\+\_\+\+F5\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}{CAN\+\_\+\+F5\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}{CAN\+\_\+\+F5\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}{CAN\+\_\+\+F5\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}{CAN\+\_\+\+F5\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}{CAN\+\_\+\+F5\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}{CAN\+\_\+\+F5\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}{CAN\+\_\+\+F5\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}{CAN\+\_\+\+F5\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}{CAN\+\_\+\+F5\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}{CAN\+\_\+\+F5\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}{CAN\+\_\+\+F5\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}{CAN\+\_\+\+F5\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}{CAN\+\_\+\+F5\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}{CAN\+\_\+\+F5\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}{CAN\+\_\+\+F5\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}{CAN\+\_\+\+F5\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}{CAN\+\_\+\+F5\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}{CAN\+\_\+\+F6\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}{CAN\+\_\+\+F6\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}{CAN\+\_\+\+F6\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}{CAN\+\_\+\+F6\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}{CAN\+\_\+\+F6\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}{CAN\+\_\+\+F6\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}{CAN\+\_\+\+F6\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}{CAN\+\_\+\+F6\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}{CAN\+\_\+\+F6\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}{CAN\+\_\+\+F6\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}{CAN\+\_\+\+F6\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}{CAN\+\_\+\+F6\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}{CAN\+\_\+\+F6\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}{CAN\+\_\+\+F6\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}{CAN\+\_\+\+F6\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}{CAN\+\_\+\+F6\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}{CAN\+\_\+\+F6\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}{CAN\+\_\+\+F6\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}{CAN\+\_\+\+F7\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}{CAN\+\_\+\+F7\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}{CAN\+\_\+\+F7\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}{CAN\+\_\+\+F7\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}{CAN\+\_\+\+F7\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}{CAN\+\_\+\+F7\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}{CAN\+\_\+\+F7\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}{CAN\+\_\+\+F7\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}{CAN\+\_\+\+F7\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}{CAN\+\_\+\+F7\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}{CAN\+\_\+\+F7\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}{CAN\+\_\+\+F7\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}{CAN\+\_\+\+F7\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}{CAN\+\_\+\+F7\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}{CAN\+\_\+\+F7\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}{CAN\+\_\+\+F7\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}{CAN\+\_\+\+F7\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}{CAN\+\_\+\+F7\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}{CAN\+\_\+\+F7\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}{CAN\+\_\+\+F7\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}{CAN\+\_\+\+F8\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}{CAN\+\_\+\+F8\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}{CAN\+\_\+\+F8\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}{CAN\+\_\+\+F8\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}{CAN\+\_\+\+F8\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}{CAN\+\_\+\+F8\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}{CAN\+\_\+\+F8\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}{CAN\+\_\+\+F8\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}{CAN\+\_\+\+F8\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}{CAN\+\_\+\+F8\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}{CAN\+\_\+\+F8\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}{CAN\+\_\+\+F8\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}{CAN\+\_\+\+F8\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}{CAN\+\_\+\+F8\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}{CAN\+\_\+\+F8\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}{CAN\+\_\+\+F8\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}{CAN\+\_\+\+F8\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}{CAN\+\_\+\+F8\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}{CAN\+\_\+\+F8\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}{CAN\+\_\+\+F8\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}{CAN\+\_\+\+F8\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}{CAN\+\_\+\+F8\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}{CAN\+\_\+\+F8\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}{CAN\+\_\+\+F8\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}{CAN\+\_\+\+F9\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}{CAN\+\_\+\+F9\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}{CAN\+\_\+\+F9\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}{CAN\+\_\+\+F9\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}{CAN\+\_\+\+F9\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}{CAN\+\_\+\+F9\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}{CAN\+\_\+\+F9\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}{CAN\+\_\+\+F9\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}{CAN\+\_\+\+F9\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}{CAN\+\_\+\+F9\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}{CAN\+\_\+\+F9\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}{CAN\+\_\+\+F9\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}{CAN\+\_\+\+F9\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}{CAN\+\_\+\+F9\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}{CAN\+\_\+\+F9\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}{CAN\+\_\+\+F9\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}{CAN\+\_\+\+F9\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}{CAN\+\_\+\+F9\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}{CAN\+\_\+\+F9\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}{CAN\+\_\+\+F9\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}{CAN\+\_\+\+F9\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}{CAN\+\_\+\+F9\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}{CAN\+\_\+\+F9\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}{CAN\+\_\+\+F9\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}{CAN\+\_\+\+F9\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}{CAN\+\_\+\+F9\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}{CAN\+\_\+\+F9\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}{CAN\+\_\+\+F9\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}{CAN\+\_\+\+F10\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}{CAN\+\_\+\+F10\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}{CAN\+\_\+\+F10\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}{CAN\+\_\+\+F10\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}{CAN\+\_\+\+F10\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}{CAN\+\_\+\+F10\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}{CAN\+\_\+\+F10\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}{CAN\+\_\+\+F10\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}{CAN\+\_\+\+F10\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}{CAN\+\_\+\+F10\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}{CAN\+\_\+\+F10\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}{CAN\+\_\+\+F10\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}{CAN\+\_\+\+F10\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}{CAN\+\_\+\+F10\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}{CAN\+\_\+\+F10\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}{CAN\+\_\+\+F10\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}{CAN\+\_\+\+F10\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}{CAN\+\_\+\+F10\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}{CAN\+\_\+\+F10\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}{CAN\+\_\+\+F10\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}{CAN\+\_\+\+F10\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}{CAN\+\_\+\+F10\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}{CAN\+\_\+\+F10\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}{CAN\+\_\+\+F11\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}{CAN\+\_\+\+F11\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}{CAN\+\_\+\+F11\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}{CAN\+\_\+\+F11\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}{CAN\+\_\+\+F11\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}{CAN\+\_\+\+F11\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}{CAN\+\_\+\+F11\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}{CAN\+\_\+\+F11\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}{CAN\+\_\+\+F11\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}{CAN\+\_\+\+F11\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}{CAN\+\_\+\+F11\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}{CAN\+\_\+\+F11\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}{CAN\+\_\+\+F11\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}{CAN\+\_\+\+F11\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}{CAN\+\_\+\+F11\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}{CAN\+\_\+\+F11\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}{CAN\+\_\+\+F11\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}{CAN\+\_\+\+F11\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}{CAN\+\_\+\+F11\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}{CAN\+\_\+\+F11\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}{CAN\+\_\+\+F11\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}{CAN\+\_\+\+F11\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}{CAN\+\_\+\+F11\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}{CAN\+\_\+\+F11\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}{CAN\+\_\+\+F11\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}{CAN\+\_\+\+F11\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}{CAN\+\_\+\+F11\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}{CAN\+\_\+\+F12\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}{CAN\+\_\+\+F12\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}{CAN\+\_\+\+F12\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}{CAN\+\_\+\+F12\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}{CAN\+\_\+\+F12\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}{CAN\+\_\+\+F12\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}{CAN\+\_\+\+F12\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}{CAN\+\_\+\+F12\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}{CAN\+\_\+\+F12\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}{CAN\+\_\+\+F12\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}{CAN\+\_\+\+F12\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}{CAN\+\_\+\+F12\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}{CAN\+\_\+\+F12\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}{CAN\+\_\+\+F12\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}{CAN\+\_\+\+F12\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}{CAN\+\_\+\+F12\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}{CAN\+\_\+\+F12\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}{CAN\+\_\+\+F12\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}{CAN\+\_\+\+F12\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}{CAN\+\_\+\+F12\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}{CAN\+\_\+\+F12\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}{CAN\+\_\+\+F12\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}{CAN\+\_\+\+F13\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}{CAN\+\_\+\+F13\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}{CAN\+\_\+\+F13\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}{CAN\+\_\+\+F13\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}{CAN\+\_\+\+F13\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}{CAN\+\_\+\+F13\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}{CAN\+\_\+\+F13\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}{CAN\+\_\+\+F13\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}{CAN\+\_\+\+F13\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}{CAN\+\_\+\+F13\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}{CAN\+\_\+\+F13\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}{CAN\+\_\+\+F13\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}{CAN\+\_\+\+F13\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}{CAN\+\_\+\+F13\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}{CAN\+\_\+\+F13\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}{CAN\+\_\+\+F13\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}{CAN\+\_\+\+F13\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}{CAN\+\_\+\+F13\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}{CAN\+\_\+\+F13\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}{CAN\+\_\+\+F13\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}{CAN\+\_\+\+F13\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~((uint16\+\_\+t)0x0038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\+\_\+\+CR1\+\_\+\+DFF}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~((uint8\+\_\+t)0x80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~((uint8\+\_\+t)0x80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{SPI\+\_\+\+DR\+\_\+\+DR}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}}~((uint16\+\_\+t)0x0006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{I2\+C\+\_\+\+CR1\+\_\+\+START}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{I2\+C\+\_\+\+CR1\+\_\+\+STOP}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{I2\+C\+\_\+\+CR1\+\_\+\+ACK}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{I2\+C\+\_\+\+CR1\+\_\+\+POS}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{I2\+C\+\_\+\+CR1\+\_\+\+PEC}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ}}~((uint16\+\_\+t)0x003F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{I2\+C\+\_\+\+CR2\+\_\+\+LAST}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7}}~((uint16\+\_\+t)0x00\+FE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}}~((uint8\+\_\+t)0x\+FE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{I2\+C\+\_\+\+DR\+\_\+\+DR}}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+SR1\+\_\+\+TXE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+SR2\+\_\+\+MSL}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{I2\+C\+\_\+\+SR2\+\_\+\+PEC}}~((uint16\+\_\+t)0x\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+CCR\+\_\+\+CCR}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{I2\+C\+\_\+\+CCR\+\_\+\+FS}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}}~((uint8\+\_\+t)0x3F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{USART\+\_\+\+SR\+\_\+\+PE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{USART\+\_\+\+SR\+\_\+\+FE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{USART\+\_\+\+SR\+\_\+\+NE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{USART\+\_\+\+SR\+\_\+\+ORE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{USART\+\_\+\+SR\+\_\+\+IDLE}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{USART\+\_\+\+SR\+\_\+\+RXNE}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{USART\+\_\+\+SR\+\_\+\+TC}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{USART\+\_\+\+SR\+\_\+\+TXE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{USART\+\_\+\+SR\+\_\+\+LBD}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{USART\+\_\+\+SR\+\_\+\+CTS}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{USART\+\_\+\+DR\+\_\+\+DR}}~((uint16\+\_\+t)0x01\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa}}~((uint16\+\_\+t)0x\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{USART\+\_\+\+CR1\+\_\+\+SBK}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{USART\+\_\+\+CR1\+\_\+\+RWU}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{USART\+\_\+\+CR1\+\_\+\+OVER8}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~((uint16\+\_\+t)0x\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga223ec71b13697d1d94ac910d74dda1a4}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c43be5f3bf427d9e5c5cb53c71c56c5}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0c09bab9658d492fadbb6d8e926ead}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1591e5e3e0ac1cf9a677e4ee7de14736}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c2934497d6e9611d0f0de63705a45d}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2b20d6c7ba5ec12ed0aa8aacade921}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777e36bfca8dbb754b1407be5d0f712b}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ebea4db4ccddeeacfecb181ec8763e3}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb637a05555ad0cf9f1308184822c0a}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+8}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24a517f96a59284e5b7c27c521050f7}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+9}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0770975f537cee88759c533cce1985c7}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+10}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217da836fc3089b44a9d9c3daff40c75}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+11}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27909354dd0b18756072ab3a3939e91}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+12}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga300efe7db3358b63a83133901ab507ac}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+13}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7664e599c06b8f00398d9c84deec607}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+14}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027015a672a0e61e0b8494b2f3d04c74}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+15}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e02885e11d05135dd967b33fad68f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626bea771c7fdb87e515685104d3a562}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a786a8fa8a1c85e30265e76cdea814d}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1ee73c14e640c4e97041a9ce3e221a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6801756368b597301f4098b69bce4e7}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d562f812de81b99c6701d74812818fa}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac503a3c7cb5acef966dc5b0b645944eb}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74c71dedb4221750d7e3d8237c8b7846}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13c4459ef41174c5f40b7f3f96bc075}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7b4ae5a5e402aa66af991fb174b83a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d1915feb949e71f129ace7519abfee}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga583b3b400b2ebf72da6cee21226d00e5}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26379796d6900f536c1860e252d195f5}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66d79e9b95ef54e109aa7b069201b58}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923048ee6f3ae804ae377d2d259456e4}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69023f8b781539ccb233f76de6284ce3}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a617b659cc61d947515e2d52f1f2f92}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c0745ffe127802d59aa73b483dc744}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a25f2fb948b645c00ed9f986aaa535a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24da33fc97703f7fb374615dbb0c705c}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa53454227eeb503a681d32049b07b74}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44df04d2075cec31b160df59357168de}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e4ff4e5582e146f1fc6f6731fddc58}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}~((uint8\+\_\+t)0x03)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6560c1d58df18c8740d70591bf7bc1ad}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0}}~((uint8\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85155f5d3f34ebe83989513793498c72}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b5089d0c86db787ebef496c9057918}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e66d0fa94c019e9c27a3d79e8228cd9}{FLASH\+\_\+\+ACR\+\_\+\+HLFCYA}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5285ab198307213dce0629f9b7c6fc86}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBE}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e73d25ffe7e7a258a873e1fbef17445}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBS}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a55ea632082aac5b60c62cc0eb0d556}{FLASH\+\_\+\+KEYR\+\_\+\+FKEYR}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8c555ae65817c33733f3bbbacf111d}{FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{FLASH\+\_\+\+SR\+\_\+\+BSY}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f40ca765714598a62aa216a5ccd8e4}{FLASH\+\_\+\+SR\+\_\+\+PGERR}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e403606e5ac23cb07701aeebc1f73e5}{FLASH\+\_\+\+SR\+\_\+\+WRPRTERR}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{FLASH\+\_\+\+SR\+\_\+\+EOP}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{FLASH\+\_\+\+CR\+\_\+\+PG}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad845355ade49d56cf70ad0ff09595a23}{FLASH\+\_\+\+CR\+\_\+\+PER}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}{FLASH\+\_\+\+CR\+\_\+\+MER}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6736a5478a87f35a6a0cb66d8784a5ab}{FLASH\+\_\+\+CR\+\_\+\+OPTPG}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fbf5dc4339b1ec8630675f03ad6fe0}{FLASH\+\_\+\+CR\+\_\+\+OPTER}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}{FLASH\+\_\+\+CR\+\_\+\+STRT}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{FLASH\+\_\+\+CR\+\_\+\+LOCK}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d44bc9617cc430de9413b385dfe0c3}{FLASH\+\_\+\+CR\+\_\+\+OPTWRE}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930897cecdaa9dbef8c640b84acbd8c2}{FLASH\+\_\+\+CR\+\_\+\+ERRIE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{FLASH\+\_\+\+CR\+\_\+\+EOPIE}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc00fde8118ce03602d00d34a80fec4}{FLASH\+\_\+\+AR\+\_\+\+FAR}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab52c27d6657bd72f1860fa25a1faf8e3}{FLASH\+\_\+\+OBR\+\_\+\+OPTERR}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052763d6c2daf0a422577a6c8a0be977}{FLASH\+\_\+\+OBR\+\_\+\+RDPRT}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1585552c59923cb1e1979cdfdc77b991}{FLASH\+\_\+\+OBR\+\_\+\+USER}}~((uint16\+\_\+t)0x03\+FC)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a18df54a9254985b1ee69c5666e68b6}{FLASH\+\_\+\+OBR\+\_\+\+WDG\+\_\+\+SW}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e84d6c706420de2335619043a06760d}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d863a776a1d5a136e267bac209f6a85}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8df650a29c19a5792097cd14872f31b}{FLASH\+\_\+\+OBR\+\_\+\+BFB2}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3842e780ec47c1127de0ed4a93821d}{FLASH\+\_\+\+WRPR\+\_\+\+WRP}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd716ae96657c56919fe5047cc0d65d}{FLASH\+\_\+\+RDP\+\_\+\+RDP}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1145e521145389b9072e85252e54ca3d}{FLASH\+\_\+\+RDP\+\_\+n\+RDP}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab0317a3e9f0e692213011164fb0d2de}{FLASH\+\_\+\+USER\+\_\+\+USER}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f0334d45dfeb5ab7fd84311ddd0379e}{FLASH\+\_\+\+USER\+\_\+n\+USER}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09070b36e22fdb41e470c8a5a575f9a6}{FLASH\+\_\+\+Data0\+\_\+\+Data0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80c9345106d12db361ecd7a1b01900a}{FLASH\+\_\+\+Data0\+\_\+n\+Data0}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3394f74718c6f4d811b1e3c43aca5a}{FLASH\+\_\+\+Data1\+\_\+\+Data1}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ef6801f38525d6fdda034a130e5ee9}{FLASH\+\_\+\+Data1\+\_\+n\+Data1}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa956fef145edf00d54046e44305a005a}{FLASH\+\_\+\+WRP0\+\_\+\+WRP0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff06814ffdd40e0f41b8abfb58a94533}{FLASH\+\_\+\+WRP0\+\_\+n\+WRP0}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6e79cb6593a9aac4cf4ac87903502bb}{FLASH\+\_\+\+WRP1\+\_\+\+WRP1}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b856e9d7bb136f77c185cdf7a778810}{FLASH\+\_\+\+WRP1\+\_\+n\+WRP1}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e05a6cccc474ddd580c89ca35fab8f6}{FLASH\+\_\+\+WRP2\+\_\+\+WRP2}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31b050ba2b32d47ba500a9b2968790f}{FLASH\+\_\+\+WRP2\+\_\+n\+WRP2}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c60a5c1b02b5edb3e4ad04de3dea4c1}{FLASH\+\_\+\+WRP3\+\_\+\+WRP3}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b1ae40a4a63c467a202d505afd0beb}{FLASH\+\_\+\+WRP3\+\_\+n\+WRP3}}~((uint32\+\_\+t)0x\+FF000000)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}\label{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH@{ADC\_CR1\_AWDCH}}
\index{ADC\_CR1\_AWDCH@{ADC\_CR1\_AWDCH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDCH}{ADC\_CR1\_AWDCH}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH~((uint32\+\_\+t)0x0000001F)}

AWDCH\mbox{[}4\+:0\mbox{]} bits (Analog watchdog channel select bits) \Hypertarget{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}\label{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_0@{ADC\_CR1\_AWDCH\_0}}
\index{ADC\_CR1\_AWDCH\_0@{ADC\_CR1\_AWDCH\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDCH\_0}{ADC\_CR1\_AWDCH\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}\label{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_1@{ADC\_CR1\_AWDCH\_1}}
\index{ADC\_CR1\_AWDCH\_1@{ADC\_CR1\_AWDCH\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDCH\_1}{ADC\_CR1\_AWDCH\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}\label{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_2@{ADC\_CR1\_AWDCH\_2}}
\index{ADC\_CR1\_AWDCH\_2@{ADC\_CR1\_AWDCH\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDCH\_2}{ADC\_CR1\_AWDCH\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}\label{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_3@{ADC\_CR1\_AWDCH\_3}}
\index{ADC\_CR1\_AWDCH\_3@{ADC\_CR1\_AWDCH\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDCH\_3}{ADC\_CR1\_AWDCH\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}\label{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_4@{ADC\_CR1\_AWDCH\_4}}
\index{ADC\_CR1\_AWDCH\_4@{ADC\_CR1\_AWDCH\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDCH\_4}{ADC\_CR1\_AWDCH\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4~((uint32\+\_\+t)0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}\label{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDEN@{ADC\_CR1\_AWDEN}}
\index{ADC\_CR1\_AWDEN@{ADC\_CR1\_AWDEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDEN}{ADC\_CR1\_AWDEN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDEN~((uint32\+\_\+t)0x00800000)}

Analog watchdog enable on regular channels \Hypertarget{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}\label{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDIE@{ADC\_CR1\_AWDIE}}
\index{ADC\_CR1\_AWDIE@{ADC\_CR1\_AWDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDIE}{ADC\_CR1\_AWDIE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDIE~((uint32\+\_\+t)0x00000040)}

Analog Watchdog interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}\label{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDSGL@{ADC\_CR1\_AWDSGL}}
\index{ADC\_CR1\_AWDSGL@{ADC\_CR1\_AWDSGL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDSGL}{ADC\_CR1\_AWDSGL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDSGL~((uint32\+\_\+t)0x00000200)}

Enable the watchdog on a single channel in scan mode \Hypertarget{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}\label{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCEN@{ADC\_CR1\_DISCEN}}
\index{ADC\_CR1\_DISCEN@{ADC\_CR1\_DISCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DISCEN}{ADC\_CR1\_DISCEN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCEN~((uint32\+\_\+t)0x00000800)}

Discontinuous mode on regular channels \Hypertarget{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}\label{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCNUM@{ADC\_CR1\_DISCNUM}}
\index{ADC\_CR1\_DISCNUM@{ADC\_CR1\_DISCNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DISCNUM}{ADC\_CR1\_DISCNUM}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCNUM~((uint32\+\_\+t)0x0000\+E000)}

DISCNUM\mbox{[}2\+:0\mbox{]} bits (Discontinuous mode channel count) \Hypertarget{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}\label{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCNUM\_0@{ADC\_CR1\_DISCNUM\_0}}
\index{ADC\_CR1\_DISCNUM\_0@{ADC\_CR1\_DISCNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DISCNUM\_0}{ADC\_CR1\_DISCNUM\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0~((uint32\+\_\+t)0x00002000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}\label{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCNUM\_1@{ADC\_CR1\_DISCNUM\_1}}
\index{ADC\_CR1\_DISCNUM\_1@{ADC\_CR1\_DISCNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DISCNUM\_1}{ADC\_CR1\_DISCNUM\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1~((uint32\+\_\+t)0x00004000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}\label{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCNUM\_2@{ADC\_CR1\_DISCNUM\_2}}
\index{ADC\_CR1\_DISCNUM\_2@{ADC\_CR1\_DISCNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DISCNUM\_2}{ADC\_CR1\_DISCNUM\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2~((uint32\+\_\+t)0x00008000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaa5a1a3b2c42e51fcd50a46f82d0b0843}\label{group___peripheral___registers___bits___definition_gaa5a1a3b2c42e51fcd50a46f82d0b0843} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DUALMOD@{ADC\_CR1\_DUALMOD}}
\index{ADC\_CR1\_DUALMOD@{ADC\_CR1\_DUALMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DUALMOD}{ADC\_CR1\_DUALMOD}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DUALMOD~((uint32\+\_\+t)0x000\+F0000)}

DUALMOD\mbox{[}3\+:0\mbox{]} bits (Dual mode selection) \Hypertarget{group___peripheral___registers___bits___definition_ga0eb566ea4be6f0ee17cd1ecbd08b7e26}\label{group___peripheral___registers___bits___definition_ga0eb566ea4be6f0ee17cd1ecbd08b7e26} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DUALMOD\_0@{ADC\_CR1\_DUALMOD\_0}}
\index{ADC\_CR1\_DUALMOD\_0@{ADC\_CR1\_DUALMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DUALMOD\_0}{ADC\_CR1\_DUALMOD\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab94ba8607512ac7c76ec2e3b661bc367}\label{group___peripheral___registers___bits___definition_gab94ba8607512ac7c76ec2e3b661bc367} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DUALMOD\_1@{ADC\_CR1\_DUALMOD\_1}}
\index{ADC\_CR1\_DUALMOD\_1@{ADC\_CR1\_DUALMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DUALMOD\_1}{ADC\_CR1\_DUALMOD\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae8fd02b7e150e14f6cc505a568f58c35}\label{group___peripheral___registers___bits___definition_gae8fd02b7e150e14f6cc505a568f58c35} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DUALMOD\_2@{ADC\_CR1\_DUALMOD\_2}}
\index{ADC\_CR1\_DUALMOD\_2@{ADC\_CR1\_DUALMOD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DUALMOD\_2}{ADC\_CR1\_DUALMOD\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga32d91e3b7dc8310b260b114a1e01596d}\label{group___peripheral___registers___bits___definition_ga32d91e3b7dc8310b260b114a1e01596d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DUALMOD\_3@{ADC\_CR1\_DUALMOD\_3}}
\index{ADC\_CR1\_DUALMOD\_3@{ADC\_CR1\_DUALMOD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DUALMOD\_3}{ADC\_CR1\_DUALMOD\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}\label{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_EOCIE@{ADC\_CR1\_EOCIE}}
\index{ADC\_CR1\_EOCIE@{ADC\_CR1\_EOCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_EOCIE}{ADC\_CR1\_EOCIE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+EOCIE~((uint32\+\_\+t)0x00000020)}

Interrupt enable for EOC \Hypertarget{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}\label{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_JAUTO@{ADC\_CR1\_JAUTO}}
\index{ADC\_CR1\_JAUTO@{ADC\_CR1\_JAUTO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_JAUTO}{ADC\_CR1\_JAUTO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+JAUTO~((uint32\+\_\+t)0x00000400)}

Automatic injected group conversion \Hypertarget{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}\label{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_JAWDEN@{ADC\_CR1\_JAWDEN}}
\index{ADC\_CR1\_JAWDEN@{ADC\_CR1\_JAWDEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_JAWDEN}{ADC\_CR1\_JAWDEN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+JAWDEN~((uint32\+\_\+t)0x00400000)}

Analog watchdog enable on injected channels \Hypertarget{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}\label{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_JDISCEN@{ADC\_CR1\_JDISCEN}}
\index{ADC\_CR1\_JDISCEN@{ADC\_CR1\_JDISCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_JDISCEN}{ADC\_CR1\_JDISCEN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+JDISCEN~((uint32\+\_\+t)0x00001000)}

Discontinuous mode on injected channels \Hypertarget{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}\label{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_JEOCIE@{ADC\_CR1\_JEOCIE}}
\index{ADC\_CR1\_JEOCIE@{ADC\_CR1\_JEOCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_JEOCIE}{ADC\_CR1\_JEOCIE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+JEOCIE~((uint32\+\_\+t)0x00000080)}

Interrupt enable for injected channels \Hypertarget{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}\label{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_SCAN@{ADC\_CR1\_SCAN}}
\index{ADC\_CR1\_SCAN@{ADC\_CR1\_SCAN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_SCAN}{ADC\_CR1\_SCAN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+SCAN~((uint32\+\_\+t)0x00000100)}

Scan mode \Hypertarget{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}\label{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_ADON@{ADC\_CR2\_ADON}}
\index{ADC\_CR2\_ADON@{ADC\_CR2\_ADON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_ADON}{ADC\_CR2\_ADON}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+ADON~((uint32\+\_\+t)0x00000001)}

A/D Converter ON / OFF \Hypertarget{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}\label{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_ALIGN@{ADC\_CR2\_ALIGN}}
\index{ADC\_CR2\_ALIGN@{ADC\_CR2\_ALIGN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_ALIGN}{ADC\_CR2\_ALIGN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+ALIGN~((uint32\+\_\+t)0x00000800)}

Data Alignment \Hypertarget{group___peripheral___registers___bits___definition_ga2932a0004cf17558c1445f79baac54a1}\label{group___peripheral___registers___bits___definition_ga2932a0004cf17558c1445f79baac54a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_CAL@{ADC\_CR2\_CAL}}
\index{ADC\_CR2\_CAL@{ADC\_CR2\_CAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_CAL}{ADC\_CR2\_CAL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+CAL~((uint32\+\_\+t)0x00000004)}

A/D Calibration \Hypertarget{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}\label{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_CONT@{ADC\_CR2\_CONT}}
\index{ADC\_CR2\_CONT@{ADC\_CR2\_CONT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_CONT}{ADC\_CR2\_CONT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+CONT~((uint32\+\_\+t)0x00000002)}

Continuous Conversion \Hypertarget{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}\label{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_DMA@{ADC\_CR2\_DMA}}
\index{ADC\_CR2\_DMA@{ADC\_CR2\_DMA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_DMA}{ADC\_CR2\_DMA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+DMA~((uint32\+\_\+t)0x00000100)}

Direct Memory access mode \Hypertarget{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}\label{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL@{ADC\_CR2\_EXTSEL}}
\index{ADC\_CR2\_EXTSEL@{ADC\_CR2\_EXTSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTSEL}{ADC\_CR2\_EXTSEL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL~((uint32\+\_\+t)0x000\+E0000)}

EXTSEL\mbox{[}2\+:0\mbox{]} bits (External Event Select for regular group) \Hypertarget{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}\label{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL\_0@{ADC\_CR2\_EXTSEL\_0}}
\index{ADC\_CR2\_EXTSEL\_0@{ADC\_CR2\_EXTSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTSEL\_0}{ADC\_CR2\_EXTSEL\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0~((uint32\+\_\+t)0x00020000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}\label{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL\_1@{ADC\_CR2\_EXTSEL\_1}}
\index{ADC\_CR2\_EXTSEL\_1@{ADC\_CR2\_EXTSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTSEL\_1}{ADC\_CR2\_EXTSEL\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1~((uint32\+\_\+t)0x00040000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}\label{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL\_2@{ADC\_CR2\_EXTSEL\_2}}
\index{ADC\_CR2\_EXTSEL\_2@{ADC\_CR2\_EXTSEL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTSEL\_2}{ADC\_CR2\_EXTSEL\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2~((uint32\+\_\+t)0x00080000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1c0cfed2e6b3dfe7a8794b29822e314c}\label{group___peripheral___registers___bits___definition_ga1c0cfed2e6b3dfe7a8794b29822e314c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTTRIG@{ADC\_CR2\_EXTTRIG}}
\index{ADC\_CR2\_EXTTRIG@{ADC\_CR2\_EXTTRIG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTTRIG}{ADC\_CR2\_EXTTRIG}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTTRIG~((uint32\+\_\+t)0x00100000)}

External Trigger Conversion mode for regular channels \Hypertarget{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}\label{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL@{ADC\_CR2\_JEXTSEL}}
\index{ADC\_CR2\_JEXTSEL@{ADC\_CR2\_JEXTSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTSEL}{ADC\_CR2\_JEXTSEL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL~((uint32\+\_\+t)0x00007000)}

JEXTSEL\mbox{[}2\+:0\mbox{]} bits (External event select for injected group) \Hypertarget{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}\label{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL\_0@{ADC\_CR2\_JEXTSEL\_0}}
\index{ADC\_CR2\_JEXTSEL\_0@{ADC\_CR2\_JEXTSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTSEL\_0}{ADC\_CR2\_JEXTSEL\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0~((uint32\+\_\+t)0x00001000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}\label{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL\_1@{ADC\_CR2\_JEXTSEL\_1}}
\index{ADC\_CR2\_JEXTSEL\_1@{ADC\_CR2\_JEXTSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTSEL\_1}{ADC\_CR2\_JEXTSEL\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1~((uint32\+\_\+t)0x00002000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}\label{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL\_2@{ADC\_CR2\_JEXTSEL\_2}}
\index{ADC\_CR2\_JEXTSEL\_2@{ADC\_CR2\_JEXTSEL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTSEL\_2}{ADC\_CR2\_JEXTSEL\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2~((uint32\+\_\+t)0x00004000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaa17af96980f14bc008357812c13bc4b3}\label{group___peripheral___registers___bits___definition_gaa17af96980f14bc008357812c13bc4b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTTRIG@{ADC\_CR2\_JEXTTRIG}}
\index{ADC\_CR2\_JEXTTRIG@{ADC\_CR2\_JEXTTRIG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTTRIG}{ADC\_CR2\_JEXTTRIG}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG~((uint32\+\_\+t)0x00008000)}

External Trigger Conversion mode for injected channels \Hypertarget{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}\label{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JSWSTART@{ADC\_CR2\_JSWSTART}}
\index{ADC\_CR2\_JSWSTART@{ADC\_CR2\_JSWSTART}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JSWSTART}{ADC\_CR2\_JSWSTART}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JSWSTART~((uint32\+\_\+t)0x00200000)}

Start Conversion of injected channels \Hypertarget{group___peripheral___registers___bits___definition_ga76a91ece4a71450541ef2637fdcdfdea}\label{group___peripheral___registers___bits___definition_ga76a91ece4a71450541ef2637fdcdfdea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_RSTCAL@{ADC\_CR2\_RSTCAL}}
\index{ADC\_CR2\_RSTCAL@{ADC\_CR2\_RSTCAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_RSTCAL}{ADC\_CR2\_RSTCAL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+RSTCAL~((uint32\+\_\+t)0x00000008)}

Reset Calibration \Hypertarget{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}\label{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_SWSTART@{ADC\_CR2\_SWSTART}}
\index{ADC\_CR2\_SWSTART@{ADC\_CR2\_SWSTART}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_SWSTART}{ADC\_CR2\_SWSTART}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+SWSTART~((uint32\+\_\+t)0x00400000)}

Start Conversion of regular channels \Hypertarget{group___peripheral___registers___bits___definition_gae97d1f61aa9d8c2279557f18e7303308}\label{group___peripheral___registers___bits___definition_gae97d1f61aa9d8c2279557f18e7303308} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_TSVREFE@{ADC\_CR2\_TSVREFE}}
\index{ADC\_CR2\_TSVREFE@{ADC\_CR2\_TSVREFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_TSVREFE}{ADC\_CR2\_TSVREFE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+TSVREFE~((uint32\+\_\+t)0x00800000)}

Temperature Sensor and VREFINT Enable \Hypertarget{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}\label{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_DR\_ADC2DATA@{ADC\_DR\_ADC2DATA}}
\index{ADC\_DR\_ADC2DATA@{ADC\_DR\_ADC2DATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DR\_ADC2DATA}{ADC\_DR\_ADC2DATA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA~((uint32\+\_\+t)0x\+FFFF0000)}

ADC2 data \Hypertarget{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}\label{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_DR\_DATA@{ADC\_DR\_DATA}}
\index{ADC\_DR\_DATA@{ADC\_DR\_DATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DR\_DATA}{ADC\_DR\_DATA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DR\+\_\+\+DATA~((uint32\+\_\+t)0x0000\+FFFF)}

Regular data \Hypertarget{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}\label{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_HTR\_HT@{ADC\_HTR\_HT}}
\index{ADC\_HTR\_HT@{ADC\_HTR\_HT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_HTR\_HT}{ADC\_HTR\_HT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+HTR\+\_\+\+HT~((uint16\+\_\+t)0x0\+FFF)}

Analog watchdog high threshold \Hypertarget{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}\label{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JDR1\_JDATA@{ADC\_JDR1\_JDATA}}
\index{ADC\_JDR1\_JDATA@{ADC\_JDR1\_JDATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JDR1\_JDATA}{ADC\_JDR1\_JDATA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JDR1\+\_\+\+JDATA~((uint16\+\_\+t)0x\+FFFF)}

Injected data \Hypertarget{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}\label{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JDR2\_JDATA@{ADC\_JDR2\_JDATA}}
\index{ADC\_JDR2\_JDATA@{ADC\_JDR2\_JDATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JDR2\_JDATA}{ADC\_JDR2\_JDATA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JDR2\+\_\+\+JDATA~((uint16\+\_\+t)0x\+FFFF)}

Injected data \Hypertarget{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}\label{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JDR3\_JDATA@{ADC\_JDR3\_JDATA}}
\index{ADC\_JDR3\_JDATA@{ADC\_JDR3\_JDATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JDR3\_JDATA}{ADC\_JDR3\_JDATA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JDR3\+\_\+\+JDATA~((uint16\+\_\+t)0x\+FFFF)}

Injected data \Hypertarget{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}\label{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JDR4\_JDATA@{ADC\_JDR4\_JDATA}}
\index{ADC\_JDR4\_JDATA@{ADC\_JDR4\_JDATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JDR4\_JDATA}{ADC\_JDR4\_JDATA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JDR4\+\_\+\+JDATA~((uint16\+\_\+t)0x\+FFFF)}

Injected data \Hypertarget{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}\label{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JOFR1\_JOFFSET1@{ADC\_JOFR1\_JOFFSET1}}
\index{ADC\_JOFR1\_JOFFSET1@{ADC\_JOFR1\_JOFFSET1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JOFR1\_JOFFSET1}{ADC\_JOFR1\_JOFFSET1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1~((uint16\+\_\+t)0x0\+FFF)}

Data offset for injected channel 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}\label{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JOFR2\_JOFFSET2@{ADC\_JOFR2\_JOFFSET2}}
\index{ADC\_JOFR2\_JOFFSET2@{ADC\_JOFR2\_JOFFSET2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JOFR2\_JOFFSET2}{ADC\_JOFR2\_JOFFSET2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2~((uint16\+\_\+t)0x0\+FFF)}

Data offset for injected channel 2 \Hypertarget{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}\label{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JOFR3\_JOFFSET3@{ADC\_JOFR3\_JOFFSET3}}
\index{ADC\_JOFR3\_JOFFSET3@{ADC\_JOFR3\_JOFFSET3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JOFR3\_JOFFSET3}{ADC\_JOFR3\_JOFFSET3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3~((uint16\+\_\+t)0x0\+FFF)}

Data offset for injected channel 3 \Hypertarget{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}\label{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JOFR4\_JOFFSET4@{ADC\_JOFR4\_JOFFSET4}}
\index{ADC\_JOFR4\_JOFFSET4@{ADC\_JOFR4\_JOFFSET4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JOFR4\_JOFFSET4}{ADC\_JOFR4\_JOFFSET4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4~((uint16\+\_\+t)0x0\+FFF)}

Data offset for injected channel 4 \Hypertarget{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}\label{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JL@{ADC\_JSQR\_JL}}
\index{ADC\_JSQR\_JL@{ADC\_JSQR\_JL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JL}{ADC\_JSQR\_JL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JL~((uint32\+\_\+t)0x00300000)}

JL\mbox{[}1\+:0\mbox{]} bits (Injected Sequence length) \Hypertarget{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}\label{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JL\_0@{ADC\_JSQR\_JL\_0}}
\index{ADC\_JSQR\_JL\_0@{ADC\_JSQR\_JL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JL\_0}{ADC\_JSQR\_JL\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}\label{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JL\_1@{ADC\_JSQR\_JL\_1}}
\index{ADC\_JSQR\_JL\_1@{ADC\_JSQR\_JL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JL\_1}{ADC\_JSQR\_JL\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}\label{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1@{ADC\_JSQR\_JSQ1}}
\index{ADC\_JSQR\_JSQ1@{ADC\_JSQR\_JSQ1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ1}{ADC\_JSQR\_JSQ1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1~((uint32\+\_\+t)0x0000001F)}

JSQ1\mbox{[}4\+:0\mbox{]} bits (1st conversion in injected sequence) \Hypertarget{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}\label{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_0@{ADC\_JSQR\_JSQ1\_0}}
\index{ADC\_JSQR\_JSQ1\_0@{ADC\_JSQR\_JSQ1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ1\_0}{ADC\_JSQR\_JSQ1\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}\label{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_1@{ADC\_JSQR\_JSQ1\_1}}
\index{ADC\_JSQR\_JSQ1\_1@{ADC\_JSQR\_JSQ1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ1\_1}{ADC\_JSQR\_JSQ1\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}\label{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_2@{ADC\_JSQR\_JSQ1\_2}}
\index{ADC\_JSQR\_JSQ1\_2@{ADC\_JSQR\_JSQ1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ1\_2}{ADC\_JSQR\_JSQ1\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}\label{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_3@{ADC\_JSQR\_JSQ1\_3}}
\index{ADC\_JSQR\_JSQ1\_3@{ADC\_JSQR\_JSQ1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ1\_3}{ADC\_JSQR\_JSQ1\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}\label{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_4@{ADC\_JSQR\_JSQ1\_4}}
\index{ADC\_JSQR\_JSQ1\_4@{ADC\_JSQR\_JSQ1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ1\_4}{ADC\_JSQR\_JSQ1\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4~((uint32\+\_\+t)0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}\label{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2@{ADC\_JSQR\_JSQ2}}
\index{ADC\_JSQR\_JSQ2@{ADC\_JSQR\_JSQ2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ2}{ADC\_JSQR\_JSQ2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2~((uint32\+\_\+t)0x000003\+E0)}

JSQ2\mbox{[}4\+:0\mbox{]} bits (2nd conversion in injected sequence) \Hypertarget{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}\label{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_0@{ADC\_JSQR\_JSQ2\_0}}
\index{ADC\_JSQR\_JSQ2\_0@{ADC\_JSQR\_JSQ2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ2\_0}{ADC\_JSQR\_JSQ2\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0~((uint32\+\_\+t)0x00000020)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}\label{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_1@{ADC\_JSQR\_JSQ2\_1}}
\index{ADC\_JSQR\_JSQ2\_1@{ADC\_JSQR\_JSQ2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ2\_1}{ADC\_JSQR\_JSQ2\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1~((uint32\+\_\+t)0x00000040)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}\label{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_2@{ADC\_JSQR\_JSQ2\_2}}
\index{ADC\_JSQR\_JSQ2\_2@{ADC\_JSQR\_JSQ2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ2\_2}{ADC\_JSQR\_JSQ2\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2~((uint32\+\_\+t)0x00000080)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}\label{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_3@{ADC\_JSQR\_JSQ2\_3}}
\index{ADC\_JSQR\_JSQ2\_3@{ADC\_JSQR\_JSQ2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ2\_3}{ADC\_JSQR\_JSQ2\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3~((uint32\+\_\+t)0x00000100)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}\label{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_4@{ADC\_JSQR\_JSQ2\_4}}
\index{ADC\_JSQR\_JSQ2\_4@{ADC\_JSQR\_JSQ2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ2\_4}{ADC\_JSQR\_JSQ2\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4~((uint32\+\_\+t)0x00000200)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}\label{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3@{ADC\_JSQR\_JSQ3}}
\index{ADC\_JSQR\_JSQ3@{ADC\_JSQR\_JSQ3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ3}{ADC\_JSQR\_JSQ3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3~((uint32\+\_\+t)0x00007\+C00)}

JSQ3\mbox{[}4\+:0\mbox{]} bits (3rd conversion in injected sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}\label{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_0@{ADC\_JSQR\_JSQ3\_0}}
\index{ADC\_JSQR\_JSQ3\_0@{ADC\_JSQR\_JSQ3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ3\_0}{ADC\_JSQR\_JSQ3\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}\label{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_1@{ADC\_JSQR\_JSQ3\_1}}
\index{ADC\_JSQR\_JSQ3\_1@{ADC\_JSQR\_JSQ3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ3\_1}{ADC\_JSQR\_JSQ3\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}\label{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_2@{ADC\_JSQR\_JSQ3\_2}}
\index{ADC\_JSQR\_JSQ3\_2@{ADC\_JSQR\_JSQ3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ3\_2}{ADC\_JSQR\_JSQ3\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2~((uint32\+\_\+t)0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}\label{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_3@{ADC\_JSQR\_JSQ3\_3}}
\index{ADC\_JSQR\_JSQ3\_3@{ADC\_JSQR\_JSQ3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ3\_3}{ADC\_JSQR\_JSQ3\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3~((uint32\+\_\+t)0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}\label{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_4@{ADC\_JSQR\_JSQ3\_4}}
\index{ADC\_JSQR\_JSQ3\_4@{ADC\_JSQR\_JSQ3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ3\_4}{ADC\_JSQR\_JSQ3\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4~((uint32\+\_\+t)0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}\label{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4@{ADC\_JSQR\_JSQ4}}
\index{ADC\_JSQR\_JSQ4@{ADC\_JSQR\_JSQ4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ4}{ADC\_JSQR\_JSQ4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4~((uint32\+\_\+t)0x000\+F8000)}

JSQ4\mbox{[}4\+:0\mbox{]} bits (4th conversion in injected sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}\label{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_0@{ADC\_JSQR\_JSQ4\_0}}
\index{ADC\_JSQR\_JSQ4\_0@{ADC\_JSQR\_JSQ4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ4\_0}{ADC\_JSQR\_JSQ4\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0~((uint32\+\_\+t)0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}\label{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_1@{ADC\_JSQR\_JSQ4\_1}}
\index{ADC\_JSQR\_JSQ4\_1@{ADC\_JSQR\_JSQ4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ4\_1}{ADC\_JSQR\_JSQ4\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1~((uint32\+\_\+t)0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}\label{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_2@{ADC\_JSQR\_JSQ4\_2}}
\index{ADC\_JSQR\_JSQ4\_2@{ADC\_JSQR\_JSQ4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ4\_2}{ADC\_JSQR\_JSQ4\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2~((uint32\+\_\+t)0x00020000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}\label{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_3@{ADC\_JSQR\_JSQ4\_3}}
\index{ADC\_JSQR\_JSQ4\_3@{ADC\_JSQR\_JSQ4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ4\_3}{ADC\_JSQR\_JSQ4\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3~((uint32\+\_\+t)0x00040000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}\label{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_4@{ADC\_JSQR\_JSQ4\_4}}
\index{ADC\_JSQR\_JSQ4\_4@{ADC\_JSQR\_JSQ4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ4\_4}{ADC\_JSQR\_JSQ4\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4~((uint32\+\_\+t)0x00080000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}\label{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_LTR\_LT@{ADC\_LTR\_LT}}
\index{ADC\_LTR\_LT@{ADC\_LTR\_LT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_LTR\_LT}{ADC\_LTR\_LT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+LTR\+\_\+\+LT~((uint16\+\_\+t)0x0\+FFF)}

Analog watchdog low threshold \Hypertarget{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}\label{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP10@{ADC\_SMPR1\_SMP10}}
\index{ADC\_SMPR1\_SMP10@{ADC\_SMPR1\_SMP10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP10}{ADC\_SMPR1\_SMP10}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP10~((uint32\+\_\+t)0x00000007)}

SMP10\mbox{[}2\+:0\mbox{]} bits (Channel 10 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}\label{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP10\_0@{ADC\_SMPR1\_SMP10\_0}}
\index{ADC\_SMPR1\_SMP10\_0@{ADC\_SMPR1\_SMP10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP10\_0}{ADC\_SMPR1\_SMP10\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}\label{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP10\_1@{ADC\_SMPR1\_SMP10\_1}}
\index{ADC\_SMPR1\_SMP10\_1@{ADC\_SMPR1\_SMP10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP10\_1}{ADC\_SMPR1\_SMP10\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}\label{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP10\_2@{ADC\_SMPR1\_SMP10\_2}}
\index{ADC\_SMPR1\_SMP10\_2@{ADC\_SMPR1\_SMP10\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP10\_2}{ADC\_SMPR1\_SMP10\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}\label{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP11@{ADC\_SMPR1\_SMP11}}
\index{ADC\_SMPR1\_SMP11@{ADC\_SMPR1\_SMP11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP11}{ADC\_SMPR1\_SMP11}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP11~((uint32\+\_\+t)0x00000038)}

SMP11\mbox{[}2\+:0\mbox{]} bits (Channel 11 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}\label{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP11\_0@{ADC\_SMPR1\_SMP11\_0}}
\index{ADC\_SMPR1\_SMP11\_0@{ADC\_SMPR1\_SMP11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP11\_0}{ADC\_SMPR1\_SMP11\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0~((uint32\+\_\+t)0x00000008)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}\label{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP11\_1@{ADC\_SMPR1\_SMP11\_1}}
\index{ADC\_SMPR1\_SMP11\_1@{ADC\_SMPR1\_SMP11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP11\_1}{ADC\_SMPR1\_SMP11\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1~((uint32\+\_\+t)0x00000010)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}\label{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP11\_2@{ADC\_SMPR1\_SMP11\_2}}
\index{ADC\_SMPR1\_SMP11\_2@{ADC\_SMPR1\_SMP11\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP11\_2}{ADC\_SMPR1\_SMP11\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2~((uint32\+\_\+t)0x00000020)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}\label{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP12@{ADC\_SMPR1\_SMP12}}
\index{ADC\_SMPR1\_SMP12@{ADC\_SMPR1\_SMP12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP12}{ADC\_SMPR1\_SMP12}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP12~((uint32\+\_\+t)0x000001\+C0)}

SMP12\mbox{[}2\+:0\mbox{]} bits (Channel 12 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}\label{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP12\_0@{ADC\_SMPR1\_SMP12\_0}}
\index{ADC\_SMPR1\_SMP12\_0@{ADC\_SMPR1\_SMP12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP12\_0}{ADC\_SMPR1\_SMP12\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0~((uint32\+\_\+t)0x00000040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}\label{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP12\_1@{ADC\_SMPR1\_SMP12\_1}}
\index{ADC\_SMPR1\_SMP12\_1@{ADC\_SMPR1\_SMP12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP12\_1}{ADC\_SMPR1\_SMP12\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1~((uint32\+\_\+t)0x00000080)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}\label{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP12\_2@{ADC\_SMPR1\_SMP12\_2}}
\index{ADC\_SMPR1\_SMP12\_2@{ADC\_SMPR1\_SMP12\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP12\_2}{ADC\_SMPR1\_SMP12\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2~((uint32\+\_\+t)0x00000100)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}\label{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP13@{ADC\_SMPR1\_SMP13}}
\index{ADC\_SMPR1\_SMP13@{ADC\_SMPR1\_SMP13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP13}{ADC\_SMPR1\_SMP13}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP13~((uint32\+\_\+t)0x00000\+E00)}

SMP13\mbox{[}2\+:0\mbox{]} bits (Channel 13 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}\label{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP13\_0@{ADC\_SMPR1\_SMP13\_0}}
\index{ADC\_SMPR1\_SMP13\_0@{ADC\_SMPR1\_SMP13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP13\_0}{ADC\_SMPR1\_SMP13\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0~((uint32\+\_\+t)0x00000200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}\label{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP13\_1@{ADC\_SMPR1\_SMP13\_1}}
\index{ADC\_SMPR1\_SMP13\_1@{ADC\_SMPR1\_SMP13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP13\_1}{ADC\_SMPR1\_SMP13\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1~((uint32\+\_\+t)0x00000400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}\label{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP13\_2@{ADC\_SMPR1\_SMP13\_2}}
\index{ADC\_SMPR1\_SMP13\_2@{ADC\_SMPR1\_SMP13\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP13\_2}{ADC\_SMPR1\_SMP13\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2~((uint32\+\_\+t)0x00000800)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}\label{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP14@{ADC\_SMPR1\_SMP14}}
\index{ADC\_SMPR1\_SMP14@{ADC\_SMPR1\_SMP14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP14}{ADC\_SMPR1\_SMP14}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP14~((uint32\+\_\+t)0x00007000)}

SMP14\mbox{[}2\+:0\mbox{]} bits (Channel 14 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}\label{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP14\_0@{ADC\_SMPR1\_SMP14\_0}}
\index{ADC\_SMPR1\_SMP14\_0@{ADC\_SMPR1\_SMP14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP14\_0}{ADC\_SMPR1\_SMP14\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0~((uint32\+\_\+t)0x00001000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}\label{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP14\_1@{ADC\_SMPR1\_SMP14\_1}}
\index{ADC\_SMPR1\_SMP14\_1@{ADC\_SMPR1\_SMP14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP14\_1}{ADC\_SMPR1\_SMP14\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1~((uint32\+\_\+t)0x00002000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}\label{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP14\_2@{ADC\_SMPR1\_SMP14\_2}}
\index{ADC\_SMPR1\_SMP14\_2@{ADC\_SMPR1\_SMP14\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP14\_2}{ADC\_SMPR1\_SMP14\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2~((uint32\+\_\+t)0x00004000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}\label{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP15@{ADC\_SMPR1\_SMP15}}
\index{ADC\_SMPR1\_SMP15@{ADC\_SMPR1\_SMP15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP15}{ADC\_SMPR1\_SMP15}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP15~((uint32\+\_\+t)0x00038000)}

SMP15\mbox{[}2\+:0\mbox{]} bits (Channel 15 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}\label{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP15\_0@{ADC\_SMPR1\_SMP15\_0}}
\index{ADC\_SMPR1\_SMP15\_0@{ADC\_SMPR1\_SMP15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP15\_0}{ADC\_SMPR1\_SMP15\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0~((uint32\+\_\+t)0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}\label{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP15\_1@{ADC\_SMPR1\_SMP15\_1}}
\index{ADC\_SMPR1\_SMP15\_1@{ADC\_SMPR1\_SMP15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP15\_1}{ADC\_SMPR1\_SMP15\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1~((uint32\+\_\+t)0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}\label{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP15\_2@{ADC\_SMPR1\_SMP15\_2}}
\index{ADC\_SMPR1\_SMP15\_2@{ADC\_SMPR1\_SMP15\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP15\_2}{ADC\_SMPR1\_SMP15\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2~((uint32\+\_\+t)0x00020000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}\label{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP16@{ADC\_SMPR1\_SMP16}}
\index{ADC\_SMPR1\_SMP16@{ADC\_SMPR1\_SMP16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP16}{ADC\_SMPR1\_SMP16}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP16~((uint32\+\_\+t)0x001\+C0000)}

SMP16\mbox{[}2\+:0\mbox{]} bits (Channel 16 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}\label{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP16\_0@{ADC\_SMPR1\_SMP16\_0}}
\index{ADC\_SMPR1\_SMP16\_0@{ADC\_SMPR1\_SMP16\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP16\_0}{ADC\_SMPR1\_SMP16\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0~((uint32\+\_\+t)0x00040000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}\label{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP16\_1@{ADC\_SMPR1\_SMP16\_1}}
\index{ADC\_SMPR1\_SMP16\_1@{ADC\_SMPR1\_SMP16\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP16\_1}{ADC\_SMPR1\_SMP16\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1~((uint32\+\_\+t)0x00080000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}\label{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP16\_2@{ADC\_SMPR1\_SMP16\_2}}
\index{ADC\_SMPR1\_SMP16\_2@{ADC\_SMPR1\_SMP16\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP16\_2}{ADC\_SMPR1\_SMP16\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2~((uint32\+\_\+t)0x00100000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}\label{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP17@{ADC\_SMPR1\_SMP17}}
\index{ADC\_SMPR1\_SMP17@{ADC\_SMPR1\_SMP17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP17}{ADC\_SMPR1\_SMP17}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP17~((uint32\+\_\+t)0x00\+E00000)}

SMP17\mbox{[}2\+:0\mbox{]} bits (Channel 17 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}\label{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP17\_0@{ADC\_SMPR1\_SMP17\_0}}
\index{ADC\_SMPR1\_SMP17\_0@{ADC\_SMPR1\_SMP17\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP17\_0}{ADC\_SMPR1\_SMP17\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0~((uint32\+\_\+t)0x00200000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}\label{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP17\_1@{ADC\_SMPR1\_SMP17\_1}}
\index{ADC\_SMPR1\_SMP17\_1@{ADC\_SMPR1\_SMP17\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP17\_1}{ADC\_SMPR1\_SMP17\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1~((uint32\+\_\+t)0x00400000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}\label{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP17\_2@{ADC\_SMPR1\_SMP17\_2}}
\index{ADC\_SMPR1\_SMP17\_2@{ADC\_SMPR1\_SMP17\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP17\_2}{ADC\_SMPR1\_SMP17\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2~((uint32\+\_\+t)0x00800000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}\label{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP0@{ADC\_SMPR2\_SMP0}}
\index{ADC\_SMPR2\_SMP0@{ADC\_SMPR2\_SMP0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP0}{ADC\_SMPR2\_SMP0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP0~((uint32\+\_\+t)0x00000007)}

SMP0\mbox{[}2\+:0\mbox{]} bits (Channel 0 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}\label{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP0\_0@{ADC\_SMPR2\_SMP0\_0}}
\index{ADC\_SMPR2\_SMP0\_0@{ADC\_SMPR2\_SMP0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP0\_0}{ADC\_SMPR2\_SMP0\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}\label{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP0\_1@{ADC\_SMPR2\_SMP0\_1}}
\index{ADC\_SMPR2\_SMP0\_1@{ADC\_SMPR2\_SMP0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP0\_1}{ADC\_SMPR2\_SMP0\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}\label{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP0\_2@{ADC\_SMPR2\_SMP0\_2}}
\index{ADC\_SMPR2\_SMP0\_2@{ADC\_SMPR2\_SMP0\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP0\_2}{ADC\_SMPR2\_SMP0\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}\label{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP1@{ADC\_SMPR2\_SMP1}}
\index{ADC\_SMPR2\_SMP1@{ADC\_SMPR2\_SMP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP1}{ADC\_SMPR2\_SMP1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP1~((uint32\+\_\+t)0x00000038)}

SMP1\mbox{[}2\+:0\mbox{]} bits (Channel 1 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}\label{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP1\_0@{ADC\_SMPR2\_SMP1\_0}}
\index{ADC\_SMPR2\_SMP1\_0@{ADC\_SMPR2\_SMP1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP1\_0}{ADC\_SMPR2\_SMP1\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0~((uint32\+\_\+t)0x00000008)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}\label{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP1\_1@{ADC\_SMPR2\_SMP1\_1}}
\index{ADC\_SMPR2\_SMP1\_1@{ADC\_SMPR2\_SMP1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP1\_1}{ADC\_SMPR2\_SMP1\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1~((uint32\+\_\+t)0x00000010)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}\label{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP1\_2@{ADC\_SMPR2\_SMP1\_2}}
\index{ADC\_SMPR2\_SMP1\_2@{ADC\_SMPR2\_SMP1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP1\_2}{ADC\_SMPR2\_SMP1\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2~((uint32\+\_\+t)0x00000020)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}\label{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP2@{ADC\_SMPR2\_SMP2}}
\index{ADC\_SMPR2\_SMP2@{ADC\_SMPR2\_SMP2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP2}{ADC\_SMPR2\_SMP2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP2~((uint32\+\_\+t)0x000001\+C0)}

SMP2\mbox{[}2\+:0\mbox{]} bits (Channel 2 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}\label{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP2\_0@{ADC\_SMPR2\_SMP2\_0}}
\index{ADC\_SMPR2\_SMP2\_0@{ADC\_SMPR2\_SMP2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP2\_0}{ADC\_SMPR2\_SMP2\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0~((uint32\+\_\+t)0x00000040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}\label{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP2\_1@{ADC\_SMPR2\_SMP2\_1}}
\index{ADC\_SMPR2\_SMP2\_1@{ADC\_SMPR2\_SMP2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP2\_1}{ADC\_SMPR2\_SMP2\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1~((uint32\+\_\+t)0x00000080)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}\label{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP2\_2@{ADC\_SMPR2\_SMP2\_2}}
\index{ADC\_SMPR2\_SMP2\_2@{ADC\_SMPR2\_SMP2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP2\_2}{ADC\_SMPR2\_SMP2\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2~((uint32\+\_\+t)0x00000100)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}\label{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP3@{ADC\_SMPR2\_SMP3}}
\index{ADC\_SMPR2\_SMP3@{ADC\_SMPR2\_SMP3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP3}{ADC\_SMPR2\_SMP3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP3~((uint32\+\_\+t)0x00000\+E00)}

SMP3\mbox{[}2\+:0\mbox{]} bits (Channel 3 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}\label{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP3\_0@{ADC\_SMPR2\_SMP3\_0}}
\index{ADC\_SMPR2\_SMP3\_0@{ADC\_SMPR2\_SMP3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP3\_0}{ADC\_SMPR2\_SMP3\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0~((uint32\+\_\+t)0x00000200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}\label{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP3\_1@{ADC\_SMPR2\_SMP3\_1}}
\index{ADC\_SMPR2\_SMP3\_1@{ADC\_SMPR2\_SMP3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP3\_1}{ADC\_SMPR2\_SMP3\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1~((uint32\+\_\+t)0x00000400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}\label{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP3\_2@{ADC\_SMPR2\_SMP3\_2}}
\index{ADC\_SMPR2\_SMP3\_2@{ADC\_SMPR2\_SMP3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP3\_2}{ADC\_SMPR2\_SMP3\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2~((uint32\+\_\+t)0x00000800)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}\label{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP4@{ADC\_SMPR2\_SMP4}}
\index{ADC\_SMPR2\_SMP4@{ADC\_SMPR2\_SMP4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP4}{ADC\_SMPR2\_SMP4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP4~((uint32\+\_\+t)0x00007000)}

SMP4\mbox{[}2\+:0\mbox{]} bits (Channel 4 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}\label{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP4\_0@{ADC\_SMPR2\_SMP4\_0}}
\index{ADC\_SMPR2\_SMP4\_0@{ADC\_SMPR2\_SMP4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP4\_0}{ADC\_SMPR2\_SMP4\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0~((uint32\+\_\+t)0x00001000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}\label{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP4\_1@{ADC\_SMPR2\_SMP4\_1}}
\index{ADC\_SMPR2\_SMP4\_1@{ADC\_SMPR2\_SMP4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP4\_1}{ADC\_SMPR2\_SMP4\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1~((uint32\+\_\+t)0x00002000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}\label{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP4\_2@{ADC\_SMPR2\_SMP4\_2}}
\index{ADC\_SMPR2\_SMP4\_2@{ADC\_SMPR2\_SMP4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP4\_2}{ADC\_SMPR2\_SMP4\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2~((uint32\+\_\+t)0x00004000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}\label{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP5@{ADC\_SMPR2\_SMP5}}
\index{ADC\_SMPR2\_SMP5@{ADC\_SMPR2\_SMP5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP5}{ADC\_SMPR2\_SMP5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP5~((uint32\+\_\+t)0x00038000)}

SMP5\mbox{[}2\+:0\mbox{]} bits (Channel 5 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}\label{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP5\_0@{ADC\_SMPR2\_SMP5\_0}}
\index{ADC\_SMPR2\_SMP5\_0@{ADC\_SMPR2\_SMP5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP5\_0}{ADC\_SMPR2\_SMP5\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0~((uint32\+\_\+t)0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}\label{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP5\_1@{ADC\_SMPR2\_SMP5\_1}}
\index{ADC\_SMPR2\_SMP5\_1@{ADC\_SMPR2\_SMP5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP5\_1}{ADC\_SMPR2\_SMP5\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1~((uint32\+\_\+t)0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}\label{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP5\_2@{ADC\_SMPR2\_SMP5\_2}}
\index{ADC\_SMPR2\_SMP5\_2@{ADC\_SMPR2\_SMP5\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP5\_2}{ADC\_SMPR2\_SMP5\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2~((uint32\+\_\+t)0x00020000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}\label{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP6@{ADC\_SMPR2\_SMP6}}
\index{ADC\_SMPR2\_SMP6@{ADC\_SMPR2\_SMP6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP6}{ADC\_SMPR2\_SMP6}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP6~((uint32\+\_\+t)0x001\+C0000)}

SMP6\mbox{[}2\+:0\mbox{]} bits (Channel 6 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}\label{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP6\_0@{ADC\_SMPR2\_SMP6\_0}}
\index{ADC\_SMPR2\_SMP6\_0@{ADC\_SMPR2\_SMP6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP6\_0}{ADC\_SMPR2\_SMP6\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0~((uint32\+\_\+t)0x00040000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}\label{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP6\_1@{ADC\_SMPR2\_SMP6\_1}}
\index{ADC\_SMPR2\_SMP6\_1@{ADC\_SMPR2\_SMP6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP6\_1}{ADC\_SMPR2\_SMP6\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1~((uint32\+\_\+t)0x00080000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}\label{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP6\_2@{ADC\_SMPR2\_SMP6\_2}}
\index{ADC\_SMPR2\_SMP6\_2@{ADC\_SMPR2\_SMP6\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP6\_2}{ADC\_SMPR2\_SMP6\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2~((uint32\+\_\+t)0x00100000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}\label{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP7@{ADC\_SMPR2\_SMP7}}
\index{ADC\_SMPR2\_SMP7@{ADC\_SMPR2\_SMP7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP7}{ADC\_SMPR2\_SMP7}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP7~((uint32\+\_\+t)0x00\+E00000)}

SMP7\mbox{[}2\+:0\mbox{]} bits (Channel 7 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}\label{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP7\_0@{ADC\_SMPR2\_SMP7\_0}}
\index{ADC\_SMPR2\_SMP7\_0@{ADC\_SMPR2\_SMP7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP7\_0}{ADC\_SMPR2\_SMP7\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0~((uint32\+\_\+t)0x00200000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}\label{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP7\_1@{ADC\_SMPR2\_SMP7\_1}}
\index{ADC\_SMPR2\_SMP7\_1@{ADC\_SMPR2\_SMP7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP7\_1}{ADC\_SMPR2\_SMP7\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1~((uint32\+\_\+t)0x00400000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}\label{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP7\_2@{ADC\_SMPR2\_SMP7\_2}}
\index{ADC\_SMPR2\_SMP7\_2@{ADC\_SMPR2\_SMP7\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP7\_2}{ADC\_SMPR2\_SMP7\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2~((uint32\+\_\+t)0x00800000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}\label{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP8@{ADC\_SMPR2\_SMP8}}
\index{ADC\_SMPR2\_SMP8@{ADC\_SMPR2\_SMP8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP8}{ADC\_SMPR2\_SMP8}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP8~((uint32\+\_\+t)0x07000000)}

SMP8\mbox{[}2\+:0\mbox{]} bits (Channel 8 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}\label{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP8\_0@{ADC\_SMPR2\_SMP8\_0}}
\index{ADC\_SMPR2\_SMP8\_0@{ADC\_SMPR2\_SMP8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP8\_0}{ADC\_SMPR2\_SMP8\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}\label{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP8\_1@{ADC\_SMPR2\_SMP8\_1}}
\index{ADC\_SMPR2\_SMP8\_1@{ADC\_SMPR2\_SMP8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP8\_1}{ADC\_SMPR2\_SMP8\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}\label{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP8\_2@{ADC\_SMPR2\_SMP8\_2}}
\index{ADC\_SMPR2\_SMP8\_2@{ADC\_SMPR2\_SMP8\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP8\_2}{ADC\_SMPR2\_SMP8\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}\label{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP9@{ADC\_SMPR2\_SMP9}}
\index{ADC\_SMPR2\_SMP9@{ADC\_SMPR2\_SMP9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP9}{ADC\_SMPR2\_SMP9}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP9~((uint32\+\_\+t)0x38000000)}

SMP9\mbox{[}2\+:0\mbox{]} bits (Channel 9 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}\label{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP9\_0@{ADC\_SMPR2\_SMP9\_0}}
\index{ADC\_SMPR2\_SMP9\_0@{ADC\_SMPR2\_SMP9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP9\_0}{ADC\_SMPR2\_SMP9\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0~((uint32\+\_\+t)0x08000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}\label{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP9\_1@{ADC\_SMPR2\_SMP9\_1}}
\index{ADC\_SMPR2\_SMP9\_1@{ADC\_SMPR2\_SMP9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP9\_1}{ADC\_SMPR2\_SMP9\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1~((uint32\+\_\+t)0x10000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}\label{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP9\_2@{ADC\_SMPR2\_SMP9\_2}}
\index{ADC\_SMPR2\_SMP9\_2@{ADC\_SMPR2\_SMP9\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP9\_2}{ADC\_SMPR2\_SMP9\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2~((uint32\+\_\+t)0x20000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}\label{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L@{ADC\_SQR1\_L}}
\index{ADC\_SQR1\_L@{ADC\_SQR1\_L}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_L}{ADC\_SQR1\_L}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+L~((uint32\+\_\+t)0x00\+F00000)}

L\mbox{[}3\+:0\mbox{]} bits (Regular channel sequence length) \Hypertarget{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}\label{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L\_0@{ADC\_SQR1\_L\_0}}
\index{ADC\_SQR1\_L\_0@{ADC\_SQR1\_L\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_L\_0}{ADC\_SQR1\_L\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}\label{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L\_1@{ADC\_SQR1\_L\_1}}
\index{ADC\_SQR1\_L\_1@{ADC\_SQR1\_L\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_L\_1}{ADC\_SQR1\_L\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}\label{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L\_2@{ADC\_SQR1\_L\_2}}
\index{ADC\_SQR1\_L\_2@{ADC\_SQR1\_L\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_L\_2}{ADC\_SQR1\_L\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2~((uint32\+\_\+t)0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}\label{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L\_3@{ADC\_SQR1\_L\_3}}
\index{ADC\_SQR1\_L\_3@{ADC\_SQR1\_L\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_L\_3}{ADC\_SQR1\_L\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3~((uint32\+\_\+t)0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}\label{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13@{ADC\_SQR1\_SQ13}}
\index{ADC\_SQR1\_SQ13@{ADC\_SQR1\_SQ13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ13}{ADC\_SQR1\_SQ13}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13~((uint32\+\_\+t)0x0000001F)}

SQ13\mbox{[}4\+:0\mbox{]} bits (13th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}\label{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_0@{ADC\_SQR1\_SQ13\_0}}
\index{ADC\_SQR1\_SQ13\_0@{ADC\_SQR1\_SQ13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ13\_0}{ADC\_SQR1\_SQ13\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}\label{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_1@{ADC\_SQR1\_SQ13\_1}}
\index{ADC\_SQR1\_SQ13\_1@{ADC\_SQR1\_SQ13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ13\_1}{ADC\_SQR1\_SQ13\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}\label{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_2@{ADC\_SQR1\_SQ13\_2}}
\index{ADC\_SQR1\_SQ13\_2@{ADC\_SQR1\_SQ13\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ13\_2}{ADC\_SQR1\_SQ13\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}\label{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_3@{ADC\_SQR1\_SQ13\_3}}
\index{ADC\_SQR1\_SQ13\_3@{ADC\_SQR1\_SQ13\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ13\_3}{ADC\_SQR1\_SQ13\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}\label{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_4@{ADC\_SQR1\_SQ13\_4}}
\index{ADC\_SQR1\_SQ13\_4@{ADC\_SQR1\_SQ13\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ13\_4}{ADC\_SQR1\_SQ13\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4~((uint32\+\_\+t)0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}\label{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14@{ADC\_SQR1\_SQ14}}
\index{ADC\_SQR1\_SQ14@{ADC\_SQR1\_SQ14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ14}{ADC\_SQR1\_SQ14}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14~((uint32\+\_\+t)0x000003\+E0)}

SQ14\mbox{[}4\+:0\mbox{]} bits (14th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}\label{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_0@{ADC\_SQR1\_SQ14\_0}}
\index{ADC\_SQR1\_SQ14\_0@{ADC\_SQR1\_SQ14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ14\_0}{ADC\_SQR1\_SQ14\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0~((uint32\+\_\+t)0x00000020)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}\label{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_1@{ADC\_SQR1\_SQ14\_1}}
\index{ADC\_SQR1\_SQ14\_1@{ADC\_SQR1\_SQ14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ14\_1}{ADC\_SQR1\_SQ14\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1~((uint32\+\_\+t)0x00000040)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}\label{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_2@{ADC\_SQR1\_SQ14\_2}}
\index{ADC\_SQR1\_SQ14\_2@{ADC\_SQR1\_SQ14\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ14\_2}{ADC\_SQR1\_SQ14\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2~((uint32\+\_\+t)0x00000080)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}\label{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_3@{ADC\_SQR1\_SQ14\_3}}
\index{ADC\_SQR1\_SQ14\_3@{ADC\_SQR1\_SQ14\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ14\_3}{ADC\_SQR1\_SQ14\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3~((uint32\+\_\+t)0x00000100)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}\label{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_4@{ADC\_SQR1\_SQ14\_4}}
\index{ADC\_SQR1\_SQ14\_4@{ADC\_SQR1\_SQ14\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ14\_4}{ADC\_SQR1\_SQ14\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4~((uint32\+\_\+t)0x00000200)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}\label{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15@{ADC\_SQR1\_SQ15}}
\index{ADC\_SQR1\_SQ15@{ADC\_SQR1\_SQ15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ15}{ADC\_SQR1\_SQ15}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15~((uint32\+\_\+t)0x00007\+C00)}

SQ15\mbox{[}4\+:0\mbox{]} bits (15th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}\label{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_0@{ADC\_SQR1\_SQ15\_0}}
\index{ADC\_SQR1\_SQ15\_0@{ADC\_SQR1\_SQ15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ15\_0}{ADC\_SQR1\_SQ15\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}\label{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_1@{ADC\_SQR1\_SQ15\_1}}
\index{ADC\_SQR1\_SQ15\_1@{ADC\_SQR1\_SQ15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ15\_1}{ADC\_SQR1\_SQ15\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}\label{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_2@{ADC\_SQR1\_SQ15\_2}}
\index{ADC\_SQR1\_SQ15\_2@{ADC\_SQR1\_SQ15\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ15\_2}{ADC\_SQR1\_SQ15\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2~((uint32\+\_\+t)0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}\label{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_3@{ADC\_SQR1\_SQ15\_3}}
\index{ADC\_SQR1\_SQ15\_3@{ADC\_SQR1\_SQ15\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ15\_3}{ADC\_SQR1\_SQ15\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3~((uint32\+\_\+t)0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}\label{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_4@{ADC\_SQR1\_SQ15\_4}}
\index{ADC\_SQR1\_SQ15\_4@{ADC\_SQR1\_SQ15\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ15\_4}{ADC\_SQR1\_SQ15\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4~((uint32\+\_\+t)0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}\label{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16@{ADC\_SQR1\_SQ16}}
\index{ADC\_SQR1\_SQ16@{ADC\_SQR1\_SQ16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ16}{ADC\_SQR1\_SQ16}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16~((uint32\+\_\+t)0x000\+F8000)}

SQ16\mbox{[}4\+:0\mbox{]} bits (16th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}\label{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_0@{ADC\_SQR1\_SQ16\_0}}
\index{ADC\_SQR1\_SQ16\_0@{ADC\_SQR1\_SQ16\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ16\_0}{ADC\_SQR1\_SQ16\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0~((uint32\+\_\+t)0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}\label{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_1@{ADC\_SQR1\_SQ16\_1}}
\index{ADC\_SQR1\_SQ16\_1@{ADC\_SQR1\_SQ16\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ16\_1}{ADC\_SQR1\_SQ16\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1~((uint32\+\_\+t)0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}\label{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_2@{ADC\_SQR1\_SQ16\_2}}
\index{ADC\_SQR1\_SQ16\_2@{ADC\_SQR1\_SQ16\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ16\_2}{ADC\_SQR1\_SQ16\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2~((uint32\+\_\+t)0x00020000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}\label{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_3@{ADC\_SQR1\_SQ16\_3}}
\index{ADC\_SQR1\_SQ16\_3@{ADC\_SQR1\_SQ16\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ16\_3}{ADC\_SQR1\_SQ16\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3~((uint32\+\_\+t)0x00040000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}\label{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_4@{ADC\_SQR1\_SQ16\_4}}
\index{ADC\_SQR1\_SQ16\_4@{ADC\_SQR1\_SQ16\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ16\_4}{ADC\_SQR1\_SQ16\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4~((uint32\+\_\+t)0x00080000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}\label{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10@{ADC\_SQR2\_SQ10}}
\index{ADC\_SQR2\_SQ10@{ADC\_SQR2\_SQ10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ10}{ADC\_SQR2\_SQ10}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10~((uint32\+\_\+t)0x000\+F8000)}

SQ10\mbox{[}4\+:0\mbox{]} bits (10th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}\label{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_0@{ADC\_SQR2\_SQ10\_0}}
\index{ADC\_SQR2\_SQ10\_0@{ADC\_SQR2\_SQ10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ10\_0}{ADC\_SQR2\_SQ10\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0~((uint32\+\_\+t)0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}\label{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_1@{ADC\_SQR2\_SQ10\_1}}
\index{ADC\_SQR2\_SQ10\_1@{ADC\_SQR2\_SQ10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ10\_1}{ADC\_SQR2\_SQ10\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1~((uint32\+\_\+t)0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}\label{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_2@{ADC\_SQR2\_SQ10\_2}}
\index{ADC\_SQR2\_SQ10\_2@{ADC\_SQR2\_SQ10\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ10\_2}{ADC\_SQR2\_SQ10\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2~((uint32\+\_\+t)0x00020000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}\label{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_3@{ADC\_SQR2\_SQ10\_3}}
\index{ADC\_SQR2\_SQ10\_3@{ADC\_SQR2\_SQ10\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ10\_3}{ADC\_SQR2\_SQ10\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3~((uint32\+\_\+t)0x00040000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}\label{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_4@{ADC\_SQR2\_SQ10\_4}}
\index{ADC\_SQR2\_SQ10\_4@{ADC\_SQR2\_SQ10\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ10\_4}{ADC\_SQR2\_SQ10\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4~((uint32\+\_\+t)0x00080000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}\label{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11@{ADC\_SQR2\_SQ11}}
\index{ADC\_SQR2\_SQ11@{ADC\_SQR2\_SQ11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ11}{ADC\_SQR2\_SQ11}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11~((uint32\+\_\+t)0x01\+F00000)}

SQ11\mbox{[}4\+:0\mbox{]} bits (11th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}\label{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_0@{ADC\_SQR2\_SQ11\_0}}
\index{ADC\_SQR2\_SQ11\_0@{ADC\_SQR2\_SQ11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ11\_0}{ADC\_SQR2\_SQ11\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}\label{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_1@{ADC\_SQR2\_SQ11\_1}}
\index{ADC\_SQR2\_SQ11\_1@{ADC\_SQR2\_SQ11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ11\_1}{ADC\_SQR2\_SQ11\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}\label{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_2@{ADC\_SQR2\_SQ11\_2}}
\index{ADC\_SQR2\_SQ11\_2@{ADC\_SQR2\_SQ11\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ11\_2}{ADC\_SQR2\_SQ11\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2~((uint32\+\_\+t)0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}\label{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_3@{ADC\_SQR2\_SQ11\_3}}
\index{ADC\_SQR2\_SQ11\_3@{ADC\_SQR2\_SQ11\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ11\_3}{ADC\_SQR2\_SQ11\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3~((uint32\+\_\+t)0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}\label{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_4@{ADC\_SQR2\_SQ11\_4}}
\index{ADC\_SQR2\_SQ11\_4@{ADC\_SQR2\_SQ11\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ11\_4}{ADC\_SQR2\_SQ11\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4~((uint32\+\_\+t)0x01000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}\label{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12@{ADC\_SQR2\_SQ12}}
\index{ADC\_SQR2\_SQ12@{ADC\_SQR2\_SQ12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ12}{ADC\_SQR2\_SQ12}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12~((uint32\+\_\+t)0x3\+E000000)}

SQ12\mbox{[}4\+:0\mbox{]} bits (12th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}\label{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_0@{ADC\_SQR2\_SQ12\_0}}
\index{ADC\_SQR2\_SQ12\_0@{ADC\_SQR2\_SQ12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ12\_0}{ADC\_SQR2\_SQ12\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0~((uint32\+\_\+t)0x02000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}\label{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_1@{ADC\_SQR2\_SQ12\_1}}
\index{ADC\_SQR2\_SQ12\_1@{ADC\_SQR2\_SQ12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ12\_1}{ADC\_SQR2\_SQ12\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1~((uint32\+\_\+t)0x04000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}\label{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_2@{ADC\_SQR2\_SQ12\_2}}
\index{ADC\_SQR2\_SQ12\_2@{ADC\_SQR2\_SQ12\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ12\_2}{ADC\_SQR2\_SQ12\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2~((uint32\+\_\+t)0x08000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}\label{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_3@{ADC\_SQR2\_SQ12\_3}}
\index{ADC\_SQR2\_SQ12\_3@{ADC\_SQR2\_SQ12\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ12\_3}{ADC\_SQR2\_SQ12\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3~((uint32\+\_\+t)0x10000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}\label{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_4@{ADC\_SQR2\_SQ12\_4}}
\index{ADC\_SQR2\_SQ12\_4@{ADC\_SQR2\_SQ12\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ12\_4}{ADC\_SQR2\_SQ12\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4~((uint32\+\_\+t)0x20000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}\label{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7@{ADC\_SQR2\_SQ7}}
\index{ADC\_SQR2\_SQ7@{ADC\_SQR2\_SQ7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ7}{ADC\_SQR2\_SQ7}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7~((uint32\+\_\+t)0x0000001F)}

SQ7\mbox{[}4\+:0\mbox{]} bits (7th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}\label{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_0@{ADC\_SQR2\_SQ7\_0}}
\index{ADC\_SQR2\_SQ7\_0@{ADC\_SQR2\_SQ7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ7\_0}{ADC\_SQR2\_SQ7\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}\label{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_1@{ADC\_SQR2\_SQ7\_1}}
\index{ADC\_SQR2\_SQ7\_1@{ADC\_SQR2\_SQ7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ7\_1}{ADC\_SQR2\_SQ7\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}\label{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_2@{ADC\_SQR2\_SQ7\_2}}
\index{ADC\_SQR2\_SQ7\_2@{ADC\_SQR2\_SQ7\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ7\_2}{ADC\_SQR2\_SQ7\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}\label{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_3@{ADC\_SQR2\_SQ7\_3}}
\index{ADC\_SQR2\_SQ7\_3@{ADC\_SQR2\_SQ7\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ7\_3}{ADC\_SQR2\_SQ7\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}\label{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_4@{ADC\_SQR2\_SQ7\_4}}
\index{ADC\_SQR2\_SQ7\_4@{ADC\_SQR2\_SQ7\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ7\_4}{ADC\_SQR2\_SQ7\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4~((uint32\+\_\+t)0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}\label{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8@{ADC\_SQR2\_SQ8}}
\index{ADC\_SQR2\_SQ8@{ADC\_SQR2\_SQ8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ8}{ADC\_SQR2\_SQ8}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8~((uint32\+\_\+t)0x000003\+E0)}

SQ8\mbox{[}4\+:0\mbox{]} bits (8th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}\label{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_0@{ADC\_SQR2\_SQ8\_0}}
\index{ADC\_SQR2\_SQ8\_0@{ADC\_SQR2\_SQ8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ8\_0}{ADC\_SQR2\_SQ8\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0~((uint32\+\_\+t)0x00000020)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}\label{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_1@{ADC\_SQR2\_SQ8\_1}}
\index{ADC\_SQR2\_SQ8\_1@{ADC\_SQR2\_SQ8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ8\_1}{ADC\_SQR2\_SQ8\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1~((uint32\+\_\+t)0x00000040)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}\label{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_2@{ADC\_SQR2\_SQ8\_2}}
\index{ADC\_SQR2\_SQ8\_2@{ADC\_SQR2\_SQ8\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ8\_2}{ADC\_SQR2\_SQ8\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2~((uint32\+\_\+t)0x00000080)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}\label{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_3@{ADC\_SQR2\_SQ8\_3}}
\index{ADC\_SQR2\_SQ8\_3@{ADC\_SQR2\_SQ8\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ8\_3}{ADC\_SQR2\_SQ8\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3~((uint32\+\_\+t)0x00000100)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}\label{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_4@{ADC\_SQR2\_SQ8\_4}}
\index{ADC\_SQR2\_SQ8\_4@{ADC\_SQR2\_SQ8\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ8\_4}{ADC\_SQR2\_SQ8\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4~((uint32\+\_\+t)0x00000200)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}\label{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9@{ADC\_SQR2\_SQ9}}
\index{ADC\_SQR2\_SQ9@{ADC\_SQR2\_SQ9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ9}{ADC\_SQR2\_SQ9}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9~((uint32\+\_\+t)0x00007\+C00)}

SQ9\mbox{[}4\+:0\mbox{]} bits (9th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}\label{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_0@{ADC\_SQR2\_SQ9\_0}}
\index{ADC\_SQR2\_SQ9\_0@{ADC\_SQR2\_SQ9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ9\_0}{ADC\_SQR2\_SQ9\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}\label{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_1@{ADC\_SQR2\_SQ9\_1}}
\index{ADC\_SQR2\_SQ9\_1@{ADC\_SQR2\_SQ9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ9\_1}{ADC\_SQR2\_SQ9\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}\label{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_2@{ADC\_SQR2\_SQ9\_2}}
\index{ADC\_SQR2\_SQ9\_2@{ADC\_SQR2\_SQ9\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ9\_2}{ADC\_SQR2\_SQ9\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2~((uint32\+\_\+t)0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}\label{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_3@{ADC\_SQR2\_SQ9\_3}}
\index{ADC\_SQR2\_SQ9\_3@{ADC\_SQR2\_SQ9\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ9\_3}{ADC\_SQR2\_SQ9\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3~((uint32\+\_\+t)0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}\label{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_4@{ADC\_SQR2\_SQ9\_4}}
\index{ADC\_SQR2\_SQ9\_4@{ADC\_SQR2\_SQ9\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ9\_4}{ADC\_SQR2\_SQ9\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4~((uint32\+\_\+t)0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}\label{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1@{ADC\_SQR3\_SQ1}}
\index{ADC\_SQR3\_SQ1@{ADC\_SQR3\_SQ1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ1}{ADC\_SQR3\_SQ1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1~((uint32\+\_\+t)0x0000001F)}

SQ1\mbox{[}4\+:0\mbox{]} bits (1st conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}\label{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_0@{ADC\_SQR3\_SQ1\_0}}
\index{ADC\_SQR3\_SQ1\_0@{ADC\_SQR3\_SQ1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ1\_0}{ADC\_SQR3\_SQ1\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}\label{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_1@{ADC\_SQR3\_SQ1\_1}}
\index{ADC\_SQR3\_SQ1\_1@{ADC\_SQR3\_SQ1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ1\_1}{ADC\_SQR3\_SQ1\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}\label{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_2@{ADC\_SQR3\_SQ1\_2}}
\index{ADC\_SQR3\_SQ1\_2@{ADC\_SQR3\_SQ1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ1\_2}{ADC\_SQR3\_SQ1\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}\label{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_3@{ADC\_SQR3\_SQ1\_3}}
\index{ADC\_SQR3\_SQ1\_3@{ADC\_SQR3\_SQ1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ1\_3}{ADC\_SQR3\_SQ1\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}\label{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_4@{ADC\_SQR3\_SQ1\_4}}
\index{ADC\_SQR3\_SQ1\_4@{ADC\_SQR3\_SQ1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ1\_4}{ADC\_SQR3\_SQ1\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4~((uint32\+\_\+t)0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}\label{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2@{ADC\_SQR3\_SQ2}}
\index{ADC\_SQR3\_SQ2@{ADC\_SQR3\_SQ2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ2}{ADC\_SQR3\_SQ2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2~((uint32\+\_\+t)0x000003\+E0)}

SQ2\mbox{[}4\+:0\mbox{]} bits (2nd conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}\label{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_0@{ADC\_SQR3\_SQ2\_0}}
\index{ADC\_SQR3\_SQ2\_0@{ADC\_SQR3\_SQ2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ2\_0}{ADC\_SQR3\_SQ2\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0~((uint32\+\_\+t)0x00000020)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}\label{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_1@{ADC\_SQR3\_SQ2\_1}}
\index{ADC\_SQR3\_SQ2\_1@{ADC\_SQR3\_SQ2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ2\_1}{ADC\_SQR3\_SQ2\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1~((uint32\+\_\+t)0x00000040)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}\label{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_2@{ADC\_SQR3\_SQ2\_2}}
\index{ADC\_SQR3\_SQ2\_2@{ADC\_SQR3\_SQ2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ2\_2}{ADC\_SQR3\_SQ2\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2~((uint32\+\_\+t)0x00000080)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}\label{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_3@{ADC\_SQR3\_SQ2\_3}}
\index{ADC\_SQR3\_SQ2\_3@{ADC\_SQR3\_SQ2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ2\_3}{ADC\_SQR3\_SQ2\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3~((uint32\+\_\+t)0x00000100)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}\label{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_4@{ADC\_SQR3\_SQ2\_4}}
\index{ADC\_SQR3\_SQ2\_4@{ADC\_SQR3\_SQ2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ2\_4}{ADC\_SQR3\_SQ2\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4~((uint32\+\_\+t)0x00000200)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}\label{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3@{ADC\_SQR3\_SQ3}}
\index{ADC\_SQR3\_SQ3@{ADC\_SQR3\_SQ3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ3}{ADC\_SQR3\_SQ3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3~((uint32\+\_\+t)0x00007\+C00)}

SQ3\mbox{[}4\+:0\mbox{]} bits (3rd conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}\label{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_0@{ADC\_SQR3\_SQ3\_0}}
\index{ADC\_SQR3\_SQ3\_0@{ADC\_SQR3\_SQ3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ3\_0}{ADC\_SQR3\_SQ3\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}\label{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_1@{ADC\_SQR3\_SQ3\_1}}
\index{ADC\_SQR3\_SQ3\_1@{ADC\_SQR3\_SQ3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ3\_1}{ADC\_SQR3\_SQ3\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}\label{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_2@{ADC\_SQR3\_SQ3\_2}}
\index{ADC\_SQR3\_SQ3\_2@{ADC\_SQR3\_SQ3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ3\_2}{ADC\_SQR3\_SQ3\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2~((uint32\+\_\+t)0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}\label{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_3@{ADC\_SQR3\_SQ3\_3}}
\index{ADC\_SQR3\_SQ3\_3@{ADC\_SQR3\_SQ3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ3\_3}{ADC\_SQR3\_SQ3\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3~((uint32\+\_\+t)0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}\label{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_4@{ADC\_SQR3\_SQ3\_4}}
\index{ADC\_SQR3\_SQ3\_4@{ADC\_SQR3\_SQ3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ3\_4}{ADC\_SQR3\_SQ3\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4~((uint32\+\_\+t)0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}\label{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4@{ADC\_SQR3\_SQ4}}
\index{ADC\_SQR3\_SQ4@{ADC\_SQR3\_SQ4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ4}{ADC\_SQR3\_SQ4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4~((uint32\+\_\+t)0x000\+F8000)}

SQ4\mbox{[}4\+:0\mbox{]} bits (4th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}\label{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_0@{ADC\_SQR3\_SQ4\_0}}
\index{ADC\_SQR3\_SQ4\_0@{ADC\_SQR3\_SQ4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ4\_0}{ADC\_SQR3\_SQ4\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0~((uint32\+\_\+t)0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}\label{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_1@{ADC\_SQR3\_SQ4\_1}}
\index{ADC\_SQR3\_SQ4\_1@{ADC\_SQR3\_SQ4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ4\_1}{ADC\_SQR3\_SQ4\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1~((uint32\+\_\+t)0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}\label{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_2@{ADC\_SQR3\_SQ4\_2}}
\index{ADC\_SQR3\_SQ4\_2@{ADC\_SQR3\_SQ4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ4\_2}{ADC\_SQR3\_SQ4\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2~((uint32\+\_\+t)0x00020000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}\label{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_3@{ADC\_SQR3\_SQ4\_3}}
\index{ADC\_SQR3\_SQ4\_3@{ADC\_SQR3\_SQ4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ4\_3}{ADC\_SQR3\_SQ4\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3~((uint32\+\_\+t)0x00040000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}\label{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_4@{ADC\_SQR3\_SQ4\_4}}
\index{ADC\_SQR3\_SQ4\_4@{ADC\_SQR3\_SQ4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ4\_4}{ADC\_SQR3\_SQ4\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4~((uint32\+\_\+t)0x00080000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}\label{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5@{ADC\_SQR3\_SQ5}}
\index{ADC\_SQR3\_SQ5@{ADC\_SQR3\_SQ5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ5}{ADC\_SQR3\_SQ5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5~((uint32\+\_\+t)0x01\+F00000)}

SQ5\mbox{[}4\+:0\mbox{]} bits (5th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}\label{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_0@{ADC\_SQR3\_SQ5\_0}}
\index{ADC\_SQR3\_SQ5\_0@{ADC\_SQR3\_SQ5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ5\_0}{ADC\_SQR3\_SQ5\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}\label{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_1@{ADC\_SQR3\_SQ5\_1}}
\index{ADC\_SQR3\_SQ5\_1@{ADC\_SQR3\_SQ5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ5\_1}{ADC\_SQR3\_SQ5\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}\label{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_2@{ADC\_SQR3\_SQ5\_2}}
\index{ADC\_SQR3\_SQ5\_2@{ADC\_SQR3\_SQ5\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ5\_2}{ADC\_SQR3\_SQ5\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2~((uint32\+\_\+t)0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}\label{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_3@{ADC\_SQR3\_SQ5\_3}}
\index{ADC\_SQR3\_SQ5\_3@{ADC\_SQR3\_SQ5\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ5\_3}{ADC\_SQR3\_SQ5\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3~((uint32\+\_\+t)0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}\label{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_4@{ADC\_SQR3\_SQ5\_4}}
\index{ADC\_SQR3\_SQ5\_4@{ADC\_SQR3\_SQ5\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ5\_4}{ADC\_SQR3\_SQ5\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4~((uint32\+\_\+t)0x01000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}\label{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6@{ADC\_SQR3\_SQ6}}
\index{ADC\_SQR3\_SQ6@{ADC\_SQR3\_SQ6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ6}{ADC\_SQR3\_SQ6}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6~((uint32\+\_\+t)0x3\+E000000)}

SQ6\mbox{[}4\+:0\mbox{]} bits (6th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}\label{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_0@{ADC\_SQR3\_SQ6\_0}}
\index{ADC\_SQR3\_SQ6\_0@{ADC\_SQR3\_SQ6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ6\_0}{ADC\_SQR3\_SQ6\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0~((uint32\+\_\+t)0x02000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}\label{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_1@{ADC\_SQR3\_SQ6\_1}}
\index{ADC\_SQR3\_SQ6\_1@{ADC\_SQR3\_SQ6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ6\_1}{ADC\_SQR3\_SQ6\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1~((uint32\+\_\+t)0x04000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}\label{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_2@{ADC\_SQR3\_SQ6\_2}}
\index{ADC\_SQR3\_SQ6\_2@{ADC\_SQR3\_SQ6\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ6\_2}{ADC\_SQR3\_SQ6\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2~((uint32\+\_\+t)0x08000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}\label{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_3@{ADC\_SQR3\_SQ6\_3}}
\index{ADC\_SQR3\_SQ6\_3@{ADC\_SQR3\_SQ6\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ6\_3}{ADC\_SQR3\_SQ6\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3~((uint32\+\_\+t)0x10000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}\label{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_4@{ADC\_SQR3\_SQ6\_4}}
\index{ADC\_SQR3\_SQ6\_4@{ADC\_SQR3\_SQ6\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ6\_4}{ADC\_SQR3\_SQ6\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4~((uint32\+\_\+t)0x20000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}\label{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_AWD@{ADC\_SR\_AWD}}
\index{ADC\_SR\_AWD@{ADC\_SR\_AWD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SR\_AWD}{ADC\_SR\_AWD}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+AWD~((uint8\+\_\+t)0x01)}

Analog watchdog flag \Hypertarget{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}\label{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_EOC@{ADC\_SR\_EOC}}
\index{ADC\_SR\_EOC@{ADC\_SR\_EOC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SR\_EOC}{ADC\_SR\_EOC}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+EOC~((uint8\+\_\+t)0x02)}

End of conversion \Hypertarget{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}\label{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_JEOC@{ADC\_SR\_JEOC}}
\index{ADC\_SR\_JEOC@{ADC\_SR\_JEOC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SR\_JEOC}{ADC\_SR\_JEOC}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+JEOC~((uint8\+\_\+t)0x04)}

Injected channel end of conversion \Hypertarget{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}\label{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_JSTRT@{ADC\_SR\_JSTRT}}
\index{ADC\_SR\_JSTRT@{ADC\_SR\_JSTRT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SR\_JSTRT}{ADC\_SR\_JSTRT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+JSTRT~((uint8\+\_\+t)0x08)}

Injected channel Start flag \Hypertarget{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}\label{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_STRT@{ADC\_SR\_STRT}}
\index{ADC\_SR\_STRT@{ADC\_SR\_STRT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SR\_STRT}{ADC\_SR\_STRT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+STRT~((uint8\+\_\+t)0x10)}

Regular channel Start flag \Hypertarget{group___peripheral___registers___bits___definition_ga5a24af5abfbcc69a979fe2d4410dad79}\label{group___peripheral___registers___bits___definition_ga5a24af5abfbcc69a979fe2d4410dad79} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_EVOE@{AFIO\_EVCR\_EVOE}}
\index{AFIO\_EVCR\_EVOE@{AFIO\_EVCR\_EVOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_EVOE}{AFIO\_EVCR\_EVOE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+EVOE~((uint8\+\_\+t)0x80)}

Event Output Enable \Hypertarget{group___peripheral___registers___bits___definition_gad5154879c54283130c286f53ba7ba676}\label{group___peripheral___registers___bits___definition_gad5154879c54283130c286f53ba7ba676} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN@{AFIO\_EVCR\_PIN}}
\index{AFIO\_EVCR\_PIN@{AFIO\_EVCR\_PIN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN}{AFIO\_EVCR\_PIN}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN~((uint8\+\_\+t)0x0F)}

PIN\mbox{[}3\+:0\mbox{]} bits (Pin selection) \Hypertarget{group___peripheral___registers___bits___definition_ga9277107f232c9726e5e16080610916b8}\label{group___peripheral___registers___bits___definition_ga9277107f232c9726e5e16080610916b8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_0@{AFIO\_EVCR\_PIN\_0}}
\index{AFIO\_EVCR\_PIN\_0@{AFIO\_EVCR\_PIN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_0}{AFIO\_EVCR\_PIN\_0}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+0~((uint8\+\_\+t)0x01)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa7bdaf9c0f54e75fc88a4c8cc4cfb005}\label{group___peripheral___registers___bits___definition_gaa7bdaf9c0f54e75fc88a4c8cc4cfb005} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_1@{AFIO\_EVCR\_PIN\_1}}
\index{AFIO\_EVCR\_PIN\_1@{AFIO\_EVCR\_PIN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_1}{AFIO\_EVCR\_PIN\_1}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+1~((uint8\+\_\+t)0x02)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae3a7db6ae50a43056fe97a1b3b2cc163}\label{group___peripheral___registers___bits___definition_gae3a7db6ae50a43056fe97a1b3b2cc163} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_2@{AFIO\_EVCR\_PIN\_2}}
\index{AFIO\_EVCR\_PIN\_2@{AFIO\_EVCR\_PIN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_2}{AFIO\_EVCR\_PIN\_2}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+2~((uint8\+\_\+t)0x04)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga007202fece2abe8e0d458fd989c9729c}\label{group___peripheral___registers___bits___definition_ga007202fece2abe8e0d458fd989c9729c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_3@{AFIO\_EVCR\_PIN\_3}}
\index{AFIO\_EVCR\_PIN\_3@{AFIO\_EVCR\_PIN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_3}{AFIO\_EVCR\_PIN\_3}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+3~((uint8\+\_\+t)0x08)}

Bit 3 PIN configuration \Hypertarget{group___peripheral___registers___bits___definition_gafc55b0764100c312652f8439c76ead93}\label{group___peripheral___registers___bits___definition_gafc55b0764100c312652f8439c76ead93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX0@{AFIO\_EVCR\_PIN\_PX0}}
\index{AFIO\_EVCR\_PIN\_PX0@{AFIO\_EVCR\_PIN\_PX0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX0}{AFIO\_EVCR\_PIN\_PX0}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX0~((uint8\+\_\+t)0x00)}

Pin 0 selected \Hypertarget{group___peripheral___registers___bits___definition_ga1837985898c39579fb8e2d08a536abc9}\label{group___peripheral___registers___bits___definition_ga1837985898c39579fb8e2d08a536abc9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX1@{AFIO\_EVCR\_PIN\_PX1}}
\index{AFIO\_EVCR\_PIN\_PX1@{AFIO\_EVCR\_PIN\_PX1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX1}{AFIO\_EVCR\_PIN\_PX1}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1~((uint8\+\_\+t)0x01)}

Pin 1 selected \Hypertarget{group___peripheral___registers___bits___definition_ga1b6f2cc7e47f2a227bab6776f6e56744}\label{group___peripheral___registers___bits___definition_ga1b6f2cc7e47f2a227bab6776f6e56744} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX10@{AFIO\_EVCR\_PIN\_PX10}}
\index{AFIO\_EVCR\_PIN\_PX10@{AFIO\_EVCR\_PIN\_PX10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX10}{AFIO\_EVCR\_PIN\_PX10}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10~((uint8\+\_\+t)0x0A)}

Pin 10 selected \Hypertarget{group___peripheral___registers___bits___definition_ga4bbd72a869b61e23731639501e73102e}\label{group___peripheral___registers___bits___definition_ga4bbd72a869b61e23731639501e73102e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX11@{AFIO\_EVCR\_PIN\_PX11}}
\index{AFIO\_EVCR\_PIN\_PX11@{AFIO\_EVCR\_PIN\_PX11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX11}{AFIO\_EVCR\_PIN\_PX11}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11~((uint8\+\_\+t)0x0B)}

Pin 11 selected \Hypertarget{group___peripheral___registers___bits___definition_ga6f9a1344125a2fad10cf831cafcb6dd8}\label{group___peripheral___registers___bits___definition_ga6f9a1344125a2fad10cf831cafcb6dd8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX12@{AFIO\_EVCR\_PIN\_PX12}}
\index{AFIO\_EVCR\_PIN\_PX12@{AFIO\_EVCR\_PIN\_PX12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX12}{AFIO\_EVCR\_PIN\_PX12}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12~((uint8\+\_\+t)0x0C)}

Pin 12 selected \Hypertarget{group___peripheral___registers___bits___definition_ga62196f78a13b996b3bcd998ce80998b6}\label{group___peripheral___registers___bits___definition_ga62196f78a13b996b3bcd998ce80998b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX13@{AFIO\_EVCR\_PIN\_PX13}}
\index{AFIO\_EVCR\_PIN\_PX13@{AFIO\_EVCR\_PIN\_PX13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX13}{AFIO\_EVCR\_PIN\_PX13}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13~((uint8\+\_\+t)0x0D)}

Pin 13 selected \Hypertarget{group___peripheral___registers___bits___definition_gadb3233497ca8b69f9ee6be98ac1a5643}\label{group___peripheral___registers___bits___definition_gadb3233497ca8b69f9ee6be98ac1a5643} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX14@{AFIO\_EVCR\_PIN\_PX14}}
\index{AFIO\_EVCR\_PIN\_PX14@{AFIO\_EVCR\_PIN\_PX14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX14}{AFIO\_EVCR\_PIN\_PX14}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14~((uint8\+\_\+t)0x0E)}

Pin 14 selected \Hypertarget{group___peripheral___registers___bits___definition_gab02338e562caabecfd265882afbccfe9}\label{group___peripheral___registers___bits___definition_gab02338e562caabecfd265882afbccfe9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX15@{AFIO\_EVCR\_PIN\_PX15}}
\index{AFIO\_EVCR\_PIN\_PX15@{AFIO\_EVCR\_PIN\_PX15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX15}{AFIO\_EVCR\_PIN\_PX15}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15~((uint8\+\_\+t)0x0F)}

Pin 15 selected \Hypertarget{group___peripheral___registers___bits___definition_gaefeb8141d1a950490ba1546475a800f7}\label{group___peripheral___registers___bits___definition_gaefeb8141d1a950490ba1546475a800f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX2@{AFIO\_EVCR\_PIN\_PX2}}
\index{AFIO\_EVCR\_PIN\_PX2@{AFIO\_EVCR\_PIN\_PX2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX2}{AFIO\_EVCR\_PIN\_PX2}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2~((uint8\+\_\+t)0x02)}

Pin 2 selected \Hypertarget{group___peripheral___registers___bits___definition_gaf5f9ed9c7b281ab90977e12567642227}\label{group___peripheral___registers___bits___definition_gaf5f9ed9c7b281ab90977e12567642227} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX3@{AFIO\_EVCR\_PIN\_PX3}}
\index{AFIO\_EVCR\_PIN\_PX3@{AFIO\_EVCR\_PIN\_PX3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX3}{AFIO\_EVCR\_PIN\_PX3}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3~((uint8\+\_\+t)0x03)}

Pin 3 selected \Hypertarget{group___peripheral___registers___bits___definition_ga581b5d39100696da09b2ff97a99972da}\label{group___peripheral___registers___bits___definition_ga581b5d39100696da09b2ff97a99972da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX4@{AFIO\_EVCR\_PIN\_PX4}}
\index{AFIO\_EVCR\_PIN\_PX4@{AFIO\_EVCR\_PIN\_PX4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX4}{AFIO\_EVCR\_PIN\_PX4}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4~((uint8\+\_\+t)0x04)}

Pin 4 selected \Hypertarget{group___peripheral___registers___bits___definition_ga8ad484dafff8764ce9ce9d594dd5a013}\label{group___peripheral___registers___bits___definition_ga8ad484dafff8764ce9ce9d594dd5a013} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX5@{AFIO\_EVCR\_PIN\_PX5}}
\index{AFIO\_EVCR\_PIN\_PX5@{AFIO\_EVCR\_PIN\_PX5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX5}{AFIO\_EVCR\_PIN\_PX5}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5~((uint8\+\_\+t)0x05)}

Pin 5 selected \Hypertarget{group___peripheral___registers___bits___definition_ga2f3145a544acb1f90a7282ec5a29c157}\label{group___peripheral___registers___bits___definition_ga2f3145a544acb1f90a7282ec5a29c157} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX6@{AFIO\_EVCR\_PIN\_PX6}}
\index{AFIO\_EVCR\_PIN\_PX6@{AFIO\_EVCR\_PIN\_PX6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX6}{AFIO\_EVCR\_PIN\_PX6}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6~((uint8\+\_\+t)0x06)}

Pin 6 selected \Hypertarget{group___peripheral___registers___bits___definition_ga0a96447627679aea8f50ae5c69ad8cf4}\label{group___peripheral___registers___bits___definition_ga0a96447627679aea8f50ae5c69ad8cf4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX7@{AFIO\_EVCR\_PIN\_PX7}}
\index{AFIO\_EVCR\_PIN\_PX7@{AFIO\_EVCR\_PIN\_PX7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX7}{AFIO\_EVCR\_PIN\_PX7}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7~((uint8\+\_\+t)0x07)}

Pin 7 selected \Hypertarget{group___peripheral___registers___bits___definition_ga08e94e6d3f024d5cb985c77c726ffc2b}\label{group___peripheral___registers___bits___definition_ga08e94e6d3f024d5cb985c77c726ffc2b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX8@{AFIO\_EVCR\_PIN\_PX8}}
\index{AFIO\_EVCR\_PIN\_PX8@{AFIO\_EVCR\_PIN\_PX8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX8}{AFIO\_EVCR\_PIN\_PX8}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8~((uint8\+\_\+t)0x08)}

Pin 8 selected \Hypertarget{group___peripheral___registers___bits___definition_ga02d0b8d6c4a728bb5149eae7f21bb1df}\label{group___peripheral___registers___bits___definition_ga02d0b8d6c4a728bb5149eae7f21bb1df} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PIN\_PX9@{AFIO\_EVCR\_PIN\_PX9}}
\index{AFIO\_EVCR\_PIN\_PX9@{AFIO\_EVCR\_PIN\_PX9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PIN\_PX9}{AFIO\_EVCR\_PIN\_PX9}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9~((uint8\+\_\+t)0x09)}

Pin 9 selected \Hypertarget{group___peripheral___registers___bits___definition_ga97ba7af1c959102bbff96b902d3f58a6}\label{group___peripheral___registers___bits___definition_ga97ba7af1c959102bbff96b902d3f58a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PORT@{AFIO\_EVCR\_PORT}}
\index{AFIO\_EVCR\_PORT@{AFIO\_EVCR\_PORT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PORT}{AFIO\_EVCR\_PORT}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PORT~((uint8\+\_\+t)0x70)}

PORT\mbox{[}2\+:0\mbox{]} bits (Port selection) \Hypertarget{group___peripheral___registers___bits___definition_ga2d7cf20c0b2f74b4fd76f906a3a364c6}\label{group___peripheral___registers___bits___definition_ga2d7cf20c0b2f74b4fd76f906a3a364c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PORT\_0@{AFIO\_EVCR\_PORT\_0}}
\index{AFIO\_EVCR\_PORT\_0@{AFIO\_EVCR\_PORT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PORT\_0}{AFIO\_EVCR\_PORT\_0}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+0~((uint8\+\_\+t)0x10)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga54ae24882fae05bd41cf2511ce60c5fb}\label{group___peripheral___registers___bits___definition_ga54ae24882fae05bd41cf2511ce60c5fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PORT\_1@{AFIO\_EVCR\_PORT\_1}}
\index{AFIO\_EVCR\_PORT\_1@{AFIO\_EVCR\_PORT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PORT\_1}{AFIO\_EVCR\_PORT\_1}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+1~((uint8\+\_\+t)0x20)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab8bfa404b43ccf576e906a81f7421684}\label{group___peripheral___registers___bits___definition_gab8bfa404b43ccf576e906a81f7421684} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PORT\_2@{AFIO\_EVCR\_PORT\_2}}
\index{AFIO\_EVCR\_PORT\_2@{AFIO\_EVCR\_PORT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PORT\_2}{AFIO\_EVCR\_PORT\_2}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+2~((uint8\+\_\+t)0x40)}

Bit 2 PORT configuration \Hypertarget{group___peripheral___registers___bits___definition_ga4a85c353b94b1e9d22dd67088b1ac4d3}\label{group___peripheral___registers___bits___definition_ga4a85c353b94b1e9d22dd67088b1ac4d3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PORT\_PA@{AFIO\_EVCR\_PORT\_PA}}
\index{AFIO\_EVCR\_PORT\_PA@{AFIO\_EVCR\_PORT\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PORT\_PA}{AFIO\_EVCR\_PORT\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PA~((uint8\+\_\+t)0x00)}

Port A selected \Hypertarget{group___peripheral___registers___bits___definition_gad2d0d2c1f1c046bdf055bb99465592ef}\label{group___peripheral___registers___bits___definition_gad2d0d2c1f1c046bdf055bb99465592ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PORT\_PB@{AFIO\_EVCR\_PORT\_PB}}
\index{AFIO\_EVCR\_PORT\_PB@{AFIO\_EVCR\_PORT\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PORT\_PB}{AFIO\_EVCR\_PORT\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB~((uint8\+\_\+t)0x10)}

Port B selected \Hypertarget{group___peripheral___registers___bits___definition_ga15241a60ec90040d0bb2d1b8c4c6b77f}\label{group___peripheral___registers___bits___definition_ga15241a60ec90040d0bb2d1b8c4c6b77f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PORT\_PC@{AFIO\_EVCR\_PORT\_PC}}
\index{AFIO\_EVCR\_PORT\_PC@{AFIO\_EVCR\_PORT\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PORT\_PC}{AFIO\_EVCR\_PORT\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC~((uint8\+\_\+t)0x20)}

Port C selected \Hypertarget{group___peripheral___registers___bits___definition_ga45b10610230c14d7cc6a7fe15dabfc7d}\label{group___peripheral___registers___bits___definition_ga45b10610230c14d7cc6a7fe15dabfc7d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PORT\_PD@{AFIO\_EVCR\_PORT\_PD}}
\index{AFIO\_EVCR\_PORT\_PD@{AFIO\_EVCR\_PORT\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PORT\_PD}{AFIO\_EVCR\_PORT\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD~((uint8\+\_\+t)0x30)}

Port D selected \Hypertarget{group___peripheral___registers___bits___definition_gab4931a15c9784e7b7d0e678271cba75a}\label{group___peripheral___registers___bits___definition_gab4931a15c9784e7b7d0e678271cba75a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EVCR\_PORT\_PE@{AFIO\_EVCR\_PORT\_PE}}
\index{AFIO\_EVCR\_PORT\_PE@{AFIO\_EVCR\_PORT\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EVCR\_PORT\_PE}{AFIO\_EVCR\_PORT\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE~((uint8\+\_\+t)0x40)}

Port E selected \Hypertarget{group___peripheral___registers___bits___definition_ga4a76d7ae8d4926338a6be22ef31b311d}\label{group___peripheral___registers___bits___definition_ga4a76d7ae8d4926338a6be22ef31b311d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI0@{AFIO\_EXTICR1\_EXTI0}}
\index{AFIO\_EXTICR1\_EXTI0@{AFIO\_EXTICR1\_EXTI0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI0}{AFIO\_EXTICR1\_EXTI0}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0~((uint16\+\_\+t)0x000F)}

EXTI 0 configuration \Hypertarget{group___peripheral___registers___bits___definition_gadabd0f90ffee34a14d6a1f000ae2eaa4}\label{group___peripheral___registers___bits___definition_gadabd0f90ffee34a14d6a1f000ae2eaa4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI0\_PA@{AFIO\_EXTICR1\_EXTI0\_PA}}
\index{AFIO\_EXTICR1\_EXTI0\_PA@{AFIO\_EXTICR1\_EXTI0\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI0\_PA}{AFIO\_EXTICR1\_EXTI0\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}0\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e}\label{group___peripheral___registers___bits___definition_gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI0\_PB@{AFIO\_EXTICR1\_EXTI0\_PB}}
\index{AFIO\_EXTICR1\_EXTI0\_PB@{AFIO\_EXTICR1\_EXTI0\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI0\_PB}{AFIO\_EXTICR1\_EXTI0\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB~((uint16\+\_\+t)0x0001)}

PB\mbox{[}0\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga6bdcac7c0d6ef7acd5f32467fa018568}\label{group___peripheral___registers___bits___definition_ga6bdcac7c0d6ef7acd5f32467fa018568} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI0\_PC@{AFIO\_EXTICR1\_EXTI0\_PC}}
\index{AFIO\_EXTICR1\_EXTI0\_PC@{AFIO\_EXTICR1\_EXTI0\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI0\_PC}{AFIO\_EXTICR1\_EXTI0\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC~((uint16\+\_\+t)0x0002)}

PC\mbox{[}0\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga92350544b7f821599e31dc8aa559af40}\label{group___peripheral___registers___bits___definition_ga92350544b7f821599e31dc8aa559af40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI0\_PD@{AFIO\_EXTICR1\_EXTI0\_PD}}
\index{AFIO\_EXTICR1\_EXTI0\_PD@{AFIO\_EXTICR1\_EXTI0\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI0\_PD}{AFIO\_EXTICR1\_EXTI0\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD~((uint16\+\_\+t)0x0003)}

PD\mbox{[}0\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga05586b1f5c510dd5a49b84d1826582dc}\label{group___peripheral___registers___bits___definition_ga05586b1f5c510dd5a49b84d1826582dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI0\_PE@{AFIO\_EXTICR1\_EXTI0\_PE}}
\index{AFIO\_EXTICR1\_EXTI0\_PE@{AFIO\_EXTICR1\_EXTI0\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI0\_PE}{AFIO\_EXTICR1\_EXTI0\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE~((uint16\+\_\+t)0x0004)}

PE\mbox{[}0\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga28d9081b7bdfa6201f4325f9378816f0}\label{group___peripheral___registers___bits___definition_ga28d9081b7bdfa6201f4325f9378816f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI0\_PF@{AFIO\_EXTICR1\_EXTI0\_PF}}
\index{AFIO\_EXTICR1\_EXTI0\_PF@{AFIO\_EXTICR1\_EXTI0\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI0\_PF}{AFIO\_EXTICR1\_EXTI0\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF~((uint16\+\_\+t)0x0005)}

PF\mbox{[}0\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga2f2eb1d39f2eabb3d6f0f7eaec1645f5}\label{group___peripheral___registers___bits___definition_ga2f2eb1d39f2eabb3d6f0f7eaec1645f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI0\_PG@{AFIO\_EXTICR1\_EXTI0\_PG}}
\index{AFIO\_EXTICR1\_EXTI0\_PG@{AFIO\_EXTICR1\_EXTI0\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI0\_PG}{AFIO\_EXTICR1\_EXTI0\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG~((uint16\+\_\+t)0x0006)}

PG\mbox{[}0\mbox{]} pin EXTI1 configuration \Hypertarget{group___peripheral___registers___bits___definition_gaccbb32b96a712c94b42bce4e6a4ddfcf}\label{group___peripheral___registers___bits___definition_gaccbb32b96a712c94b42bce4e6a4ddfcf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI1@{AFIO\_EXTICR1\_EXTI1}}
\index{AFIO\_EXTICR1\_EXTI1@{AFIO\_EXTICR1\_EXTI1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI1}{AFIO\_EXTICR1\_EXTI1}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1~((uint16\+\_\+t)0x00\+F0)}

EXTI 1 configuration \Hypertarget{group___peripheral___registers___bits___definition_gab3a7d9c289eaf89afa117634e212cfc4}\label{group___peripheral___registers___bits___definition_gab3a7d9c289eaf89afa117634e212cfc4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI1\_PA@{AFIO\_EXTICR1\_EXTI1\_PA}}
\index{AFIO\_EXTICR1\_EXTI1\_PA@{AFIO\_EXTICR1\_EXTI1\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI1\_PA}{AFIO\_EXTICR1\_EXTI1\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}1\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gafcca06b23b4ec1fdb91a45cc873becc6}\label{group___peripheral___registers___bits___definition_gafcca06b23b4ec1fdb91a45cc873becc6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI1\_PB@{AFIO\_EXTICR1\_EXTI1\_PB}}
\index{AFIO\_EXTICR1\_EXTI1\_PB@{AFIO\_EXTICR1\_EXTI1\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI1\_PB}{AFIO\_EXTICR1\_EXTI1\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB~((uint16\+\_\+t)0x0010)}

PB\mbox{[}1\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga65af4023576cc741299122a64ae1b383}\label{group___peripheral___registers___bits___definition_ga65af4023576cc741299122a64ae1b383} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI1\_PC@{AFIO\_EXTICR1\_EXTI1\_PC}}
\index{AFIO\_EXTICR1\_EXTI1\_PC@{AFIO\_EXTICR1\_EXTI1\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI1\_PC}{AFIO\_EXTICR1\_EXTI1\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC~((uint16\+\_\+t)0x0020)}

PC\mbox{[}1\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga15bf0d1d0725edac1ad4eb396e6175bb}\label{group___peripheral___registers___bits___definition_ga15bf0d1d0725edac1ad4eb396e6175bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI1\_PD@{AFIO\_EXTICR1\_EXTI1\_PD}}
\index{AFIO\_EXTICR1\_EXTI1\_PD@{AFIO\_EXTICR1\_EXTI1\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI1\_PD}{AFIO\_EXTICR1\_EXTI1\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD~((uint16\+\_\+t)0x0030)}

PD\mbox{[}1\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga3fe1509dc09a6f87fb35b4373749a98f}\label{group___peripheral___registers___bits___definition_ga3fe1509dc09a6f87fb35b4373749a98f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI1\_PE@{AFIO\_EXTICR1\_EXTI1\_PE}}
\index{AFIO\_EXTICR1\_EXTI1\_PE@{AFIO\_EXTICR1\_EXTI1\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI1\_PE}{AFIO\_EXTICR1\_EXTI1\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE~((uint16\+\_\+t)0x0040)}

PE\mbox{[}1\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga011af6e4d078b341cf9e0a449a363a50}\label{group___peripheral___registers___bits___definition_ga011af6e4d078b341cf9e0a449a363a50} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI1\_PF@{AFIO\_EXTICR1\_EXTI1\_PF}}
\index{AFIO\_EXTICR1\_EXTI1\_PF@{AFIO\_EXTICR1\_EXTI1\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI1\_PF}{AFIO\_EXTICR1\_EXTI1\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF~((uint16\+\_\+t)0x0050)}

PF\mbox{[}1\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gac84f332aaa2762958523d2bfa143692f}\label{group___peripheral___registers___bits___definition_gac84f332aaa2762958523d2bfa143692f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI1\_PG@{AFIO\_EXTICR1\_EXTI1\_PG}}
\index{AFIO\_EXTICR1\_EXTI1\_PG@{AFIO\_EXTICR1\_EXTI1\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI1\_PG}{AFIO\_EXTICR1\_EXTI1\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG~((uint16\+\_\+t)0x0060)}

PG\mbox{[}1\mbox{]} pin EXTI2 configuration \Hypertarget{group___peripheral___registers___bits___definition_gaf3ebc91bd269ac45cb6391187bcf7539}\label{group___peripheral___registers___bits___definition_gaf3ebc91bd269ac45cb6391187bcf7539} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI2@{AFIO\_EXTICR1\_EXTI2}}
\index{AFIO\_EXTICR1\_EXTI2@{AFIO\_EXTICR1\_EXTI2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI2}{AFIO\_EXTICR1\_EXTI2}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2~((uint16\+\_\+t)0x0\+F00)}

EXTI 2 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga5d7b7b9307dea62bace42fe51133ca7e}\label{group___peripheral___registers___bits___definition_ga5d7b7b9307dea62bace42fe51133ca7e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI2\_PA@{AFIO\_EXTICR1\_EXTI2\_PA}}
\index{AFIO\_EXTICR1\_EXTI2\_PA@{AFIO\_EXTICR1\_EXTI2\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI2\_PA}{AFIO\_EXTICR1\_EXTI2\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}2\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gad510aa89b9819d17e63b7573fc4aa646}\label{group___peripheral___registers___bits___definition_gad510aa89b9819d17e63b7573fc4aa646} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI2\_PB@{AFIO\_EXTICR1\_EXTI2\_PB}}
\index{AFIO\_EXTICR1\_EXTI2\_PB@{AFIO\_EXTICR1\_EXTI2\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI2\_PB}{AFIO\_EXTICR1\_EXTI2\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB~((uint16\+\_\+t)0x0100)}

PB\mbox{[}2\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaf344e3fb3d2317acb4605eb26fc01a86}\label{group___peripheral___registers___bits___definition_gaf344e3fb3d2317acb4605eb26fc01a86} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI2\_PC@{AFIO\_EXTICR1\_EXTI2\_PC}}
\index{AFIO\_EXTICR1\_EXTI2\_PC@{AFIO\_EXTICR1\_EXTI2\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI2\_PC}{AFIO\_EXTICR1\_EXTI2\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC~((uint16\+\_\+t)0x0200)}

PC\mbox{[}2\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gac80da160b943d018c9dc1116d372ebce}\label{group___peripheral___registers___bits___definition_gac80da160b943d018c9dc1116d372ebce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI2\_PD@{AFIO\_EXTICR1\_EXTI2\_PD}}
\index{AFIO\_EXTICR1\_EXTI2\_PD@{AFIO\_EXTICR1\_EXTI2\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI2\_PD}{AFIO\_EXTICR1\_EXTI2\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD~((uint16\+\_\+t)0x0300)}

PD\mbox{[}2\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga15e0e6550f443ec1bbd9692626635880}\label{group___peripheral___registers___bits___definition_ga15e0e6550f443ec1bbd9692626635880} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI2\_PE@{AFIO\_EXTICR1\_EXTI2\_PE}}
\index{AFIO\_EXTICR1\_EXTI2\_PE@{AFIO\_EXTICR1\_EXTI2\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI2\_PE}{AFIO\_EXTICR1\_EXTI2\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE~((uint16\+\_\+t)0x0400)}

PE\mbox{[}2\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gae082912de2c081a8c32324b2ef4658d8}\label{group___peripheral___registers___bits___definition_gae082912de2c081a8c32324b2ef4658d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI2\_PF@{AFIO\_EXTICR1\_EXTI2\_PF}}
\index{AFIO\_EXTICR1\_EXTI2\_PF@{AFIO\_EXTICR1\_EXTI2\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI2\_PF}{AFIO\_EXTICR1\_EXTI2\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF~((uint16\+\_\+t)0x0500)}

PF\mbox{[}2\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga77b87e4b3280d7a7d4c462adafedfcd6}\label{group___peripheral___registers___bits___definition_ga77b87e4b3280d7a7d4c462adafedfcd6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI2\_PG@{AFIO\_EXTICR1\_EXTI2\_PG}}
\index{AFIO\_EXTICR1\_EXTI2\_PG@{AFIO\_EXTICR1\_EXTI2\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI2\_PG}{AFIO\_EXTICR1\_EXTI2\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG~((uint16\+\_\+t)0x0600)}

PG\mbox{[}2\mbox{]} pin EXTI3 configuration \Hypertarget{group___peripheral___registers___bits___definition_gabfd03f564c8f57caf98c316539fc0417}\label{group___peripheral___registers___bits___definition_gabfd03f564c8f57caf98c316539fc0417} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI3@{AFIO\_EXTICR1\_EXTI3}}
\index{AFIO\_EXTICR1\_EXTI3@{AFIO\_EXTICR1\_EXTI3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI3}{AFIO\_EXTICR1\_EXTI3}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3~((uint16\+\_\+t)0x\+F000)}

EXTI 3 configuration EXTI0 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga997512c89370ea344a2bcd5c93bd58f5}\label{group___peripheral___registers___bits___definition_ga997512c89370ea344a2bcd5c93bd58f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI3\_PA@{AFIO\_EXTICR1\_EXTI3\_PA}}
\index{AFIO\_EXTICR1\_EXTI3\_PA@{AFIO\_EXTICR1\_EXTI3\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI3\_PA}{AFIO\_EXTICR1\_EXTI3\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gac29af6af53fe4ef204e27297b01f67c2}\label{group___peripheral___registers___bits___definition_gac29af6af53fe4ef204e27297b01f67c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI3\_PB@{AFIO\_EXTICR1\_EXTI3\_PB}}
\index{AFIO\_EXTICR1\_EXTI3\_PB@{AFIO\_EXTICR1\_EXTI3\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI3\_PB}{AFIO\_EXTICR1\_EXTI3\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB~((uint16\+\_\+t)0x1000)}

PB\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga4debafaa8694c4065cd9e24a248cb52e}\label{group___peripheral___registers___bits___definition_ga4debafaa8694c4065cd9e24a248cb52e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI3\_PC@{AFIO\_EXTICR1\_EXTI3\_PC}}
\index{AFIO\_EXTICR1\_EXTI3\_PC@{AFIO\_EXTICR1\_EXTI3\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI3\_PC}{AFIO\_EXTICR1\_EXTI3\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC~((uint16\+\_\+t)0x2000)}

PC\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga9452bca38bfe641a4fc2050b617671eb}\label{group___peripheral___registers___bits___definition_ga9452bca38bfe641a4fc2050b617671eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI3\_PD@{AFIO\_EXTICR1\_EXTI3\_PD}}
\index{AFIO\_EXTICR1\_EXTI3\_PD@{AFIO\_EXTICR1\_EXTI3\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI3\_PD}{AFIO\_EXTICR1\_EXTI3\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD~((uint16\+\_\+t)0x3000)}

PD\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga5e651df29896772fe9f3853489ee6f2a}\label{group___peripheral___registers___bits___definition_ga5e651df29896772fe9f3853489ee6f2a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI3\_PE@{AFIO\_EXTICR1\_EXTI3\_PE}}
\index{AFIO\_EXTICR1\_EXTI3\_PE@{AFIO\_EXTICR1\_EXTI3\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI3\_PE}{AFIO\_EXTICR1\_EXTI3\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE~((uint16\+\_\+t)0x4000)}

PE\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gad54b3ead5fdcdfaa75a70ddd75de76ad}\label{group___peripheral___registers___bits___definition_gad54b3ead5fdcdfaa75a70ddd75de76ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI3\_PF@{AFIO\_EXTICR1\_EXTI3\_PF}}
\index{AFIO\_EXTICR1\_EXTI3\_PF@{AFIO\_EXTICR1\_EXTI3\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI3\_PF}{AFIO\_EXTICR1\_EXTI3\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF~((uint16\+\_\+t)0x5000)}

PF\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga238ec09330b1f3f3413cd94799fe01c2}\label{group___peripheral___registers___bits___definition_ga238ec09330b1f3f3413cd94799fe01c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR1\_EXTI3\_PG@{AFIO\_EXTICR1\_EXTI3\_PG}}
\index{AFIO\_EXTICR1\_EXTI3\_PG@{AFIO\_EXTICR1\_EXTI3\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR1\_EXTI3\_PG}{AFIO\_EXTICR1\_EXTI3\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG~((uint16\+\_\+t)0x6000)}

PG\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga33b4ac98df898c047cf7f7bba7345c2c}\label{group___peripheral___registers___bits___definition_ga33b4ac98df898c047cf7f7bba7345c2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI4@{AFIO\_EXTICR2\_EXTI4}}
\index{AFIO\_EXTICR2\_EXTI4@{AFIO\_EXTICR2\_EXTI4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI4}{AFIO\_EXTICR2\_EXTI4}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4~((uint16\+\_\+t)0x000F)}

EXTI 4 configuration \Hypertarget{group___peripheral___registers___bits___definition_gae09cf2c0e2b506bdd041f55bdb40b21e}\label{group___peripheral___registers___bits___definition_gae09cf2c0e2b506bdd041f55bdb40b21e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI4\_PA@{AFIO\_EXTICR2\_EXTI4\_PA}}
\index{AFIO\_EXTICR2\_EXTI4\_PA@{AFIO\_EXTICR2\_EXTI4\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI4\_PA}{AFIO\_EXTICR2\_EXTI4\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga5389cf9203b09f15d3b849d722285172}\label{group___peripheral___registers___bits___definition_ga5389cf9203b09f15d3b849d722285172} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI4\_PB@{AFIO\_EXTICR2\_EXTI4\_PB}}
\index{AFIO\_EXTICR2\_EXTI4\_PB@{AFIO\_EXTICR2\_EXTI4\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI4\_PB}{AFIO\_EXTICR2\_EXTI4\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB~((uint16\+\_\+t)0x0001)}

PB\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga6865341c5319938ce60eac3333799f6a}\label{group___peripheral___registers___bits___definition_ga6865341c5319938ce60eac3333799f6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI4\_PC@{AFIO\_EXTICR2\_EXTI4\_PC}}
\index{AFIO\_EXTICR2\_EXTI4\_PC@{AFIO\_EXTICR2\_EXTI4\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI4\_PC}{AFIO\_EXTICR2\_EXTI4\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC~((uint16\+\_\+t)0x0002)}

PC\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gad10a38a25ea2f1c66a620faf5c1a838d}\label{group___peripheral___registers___bits___definition_gad10a38a25ea2f1c66a620faf5c1a838d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI4\_PD@{AFIO\_EXTICR2\_EXTI4\_PD}}
\index{AFIO\_EXTICR2\_EXTI4\_PD@{AFIO\_EXTICR2\_EXTI4\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI4\_PD}{AFIO\_EXTICR2\_EXTI4\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD~((uint16\+\_\+t)0x0003)}

PD\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaa0f754184b299727c682ebee9f1fbe1e}\label{group___peripheral___registers___bits___definition_gaa0f754184b299727c682ebee9f1fbe1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI4\_PE@{AFIO\_EXTICR2\_EXTI4\_PE}}
\index{AFIO\_EXTICR2\_EXTI4\_PE@{AFIO\_EXTICR2\_EXTI4\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI4\_PE}{AFIO\_EXTICR2\_EXTI4\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE~((uint16\+\_\+t)0x0004)}

PE\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga060cdc770e394f184301ce634a8f640d}\label{group___peripheral___registers___bits___definition_ga060cdc770e394f184301ce634a8f640d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI4\_PF@{AFIO\_EXTICR2\_EXTI4\_PF}}
\index{AFIO\_EXTICR2\_EXTI4\_PF@{AFIO\_EXTICR2\_EXTI4\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI4\_PF}{AFIO\_EXTICR2\_EXTI4\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF~((uint16\+\_\+t)0x0005)}

PF\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga1be03ef7c34728481526524399c98b1a}\label{group___peripheral___registers___bits___definition_ga1be03ef7c34728481526524399c98b1a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI4\_PG@{AFIO\_EXTICR2\_EXTI4\_PG}}
\index{AFIO\_EXTICR2\_EXTI4\_PG@{AFIO\_EXTICR2\_EXTI4\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI4\_PG}{AFIO\_EXTICR2\_EXTI4\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG~((uint16\+\_\+t)0x0006)}

PG\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gad9377dc8598bf60ee3380119c290434a}\label{group___peripheral___registers___bits___definition_gad9377dc8598bf60ee3380119c290434a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI5@{AFIO\_EXTICR2\_EXTI5}}
\index{AFIO\_EXTICR2\_EXTI5@{AFIO\_EXTICR2\_EXTI5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI5}{AFIO\_EXTICR2\_EXTI5}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5~((uint16\+\_\+t)0x00\+F0)}

EXTI 5 configuration \Hypertarget{group___peripheral___registers___bits___definition_gadc989656f3311661f081e3b64ce97300}\label{group___peripheral___registers___bits___definition_gadc989656f3311661f081e3b64ce97300} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI5\_PA@{AFIO\_EXTICR2\_EXTI5\_PA}}
\index{AFIO\_EXTICR2\_EXTI5\_PA@{AFIO\_EXTICR2\_EXTI5\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI5\_PA}{AFIO\_EXTICR2\_EXTI5\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}5\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga413820e35ed4ee872607877ad95677cb}\label{group___peripheral___registers___bits___definition_ga413820e35ed4ee872607877ad95677cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI5\_PB@{AFIO\_EXTICR2\_EXTI5\_PB}}
\index{AFIO\_EXTICR2\_EXTI5\_PB@{AFIO\_EXTICR2\_EXTI5\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI5\_PB}{AFIO\_EXTICR2\_EXTI5\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB~((uint16\+\_\+t)0x0010)}

PB\mbox{[}5\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gabf7865926d5956e9475cc0c066b04422}\label{group___peripheral___registers___bits___definition_gabf7865926d5956e9475cc0c066b04422} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI5\_PC@{AFIO\_EXTICR2\_EXTI5\_PC}}
\index{AFIO\_EXTICR2\_EXTI5\_PC@{AFIO\_EXTICR2\_EXTI5\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI5\_PC}{AFIO\_EXTICR2\_EXTI5\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC~((uint16\+\_\+t)0x0020)}

PC\mbox{[}5\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga4f6c7510dab484cee8fbff2706b1f71e}\label{group___peripheral___registers___bits___definition_ga4f6c7510dab484cee8fbff2706b1f71e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI5\_PD@{AFIO\_EXTICR2\_EXTI5\_PD}}
\index{AFIO\_EXTICR2\_EXTI5\_PD@{AFIO\_EXTICR2\_EXTI5\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI5\_PD}{AFIO\_EXTICR2\_EXTI5\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD~((uint16\+\_\+t)0x0030)}

PD\mbox{[}5\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gadefc651261fc971d87182091bafd6e58}\label{group___peripheral___registers___bits___definition_gadefc651261fc971d87182091bafd6e58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI5\_PE@{AFIO\_EXTICR2\_EXTI5\_PE}}
\index{AFIO\_EXTICR2\_EXTI5\_PE@{AFIO\_EXTICR2\_EXTI5\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI5\_PE}{AFIO\_EXTICR2\_EXTI5\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE~((uint16\+\_\+t)0x0040)}

PE\mbox{[}5\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gac64326ef24af7db6c187ac94c42815a9}\label{group___peripheral___registers___bits___definition_gac64326ef24af7db6c187ac94c42815a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI5\_PF@{AFIO\_EXTICR2\_EXTI5\_PF}}
\index{AFIO\_EXTICR2\_EXTI5\_PF@{AFIO\_EXTICR2\_EXTI5\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI5\_PF}{AFIO\_EXTICR2\_EXTI5\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF~((uint16\+\_\+t)0x0050)}

PF\mbox{[}5\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga19f0f00e4481514764ac4184c60cea0c}\label{group___peripheral___registers___bits___definition_ga19f0f00e4481514764ac4184c60cea0c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI5\_PG@{AFIO\_EXTICR2\_EXTI5\_PG}}
\index{AFIO\_EXTICR2\_EXTI5\_PG@{AFIO\_EXTICR2\_EXTI5\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI5\_PG}{AFIO\_EXTICR2\_EXTI5\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG~((uint16\+\_\+t)0x0060)}

PG\mbox{[}5\mbox{]} pin EXTI6 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga7317f7e229e75fef4e83e4c22c43909b}\label{group___peripheral___registers___bits___definition_ga7317f7e229e75fef4e83e4c22c43909b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI6@{AFIO\_EXTICR2\_EXTI6}}
\index{AFIO\_EXTICR2\_EXTI6@{AFIO\_EXTICR2\_EXTI6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI6}{AFIO\_EXTICR2\_EXTI6}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6~((uint16\+\_\+t)0x0\+F00)}

EXTI 6 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga972dc06c372f38c996d93ef7a1c1f85e}\label{group___peripheral___registers___bits___definition_ga972dc06c372f38c996d93ef7a1c1f85e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI6\_PA@{AFIO\_EXTICR2\_EXTI6\_PA}}
\index{AFIO\_EXTICR2\_EXTI6\_PA@{AFIO\_EXTICR2\_EXTI6\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI6\_PA}{AFIO\_EXTICR2\_EXTI6\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}6\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaf2995275d7c77d46e8bd137aa82ef716}\label{group___peripheral___registers___bits___definition_gaf2995275d7c77d46e8bd137aa82ef716} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI6\_PB@{AFIO\_EXTICR2\_EXTI6\_PB}}
\index{AFIO\_EXTICR2\_EXTI6\_PB@{AFIO\_EXTICR2\_EXTI6\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI6\_PB}{AFIO\_EXTICR2\_EXTI6\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB~((uint16\+\_\+t)0x0100)}

PB\mbox{[}6\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga5a8ed5d0e9e0fcc0338df5a67917b63b}\label{group___peripheral___registers___bits___definition_ga5a8ed5d0e9e0fcc0338df5a67917b63b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI6\_PC@{AFIO\_EXTICR2\_EXTI6\_PC}}
\index{AFIO\_EXTICR2\_EXTI6\_PC@{AFIO\_EXTICR2\_EXTI6\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI6\_PC}{AFIO\_EXTICR2\_EXTI6\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC~((uint16\+\_\+t)0x0200)}

PC\mbox{[}6\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga7821358b1f796f98cbbe50a65bca0f72}\label{group___peripheral___registers___bits___definition_ga7821358b1f796f98cbbe50a65bca0f72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI6\_PD@{AFIO\_EXTICR2\_EXTI6\_PD}}
\index{AFIO\_EXTICR2\_EXTI6\_PD@{AFIO\_EXTICR2\_EXTI6\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI6\_PD}{AFIO\_EXTICR2\_EXTI6\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD~((uint16\+\_\+t)0x0300)}

PD\mbox{[}6\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga93a5b1e7d9deec1a54595a66f7af3669}\label{group___peripheral___registers___bits___definition_ga93a5b1e7d9deec1a54595a66f7af3669} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI6\_PE@{AFIO\_EXTICR2\_EXTI6\_PE}}
\index{AFIO\_EXTICR2\_EXTI6\_PE@{AFIO\_EXTICR2\_EXTI6\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI6\_PE}{AFIO\_EXTICR2\_EXTI6\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE~((uint16\+\_\+t)0x0400)}

PE\mbox{[}6\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga75490e845a33ab81645bc1806e3c68d9}\label{group___peripheral___registers___bits___definition_ga75490e845a33ab81645bc1806e3c68d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI6\_PF@{AFIO\_EXTICR2\_EXTI6\_PF}}
\index{AFIO\_EXTICR2\_EXTI6\_PF@{AFIO\_EXTICR2\_EXTI6\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI6\_PF}{AFIO\_EXTICR2\_EXTI6\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF~((uint16\+\_\+t)0x0500)}

PF\mbox{[}6\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gad3f90dbce0f5d20e2649a1cbdab95ec7}\label{group___peripheral___registers___bits___definition_gad3f90dbce0f5d20e2649a1cbdab95ec7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI6\_PG@{AFIO\_EXTICR2\_EXTI6\_PG}}
\index{AFIO\_EXTICR2\_EXTI6\_PG@{AFIO\_EXTICR2\_EXTI6\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI6\_PG}{AFIO\_EXTICR2\_EXTI6\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG~((uint16\+\_\+t)0x0600)}

PG\mbox{[}6\mbox{]} pin EXTI7 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga212e4d4cfe884b2c8ccffb6078252cf0}\label{group___peripheral___registers___bits___definition_ga212e4d4cfe884b2c8ccffb6078252cf0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI7@{AFIO\_EXTICR2\_EXTI7}}
\index{AFIO\_EXTICR2\_EXTI7@{AFIO\_EXTICR2\_EXTI7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI7}{AFIO\_EXTICR2\_EXTI7}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7~((uint16\+\_\+t)0x\+F000)}

EXTI 7 configuration EXTI4 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga2d447f7884e518e9d7799ad2d6d55405}\label{group___peripheral___registers___bits___definition_ga2d447f7884e518e9d7799ad2d6d55405} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI7\_PA@{AFIO\_EXTICR2\_EXTI7\_PA}}
\index{AFIO\_EXTICR2\_EXTI7\_PA@{AFIO\_EXTICR2\_EXTI7\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI7\_PA}{AFIO\_EXTICR2\_EXTI7\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gadc1080e69a26838459bb949862d4ae79}\label{group___peripheral___registers___bits___definition_gadc1080e69a26838459bb949862d4ae79} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI7\_PB@{AFIO\_EXTICR2\_EXTI7\_PB}}
\index{AFIO\_EXTICR2\_EXTI7\_PB@{AFIO\_EXTICR2\_EXTI7\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI7\_PB}{AFIO\_EXTICR2\_EXTI7\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB~((uint16\+\_\+t)0x1000)}

PB\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gae15ae0750d0d996c309c2c5e25dd6f9e}\label{group___peripheral___registers___bits___definition_gae15ae0750d0d996c309c2c5e25dd6f9e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI7\_PC@{AFIO\_EXTICR2\_EXTI7\_PC}}
\index{AFIO\_EXTICR2\_EXTI7\_PC@{AFIO\_EXTICR2\_EXTI7\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI7\_PC}{AFIO\_EXTICR2\_EXTI7\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC~((uint16\+\_\+t)0x2000)}

PC\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga38c86aa9bd6e7c670e691a6ca43da769}\label{group___peripheral___registers___bits___definition_ga38c86aa9bd6e7c670e691a6ca43da769} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI7\_PD@{AFIO\_EXTICR2\_EXTI7\_PD}}
\index{AFIO\_EXTICR2\_EXTI7\_PD@{AFIO\_EXTICR2\_EXTI7\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI7\_PD}{AFIO\_EXTICR2\_EXTI7\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD~((uint16\+\_\+t)0x3000)}

PD\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga11e713516450ef91615f044070000cc5}\label{group___peripheral___registers___bits___definition_ga11e713516450ef91615f044070000cc5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI7\_PE@{AFIO\_EXTICR2\_EXTI7\_PE}}
\index{AFIO\_EXTICR2\_EXTI7\_PE@{AFIO\_EXTICR2\_EXTI7\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI7\_PE}{AFIO\_EXTICR2\_EXTI7\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE~((uint16\+\_\+t)0x4000)}

PE\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga02247fbb913c2011b640615fbd40aa02}\label{group___peripheral___registers___bits___definition_ga02247fbb913c2011b640615fbd40aa02} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI7\_PF@{AFIO\_EXTICR2\_EXTI7\_PF}}
\index{AFIO\_EXTICR2\_EXTI7\_PF@{AFIO\_EXTICR2\_EXTI7\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI7\_PF}{AFIO\_EXTICR2\_EXTI7\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF~((uint16\+\_\+t)0x5000)}

PF\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gac85a8ce70fcfb95396b4c9b073588dea}\label{group___peripheral___registers___bits___definition_gac85a8ce70fcfb95396b4c9b073588dea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR2\_EXTI7\_PG@{AFIO\_EXTICR2\_EXTI7\_PG}}
\index{AFIO\_EXTICR2\_EXTI7\_PG@{AFIO\_EXTICR2\_EXTI7\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR2\_EXTI7\_PG}{AFIO\_EXTICR2\_EXTI7\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG~((uint16\+\_\+t)0x6000)}

PG\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga92257f1951dcd4c3788e060151fc0f9a}\label{group___peripheral___registers___bits___definition_ga92257f1951dcd4c3788e060151fc0f9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI10@{AFIO\_EXTICR3\_EXTI10}}
\index{AFIO\_EXTICR3\_EXTI10@{AFIO\_EXTICR3\_EXTI10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI10}{AFIO\_EXTICR3\_EXTI10}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10~((uint16\+\_\+t)0x0\+F00)}

EXTI 10 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga27a139540b2db607b4fd61bcba167b1d}\label{group___peripheral___registers___bits___definition_ga27a139540b2db607b4fd61bcba167b1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI10\_PA@{AFIO\_EXTICR3\_EXTI10\_PA}}
\index{AFIO\_EXTICR3\_EXTI10\_PA@{AFIO\_EXTICR3\_EXTI10\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI10\_PA}{AFIO\_EXTICR3\_EXTI10\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}10\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gabaccb0d21cdfac29d44e044f80bfd551}\label{group___peripheral___registers___bits___definition_gabaccb0d21cdfac29d44e044f80bfd551} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI10\_PB@{AFIO\_EXTICR3\_EXTI10\_PB}}
\index{AFIO\_EXTICR3\_EXTI10\_PB@{AFIO\_EXTICR3\_EXTI10\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI10\_PB}{AFIO\_EXTICR3\_EXTI10\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB~((uint16\+\_\+t)0x0100)}

PB\mbox{[}10\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga82d32aa776a2a0610d06ea925f083f3c}\label{group___peripheral___registers___bits___definition_ga82d32aa776a2a0610d06ea925f083f3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI10\_PC@{AFIO\_EXTICR3\_EXTI10\_PC}}
\index{AFIO\_EXTICR3\_EXTI10\_PC@{AFIO\_EXTICR3\_EXTI10\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI10\_PC}{AFIO\_EXTICR3\_EXTI10\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC~((uint16\+\_\+t)0x0200)}

PC\mbox{[}10\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga793a4b7d1f5ca55e1cc58385c6dc6e24}\label{group___peripheral___registers___bits___definition_ga793a4b7d1f5ca55e1cc58385c6dc6e24} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI10\_PD@{AFIO\_EXTICR3\_EXTI10\_PD}}
\index{AFIO\_EXTICR3\_EXTI10\_PD@{AFIO\_EXTICR3\_EXTI10\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI10\_PD}{AFIO\_EXTICR3\_EXTI10\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD~((uint16\+\_\+t)0x0300)}

PD\mbox{[}10\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga96ff27d348b606c08277c7ac8f382fb5}\label{group___peripheral___registers___bits___definition_ga96ff27d348b606c08277c7ac8f382fb5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI10\_PE@{AFIO\_EXTICR3\_EXTI10\_PE}}
\index{AFIO\_EXTICR3\_EXTI10\_PE@{AFIO\_EXTICR3\_EXTI10\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI10\_PE}{AFIO\_EXTICR3\_EXTI10\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE~((uint16\+\_\+t)0x0400)}

PE\mbox{[}10\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gab734158e98246df055e1a5dbaffe7059}\label{group___peripheral___registers___bits___definition_gab734158e98246df055e1a5dbaffe7059} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI10\_PF@{AFIO\_EXTICR3\_EXTI10\_PF}}
\index{AFIO\_EXTICR3\_EXTI10\_PF@{AFIO\_EXTICR3\_EXTI10\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI10\_PF}{AFIO\_EXTICR3\_EXTI10\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF~((uint16\+\_\+t)0x0500)}

PF\mbox{[}10\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga858b106b9e67f1c59c96259a5973f70f}\label{group___peripheral___registers___bits___definition_ga858b106b9e67f1c59c96259a5973f70f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI10\_PG@{AFIO\_EXTICR3\_EXTI10\_PG}}
\index{AFIO\_EXTICR3\_EXTI10\_PG@{AFIO\_EXTICR3\_EXTI10\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI10\_PG}{AFIO\_EXTICR3\_EXTI10\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG~((uint16\+\_\+t)0x0600)}

PG\mbox{[}10\mbox{]} pin EXTI11 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga1a093114602f8b27cf3a8ad641d1c7a2}\label{group___peripheral___registers___bits___definition_ga1a093114602f8b27cf3a8ad641d1c7a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI11@{AFIO\_EXTICR3\_EXTI11}}
\index{AFIO\_EXTICR3\_EXTI11@{AFIO\_EXTICR3\_EXTI11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI11}{AFIO\_EXTICR3\_EXTI11}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11~((uint16\+\_\+t)0x\+F000)}

EXTI 11 configuration EXTI8 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga113fe92dc8f073fc04f6ba13fcccc435}\label{group___peripheral___registers___bits___definition_ga113fe92dc8f073fc04f6ba13fcccc435} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI11\_PA@{AFIO\_EXTICR3\_EXTI11\_PA}}
\index{AFIO\_EXTICR3\_EXTI11\_PA@{AFIO\_EXTICR3\_EXTI11\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI11\_PA}{AFIO\_EXTICR3\_EXTI11\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga68ced8ddefa2584cb540197a681ae3aa}\label{group___peripheral___registers___bits___definition_ga68ced8ddefa2584cb540197a681ae3aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI11\_PB@{AFIO\_EXTICR3\_EXTI11\_PB}}
\index{AFIO\_EXTICR3\_EXTI11\_PB@{AFIO\_EXTICR3\_EXTI11\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI11\_PB}{AFIO\_EXTICR3\_EXTI11\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB~((uint16\+\_\+t)0x1000)}

PB\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gadb0b957f573e9058d46707823f76544b}\label{group___peripheral___registers___bits___definition_gadb0b957f573e9058d46707823f76544b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI11\_PC@{AFIO\_EXTICR3\_EXTI11\_PC}}
\index{AFIO\_EXTICR3\_EXTI11\_PC@{AFIO\_EXTICR3\_EXTI11\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI11\_PC}{AFIO\_EXTICR3\_EXTI11\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC~((uint16\+\_\+t)0x2000)}

PC\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gac2efedaa9393277d5bc9b0819081089f}\label{group___peripheral___registers___bits___definition_gac2efedaa9393277d5bc9b0819081089f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI11\_PD@{AFIO\_EXTICR3\_EXTI11\_PD}}
\index{AFIO\_EXTICR3\_EXTI11\_PD@{AFIO\_EXTICR3\_EXTI11\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI11\_PD}{AFIO\_EXTICR3\_EXTI11\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD~((uint16\+\_\+t)0x3000)}

PD\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaac39cba62bb1789a26357c9f2a8ced07}\label{group___peripheral___registers___bits___definition_gaac39cba62bb1789a26357c9f2a8ced07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI11\_PE@{AFIO\_EXTICR3\_EXTI11\_PE}}
\index{AFIO\_EXTICR3\_EXTI11\_PE@{AFIO\_EXTICR3\_EXTI11\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI11\_PE}{AFIO\_EXTICR3\_EXTI11\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE~((uint16\+\_\+t)0x4000)}

PE\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga0c64cb7d1d35ed9cca38017c22f11b74}\label{group___peripheral___registers___bits___definition_ga0c64cb7d1d35ed9cca38017c22f11b74} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI11\_PF@{AFIO\_EXTICR3\_EXTI11\_PF}}
\index{AFIO\_EXTICR3\_EXTI11\_PF@{AFIO\_EXTICR3\_EXTI11\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI11\_PF}{AFIO\_EXTICR3\_EXTI11\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF~((uint16\+\_\+t)0x5000)}

PF\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga5f8ae9550ea87d19f0a079e97781ede6}\label{group___peripheral___registers___bits___definition_ga5f8ae9550ea87d19f0a079e97781ede6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI11\_PG@{AFIO\_EXTICR3\_EXTI11\_PG}}
\index{AFIO\_EXTICR3\_EXTI11\_PG@{AFIO\_EXTICR3\_EXTI11\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI11\_PG}{AFIO\_EXTICR3\_EXTI11\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG~((uint16\+\_\+t)0x6000)}

PG\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gad884eb6b39aeaf19ff10cc2a9b797f42}\label{group___peripheral___registers___bits___definition_gad884eb6b39aeaf19ff10cc2a9b797f42} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI8@{AFIO\_EXTICR3\_EXTI8}}
\index{AFIO\_EXTICR3\_EXTI8@{AFIO\_EXTICR3\_EXTI8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI8}{AFIO\_EXTICR3\_EXTI8}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8~((uint16\+\_\+t)0x000F)}

EXTI 8 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga526d9d45feb9aac4b24f1d59fa4c5ee8}\label{group___peripheral___registers___bits___definition_ga526d9d45feb9aac4b24f1d59fa4c5ee8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI8\_PA@{AFIO\_EXTICR3\_EXTI8\_PA}}
\index{AFIO\_EXTICR3\_EXTI8\_PA@{AFIO\_EXTICR3\_EXTI8\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI8\_PA}{AFIO\_EXTICR3\_EXTI8\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}8\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga45c438d1e706eb5b3ae511bea340be86}\label{group___peripheral___registers___bits___definition_ga45c438d1e706eb5b3ae511bea340be86} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI8\_PB@{AFIO\_EXTICR3\_EXTI8\_PB}}
\index{AFIO\_EXTICR3\_EXTI8\_PB@{AFIO\_EXTICR3\_EXTI8\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI8\_PB}{AFIO\_EXTICR3\_EXTI8\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB~((uint16\+\_\+t)0x0001)}

PB\mbox{[}8\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gac883bc8858f41cb30b4f3e21e7a57365}\label{group___peripheral___registers___bits___definition_gac883bc8858f41cb30b4f3e21e7a57365} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI8\_PC@{AFIO\_EXTICR3\_EXTI8\_PC}}
\index{AFIO\_EXTICR3\_EXTI8\_PC@{AFIO\_EXTICR3\_EXTI8\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI8\_PC}{AFIO\_EXTICR3\_EXTI8\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC~((uint16\+\_\+t)0x0002)}

PC\mbox{[}8\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaf9309b5f34e93238a0e581dbfdca8e48}\label{group___peripheral___registers___bits___definition_gaf9309b5f34e93238a0e581dbfdca8e48} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI8\_PD@{AFIO\_EXTICR3\_EXTI8\_PD}}
\index{AFIO\_EXTICR3\_EXTI8\_PD@{AFIO\_EXTICR3\_EXTI8\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI8\_PD}{AFIO\_EXTICR3\_EXTI8\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD~((uint16\+\_\+t)0x0003)}

PD\mbox{[}8\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gae5f4de9204eef03aaf55b51fbdb0b208}\label{group___peripheral___registers___bits___definition_gae5f4de9204eef03aaf55b51fbdb0b208} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI8\_PE@{AFIO\_EXTICR3\_EXTI8\_PE}}
\index{AFIO\_EXTICR3\_EXTI8\_PE@{AFIO\_EXTICR3\_EXTI8\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI8\_PE}{AFIO\_EXTICR3\_EXTI8\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE~((uint16\+\_\+t)0x0004)}

PE\mbox{[}8\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaf1e38476095ce5f28c2915d6b9094dd9}\label{group___peripheral___registers___bits___definition_gaf1e38476095ce5f28c2915d6b9094dd9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI8\_PF@{AFIO\_EXTICR3\_EXTI8\_PF}}
\index{AFIO\_EXTICR3\_EXTI8\_PF@{AFIO\_EXTICR3\_EXTI8\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI8\_PF}{AFIO\_EXTICR3\_EXTI8\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF~((uint16\+\_\+t)0x0005)}

PF\mbox{[}8\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga17aca2794a6b4e5de3d611c1fa56f607}\label{group___peripheral___registers___bits___definition_ga17aca2794a6b4e5de3d611c1fa56f607} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI8\_PG@{AFIO\_EXTICR3\_EXTI8\_PG}}
\index{AFIO\_EXTICR3\_EXTI8\_PG@{AFIO\_EXTICR3\_EXTI8\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI8\_PG}{AFIO\_EXTICR3\_EXTI8\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG~((uint16\+\_\+t)0x0006)}

PG\mbox{[}8\mbox{]} pin EXTI9 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga3c0d0d9202bb87d664f03fbe6c3c4fee}\label{group___peripheral___registers___bits___definition_ga3c0d0d9202bb87d664f03fbe6c3c4fee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI9@{AFIO\_EXTICR3\_EXTI9}}
\index{AFIO\_EXTICR3\_EXTI9@{AFIO\_EXTICR3\_EXTI9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI9}{AFIO\_EXTICR3\_EXTI9}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9~((uint16\+\_\+t)0x00\+F0)}

EXTI 9 configuration \Hypertarget{group___peripheral___registers___bits___definition_gafb41e2364549947ff3cc5dbabbb44b8b}\label{group___peripheral___registers___bits___definition_gafb41e2364549947ff3cc5dbabbb44b8b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI9\_PA@{AFIO\_EXTICR3\_EXTI9\_PA}}
\index{AFIO\_EXTICR3\_EXTI9\_PA@{AFIO\_EXTICR3\_EXTI9\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI9\_PA}{AFIO\_EXTICR3\_EXTI9\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}9\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaca9f3a38dac41c2f33267f1e7d4c6464}\label{group___peripheral___registers___bits___definition_gaca9f3a38dac41c2f33267f1e7d4c6464} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI9\_PB@{AFIO\_EXTICR3\_EXTI9\_PB}}
\index{AFIO\_EXTICR3\_EXTI9\_PB@{AFIO\_EXTICR3\_EXTI9\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI9\_PB}{AFIO\_EXTICR3\_EXTI9\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB~((uint16\+\_\+t)0x0010)}

PB\mbox{[}9\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga3b24f72385c49b4660b8ace02ed1ebb6}\label{group___peripheral___registers___bits___definition_ga3b24f72385c49b4660b8ace02ed1ebb6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI9\_PC@{AFIO\_EXTICR3\_EXTI9\_PC}}
\index{AFIO\_EXTICR3\_EXTI9\_PC@{AFIO\_EXTICR3\_EXTI9\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI9\_PC}{AFIO\_EXTICR3\_EXTI9\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC~((uint16\+\_\+t)0x0020)}

PC\mbox{[}9\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga8d3171a6649fd87f8b69a7d322862458}\label{group___peripheral___registers___bits___definition_ga8d3171a6649fd87f8b69a7d322862458} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI9\_PD@{AFIO\_EXTICR3\_EXTI9\_PD}}
\index{AFIO\_EXTICR3\_EXTI9\_PD@{AFIO\_EXTICR3\_EXTI9\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI9\_PD}{AFIO\_EXTICR3\_EXTI9\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD~((uint16\+\_\+t)0x0030)}

PD\mbox{[}9\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gafbcff98c1a74db03ae59b55ac23b1f3f}\label{group___peripheral___registers___bits___definition_gafbcff98c1a74db03ae59b55ac23b1f3f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI9\_PE@{AFIO\_EXTICR3\_EXTI9\_PE}}
\index{AFIO\_EXTICR3\_EXTI9\_PE@{AFIO\_EXTICR3\_EXTI9\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI9\_PE}{AFIO\_EXTICR3\_EXTI9\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE~((uint16\+\_\+t)0x0040)}

PE\mbox{[}9\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gae0bc2fed193eedf53ae10679366bc0a7}\label{group___peripheral___registers___bits___definition_gae0bc2fed193eedf53ae10679366bc0a7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI9\_PF@{AFIO\_EXTICR3\_EXTI9\_PF}}
\index{AFIO\_EXTICR3\_EXTI9\_PF@{AFIO\_EXTICR3\_EXTI9\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI9\_PF}{AFIO\_EXTICR3\_EXTI9\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF~((uint16\+\_\+t)0x0050)}

PF\mbox{[}9\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga192508b7d86b6811f53f19a536c2d12c}\label{group___peripheral___registers___bits___definition_ga192508b7d86b6811f53f19a536c2d12c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR3\_EXTI9\_PG@{AFIO\_EXTICR3\_EXTI9\_PG}}
\index{AFIO\_EXTICR3\_EXTI9\_PG@{AFIO\_EXTICR3\_EXTI9\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR3\_EXTI9\_PG}{AFIO\_EXTICR3\_EXTI9\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG~((uint16\+\_\+t)0x0060)}

PG\mbox{[}9\mbox{]} pin EXTI10 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga8bf4c6bc347fbcfe165f77022e8f62de}\label{group___peripheral___registers___bits___definition_ga8bf4c6bc347fbcfe165f77022e8f62de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI12@{AFIO\_EXTICR4\_EXTI12}}
\index{AFIO\_EXTICR4\_EXTI12@{AFIO\_EXTICR4\_EXTI12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI12}{AFIO\_EXTICR4\_EXTI12}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12~((uint16\+\_\+t)0x000F)}

EXTI 12 configuration \Hypertarget{group___peripheral___registers___bits___definition_gab14150cfe378ed40761843c901b55424}\label{group___peripheral___registers___bits___definition_gab14150cfe378ed40761843c901b55424} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI12\_PA@{AFIO\_EXTICR4\_EXTI12\_PA}}
\index{AFIO\_EXTICR4\_EXTI12\_PA@{AFIO\_EXTICR4\_EXTI12\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI12\_PA}{AFIO\_EXTICR4\_EXTI12\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga0372dff2ea38e52dc120abae0a9f614b}\label{group___peripheral___registers___bits___definition_ga0372dff2ea38e52dc120abae0a9f614b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI12\_PB@{AFIO\_EXTICR4\_EXTI12\_PB}}
\index{AFIO\_EXTICR4\_EXTI12\_PB@{AFIO\_EXTICR4\_EXTI12\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI12\_PB}{AFIO\_EXTICR4\_EXTI12\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB~((uint16\+\_\+t)0x0001)}

PB\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga4e2751b2064faf2a8486dc8ebc3df06b}\label{group___peripheral___registers___bits___definition_ga4e2751b2064faf2a8486dc8ebc3df06b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI12\_PC@{AFIO\_EXTICR4\_EXTI12\_PC}}
\index{AFIO\_EXTICR4\_EXTI12\_PC@{AFIO\_EXTICR4\_EXTI12\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI12\_PC}{AFIO\_EXTICR4\_EXTI12\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC~((uint16\+\_\+t)0x0002)}

PC\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gac49a8808676089ab81b76917fbdb83e2}\label{group___peripheral___registers___bits___definition_gac49a8808676089ab81b76917fbdb83e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI12\_PD@{AFIO\_EXTICR4\_EXTI12\_PD}}
\index{AFIO\_EXTICR4\_EXTI12\_PD@{AFIO\_EXTICR4\_EXTI12\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI12\_PD}{AFIO\_EXTICR4\_EXTI12\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD~((uint16\+\_\+t)0x0003)}

PD\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga12c1dc0c5b0511a08df176e59ac54c62}\label{group___peripheral___registers___bits___definition_ga12c1dc0c5b0511a08df176e59ac54c62} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI12\_PE@{AFIO\_EXTICR4\_EXTI12\_PE}}
\index{AFIO\_EXTICR4\_EXTI12\_PE@{AFIO\_EXTICR4\_EXTI12\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI12\_PE}{AFIO\_EXTICR4\_EXTI12\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE~((uint16\+\_\+t)0x0004)}

PE\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaa2dcade1e8a16f4f56d24efa0fd9c266}\label{group___peripheral___registers___bits___definition_gaa2dcade1e8a16f4f56d24efa0fd9c266} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI12\_PF@{AFIO\_EXTICR4\_EXTI12\_PF}}
\index{AFIO\_EXTICR4\_EXTI12\_PF@{AFIO\_EXTICR4\_EXTI12\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI12\_PF}{AFIO\_EXTICR4\_EXTI12\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF~((uint16\+\_\+t)0x0005)}

PF\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga350b1cf171fa08e0d2e9b01f4e81b3d2}\label{group___peripheral___registers___bits___definition_ga350b1cf171fa08e0d2e9b01f4e81b3d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI12\_PG@{AFIO\_EXTICR4\_EXTI12\_PG}}
\index{AFIO\_EXTICR4\_EXTI12\_PG@{AFIO\_EXTICR4\_EXTI12\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI12\_PG}{AFIO\_EXTICR4\_EXTI12\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG~((uint16\+\_\+t)0x0006)}

PG\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gae1c3212d1a9bac9406b3f551d1ae11e2}\label{group___peripheral___registers___bits___definition_gae1c3212d1a9bac9406b3f551d1ae11e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI13@{AFIO\_EXTICR4\_EXTI13}}
\index{AFIO\_EXTICR4\_EXTI13@{AFIO\_EXTICR4\_EXTI13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI13}{AFIO\_EXTICR4\_EXTI13}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13~((uint16\+\_\+t)0x00\+F0)}

EXTI 13 configuration \Hypertarget{group___peripheral___registers___bits___definition_gaef099d495c88bf713d4f1df6d1e757f8}\label{group___peripheral___registers___bits___definition_gaef099d495c88bf713d4f1df6d1e757f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI13\_PA@{AFIO\_EXTICR4\_EXTI13\_PA}}
\index{AFIO\_EXTICR4\_EXTI13\_PA@{AFIO\_EXTICR4\_EXTI13\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI13\_PA}{AFIO\_EXTICR4\_EXTI13\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}13\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gae27c1cded5adf9c8d86937cfcba79772}\label{group___peripheral___registers___bits___definition_gae27c1cded5adf9c8d86937cfcba79772} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI13\_PB@{AFIO\_EXTICR4\_EXTI13\_PB}}
\index{AFIO\_EXTICR4\_EXTI13\_PB@{AFIO\_EXTICR4\_EXTI13\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI13\_PB}{AFIO\_EXTICR4\_EXTI13\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB~((uint16\+\_\+t)0x0010)}

PB\mbox{[}13\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga725c50feb4fd0a4e88ac48966ece7ec8}\label{group___peripheral___registers___bits___definition_ga725c50feb4fd0a4e88ac48966ece7ec8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI13\_PC@{AFIO\_EXTICR4\_EXTI13\_PC}}
\index{AFIO\_EXTICR4\_EXTI13\_PC@{AFIO\_EXTICR4\_EXTI13\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI13\_PC}{AFIO\_EXTICR4\_EXTI13\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC~((uint16\+\_\+t)0x0020)}

PC\mbox{[}13\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga96adabf5909e205280cb845d1e4a9be3}\label{group___peripheral___registers___bits___definition_ga96adabf5909e205280cb845d1e4a9be3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI13\_PD@{AFIO\_EXTICR4\_EXTI13\_PD}}
\index{AFIO\_EXTICR4\_EXTI13\_PD@{AFIO\_EXTICR4\_EXTI13\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI13\_PD}{AFIO\_EXTICR4\_EXTI13\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD~((uint16\+\_\+t)0x0030)}

PD\mbox{[}13\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga932d092952f72aa7d12021ccfa0aa124}\label{group___peripheral___registers___bits___definition_ga932d092952f72aa7d12021ccfa0aa124} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI13\_PE@{AFIO\_EXTICR4\_EXTI13\_PE}}
\index{AFIO\_EXTICR4\_EXTI13\_PE@{AFIO\_EXTICR4\_EXTI13\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI13\_PE}{AFIO\_EXTICR4\_EXTI13\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE~((uint16\+\_\+t)0x0040)}

PE\mbox{[}13\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga964eb37a1deb6e7270b5a758c5178962}\label{group___peripheral___registers___bits___definition_ga964eb37a1deb6e7270b5a758c5178962} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI13\_PF@{AFIO\_EXTICR4\_EXTI13\_PF}}
\index{AFIO\_EXTICR4\_EXTI13\_PF@{AFIO\_EXTICR4\_EXTI13\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI13\_PF}{AFIO\_EXTICR4\_EXTI13\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF~((uint16\+\_\+t)0x0050)}

PF\mbox{[}13\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaef0c520aabf853685d41ed2cb803ea74}\label{group___peripheral___registers___bits___definition_gaef0c520aabf853685d41ed2cb803ea74} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI13\_PG@{AFIO\_EXTICR4\_EXTI13\_PG}}
\index{AFIO\_EXTICR4\_EXTI13\_PG@{AFIO\_EXTICR4\_EXTI13\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI13\_PG}{AFIO\_EXTICR4\_EXTI13\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG~((uint16\+\_\+t)0x0060)}

PG\mbox{[}13\mbox{]} pin EXTI14 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga118a1c525ee97874729cf90d6c24bd88}\label{group___peripheral___registers___bits___definition_ga118a1c525ee97874729cf90d6c24bd88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI14@{AFIO\_EXTICR4\_EXTI14}}
\index{AFIO\_EXTICR4\_EXTI14@{AFIO\_EXTICR4\_EXTI14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI14}{AFIO\_EXTICR4\_EXTI14}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14~((uint16\+\_\+t)0x0\+F00)}

EXTI 14 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga4a0b67834bf0f920169b07dacb4ea275}\label{group___peripheral___registers___bits___definition_ga4a0b67834bf0f920169b07dacb4ea275} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI14\_PA@{AFIO\_EXTICR4\_EXTI14\_PA}}
\index{AFIO\_EXTICR4\_EXTI14\_PA@{AFIO\_EXTICR4\_EXTI14\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI14\_PA}{AFIO\_EXTICR4\_EXTI14\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}14\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga0722a6e78dec2d4feb9e30e9e1d209b2}\label{group___peripheral___registers___bits___definition_ga0722a6e78dec2d4feb9e30e9e1d209b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI14\_PB@{AFIO\_EXTICR4\_EXTI14\_PB}}
\index{AFIO\_EXTICR4\_EXTI14\_PB@{AFIO\_EXTICR4\_EXTI14\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI14\_PB}{AFIO\_EXTICR4\_EXTI14\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB~((uint16\+\_\+t)0x0100)}

PB\mbox{[}14\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga7e046a51a11685706f585ea9fcb28aae}\label{group___peripheral___registers___bits___definition_ga7e046a51a11685706f585ea9fcb28aae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI14\_PC@{AFIO\_EXTICR4\_EXTI14\_PC}}
\index{AFIO\_EXTICR4\_EXTI14\_PC@{AFIO\_EXTICR4\_EXTI14\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI14\_PC}{AFIO\_EXTICR4\_EXTI14\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC~((uint16\+\_\+t)0x0200)}

PC\mbox{[}14\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga9afe1bae8ab7d5309b0c0ceb45d5ec1b}\label{group___peripheral___registers___bits___definition_ga9afe1bae8ab7d5309b0c0ceb45d5ec1b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI14\_PD@{AFIO\_EXTICR4\_EXTI14\_PD}}
\index{AFIO\_EXTICR4\_EXTI14\_PD@{AFIO\_EXTICR4\_EXTI14\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI14\_PD}{AFIO\_EXTICR4\_EXTI14\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD~((uint16\+\_\+t)0x0300)}

PD\mbox{[}14\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gad71f26e3edb8046ead49160a37c4bf80}\label{group___peripheral___registers___bits___definition_gad71f26e3edb8046ead49160a37c4bf80} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI14\_PE@{AFIO\_EXTICR4\_EXTI14\_PE}}
\index{AFIO\_EXTICR4\_EXTI14\_PE@{AFIO\_EXTICR4\_EXTI14\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI14\_PE}{AFIO\_EXTICR4\_EXTI14\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE~((uint16\+\_\+t)0x0400)}

PE\mbox{[}14\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga20127ce8264ecd09815d25d48e813d41}\label{group___peripheral___registers___bits___definition_ga20127ce8264ecd09815d25d48e813d41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI14\_PF@{AFIO\_EXTICR4\_EXTI14\_PF}}
\index{AFIO\_EXTICR4\_EXTI14\_PF@{AFIO\_EXTICR4\_EXTI14\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI14\_PF}{AFIO\_EXTICR4\_EXTI14\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF~((uint16\+\_\+t)0x0500)}

PF\mbox{[}14\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gae5f36f1af63d61f11841db5dda73348f}\label{group___peripheral___registers___bits___definition_gae5f36f1af63d61f11841db5dda73348f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI14\_PG@{AFIO\_EXTICR4\_EXTI14\_PG}}
\index{AFIO\_EXTICR4\_EXTI14\_PG@{AFIO\_EXTICR4\_EXTI14\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI14\_PG}{AFIO\_EXTICR4\_EXTI14\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG~((uint16\+\_\+t)0x0600)}

PG\mbox{[}14\mbox{]} pin EXTI15 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga9915ab8c0c791aa21024509fa2c4dcae}\label{group___peripheral___registers___bits___definition_ga9915ab8c0c791aa21024509fa2c4dcae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI15@{AFIO\_EXTICR4\_EXTI15}}
\index{AFIO\_EXTICR4\_EXTI15@{AFIO\_EXTICR4\_EXTI15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI15}{AFIO\_EXTICR4\_EXTI15}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15~((uint16\+\_\+t)0x\+F000)}

EXTI 15 configuration \Hypertarget{group___peripheral___registers___bits___definition_gaa1523da936a40d9d9ef6aba6d47154c5}\label{group___peripheral___registers___bits___definition_gaa1523da936a40d9d9ef6aba6d47154c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI15\_PA@{AFIO\_EXTICR4\_EXTI15\_PA}}
\index{AFIO\_EXTICR4\_EXTI15\_PA@{AFIO\_EXTICR4\_EXTI15\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI15\_PA}{AFIO\_EXTICR4\_EXTI15\_PA}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA~((uint16\+\_\+t)0x0000)}

PA\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gade31635e0f311f643cf6ad8a6920a7a8}\label{group___peripheral___registers___bits___definition_gade31635e0f311f643cf6ad8a6920a7a8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI15\_PB@{AFIO\_EXTICR4\_EXTI15\_PB}}
\index{AFIO\_EXTICR4\_EXTI15\_PB@{AFIO\_EXTICR4\_EXTI15\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI15\_PB}{AFIO\_EXTICR4\_EXTI15\_PB}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB~((uint16\+\_\+t)0x1000)}

PB\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga73739a4bd90e11b9c24110728fd703c1}\label{group___peripheral___registers___bits___definition_ga73739a4bd90e11b9c24110728fd703c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI15\_PC@{AFIO\_EXTICR4\_EXTI15\_PC}}
\index{AFIO\_EXTICR4\_EXTI15\_PC@{AFIO\_EXTICR4\_EXTI15\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI15\_PC}{AFIO\_EXTICR4\_EXTI15\_PC}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC~((uint16\+\_\+t)0x2000)}

PC\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga003d045f398ab5a524140ff7faf79bdd}\label{group___peripheral___registers___bits___definition_ga003d045f398ab5a524140ff7faf79bdd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI15\_PD@{AFIO\_EXTICR4\_EXTI15\_PD}}
\index{AFIO\_EXTICR4\_EXTI15\_PD@{AFIO\_EXTICR4\_EXTI15\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI15\_PD}{AFIO\_EXTICR4\_EXTI15\_PD}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD~((uint16\+\_\+t)0x3000)}

PD\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga4c536a6071be05fa17f6b543cc67fd15}\label{group___peripheral___registers___bits___definition_ga4c536a6071be05fa17f6b543cc67fd15} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI15\_PE@{AFIO\_EXTICR4\_EXTI15\_PE}}
\index{AFIO\_EXTICR4\_EXTI15\_PE@{AFIO\_EXTICR4\_EXTI15\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI15\_PE}{AFIO\_EXTICR4\_EXTI15\_PE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE~((uint16\+\_\+t)0x4000)}

PE\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gad5dfd5b21357b531d31a5009bce6422d}\label{group___peripheral___registers___bits___definition_gad5dfd5b21357b531d31a5009bce6422d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI15\_PF@{AFIO\_EXTICR4\_EXTI15\_PF}}
\index{AFIO\_EXTICR4\_EXTI15\_PF@{AFIO\_EXTICR4\_EXTI15\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI15\_PF}{AFIO\_EXTICR4\_EXTI15\_PF}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF~((uint16\+\_\+t)0x5000)}

PF\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga8cf568bebe87be1e8a7e1206658a50b3}\label{group___peripheral___registers___bits___definition_ga8cf568bebe87be1e8a7e1206658a50b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_EXTICR4\_EXTI15\_PG@{AFIO\_EXTICR4\_EXTI15\_PG}}
\index{AFIO\_EXTICR4\_EXTI15\_PG@{AFIO\_EXTICR4\_EXTI15\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_EXTICR4\_EXTI15\_PG}{AFIO\_EXTICR4\_EXTI15\_PG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG~((uint16\+\_\+t)0x6000)}

PG\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga811c7ccd113621b431a00b8bd403eeb0}\label{group___peripheral___registers___bits___definition_ga811c7ccd113621b431a00b8bd403eeb0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_ADC1\_ETRGINJ\_REMAP@{AFIO\_MAPR\_ADC1\_ETRGINJ\_REMAP}}
\index{AFIO\_MAPR\_ADC1\_ETRGINJ\_REMAP@{AFIO\_MAPR\_ADC1\_ETRGINJ\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_ADC1\_ETRGINJ\_REMAP}{AFIO\_MAPR\_ADC1\_ETRGINJ\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+ADC1\+\_\+\+ETRGINJ\+\_\+\+REMAP~((uint32\+\_\+t)0x00020000)}

ADC 1 External Trigger Injected Conversion remapping \Hypertarget{group___peripheral___registers___bits___definition_ga94732d06ac1082d8f5a95ea32fd1c467}\label{group___peripheral___registers___bits___definition_ga94732d06ac1082d8f5a95ea32fd1c467} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_ADC1\_ETRGREG\_REMAP@{AFIO\_MAPR\_ADC1\_ETRGREG\_REMAP}}
\index{AFIO\_MAPR\_ADC1\_ETRGREG\_REMAP@{AFIO\_MAPR\_ADC1\_ETRGREG\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_ADC1\_ETRGREG\_REMAP}{AFIO\_MAPR\_ADC1\_ETRGREG\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+ADC1\+\_\+\+ETRGREG\+\_\+\+REMAP~((uint32\+\_\+t)0x00040000)}

ADC 1 External Trigger Regular Conversion remapping \Hypertarget{group___peripheral___registers___bits___definition_gaa9facf28699e7f71bba4bf715cc099a0}\label{group___peripheral___registers___bits___definition_gaa9facf28699e7f71bba4bf715cc099a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_ADC2\_ETRGINJ\_REMAP@{AFIO\_MAPR\_ADC2\_ETRGINJ\_REMAP}}
\index{AFIO\_MAPR\_ADC2\_ETRGINJ\_REMAP@{AFIO\_MAPR\_ADC2\_ETRGINJ\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_ADC2\_ETRGINJ\_REMAP}{AFIO\_MAPR\_ADC2\_ETRGINJ\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+ADC2\+\_\+\+ETRGINJ\+\_\+\+REMAP~((uint32\+\_\+t)0x00080000)}

ADC 2 External Trigger Injected Conversion remapping \Hypertarget{group___peripheral___registers___bits___definition_gabfadf6342c75bfbda1827bf69b651c33}\label{group___peripheral___registers___bits___definition_gabfadf6342c75bfbda1827bf69b651c33} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_ADC2\_ETRGREG\_REMAP@{AFIO\_MAPR\_ADC2\_ETRGREG\_REMAP}}
\index{AFIO\_MAPR\_ADC2\_ETRGREG\_REMAP@{AFIO\_MAPR\_ADC2\_ETRGREG\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_ADC2\_ETRGREG\_REMAP}{AFIO\_MAPR\_ADC2\_ETRGREG\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+ADC2\+\_\+\+ETRGREG\+\_\+\+REMAP~((uint32\+\_\+t)0x00100000)}

ADC 2 External Trigger Regular Conversion remapping SWJ\+\_\+\+CFG configuration \Hypertarget{group___peripheral___registers___bits___definition_ga7c0210373a681217cc316f7ccab5fb77}\label{group___peripheral___registers___bits___definition_ga7c0210373a681217cc316f7ccab5fb77} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_CAN\_REMAP@{AFIO\_MAPR\_CAN\_REMAP}}
\index{AFIO\_MAPR\_CAN\_REMAP@{AFIO\_MAPR\_CAN\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_CAN\_REMAP}{AFIO\_MAPR\_CAN\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP~((uint32\+\_\+t)0x00006000)}

CAN\+\_\+\+REMAP\mbox{[}1\+:0\mbox{]} bits (CAN Alternate function remapping) \Hypertarget{group___peripheral___registers___bits___definition_ga9290b8c7f674c3dcca54b5b40d738df2}\label{group___peripheral___registers___bits___definition_ga9290b8c7f674c3dcca54b5b40d738df2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_CAN\_REMAP\_0@{AFIO\_MAPR\_CAN\_REMAP\_0}}
\index{AFIO\_MAPR\_CAN\_REMAP\_0@{AFIO\_MAPR\_CAN\_REMAP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_CAN\_REMAP\_0}{AFIO\_MAPR\_CAN\_REMAP\_0}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+0~((uint32\+\_\+t)0x00002000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaabc7e19a7d0c1aae60e08497ba6d5c4e}\label{group___peripheral___registers___bits___definition_gaabc7e19a7d0c1aae60e08497ba6d5c4e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_CAN\_REMAP\_1@{AFIO\_MAPR\_CAN\_REMAP\_1}}
\index{AFIO\_MAPR\_CAN\_REMAP\_1@{AFIO\_MAPR\_CAN\_REMAP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_CAN\_REMAP\_1}{AFIO\_MAPR\_CAN\_REMAP\_1}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+1~((uint32\+\_\+t)0x00004000)}

Bit 1 CAN\+\_\+\+REMAP configuration \Hypertarget{group___peripheral___registers___bits___definition_ga3d6ae85049da0f941d954910c8672481}\label{group___peripheral___registers___bits___definition_ga3d6ae85049da0f941d954910c8672481} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_CAN\_REMAP\_REMAP1@{AFIO\_MAPR\_CAN\_REMAP\_REMAP1}}
\index{AFIO\_MAPR\_CAN\_REMAP\_REMAP1@{AFIO\_MAPR\_CAN\_REMAP\_REMAP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_CAN\_REMAP\_REMAP1}{AFIO\_MAPR\_CAN\_REMAP\_REMAP1}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP1~((uint32\+\_\+t)0x00000000)}

CANRX mapped to PA11, CANTX mapped to PA12 \Hypertarget{group___peripheral___registers___bits___definition_gac33e26189f9cf68be38f3f0f9d1f4201}\label{group___peripheral___registers___bits___definition_gac33e26189f9cf68be38f3f0f9d1f4201} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_CAN\_REMAP\_REMAP2@{AFIO\_MAPR\_CAN\_REMAP\_REMAP2}}
\index{AFIO\_MAPR\_CAN\_REMAP\_REMAP2@{AFIO\_MAPR\_CAN\_REMAP\_REMAP2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_CAN\_REMAP\_REMAP2}{AFIO\_MAPR\_CAN\_REMAP\_REMAP2}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP2~((uint32\+\_\+t)0x00004000)}

CANRX mapped to PB8, CANTX mapped to PB9 \Hypertarget{group___peripheral___registers___bits___definition_gaa059a9ae5ba460f32854a588242e5176}\label{group___peripheral___registers___bits___definition_gaa059a9ae5ba460f32854a588242e5176} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_CAN\_REMAP\_REMAP3@{AFIO\_MAPR\_CAN\_REMAP\_REMAP3}}
\index{AFIO\_MAPR\_CAN\_REMAP\_REMAP3@{AFIO\_MAPR\_CAN\_REMAP\_REMAP3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_CAN\_REMAP\_REMAP3}{AFIO\_MAPR\_CAN\_REMAP\_REMAP3}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP3~((uint32\+\_\+t)0x00006000)}

CANRX mapped to PD0, CANTX mapped to PD1 \Hypertarget{group___peripheral___registers___bits___definition_gaede0612a4efdce1e60bc23f6ec00d29a}\label{group___peripheral___registers___bits___definition_gaede0612a4efdce1e60bc23f6ec00d29a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_I2C1\_REMAP@{AFIO\_MAPR\_I2C1\_REMAP}}
\index{AFIO\_MAPR\_I2C1\_REMAP@{AFIO\_MAPR\_I2C1\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_I2C1\_REMAP}{AFIO\_MAPR\_I2C1\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP~((uint32\+\_\+t)0x00000002)}

I2\+C1 remapping \Hypertarget{group___peripheral___registers___bits___definition_ga3b8e420451eba867183a37b1e0f82112}\label{group___peripheral___registers___bits___definition_ga3b8e420451eba867183a37b1e0f82112} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_PD01\_REMAP@{AFIO\_MAPR\_PD01\_REMAP}}
\index{AFIO\_MAPR\_PD01\_REMAP@{AFIO\_MAPR\_PD01\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_PD01\_REMAP}{AFIO\_MAPR\_PD01\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP~((uint32\+\_\+t)0x00008000)}

Port D0/\+Port D1 mapping on OSC\+\_\+\+IN/\+OSC\+\_\+\+OUT \Hypertarget{group___peripheral___registers___bits___definition_ga1ffdcd52f5810284a6306fc57daa8f1d}\label{group___peripheral___registers___bits___definition_ga1ffdcd52f5810284a6306fc57daa8f1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_SPI1\_REMAP@{AFIO\_MAPR\_SPI1\_REMAP}}
\index{AFIO\_MAPR\_SPI1\_REMAP@{AFIO\_MAPR\_SPI1\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_SPI1\_REMAP}{AFIO\_MAPR\_SPI1\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP~((uint32\+\_\+t)0x00000001)}

SPI1 remapping \Hypertarget{group___peripheral___registers___bits___definition_ga1ab89d25a214b239fd90eb466776d4ec}\label{group___peripheral___registers___bits___definition_ga1ab89d25a214b239fd90eb466776d4ec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_SWJ\_CFG@{AFIO\_MAPR\_SWJ\_CFG}}
\index{AFIO\_MAPR\_SWJ\_CFG@{AFIO\_MAPR\_SWJ\_CFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_SWJ\_CFG}{AFIO\_MAPR\_SWJ\_CFG}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG~((uint32\+\_\+t)0x07000000)}

SWJ\+\_\+\+CFG\mbox{[}2\+:0\mbox{]} bits (Serial Wire JTAG configuration) \Hypertarget{group___peripheral___registers___bits___definition_gaac25c0cecfaaabfb66fd2b3cf0d1d172}\label{group___peripheral___registers___bits___definition_gaac25c0cecfaaabfb66fd2b3cf0d1d172} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_SWJ\_CFG\_0@{AFIO\_MAPR\_SWJ\_CFG\_0}}
\index{AFIO\_MAPR\_SWJ\_CFG\_0@{AFIO\_MAPR\_SWJ\_CFG\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_SWJ\_CFG\_0}{AFIO\_MAPR\_SWJ\_CFG\_0}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac16a858449fec652f1d7ed83494e7361}\label{group___peripheral___registers___bits___definition_gac16a858449fec652f1d7ed83494e7361} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_SWJ\_CFG\_1@{AFIO\_MAPR\_SWJ\_CFG\_1}}
\index{AFIO\_MAPR\_SWJ\_CFG\_1@{AFIO\_MAPR\_SWJ\_CFG\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_SWJ\_CFG\_1}{AFIO\_MAPR\_SWJ\_CFG\_1}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga824bd6de9f5032f1f1e3d22ce63e3b68}\label{group___peripheral___registers___bits___definition_ga824bd6de9f5032f1f1e3d22ce63e3b68} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_SWJ\_CFG\_2@{AFIO\_MAPR\_SWJ\_CFG\_2}}
\index{AFIO\_MAPR\_SWJ\_CFG\_2@{AFIO\_MAPR\_SWJ\_CFG\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_SWJ\_CFG\_2}{AFIO\_MAPR\_SWJ\_CFG\_2}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga23584e8819d890dc3de4ffa54146898e}\label{group___peripheral___registers___bits___definition_ga23584e8819d890dc3de4ffa54146898e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_SWJ\_CFG\_DISABLE@{AFIO\_MAPR\_SWJ\_CFG\_DISABLE}}
\index{AFIO\_MAPR\_SWJ\_CFG\_DISABLE@{AFIO\_MAPR\_SWJ\_CFG\_DISABLE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_SWJ\_CFG\_DISABLE}{AFIO\_MAPR\_SWJ\_CFG\_DISABLE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE~((uint32\+\_\+t)0x04000000)}

JTAG-\/\+DP Disabled and SW-\/\+DP Disabled \Hypertarget{group___peripheral___registers___bits___definition_gad40f243c5ded60dbba9853f5e3c32e04}\label{group___peripheral___registers___bits___definition_gad40f243c5ded60dbba9853f5e3c32e04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_SWJ\_CFG\_JTAGDISABLE@{AFIO\_MAPR\_SWJ\_CFG\_JTAGDISABLE}}
\index{AFIO\_MAPR\_SWJ\_CFG\_JTAGDISABLE@{AFIO\_MAPR\_SWJ\_CFG\_JTAGDISABLE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_SWJ\_CFG\_JTAGDISABLE}{AFIO\_MAPR\_SWJ\_CFG\_JTAGDISABLE}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE~((uint32\+\_\+t)0x02000000)}

JTAG-\/\+DP Disabled and SW-\/\+DP Enabled \Hypertarget{group___peripheral___registers___bits___definition_gaff8c11cc7f50c04dc5f5f4913030d67b}\label{group___peripheral___registers___bits___definition_gaff8c11cc7f50c04dc5f5f4913030d67b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_SWJ\_CFG\_NOJNTRST@{AFIO\_MAPR\_SWJ\_CFG\_NOJNTRST}}
\index{AFIO\_MAPR\_SWJ\_CFG\_NOJNTRST@{AFIO\_MAPR\_SWJ\_CFG\_NOJNTRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_SWJ\_CFG\_NOJNTRST}{AFIO\_MAPR\_SWJ\_CFG\_NOJNTRST}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST~((uint32\+\_\+t)0x01000000)}

Full SWJ (JTAG-\/\+DP + SW-\/\+DP) but without JNTRST \Hypertarget{group___peripheral___registers___bits___definition_gaa25695b91d03cf103d3025d959f466d8}\label{group___peripheral___registers___bits___definition_gaa25695b91d03cf103d3025d959f466d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_SWJ\_CFG\_RESET@{AFIO\_MAPR\_SWJ\_CFG\_RESET}}
\index{AFIO\_MAPR\_SWJ\_CFG\_RESET@{AFIO\_MAPR\_SWJ\_CFG\_RESET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_SWJ\_CFG\_RESET}{AFIO\_MAPR\_SWJ\_CFG\_RESET}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+RESET~((uint32\+\_\+t)0x00000000)}

Full SWJ (JTAG-\/\+DP + SW-\/\+DP) \+: Reset State \Hypertarget{group___peripheral___registers___bits___definition_ga1527de28449dc06823fc55f6f1d6e61a}\label{group___peripheral___registers___bits___definition_ga1527de28449dc06823fc55f6f1d6e61a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM1\_REMAP@{AFIO\_MAPR\_TIM1\_REMAP}}
\index{AFIO\_MAPR\_TIM1\_REMAP@{AFIO\_MAPR\_TIM1\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM1\_REMAP}{AFIO\_MAPR\_TIM1\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP~((uint32\+\_\+t)0x000000\+C0)}

TIM1\+\_\+\+REMAP\mbox{[}1\+:0\mbox{]} bits (TIM1 remapping) \Hypertarget{group___peripheral___registers___bits___definition_ga56d3ea77b2c5be3c0d672471413a1a2b}\label{group___peripheral___registers___bits___definition_ga56d3ea77b2c5be3c0d672471413a1a2b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM1\_REMAP\_0@{AFIO\_MAPR\_TIM1\_REMAP\_0}}
\index{AFIO\_MAPR\_TIM1\_REMAP\_0@{AFIO\_MAPR\_TIM1\_REMAP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM1\_REMAP\_0}{AFIO\_MAPR\_TIM1\_REMAP\_0}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+0~((uint32\+\_\+t)0x00000040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga53ca0d06046364087ee6df50a7031979}\label{group___peripheral___registers___bits___definition_ga53ca0d06046364087ee6df50a7031979} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM1\_REMAP\_1@{AFIO\_MAPR\_TIM1\_REMAP\_1}}
\index{AFIO\_MAPR\_TIM1\_REMAP\_1@{AFIO\_MAPR\_TIM1\_REMAP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM1\_REMAP\_1}{AFIO\_MAPR\_TIM1\_REMAP\_1}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+1~((uint32\+\_\+t)0x00000080)}

Bit 1 TIM1\+\_\+\+REMAP configuration \Hypertarget{group___peripheral___registers___bits___definition_gaa097f744cd0b50f5c89f41d05ae36592}\label{group___peripheral___registers___bits___definition_gaa097f744cd0b50f5c89f41d05ae36592} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM1\_REMAP\_FULLREMAP@{AFIO\_MAPR\_TIM1\_REMAP\_FULLREMAP}}
\index{AFIO\_MAPR\_TIM1\_REMAP\_FULLREMAP@{AFIO\_MAPR\_TIM1\_REMAP\_FULLREMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM1\_REMAP\_FULLREMAP}{AFIO\_MAPR\_TIM1\_REMAP\_FULLREMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP~((uint32\+\_\+t)0x000000\+C0)}

Full remap (ETR/\+PE7, CH1/\+PE9, CH2/\+PE11, CH3/\+PE13, CH4/\+PE14, BKIN/\+PE15, CH1\+N/\+PE8, CH2\+N/\+PE10, CH3\+N/\+PE12) \Hypertarget{group___peripheral___registers___bits___definition_ga1be8a2b8fa5d1c3c77709c888ce496fa}\label{group___peripheral___registers___bits___definition_ga1be8a2b8fa5d1c3c77709c888ce496fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM1\_REMAP\_NOREMAP@{AFIO\_MAPR\_TIM1\_REMAP\_NOREMAP}}
\index{AFIO\_MAPR\_TIM1\_REMAP\_NOREMAP@{AFIO\_MAPR\_TIM1\_REMAP\_NOREMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM1\_REMAP\_NOREMAP}{AFIO\_MAPR\_TIM1\_REMAP\_NOREMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+NOREMAP~((uint32\+\_\+t)0x00000000)}

No remap (ETR/\+PA12, CH1/\+PA8, CH2/\+PA9, CH3/\+PA10, CH4/\+PA11, BKIN/\+PB12, CH1\+N/\+PB13, CH2\+N/\+PB14, CH3\+N/\+PB15) \Hypertarget{group___peripheral___registers___bits___definition_gabf3ca4f106bd35297b1d760b6cbd2408}\label{group___peripheral___registers___bits___definition_gabf3ca4f106bd35297b1d760b6cbd2408} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM1\_REMAP\_PARTIALREMAP@{AFIO\_MAPR\_TIM1\_REMAP\_PARTIALREMAP}}
\index{AFIO\_MAPR\_TIM1\_REMAP\_PARTIALREMAP@{AFIO\_MAPR\_TIM1\_REMAP\_PARTIALREMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM1\_REMAP\_PARTIALREMAP}{AFIO\_MAPR\_TIM1\_REMAP\_PARTIALREMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP~((uint32\+\_\+t)0x00000040)}

Partial remap (ETR/\+PA12, CH1/\+PA8, CH2/\+PA9, CH3/\+PA10, CH4/\+PA11, BKIN/\+PA6, CH1\+N/\+PA7, CH2\+N/\+PB0, CH3\+N/\+PB1) \Hypertarget{group___peripheral___registers___bits___definition_gaeb47d9a129138a6f5c7fe5a213c52e8b}\label{group___peripheral___registers___bits___definition_gaeb47d9a129138a6f5c7fe5a213c52e8b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM2\_REMAP@{AFIO\_MAPR\_TIM2\_REMAP}}
\index{AFIO\_MAPR\_TIM2\_REMAP@{AFIO\_MAPR\_TIM2\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM2\_REMAP}{AFIO\_MAPR\_TIM2\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP~((uint32\+\_\+t)0x00000300)}

TIM2\+\_\+\+REMAP\mbox{[}1\+:0\mbox{]} bits (TIM2 remapping) \Hypertarget{group___peripheral___registers___bits___definition_ga7f21bc99a43b999cd3f8c639f13ab1c5}\label{group___peripheral___registers___bits___definition_ga7f21bc99a43b999cd3f8c639f13ab1c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM2\_REMAP\_0@{AFIO\_MAPR\_TIM2\_REMAP\_0}}
\index{AFIO\_MAPR\_TIM2\_REMAP\_0@{AFIO\_MAPR\_TIM2\_REMAP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM2\_REMAP\_0}{AFIO\_MAPR\_TIM2\_REMAP\_0}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1a712a528988a5b0f5bff444a407553b}\label{group___peripheral___registers___bits___definition_ga1a712a528988a5b0f5bff444a407553b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM2\_REMAP\_1@{AFIO\_MAPR\_TIM2\_REMAP\_1}}
\index{AFIO\_MAPR\_TIM2\_REMAP\_1@{AFIO\_MAPR\_TIM2\_REMAP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM2\_REMAP\_1}{AFIO\_MAPR\_TIM2\_REMAP\_1}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 TIM2\+\_\+\+REMAP configuration \Hypertarget{group___peripheral___registers___bits___definition_ga5a4088220b588dea4f70aae5211d6691}\label{group___peripheral___registers___bits___definition_ga5a4088220b588dea4f70aae5211d6691} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM2\_REMAP\_FULLREMAP@{AFIO\_MAPR\_TIM2\_REMAP\_FULLREMAP}}
\index{AFIO\_MAPR\_TIM2\_REMAP\_FULLREMAP@{AFIO\_MAPR\_TIM2\_REMAP\_FULLREMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM2\_REMAP\_FULLREMAP}{AFIO\_MAPR\_TIM2\_REMAP\_FULLREMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP~((uint32\+\_\+t)0x00000300)}

Full remap (CH1/\+ETR/\+PA15, CH2/\+PB3, CH3/\+PB10, CH4/\+PB11) \Hypertarget{group___peripheral___registers___bits___definition_ga0d1037409791928fe7dcd1e683901edc}\label{group___peripheral___registers___bits___definition_ga0d1037409791928fe7dcd1e683901edc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM2\_REMAP\_NOREMAP@{AFIO\_MAPR\_TIM2\_REMAP\_NOREMAP}}
\index{AFIO\_MAPR\_TIM2\_REMAP\_NOREMAP@{AFIO\_MAPR\_TIM2\_REMAP\_NOREMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM2\_REMAP\_NOREMAP}{AFIO\_MAPR\_TIM2\_REMAP\_NOREMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+NOREMAP~((uint32\+\_\+t)0x00000000)}

No remap (CH1/\+ETR/\+PA0, CH2/\+PA1, CH3/\+PA2, CH4/\+PA3) \Hypertarget{group___peripheral___registers___bits___definition_ga67298a8506ff100041c5a2a8e4d6658a}\label{group___peripheral___registers___bits___definition_ga67298a8506ff100041c5a2a8e4d6658a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM2\_REMAP\_PARTIALREMAP1@{AFIO\_MAPR\_TIM2\_REMAP\_PARTIALREMAP1}}
\index{AFIO\_MAPR\_TIM2\_REMAP\_PARTIALREMAP1@{AFIO\_MAPR\_TIM2\_REMAP\_PARTIALREMAP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM2\_REMAP\_PARTIALREMAP1}{AFIO\_MAPR\_TIM2\_REMAP\_PARTIALREMAP1}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1~((uint32\+\_\+t)0x00000100)}

Partial remap (CH1/\+ETR/\+PA15, CH2/\+PB3, CH3/\+PA2, CH4/\+PA3) \Hypertarget{group___peripheral___registers___bits___definition_ga45e2ec28f1d1a368540c5c94515663df}\label{group___peripheral___registers___bits___definition_ga45e2ec28f1d1a368540c5c94515663df} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM2\_REMAP\_PARTIALREMAP2@{AFIO\_MAPR\_TIM2\_REMAP\_PARTIALREMAP2}}
\index{AFIO\_MAPR\_TIM2\_REMAP\_PARTIALREMAP2@{AFIO\_MAPR\_TIM2\_REMAP\_PARTIALREMAP2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM2\_REMAP\_PARTIALREMAP2}{AFIO\_MAPR\_TIM2\_REMAP\_PARTIALREMAP2}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2~((uint32\+\_\+t)0x00000200)}

Partial remap (CH1/\+ETR/\+PA0, CH2/\+PA1, CH3/\+PB10, CH4/\+PB11) \Hypertarget{group___peripheral___registers___bits___definition_ga3ad0b1bfc0ee21ba6cc32116da16368c}\label{group___peripheral___registers___bits___definition_ga3ad0b1bfc0ee21ba6cc32116da16368c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM3\_REMAP@{AFIO\_MAPR\_TIM3\_REMAP}}
\index{AFIO\_MAPR\_TIM3\_REMAP@{AFIO\_MAPR\_TIM3\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM3\_REMAP}{AFIO\_MAPR\_TIM3\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP~((uint32\+\_\+t)0x00000\+C00)}

TIM3\+\_\+\+REMAP\mbox{[}1\+:0\mbox{]} bits (TIM3 remapping) \Hypertarget{group___peripheral___registers___bits___definition_ga0501b9b6b85406a025c404747a1067f8}\label{group___peripheral___registers___bits___definition_ga0501b9b6b85406a025c404747a1067f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM3\_REMAP\_0@{AFIO\_MAPR\_TIM3\_REMAP\_0}}
\index{AFIO\_MAPR\_TIM3\_REMAP\_0@{AFIO\_MAPR\_TIM3\_REMAP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM3\_REMAP\_0}{AFIO\_MAPR\_TIM3\_REMAP\_0}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6e3eb1d1173f390df521b427d0c54be2}\label{group___peripheral___registers___bits___definition_ga6e3eb1d1173f390df521b427d0c54be2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM3\_REMAP\_1@{AFIO\_MAPR\_TIM3\_REMAP\_1}}
\index{AFIO\_MAPR\_TIM3\_REMAP\_1@{AFIO\_MAPR\_TIM3\_REMAP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM3\_REMAP\_1}{AFIO\_MAPR\_TIM3\_REMAP\_1}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 TIM3\+\_\+\+REMAP configuration \Hypertarget{group___peripheral___registers___bits___definition_gac236354751e4aaa674e87c886e6bbc71}\label{group___peripheral___registers___bits___definition_gac236354751e4aaa674e87c886e6bbc71} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM3\_REMAP\_FULLREMAP@{AFIO\_MAPR\_TIM3\_REMAP\_FULLREMAP}}
\index{AFIO\_MAPR\_TIM3\_REMAP\_FULLREMAP@{AFIO\_MAPR\_TIM3\_REMAP\_FULLREMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM3\_REMAP\_FULLREMAP}{AFIO\_MAPR\_TIM3\_REMAP\_FULLREMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP~((uint32\+\_\+t)0x00000\+C00)}

Full remap (CH1/\+PC6, CH2/\+PC7, CH3/\+PC8, CH4/\+PC9) \Hypertarget{group___peripheral___registers___bits___definition_ga8ef4aa05c5514947de224ca62a438e38}\label{group___peripheral___registers___bits___definition_ga8ef4aa05c5514947de224ca62a438e38} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM3\_REMAP\_NOREMAP@{AFIO\_MAPR\_TIM3\_REMAP\_NOREMAP}}
\index{AFIO\_MAPR\_TIM3\_REMAP\_NOREMAP@{AFIO\_MAPR\_TIM3\_REMAP\_NOREMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM3\_REMAP\_NOREMAP}{AFIO\_MAPR\_TIM3\_REMAP\_NOREMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+NOREMAP~((uint32\+\_\+t)0x00000000)}

No remap (CH1/\+PA6, CH2/\+PA7, CH3/\+PB0, CH4/\+PB1) \Hypertarget{group___peripheral___registers___bits___definition_gafaf86fec6b88d4db406144faa3eef76c}\label{group___peripheral___registers___bits___definition_gafaf86fec6b88d4db406144faa3eef76c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM3\_REMAP\_PARTIALREMAP@{AFIO\_MAPR\_TIM3\_REMAP\_PARTIALREMAP}}
\index{AFIO\_MAPR\_TIM3\_REMAP\_PARTIALREMAP@{AFIO\_MAPR\_TIM3\_REMAP\_PARTIALREMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM3\_REMAP\_PARTIALREMAP}{AFIO\_MAPR\_TIM3\_REMAP\_PARTIALREMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP~((uint32\+\_\+t)0x00000800)}

Partial remap (CH1/\+PB4, CH2/\+PB5, CH3/\+PB0, CH4/\+PB1) \Hypertarget{group___peripheral___registers___bits___definition_ga31d7ee2e14938f50f559a79fc514f277}\label{group___peripheral___registers___bits___definition_ga31d7ee2e14938f50f559a79fc514f277} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM4\_REMAP@{AFIO\_MAPR\_TIM4\_REMAP}}
\index{AFIO\_MAPR\_TIM4\_REMAP@{AFIO\_MAPR\_TIM4\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM4\_REMAP}{AFIO\_MAPR\_TIM4\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP~((uint32\+\_\+t)0x00001000)}

TIM4\+\_\+\+REMAP bit (TIM4 remapping) \Hypertarget{group___peripheral___registers___bits___definition_gad39b3a437c4bef039df225f67104a971}\label{group___peripheral___registers___bits___definition_gad39b3a437c4bef039df225f67104a971} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_TIM5CH4\_IREMAP@{AFIO\_MAPR\_TIM5CH4\_IREMAP}}
\index{AFIO\_MAPR\_TIM5CH4\_IREMAP@{AFIO\_MAPR\_TIM5CH4\_IREMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_TIM5CH4\_IREMAP}{AFIO\_MAPR\_TIM5CH4\_IREMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+TIM5\+CH4\+\_\+\+IREMAP~((uint32\+\_\+t)0x00010000)}

TIM5 Channel4 Internal Remap \Hypertarget{group___peripheral___registers___bits___definition_ga87539744f607522422b3d5db6d94bd41}\label{group___peripheral___registers___bits___definition_ga87539744f607522422b3d5db6d94bd41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_USART1\_REMAP@{AFIO\_MAPR\_USART1\_REMAP}}
\index{AFIO\_MAPR\_USART1\_REMAP@{AFIO\_MAPR\_USART1\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_USART1\_REMAP}{AFIO\_MAPR\_USART1\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP~((uint32\+\_\+t)0x00000004)}

USART1 remapping \Hypertarget{group___peripheral___registers___bits___definition_ga439c8d7670cfef18450ff624d19ec525}\label{group___peripheral___registers___bits___definition_ga439c8d7670cfef18450ff624d19ec525} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_USART2\_REMAP@{AFIO\_MAPR\_USART2\_REMAP}}
\index{AFIO\_MAPR\_USART2\_REMAP@{AFIO\_MAPR\_USART2\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_USART2\_REMAP}{AFIO\_MAPR\_USART2\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP~((uint32\+\_\+t)0x00000008)}

USART2 remapping \Hypertarget{group___peripheral___registers___bits___definition_ga0bc80459b8258134a4691f6e9462d4a4}\label{group___peripheral___registers___bits___definition_ga0bc80459b8258134a4691f6e9462d4a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_USART3\_REMAP@{AFIO\_MAPR\_USART3\_REMAP}}
\index{AFIO\_MAPR\_USART3\_REMAP@{AFIO\_MAPR\_USART3\_REMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_USART3\_REMAP}{AFIO\_MAPR\_USART3\_REMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP~((uint32\+\_\+t)0x00000030)}

USART3\+\_\+\+REMAP\mbox{[}1\+:0\mbox{]} bits (USART3 remapping) \Hypertarget{group___peripheral___registers___bits___definition_gaff4a18ac076aecb5aabb1a1baeda9eed}\label{group___peripheral___registers___bits___definition_gaff4a18ac076aecb5aabb1a1baeda9eed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_USART3\_REMAP\_0@{AFIO\_MAPR\_USART3\_REMAP\_0}}
\index{AFIO\_MAPR\_USART3\_REMAP\_0@{AFIO\_MAPR\_USART3\_REMAP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_USART3\_REMAP\_0}{AFIO\_MAPR\_USART3\_REMAP\_0}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga781b790e3aa34b9eb6d3f074247bd605}\label{group___peripheral___registers___bits___definition_ga781b790e3aa34b9eb6d3f074247bd605} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_USART3\_REMAP\_1@{AFIO\_MAPR\_USART3\_REMAP\_1}}
\index{AFIO\_MAPR\_USART3\_REMAP\_1@{AFIO\_MAPR\_USART3\_REMAP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_USART3\_REMAP\_1}{AFIO\_MAPR\_USART3\_REMAP\_1}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga7c76f3731fc0fc0004c4d294bc3db3dd}\label{group___peripheral___registers___bits___definition_ga7c76f3731fc0fc0004c4d294bc3db3dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_USART3\_REMAP\_FULLREMAP@{AFIO\_MAPR\_USART3\_REMAP\_FULLREMAP}}
\index{AFIO\_MAPR\_USART3\_REMAP\_FULLREMAP@{AFIO\_MAPR\_USART3\_REMAP\_FULLREMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_USART3\_REMAP\_FULLREMAP}{AFIO\_MAPR\_USART3\_REMAP\_FULLREMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP~((uint32\+\_\+t)0x00000030)}

Full remap (TX/\+PD8, RX/\+PD9, CK/\+PD10, CTS/\+PD11, RTS/\+PD12) \Hypertarget{group___peripheral___registers___bits___definition_ga3073257d802e1b73df5185ea8d463151}\label{group___peripheral___registers___bits___definition_ga3073257d802e1b73df5185ea8d463151} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_USART3\_REMAP\_NOREMAP@{AFIO\_MAPR\_USART3\_REMAP\_NOREMAP}}
\index{AFIO\_MAPR\_USART3\_REMAP\_NOREMAP@{AFIO\_MAPR\_USART3\_REMAP\_NOREMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_USART3\_REMAP\_NOREMAP}{AFIO\_MAPR\_USART3\_REMAP\_NOREMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+NOREMAP~((uint32\+\_\+t)0x00000000)}

No remap (TX/\+PB10, RX/\+PB11, CK/\+PB12, CTS/\+PB13, RTS/\+PB14) \Hypertarget{group___peripheral___registers___bits___definition_ga5c6210874efbd3f2b6a56993ecbf6a28}\label{group___peripheral___registers___bits___definition_ga5c6210874efbd3f2b6a56993ecbf6a28} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!AFIO\_MAPR\_USART3\_REMAP\_PARTIALREMAP@{AFIO\_MAPR\_USART3\_REMAP\_PARTIALREMAP}}
\index{AFIO\_MAPR\_USART3\_REMAP\_PARTIALREMAP@{AFIO\_MAPR\_USART3\_REMAP\_PARTIALREMAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{AFIO\_MAPR\_USART3\_REMAP\_PARTIALREMAP}{AFIO\_MAPR\_USART3\_REMAP\_PARTIALREMAP}}
{\footnotesize\ttfamily \#define AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP~((uint32\+\_\+t)0x00000010)}

Partial remap (TX/\+PC10, RX/\+PC11, CK/\+PC12, CTS/\+PB13, RTS/\+PB14) \Hypertarget{group___peripheral___registers___bits___definition_ga28cd1469212463d8a772b0b67543d320}\label{group___peripheral___registers___bits___definition_ga28cd1469212463d8a772b0b67543d320} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_CR\_TPAL@{BKP\_CR\_TPAL}}
\index{BKP\_CR\_TPAL@{BKP\_CR\_TPAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_CR\_TPAL}{BKP\_CR\_TPAL}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+CR\+\_\+\+TPAL~((uint8\+\_\+t)0x02)}

TAMPER pin active level \Hypertarget{group___peripheral___registers___bits___definition_gadbb835fd9fbe4d74e598d15de3c12e63}\label{group___peripheral___registers___bits___definition_gadbb835fd9fbe4d74e598d15de3c12e63} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_CR\_TPE@{BKP\_CR\_TPE}}
\index{BKP\_CR\_TPE@{BKP\_CR\_TPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_CR\_TPE}{BKP\_CR\_TPE}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+CR\+\_\+\+TPE~((uint8\+\_\+t)0x01)}

TAMPER pin enable \Hypertarget{group___peripheral___registers___bits___definition_gad8cec91d3c30db07961227bcea5c5452}\label{group___peripheral___registers___bits___definition_gad8cec91d3c30db07961227bcea5c5452} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_CSR\_CTE@{BKP\_CSR\_CTE}}
\index{BKP\_CSR\_CTE@{BKP\_CSR\_CTE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_CSR\_CTE}{BKP\_CSR\_CTE}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+CSR\+\_\+\+CTE~((uint16\+\_\+t)0x0001)}

Clear Tamper event \Hypertarget{group___peripheral___registers___bits___definition_gad7dc97ae504ef58fb2137c1fdd02fc4e}\label{group___peripheral___registers___bits___definition_gad7dc97ae504ef58fb2137c1fdd02fc4e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_CSR\_CTI@{BKP\_CSR\_CTI}}
\index{BKP\_CSR\_CTI@{BKP\_CSR\_CTI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_CSR\_CTI}{BKP\_CSR\_CTI}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+CSR\+\_\+\+CTI~((uint16\+\_\+t)0x0002)}

Clear Tamper Interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga71a05fe4e45b0dc0b1f970e51085678d}\label{group___peripheral___registers___bits___definition_ga71a05fe4e45b0dc0b1f970e51085678d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_CSR\_TEF@{BKP\_CSR\_TEF}}
\index{BKP\_CSR\_TEF@{BKP\_CSR\_TEF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_CSR\_TEF}{BKP\_CSR\_TEF}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+CSR\+\_\+\+TEF~((uint16\+\_\+t)0x0100)}

Tamper Event Flag \Hypertarget{group___peripheral___registers___bits___definition_ga3a8317e460ec3e18c78869beacd0bac8}\label{group___peripheral___registers___bits___definition_ga3a8317e460ec3e18c78869beacd0bac8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_CSR\_TIF@{BKP\_CSR\_TIF}}
\index{BKP\_CSR\_TIF@{BKP\_CSR\_TIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_CSR\_TIF}{BKP\_CSR\_TIF}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+CSR\+\_\+\+TIF~((uint16\+\_\+t)0x0200)}

Tamper Interrupt Flag \Hypertarget{group___peripheral___registers___bits___definition_ga38baaf48576f4b3ab209369e04d468ad}\label{group___peripheral___registers___bits___definition_ga38baaf48576f4b3ab209369e04d468ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_CSR\_TPIE@{BKP\_CSR\_TPIE}}
\index{BKP\_CSR\_TPIE@{BKP\_CSR\_TPIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_CSR\_TPIE}{BKP\_CSR\_TPIE}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+CSR\+\_\+\+TPIE~((uint16\+\_\+t)0x0004)}

TAMPER Pin interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga2feea44d20bbb9e0f20a3b774c8935c2}\label{group___peripheral___registers___bits___definition_ga2feea44d20bbb9e0f20a3b774c8935c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR10\_D@{BKP\_DR10\_D}}
\index{BKP\_DR10\_D@{BKP\_DR10\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR10\_D}{BKP\_DR10\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR10\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga2178ea3cdf4683470a4415f2a1f79a82}\label{group___peripheral___registers___bits___definition_ga2178ea3cdf4683470a4415f2a1f79a82} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR11\_D@{BKP\_DR11\_D}}
\index{BKP\_DR11\_D@{BKP\_DR11\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR11\_D}{BKP\_DR11\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR11\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga5da28c0d4573a06a322ef33ffb8432e2}\label{group___peripheral___registers___bits___definition_ga5da28c0d4573a06a322ef33ffb8432e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR12\_D@{BKP\_DR12\_D}}
\index{BKP\_DR12\_D@{BKP\_DR12\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR12\_D}{BKP\_DR12\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR12\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga6931ffc4bdd533d19d3cc18e55259863}\label{group___peripheral___registers___bits___definition_ga6931ffc4bdd533d19d3cc18e55259863} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR13\_D@{BKP\_DR13\_D}}
\index{BKP\_DR13\_D@{BKP\_DR13\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR13\_D}{BKP\_DR13\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR13\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga3b608296fd6fa48bc26a1d8d070ea585}\label{group___peripheral___registers___bits___definition_ga3b608296fd6fa48bc26a1d8d070ea585} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR14\_D@{BKP\_DR14\_D}}
\index{BKP\_DR14\_D@{BKP\_DR14\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR14\_D}{BKP\_DR14\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR14\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_gae1da46f20e328f6f4bbdc5db10d669a5}\label{group___peripheral___registers___bits___definition_gae1da46f20e328f6f4bbdc5db10d669a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR15\_D@{BKP\_DR15\_D}}
\index{BKP\_DR15\_D@{BKP\_DR15\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR15\_D}{BKP\_DR15\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR15\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga5c1b11c989fc5b618da8acaaeb31ddfb}\label{group___peripheral___registers___bits___definition_ga5c1b11c989fc5b618da8acaaeb31ddfb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR16\_D@{BKP\_DR16\_D}}
\index{BKP\_DR16\_D@{BKP\_DR16\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR16\_D}{BKP\_DR16\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR16\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga049362d1ecda8041febef5c0b534e6e8}\label{group___peripheral___registers___bits___definition_ga049362d1ecda8041febef5c0b534e6e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR17\_D@{BKP\_DR17\_D}}
\index{BKP\_DR17\_D@{BKP\_DR17\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR17\_D}{BKP\_DR17\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR17\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_gacc2fe2add547f72f4e4a1b27e6a04bb0}\label{group___peripheral___registers___bits___definition_gacc2fe2add547f72f4e4a1b27e6a04bb0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR18\_D@{BKP\_DR18\_D}}
\index{BKP\_DR18\_D@{BKP\_DR18\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR18\_D}{BKP\_DR18\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR18\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga1ff659781fc8bb221a7e85733a232ddf}\label{group___peripheral___registers___bits___definition_ga1ff659781fc8bb221a7e85733a232ddf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR19\_D@{BKP\_DR19\_D}}
\index{BKP\_DR19\_D@{BKP\_DR19\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR19\_D}{BKP\_DR19\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR19\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_gaf93fe6fb7fdba26550964903c65e6a76}\label{group___peripheral___registers___bits___definition_gaf93fe6fb7fdba26550964903c65e6a76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR1\_D@{BKP\_DR1\_D}}
\index{BKP\_DR1\_D@{BKP\_DR1\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR1\_D}{BKP\_DR1\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR1\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_gab40a604af9458664068eec575dcef368}\label{group___peripheral___registers___bits___definition_gab40a604af9458664068eec575dcef368} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR20\_D@{BKP\_DR20\_D}}
\index{BKP\_DR20\_D@{BKP\_DR20\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR20\_D}{BKP\_DR20\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR20\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_gaed370331baa4c4f194bc6f59b4a1433d}\label{group___peripheral___registers___bits___definition_gaed370331baa4c4f194bc6f59b4a1433d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR21\_D@{BKP\_DR21\_D}}
\index{BKP\_DR21\_D@{BKP\_DR21\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR21\_D}{BKP\_DR21\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR21\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga196a385131a04fb68e85a29884df5c69}\label{group___peripheral___registers___bits___definition_ga196a385131a04fb68e85a29884df5c69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR22\_D@{BKP\_DR22\_D}}
\index{BKP\_DR22\_D@{BKP\_DR22\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR22\_D}{BKP\_DR22\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR22\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga478b45732836ca02ce3480002270aa43}\label{group___peripheral___registers___bits___definition_ga478b45732836ca02ce3480002270aa43} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR23\_D@{BKP\_DR23\_D}}
\index{BKP\_DR23\_D@{BKP\_DR23\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR23\_D}{BKP\_DR23\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR23\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga6e18e9e4d061bf30fa1044a63815c70d}\label{group___peripheral___registers___bits___definition_ga6e18e9e4d061bf30fa1044a63815c70d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR24\_D@{BKP\_DR24\_D}}
\index{BKP\_DR24\_D@{BKP\_DR24\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR24\_D}{BKP\_DR24\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR24\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga3b1bfb7bf5ce1caaf896ae15f30adb9d}\label{group___peripheral___registers___bits___definition_ga3b1bfb7bf5ce1caaf896ae15f30adb9d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR25\_D@{BKP\_DR25\_D}}
\index{BKP\_DR25\_D@{BKP\_DR25\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR25\_D}{BKP\_DR25\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR25\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_gab3d8d41878279a53b722ee3c0d3ec3a9}\label{group___peripheral___registers___bits___definition_gab3d8d41878279a53b722ee3c0d3ec3a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR26\_D@{BKP\_DR26\_D}}
\index{BKP\_DR26\_D@{BKP\_DR26\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR26\_D}{BKP\_DR26\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR26\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga66cf65090649507cf7756d086ee3d3c0}\label{group___peripheral___registers___bits___definition_ga66cf65090649507cf7756d086ee3d3c0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR27\_D@{BKP\_DR27\_D}}
\index{BKP\_DR27\_D@{BKP\_DR27\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR27\_D}{BKP\_DR27\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR27\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga1b2b651a9e340d5d33d4783cd01ac692}\label{group___peripheral___registers___bits___definition_ga1b2b651a9e340d5d33d4783cd01ac692} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR28\_D@{BKP\_DR28\_D}}
\index{BKP\_DR28\_D@{BKP\_DR28\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR28\_D}{BKP\_DR28\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR28\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_gab243e41c6111e787d3a8d04de524ce1b}\label{group___peripheral___registers___bits___definition_gab243e41c6111e787d3a8d04de524ce1b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR29\_D@{BKP\_DR29\_D}}
\index{BKP\_DR29\_D@{BKP\_DR29\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR29\_D}{BKP\_DR29\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR29\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_gad5bf0698730c611befa365d9af1e9d69}\label{group___peripheral___registers___bits___definition_gad5bf0698730c611befa365d9af1e9d69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR2\_D@{BKP\_DR2\_D}}
\index{BKP\_DR2\_D@{BKP\_DR2\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR2\_D}{BKP\_DR2\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR2\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga2a9f35467043d5c0098c37455b6c8e0c}\label{group___peripheral___registers___bits___definition_ga2a9f35467043d5c0098c37455b6c8e0c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR30\_D@{BKP\_DR30\_D}}
\index{BKP\_DR30\_D@{BKP\_DR30\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR30\_D}{BKP\_DR30\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR30\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga60136c78cd0f3326d12bbd387642536e}\label{group___peripheral___registers___bits___definition_ga60136c78cd0f3326d12bbd387642536e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR31\_D@{BKP\_DR31\_D}}
\index{BKP\_DR31\_D@{BKP\_DR31\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR31\_D}{BKP\_DR31\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR31\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga6864816526392b882cf93be082db0079}\label{group___peripheral___registers___bits___definition_ga6864816526392b882cf93be082db0079} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR32\_D@{BKP\_DR32\_D}}
\index{BKP\_DR32\_D@{BKP\_DR32\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR32\_D}{BKP\_DR32\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR32\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga0178b0ead4fc6313c36d2fbf20ebb0ba}\label{group___peripheral___registers___bits___definition_ga0178b0ead4fc6313c36d2fbf20ebb0ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR33\_D@{BKP\_DR33\_D}}
\index{BKP\_DR33\_D@{BKP\_DR33\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR33\_D}{BKP\_DR33\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR33\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga5b81902daecb9cb9128d840a03aaf0e3}\label{group___peripheral___registers___bits___definition_ga5b81902daecb9cb9128d840a03aaf0e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR34\_D@{BKP\_DR34\_D}}
\index{BKP\_DR34\_D@{BKP\_DR34\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR34\_D}{BKP\_DR34\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR34\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga1cdf3e6f18b6cf55ed23d0a36fb27a2c}\label{group___peripheral___registers___bits___definition_ga1cdf3e6f18b6cf55ed23d0a36fb27a2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR35\_D@{BKP\_DR35\_D}}
\index{BKP\_DR35\_D@{BKP\_DR35\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR35\_D}{BKP\_DR35\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR35\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_gaeba2b2fc9e847f9aaa39fde989a75f01}\label{group___peripheral___registers___bits___definition_gaeba2b2fc9e847f9aaa39fde989a75f01} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR36\_D@{BKP\_DR36\_D}}
\index{BKP\_DR36\_D@{BKP\_DR36\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR36\_D}{BKP\_DR36\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR36\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_gade3cfe82181cf1631accdf88a73c69e0}\label{group___peripheral___registers___bits___definition_gade3cfe82181cf1631accdf88a73c69e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR37\_D@{BKP\_DR37\_D}}
\index{BKP\_DR37\_D@{BKP\_DR37\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR37\_D}{BKP\_DR37\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR37\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga21cd0d4ff33759d6f603e68ebac211d4}\label{group___peripheral___registers___bits___definition_ga21cd0d4ff33759d6f603e68ebac211d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR38\_D@{BKP\_DR38\_D}}
\index{BKP\_DR38\_D@{BKP\_DR38\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR38\_D}{BKP\_DR38\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR38\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_gaaa3e50f20b70a964030c73a5ee32c4e2}\label{group___peripheral___registers___bits___definition_gaaa3e50f20b70a964030c73a5ee32c4e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR39\_D@{BKP\_DR39\_D}}
\index{BKP\_DR39\_D@{BKP\_DR39\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR39\_D}{BKP\_DR39\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR39\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga20eceb252f64fe20e458e998935d1aa8}\label{group___peripheral___registers___bits___definition_ga20eceb252f64fe20e458e998935d1aa8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR3\_D@{BKP\_DR3\_D}}
\index{BKP\_DR3\_D@{BKP\_DR3\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR3\_D}{BKP\_DR3\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR3\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga1e651d6a3294e88d021a4a71cf204ee9}\label{group___peripheral___registers___bits___definition_ga1e651d6a3294e88d021a4a71cf204ee9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR40\_D@{BKP\_DR40\_D}}
\index{BKP\_DR40\_D@{BKP\_DR40\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR40\_D}{BKP\_DR40\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR40\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga681af509f6602773cee33a9a0ad73fc7}\label{group___peripheral___registers___bits___definition_ga681af509f6602773cee33a9a0ad73fc7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR41\_D@{BKP\_DR41\_D}}
\index{BKP\_DR41\_D@{BKP\_DR41\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR41\_D}{BKP\_DR41\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR41\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_gad4f23fbe1a7abde5516df64bcf2bbab4}\label{group___peripheral___registers___bits___definition_gad4f23fbe1a7abde5516df64bcf2bbab4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR42\_D@{BKP\_DR42\_D}}
\index{BKP\_DR42\_D@{BKP\_DR42\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR42\_D}{BKP\_DR42\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR42\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga28d8d13d7e78c9963fbd4efbfc176c55}\label{group___peripheral___registers___bits___definition_ga28d8d13d7e78c9963fbd4efbfc176c55} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR4\_D@{BKP\_DR4\_D}}
\index{BKP\_DR4\_D@{BKP\_DR4\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR4\_D}{BKP\_DR4\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR4\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga9fb21f36a74563bffacf9a47ec0b6cf3}\label{group___peripheral___registers___bits___definition_ga9fb21f36a74563bffacf9a47ec0b6cf3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR5\_D@{BKP\_DR5\_D}}
\index{BKP\_DR5\_D@{BKP\_DR5\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR5\_D}{BKP\_DR5\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR5\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga38085c3926abbf483ba60ef9495eb8db}\label{group___peripheral___registers___bits___definition_ga38085c3926abbf483ba60ef9495eb8db} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR6\_D@{BKP\_DR6\_D}}
\index{BKP\_DR6\_D@{BKP\_DR6\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR6\_D}{BKP\_DR6\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR6\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga6e99b1b85bf33bf9f6ce79c3a30ae03b}\label{group___peripheral___registers___bits___definition_ga6e99b1b85bf33bf9f6ce79c3a30ae03b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR7\_D@{BKP\_DR7\_D}}
\index{BKP\_DR7\_D@{BKP\_DR7\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR7\_D}{BKP\_DR7\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR7\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga95495c00cbbaf0495fb42be0ca7ce633}\label{group___peripheral___registers___bits___definition_ga95495c00cbbaf0495fb42be0ca7ce633} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR8\_D@{BKP\_DR8\_D}}
\index{BKP\_DR8\_D@{BKP\_DR8\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR8\_D}{BKP\_DR8\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR8\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga4f5a18517f79bedaa6576a295285c0ad}\label{group___peripheral___registers___bits___definition_ga4f5a18517f79bedaa6576a295285c0ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_DR9\_D@{BKP\_DR9\_D}}
\index{BKP\_DR9\_D@{BKP\_DR9\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_DR9\_D}{BKP\_DR9\_D}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+DR9\+\_\+D~((uint16\+\_\+t)0x\+FFFF)}

Backup data \Hypertarget{group___peripheral___registers___bits___definition_ga924692225ba4db945660687fe47f50b4}\label{group___peripheral___registers___bits___definition_ga924692225ba4db945660687fe47f50b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_RTCCR\_ASOE@{BKP\_RTCCR\_ASOE}}
\index{BKP\_RTCCR\_ASOE@{BKP\_RTCCR\_ASOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_RTCCR\_ASOE}{BKP\_RTCCR\_ASOE}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+RTCCR\+\_\+\+ASOE~((uint16\+\_\+t)0x0100)}

Alarm or Second Output Enable \Hypertarget{group___peripheral___registers___bits___definition_ga8d017e8f3c09696cd74e170a95966be4}\label{group___peripheral___registers___bits___definition_ga8d017e8f3c09696cd74e170a95966be4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_RTCCR\_ASOS@{BKP\_RTCCR\_ASOS}}
\index{BKP\_RTCCR\_ASOS@{BKP\_RTCCR\_ASOS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_RTCCR\_ASOS}{BKP\_RTCCR\_ASOS}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+RTCCR\+\_\+\+ASOS~((uint16\+\_\+t)0x0200)}

Alarm or Second Output Selection \Hypertarget{group___peripheral___registers___bits___definition_ga4f2eeeef42c2f7a59d28a9d5eb4c6857}\label{group___peripheral___registers___bits___definition_ga4f2eeeef42c2f7a59d28a9d5eb4c6857} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_RTCCR\_CAL@{BKP\_RTCCR\_CAL}}
\index{BKP\_RTCCR\_CAL@{BKP\_RTCCR\_CAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_RTCCR\_CAL}{BKP\_RTCCR\_CAL}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+RTCCR\+\_\+\+CAL~((uint16\+\_\+t)0x007F)}

Calibration value \Hypertarget{group___peripheral___registers___bits___definition_ga639d569ffd9211519b910c1e6304f7b3}\label{group___peripheral___registers___bits___definition_ga639d569ffd9211519b910c1e6304f7b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!BKP\_RTCCR\_CCO@{BKP\_RTCCR\_CCO}}
\index{BKP\_RTCCR\_CCO@{BKP\_RTCCR\_CCO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{BKP\_RTCCR\_CCO}{BKP\_RTCCR\_CCO}}
{\footnotesize\ttfamily \#define BKP\+\_\+\+RTCCR\+\_\+\+CCO~((uint16\+\_\+t)0x0080)}

Calibration Clock Output \Hypertarget{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}\label{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_BRP@{CAN\_BTR\_BRP}}
\index{CAN\_BTR\_BRP@{CAN\_BTR\_BRP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_BTR\_BRP}{CAN\_BTR\_BRP}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+BRP~((uint32\+\_\+t)0x000003\+FF)}

Baud Rate Prescaler \Hypertarget{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}\label{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_LBKM@{CAN\_BTR\_LBKM}}
\index{CAN\_BTR\_LBKM@{CAN\_BTR\_LBKM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_BTR\_LBKM}{CAN\_BTR\_LBKM}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+LBKM~((uint32\+\_\+t)0x40000000)}

Loop Back Mode (Debug) \Hypertarget{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d}\label{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_SILM@{CAN\_BTR\_SILM}}
\index{CAN\_BTR\_SILM@{CAN\_BTR\_SILM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_BTR\_SILM}{CAN\_BTR\_SILM}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+SILM~((uint32\+\_\+t)0x80000000)}

Silent Mode Mailbox registers \Hypertarget{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}\label{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_SJW@{CAN\_BTR\_SJW}}
\index{CAN\_BTR\_SJW@{CAN\_BTR\_SJW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_BTR\_SJW}{CAN\_BTR\_SJW}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+SJW~((uint32\+\_\+t)0x03000000)}

Resynchronization Jump Width \Hypertarget{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}\label{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_TS1@{CAN\_BTR\_TS1}}
\index{CAN\_BTR\_TS1@{CAN\_BTR\_TS1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_BTR\_TS1}{CAN\_BTR\_TS1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+TS1~((uint32\+\_\+t)0x000\+F0000)}

Time Segment 1 \Hypertarget{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}\label{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_TS2@{CAN\_BTR\_TS2}}
\index{CAN\_BTR\_TS2@{CAN\_BTR\_TS2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_BTR\_TS2}{CAN\_BTR\_TS2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+TS2~((uint32\+\_\+t)0x00700000)}

Time Segment 2 \Hypertarget{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}\label{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_BOFF@{CAN\_ESR\_BOFF}}
\index{CAN\_ESR\_BOFF@{CAN\_ESR\_BOFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_ESR\_BOFF}{CAN\_ESR\_BOFF}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+BOFF~((uint32\+\_\+t)0x00000004)}

Bus-\/\+Off Flag \Hypertarget{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}\label{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_EPVF@{CAN\_ESR\_EPVF}}
\index{CAN\_ESR\_EPVF@{CAN\_ESR\_EPVF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_ESR\_EPVF}{CAN\_ESR\_EPVF}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+EPVF~((uint32\+\_\+t)0x00000002)}

Error Passive Flag \Hypertarget{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}\label{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_EWGF@{CAN\_ESR\_EWGF}}
\index{CAN\_ESR\_EWGF@{CAN\_ESR\_EWGF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_ESR\_EWGF}{CAN\_ESR\_EWGF}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+EWGF~((uint32\+\_\+t)0x00000001)}

Error Warning Flag \Hypertarget{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}\label{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_LEC@{CAN\_ESR\_LEC}}
\index{CAN\_ESR\_LEC@{CAN\_ESR\_LEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_ESR\_LEC}{CAN\_ESR\_LEC}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+LEC~((uint32\+\_\+t)0x00000070)}

LEC\mbox{[}2\+:0\mbox{]} bits (Last Error Code) \Hypertarget{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}\label{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_LEC\_0@{CAN\_ESR\_LEC\_0}}
\index{CAN\_ESR\_LEC\_0@{CAN\_ESR\_LEC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_ESR\_LEC\_0}{CAN\_ESR\_LEC\_0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}\label{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_LEC\_1@{CAN\_ESR\_LEC\_1}}
\index{CAN\_ESR\_LEC\_1@{CAN\_ESR\_LEC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_ESR\_LEC\_1}{CAN\_ESR\_LEC\_1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}\label{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_LEC\_2@{CAN\_ESR\_LEC\_2}}
\index{CAN\_ESR\_LEC\_2@{CAN\_ESR\_LEC\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_ESR\_LEC\_2}{CAN\_ESR\_LEC\_2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+2~((uint32\+\_\+t)0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}\label{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_REC@{CAN\_ESR\_REC}}
\index{CAN\_ESR\_REC@{CAN\_ESR\_REC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_ESR\_REC}{CAN\_ESR\_REC}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+REC~((uint32\+\_\+t)0x\+FF000000)}

Receive Error Counter \Hypertarget{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}\label{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_TEC@{CAN\_ESR\_TEC}}
\index{CAN\_ESR\_TEC@{CAN\_ESR\_TEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_ESR\_TEC}{CAN\_ESR\_TEC}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+TEC~((uint32\+\_\+t)0x00\+FF0000)}

Least significant byte of the 9-\/bit Transmit Error Counter \Hypertarget{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}\label{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB0@{CAN\_F0R1\_FB0}}
\index{CAN\_F0R1\_FB0@{CAN\_F0R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB0}{CAN\_F0R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}\label{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB1@{CAN\_F0R1\_FB1}}
\index{CAN\_F0R1\_FB1@{CAN\_F0R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB1}{CAN\_F0R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}\label{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB10@{CAN\_F0R1\_FB10}}
\index{CAN\_F0R1\_FB10@{CAN\_F0R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB10}{CAN\_F0R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}\label{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB11@{CAN\_F0R1\_FB11}}
\index{CAN\_F0R1\_FB11@{CAN\_F0R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB11}{CAN\_F0R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}\label{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB12@{CAN\_F0R1\_FB12}}
\index{CAN\_F0R1\_FB12@{CAN\_F0R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB12}{CAN\_F0R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}\label{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB13@{CAN\_F0R1\_FB13}}
\index{CAN\_F0R1\_FB13@{CAN\_F0R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB13}{CAN\_F0R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}\label{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB14@{CAN\_F0R1\_FB14}}
\index{CAN\_F0R1\_FB14@{CAN\_F0R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB14}{CAN\_F0R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}\label{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB15@{CAN\_F0R1\_FB15}}
\index{CAN\_F0R1\_FB15@{CAN\_F0R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB15}{CAN\_F0R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}\label{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB16@{CAN\_F0R1\_FB16}}
\index{CAN\_F0R1\_FB16@{CAN\_F0R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB16}{CAN\_F0R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}\label{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB17@{CAN\_F0R1\_FB17}}
\index{CAN\_F0R1\_FB17@{CAN\_F0R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB17}{CAN\_F0R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}\label{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB18@{CAN\_F0R1\_FB18}}
\index{CAN\_F0R1\_FB18@{CAN\_F0R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB18}{CAN\_F0R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}\label{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB19@{CAN\_F0R1\_FB19}}
\index{CAN\_F0R1\_FB19@{CAN\_F0R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB19}{CAN\_F0R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}\label{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB2@{CAN\_F0R1\_FB2}}
\index{CAN\_F0R1\_FB2@{CAN\_F0R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB2}{CAN\_F0R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}\label{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB20@{CAN\_F0R1\_FB20}}
\index{CAN\_F0R1\_FB20@{CAN\_F0R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB20}{CAN\_F0R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}\label{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB21@{CAN\_F0R1\_FB21}}
\index{CAN\_F0R1\_FB21@{CAN\_F0R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB21}{CAN\_F0R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}\label{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB22@{CAN\_F0R1\_FB22}}
\index{CAN\_F0R1\_FB22@{CAN\_F0R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB22}{CAN\_F0R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}\label{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB23@{CAN\_F0R1\_FB23}}
\index{CAN\_F0R1\_FB23@{CAN\_F0R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB23}{CAN\_F0R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}\label{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB24@{CAN\_F0R1\_FB24}}
\index{CAN\_F0R1\_FB24@{CAN\_F0R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB24}{CAN\_F0R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}\label{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB25@{CAN\_F0R1\_FB25}}
\index{CAN\_F0R1\_FB25@{CAN\_F0R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB25}{CAN\_F0R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}\label{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB26@{CAN\_F0R1\_FB26}}
\index{CAN\_F0R1\_FB26@{CAN\_F0R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB26}{CAN\_F0R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}\label{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB27@{CAN\_F0R1\_FB27}}
\index{CAN\_F0R1\_FB27@{CAN\_F0R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB27}{CAN\_F0R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}\label{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB28@{CAN\_F0R1\_FB28}}
\index{CAN\_F0R1\_FB28@{CAN\_F0R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB28}{CAN\_F0R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}\label{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB29@{CAN\_F0R1\_FB29}}
\index{CAN\_F0R1\_FB29@{CAN\_F0R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB29}{CAN\_F0R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}\label{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB3@{CAN\_F0R1\_FB3}}
\index{CAN\_F0R1\_FB3@{CAN\_F0R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB3}{CAN\_F0R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}\label{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB30@{CAN\_F0R1\_FB30}}
\index{CAN\_F0R1\_FB30@{CAN\_F0R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB30}{CAN\_F0R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}\label{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB31@{CAN\_F0R1\_FB31}}
\index{CAN\_F0R1\_FB31@{CAN\_F0R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB31}{CAN\_F0R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}\label{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB4@{CAN\_F0R1\_FB4}}
\index{CAN\_F0R1\_FB4@{CAN\_F0R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB4}{CAN\_F0R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}\label{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB5@{CAN\_F0R1\_FB5}}
\index{CAN\_F0R1\_FB5@{CAN\_F0R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB5}{CAN\_F0R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}\label{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB6@{CAN\_F0R1\_FB6}}
\index{CAN\_F0R1\_FB6@{CAN\_F0R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB6}{CAN\_F0R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}\label{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB7@{CAN\_F0R1\_FB7}}
\index{CAN\_F0R1\_FB7@{CAN\_F0R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB7}{CAN\_F0R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}\label{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB8@{CAN\_F0R1\_FB8}}
\index{CAN\_F0R1\_FB8@{CAN\_F0R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB8}{CAN\_F0R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}\label{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB9@{CAN\_F0R1\_FB9}}
\index{CAN\_F0R1\_FB9@{CAN\_F0R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R1\_FB9}{CAN\_F0R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}\label{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB0@{CAN\_F0R2\_FB0}}
\index{CAN\_F0R2\_FB0@{CAN\_F0R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB0}{CAN\_F0R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}\label{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB1@{CAN\_F0R2\_FB1}}
\index{CAN\_F0R2\_FB1@{CAN\_F0R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB1}{CAN\_F0R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}\label{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB10@{CAN\_F0R2\_FB10}}
\index{CAN\_F0R2\_FB10@{CAN\_F0R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB10}{CAN\_F0R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}\label{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB11@{CAN\_F0R2\_FB11}}
\index{CAN\_F0R2\_FB11@{CAN\_F0R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB11}{CAN\_F0R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}\label{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB12@{CAN\_F0R2\_FB12}}
\index{CAN\_F0R2\_FB12@{CAN\_F0R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB12}{CAN\_F0R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}\label{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB13@{CAN\_F0R2\_FB13}}
\index{CAN\_F0R2\_FB13@{CAN\_F0R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB13}{CAN\_F0R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}\label{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB14@{CAN\_F0R2\_FB14}}
\index{CAN\_F0R2\_FB14@{CAN\_F0R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB14}{CAN\_F0R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}\label{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB15@{CAN\_F0R2\_FB15}}
\index{CAN\_F0R2\_FB15@{CAN\_F0R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB15}{CAN\_F0R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}\label{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB16@{CAN\_F0R2\_FB16}}
\index{CAN\_F0R2\_FB16@{CAN\_F0R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB16}{CAN\_F0R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}\label{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB17@{CAN\_F0R2\_FB17}}
\index{CAN\_F0R2\_FB17@{CAN\_F0R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB17}{CAN\_F0R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}\label{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB18@{CAN\_F0R2\_FB18}}
\index{CAN\_F0R2\_FB18@{CAN\_F0R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB18}{CAN\_F0R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}\label{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB19@{CAN\_F0R2\_FB19}}
\index{CAN\_F0R2\_FB19@{CAN\_F0R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB19}{CAN\_F0R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}\label{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB2@{CAN\_F0R2\_FB2}}
\index{CAN\_F0R2\_FB2@{CAN\_F0R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB2}{CAN\_F0R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}\label{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB20@{CAN\_F0R2\_FB20}}
\index{CAN\_F0R2\_FB20@{CAN\_F0R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB20}{CAN\_F0R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}\label{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB21@{CAN\_F0R2\_FB21}}
\index{CAN\_F0R2\_FB21@{CAN\_F0R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB21}{CAN\_F0R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}\label{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB22@{CAN\_F0R2\_FB22}}
\index{CAN\_F0R2\_FB22@{CAN\_F0R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB22}{CAN\_F0R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}\label{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB23@{CAN\_F0R2\_FB23}}
\index{CAN\_F0R2\_FB23@{CAN\_F0R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB23}{CAN\_F0R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}\label{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB24@{CAN\_F0R2\_FB24}}
\index{CAN\_F0R2\_FB24@{CAN\_F0R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB24}{CAN\_F0R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}\label{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB25@{CAN\_F0R2\_FB25}}
\index{CAN\_F0R2\_FB25@{CAN\_F0R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB25}{CAN\_F0R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}\label{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB26@{CAN\_F0R2\_FB26}}
\index{CAN\_F0R2\_FB26@{CAN\_F0R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB26}{CAN\_F0R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}\label{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB27@{CAN\_F0R2\_FB27}}
\index{CAN\_F0R2\_FB27@{CAN\_F0R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB27}{CAN\_F0R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}\label{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB28@{CAN\_F0R2\_FB28}}
\index{CAN\_F0R2\_FB28@{CAN\_F0R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB28}{CAN\_F0R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}\label{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB29@{CAN\_F0R2\_FB29}}
\index{CAN\_F0R2\_FB29@{CAN\_F0R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB29}{CAN\_F0R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}\label{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB3@{CAN\_F0R2\_FB3}}
\index{CAN\_F0R2\_FB3@{CAN\_F0R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB3}{CAN\_F0R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}\label{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB30@{CAN\_F0R2\_FB30}}
\index{CAN\_F0R2\_FB30@{CAN\_F0R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB30}{CAN\_F0R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}\label{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB31@{CAN\_F0R2\_FB31}}
\index{CAN\_F0R2\_FB31@{CAN\_F0R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB31}{CAN\_F0R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}\label{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB4@{CAN\_F0R2\_FB4}}
\index{CAN\_F0R2\_FB4@{CAN\_F0R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB4}{CAN\_F0R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}\label{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB5@{CAN\_F0R2\_FB5}}
\index{CAN\_F0R2\_FB5@{CAN\_F0R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB5}{CAN\_F0R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}\label{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB6@{CAN\_F0R2\_FB6}}
\index{CAN\_F0R2\_FB6@{CAN\_F0R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB6}{CAN\_F0R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}\label{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB7@{CAN\_F0R2\_FB7}}
\index{CAN\_F0R2\_FB7@{CAN\_F0R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB7}{CAN\_F0R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}\label{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB8@{CAN\_F0R2\_FB8}}
\index{CAN\_F0R2\_FB8@{CAN\_F0R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB8}{CAN\_F0R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}\label{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB9@{CAN\_F0R2\_FB9}}
\index{CAN\_F0R2\_FB9@{CAN\_F0R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F0R2\_FB9}{CAN\_F0R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}\label{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB0@{CAN\_F10R1\_FB0}}
\index{CAN\_F10R1\_FB0@{CAN\_F10R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB0}{CAN\_F10R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}\label{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB1@{CAN\_F10R1\_FB1}}
\index{CAN\_F10R1\_FB1@{CAN\_F10R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB1}{CAN\_F10R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}\label{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB10@{CAN\_F10R1\_FB10}}
\index{CAN\_F10R1\_FB10@{CAN\_F10R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB10}{CAN\_F10R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}\label{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB11@{CAN\_F10R1\_FB11}}
\index{CAN\_F10R1\_FB11@{CAN\_F10R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB11}{CAN\_F10R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}\label{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB12@{CAN\_F10R1\_FB12}}
\index{CAN\_F10R1\_FB12@{CAN\_F10R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB12}{CAN\_F10R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}\label{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB13@{CAN\_F10R1\_FB13}}
\index{CAN\_F10R1\_FB13@{CAN\_F10R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB13}{CAN\_F10R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}\label{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB14@{CAN\_F10R1\_FB14}}
\index{CAN\_F10R1\_FB14@{CAN\_F10R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB14}{CAN\_F10R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}\label{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB15@{CAN\_F10R1\_FB15}}
\index{CAN\_F10R1\_FB15@{CAN\_F10R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB15}{CAN\_F10R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}\label{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB16@{CAN\_F10R1\_FB16}}
\index{CAN\_F10R1\_FB16@{CAN\_F10R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB16}{CAN\_F10R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}\label{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB17@{CAN\_F10R1\_FB17}}
\index{CAN\_F10R1\_FB17@{CAN\_F10R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB17}{CAN\_F10R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}\label{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB18@{CAN\_F10R1\_FB18}}
\index{CAN\_F10R1\_FB18@{CAN\_F10R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB18}{CAN\_F10R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}\label{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB19@{CAN\_F10R1\_FB19}}
\index{CAN\_F10R1\_FB19@{CAN\_F10R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB19}{CAN\_F10R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}\label{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB2@{CAN\_F10R1\_FB2}}
\index{CAN\_F10R1\_FB2@{CAN\_F10R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB2}{CAN\_F10R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}\label{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB20@{CAN\_F10R1\_FB20}}
\index{CAN\_F10R1\_FB20@{CAN\_F10R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB20}{CAN\_F10R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}\label{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB21@{CAN\_F10R1\_FB21}}
\index{CAN\_F10R1\_FB21@{CAN\_F10R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB21}{CAN\_F10R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}\label{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB22@{CAN\_F10R1\_FB22}}
\index{CAN\_F10R1\_FB22@{CAN\_F10R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB22}{CAN\_F10R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}\label{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB23@{CAN\_F10R1\_FB23}}
\index{CAN\_F10R1\_FB23@{CAN\_F10R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB23}{CAN\_F10R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}\label{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB24@{CAN\_F10R1\_FB24}}
\index{CAN\_F10R1\_FB24@{CAN\_F10R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB24}{CAN\_F10R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}\label{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB25@{CAN\_F10R1\_FB25}}
\index{CAN\_F10R1\_FB25@{CAN\_F10R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB25}{CAN\_F10R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}\label{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB26@{CAN\_F10R1\_FB26}}
\index{CAN\_F10R1\_FB26@{CAN\_F10R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB26}{CAN\_F10R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}\label{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB27@{CAN\_F10R1\_FB27}}
\index{CAN\_F10R1\_FB27@{CAN\_F10R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB27}{CAN\_F10R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}\label{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB28@{CAN\_F10R1\_FB28}}
\index{CAN\_F10R1\_FB28@{CAN\_F10R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB28}{CAN\_F10R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}\label{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB29@{CAN\_F10R1\_FB29}}
\index{CAN\_F10R1\_FB29@{CAN\_F10R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB29}{CAN\_F10R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}\label{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB3@{CAN\_F10R1\_FB3}}
\index{CAN\_F10R1\_FB3@{CAN\_F10R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB3}{CAN\_F10R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}\label{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB30@{CAN\_F10R1\_FB30}}
\index{CAN\_F10R1\_FB30@{CAN\_F10R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB30}{CAN\_F10R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}\label{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB31@{CAN\_F10R1\_FB31}}
\index{CAN\_F10R1\_FB31@{CAN\_F10R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB31}{CAN\_F10R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}\label{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB4@{CAN\_F10R1\_FB4}}
\index{CAN\_F10R1\_FB4@{CAN\_F10R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB4}{CAN\_F10R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}\label{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB5@{CAN\_F10R1\_FB5}}
\index{CAN\_F10R1\_FB5@{CAN\_F10R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB5}{CAN\_F10R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}\label{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB6@{CAN\_F10R1\_FB6}}
\index{CAN\_F10R1\_FB6@{CAN\_F10R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB6}{CAN\_F10R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}\label{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB7@{CAN\_F10R1\_FB7}}
\index{CAN\_F10R1\_FB7@{CAN\_F10R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB7}{CAN\_F10R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}\label{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB8@{CAN\_F10R1\_FB8}}
\index{CAN\_F10R1\_FB8@{CAN\_F10R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB8}{CAN\_F10R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}\label{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB9@{CAN\_F10R1\_FB9}}
\index{CAN\_F10R1\_FB9@{CAN\_F10R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R1\_FB9}{CAN\_F10R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}\label{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB0@{CAN\_F10R2\_FB0}}
\index{CAN\_F10R2\_FB0@{CAN\_F10R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB0}{CAN\_F10R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}\label{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB1@{CAN\_F10R2\_FB1}}
\index{CAN\_F10R2\_FB1@{CAN\_F10R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB1}{CAN\_F10R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}\label{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB10@{CAN\_F10R2\_FB10}}
\index{CAN\_F10R2\_FB10@{CAN\_F10R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB10}{CAN\_F10R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}\label{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB11@{CAN\_F10R2\_FB11}}
\index{CAN\_F10R2\_FB11@{CAN\_F10R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB11}{CAN\_F10R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}\label{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB12@{CAN\_F10R2\_FB12}}
\index{CAN\_F10R2\_FB12@{CAN\_F10R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB12}{CAN\_F10R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}\label{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB13@{CAN\_F10R2\_FB13}}
\index{CAN\_F10R2\_FB13@{CAN\_F10R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB13}{CAN\_F10R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}\label{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB14@{CAN\_F10R2\_FB14}}
\index{CAN\_F10R2\_FB14@{CAN\_F10R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB14}{CAN\_F10R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}\label{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB15@{CAN\_F10R2\_FB15}}
\index{CAN\_F10R2\_FB15@{CAN\_F10R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB15}{CAN\_F10R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}\label{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB16@{CAN\_F10R2\_FB16}}
\index{CAN\_F10R2\_FB16@{CAN\_F10R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB16}{CAN\_F10R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}\label{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB17@{CAN\_F10R2\_FB17}}
\index{CAN\_F10R2\_FB17@{CAN\_F10R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB17}{CAN\_F10R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}\label{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB18@{CAN\_F10R2\_FB18}}
\index{CAN\_F10R2\_FB18@{CAN\_F10R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB18}{CAN\_F10R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}\label{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB19@{CAN\_F10R2\_FB19}}
\index{CAN\_F10R2\_FB19@{CAN\_F10R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB19}{CAN\_F10R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}\label{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB2@{CAN\_F10R2\_FB2}}
\index{CAN\_F10R2\_FB2@{CAN\_F10R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB2}{CAN\_F10R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}\label{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB20@{CAN\_F10R2\_FB20}}
\index{CAN\_F10R2\_FB20@{CAN\_F10R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB20}{CAN\_F10R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}\label{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB21@{CAN\_F10R2\_FB21}}
\index{CAN\_F10R2\_FB21@{CAN\_F10R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB21}{CAN\_F10R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}\label{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB22@{CAN\_F10R2\_FB22}}
\index{CAN\_F10R2\_FB22@{CAN\_F10R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB22}{CAN\_F10R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}\label{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB23@{CAN\_F10R2\_FB23}}
\index{CAN\_F10R2\_FB23@{CAN\_F10R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB23}{CAN\_F10R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}\label{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB24@{CAN\_F10R2\_FB24}}
\index{CAN\_F10R2\_FB24@{CAN\_F10R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB24}{CAN\_F10R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}\label{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB25@{CAN\_F10R2\_FB25}}
\index{CAN\_F10R2\_FB25@{CAN\_F10R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB25}{CAN\_F10R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}\label{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB26@{CAN\_F10R2\_FB26}}
\index{CAN\_F10R2\_FB26@{CAN\_F10R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB26}{CAN\_F10R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}\label{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB27@{CAN\_F10R2\_FB27}}
\index{CAN\_F10R2\_FB27@{CAN\_F10R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB27}{CAN\_F10R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}\label{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB28@{CAN\_F10R2\_FB28}}
\index{CAN\_F10R2\_FB28@{CAN\_F10R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB28}{CAN\_F10R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}\label{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB29@{CAN\_F10R2\_FB29}}
\index{CAN\_F10R2\_FB29@{CAN\_F10R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB29}{CAN\_F10R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}\label{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB3@{CAN\_F10R2\_FB3}}
\index{CAN\_F10R2\_FB3@{CAN\_F10R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB3}{CAN\_F10R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}\label{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB30@{CAN\_F10R2\_FB30}}
\index{CAN\_F10R2\_FB30@{CAN\_F10R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB30}{CAN\_F10R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}\label{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB31@{CAN\_F10R2\_FB31}}
\index{CAN\_F10R2\_FB31@{CAN\_F10R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB31}{CAN\_F10R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}\label{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB4@{CAN\_F10R2\_FB4}}
\index{CAN\_F10R2\_FB4@{CAN\_F10R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB4}{CAN\_F10R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}\label{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB5@{CAN\_F10R2\_FB5}}
\index{CAN\_F10R2\_FB5@{CAN\_F10R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB5}{CAN\_F10R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}\label{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB6@{CAN\_F10R2\_FB6}}
\index{CAN\_F10R2\_FB6@{CAN\_F10R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB6}{CAN\_F10R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}\label{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB7@{CAN\_F10R2\_FB7}}
\index{CAN\_F10R2\_FB7@{CAN\_F10R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB7}{CAN\_F10R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}\label{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB8@{CAN\_F10R2\_FB8}}
\index{CAN\_F10R2\_FB8@{CAN\_F10R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB8}{CAN\_F10R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}\label{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB9@{CAN\_F10R2\_FB9}}
\index{CAN\_F10R2\_FB9@{CAN\_F10R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F10R2\_FB9}{CAN\_F10R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}\label{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB0@{CAN\_F11R1\_FB0}}
\index{CAN\_F11R1\_FB0@{CAN\_F11R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB0}{CAN\_F11R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}\label{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB1@{CAN\_F11R1\_FB1}}
\index{CAN\_F11R1\_FB1@{CAN\_F11R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB1}{CAN\_F11R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}\label{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB10@{CAN\_F11R1\_FB10}}
\index{CAN\_F11R1\_FB10@{CAN\_F11R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB10}{CAN\_F11R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}\label{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB11@{CAN\_F11R1\_FB11}}
\index{CAN\_F11R1\_FB11@{CAN\_F11R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB11}{CAN\_F11R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}\label{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB12@{CAN\_F11R1\_FB12}}
\index{CAN\_F11R1\_FB12@{CAN\_F11R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB12}{CAN\_F11R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}\label{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB13@{CAN\_F11R1\_FB13}}
\index{CAN\_F11R1\_FB13@{CAN\_F11R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB13}{CAN\_F11R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}\label{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB14@{CAN\_F11R1\_FB14}}
\index{CAN\_F11R1\_FB14@{CAN\_F11R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB14}{CAN\_F11R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}\label{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB15@{CAN\_F11R1\_FB15}}
\index{CAN\_F11R1\_FB15@{CAN\_F11R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB15}{CAN\_F11R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}\label{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB16@{CAN\_F11R1\_FB16}}
\index{CAN\_F11R1\_FB16@{CAN\_F11R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB16}{CAN\_F11R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}\label{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB17@{CAN\_F11R1\_FB17}}
\index{CAN\_F11R1\_FB17@{CAN\_F11R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB17}{CAN\_F11R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}\label{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB18@{CAN\_F11R1\_FB18}}
\index{CAN\_F11R1\_FB18@{CAN\_F11R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB18}{CAN\_F11R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}\label{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB19@{CAN\_F11R1\_FB19}}
\index{CAN\_F11R1\_FB19@{CAN\_F11R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB19}{CAN\_F11R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}\label{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB2@{CAN\_F11R1\_FB2}}
\index{CAN\_F11R1\_FB2@{CAN\_F11R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB2}{CAN\_F11R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}\label{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB20@{CAN\_F11R1\_FB20}}
\index{CAN\_F11R1\_FB20@{CAN\_F11R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB20}{CAN\_F11R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}\label{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB21@{CAN\_F11R1\_FB21}}
\index{CAN\_F11R1\_FB21@{CAN\_F11R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB21}{CAN\_F11R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}\label{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB22@{CAN\_F11R1\_FB22}}
\index{CAN\_F11R1\_FB22@{CAN\_F11R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB22}{CAN\_F11R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}\label{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB23@{CAN\_F11R1\_FB23}}
\index{CAN\_F11R1\_FB23@{CAN\_F11R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB23}{CAN\_F11R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}\label{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB24@{CAN\_F11R1\_FB24}}
\index{CAN\_F11R1\_FB24@{CAN\_F11R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB24}{CAN\_F11R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}\label{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB25@{CAN\_F11R1\_FB25}}
\index{CAN\_F11R1\_FB25@{CAN\_F11R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB25}{CAN\_F11R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}\label{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB26@{CAN\_F11R1\_FB26}}
\index{CAN\_F11R1\_FB26@{CAN\_F11R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB26}{CAN\_F11R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}\label{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB27@{CAN\_F11R1\_FB27}}
\index{CAN\_F11R1\_FB27@{CAN\_F11R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB27}{CAN\_F11R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}\label{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB28@{CAN\_F11R1\_FB28}}
\index{CAN\_F11R1\_FB28@{CAN\_F11R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB28}{CAN\_F11R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}\label{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB29@{CAN\_F11R1\_FB29}}
\index{CAN\_F11R1\_FB29@{CAN\_F11R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB29}{CAN\_F11R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}\label{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB3@{CAN\_F11R1\_FB3}}
\index{CAN\_F11R1\_FB3@{CAN\_F11R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB3}{CAN\_F11R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}\label{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB30@{CAN\_F11R1\_FB30}}
\index{CAN\_F11R1\_FB30@{CAN\_F11R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB30}{CAN\_F11R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}\label{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB31@{CAN\_F11R1\_FB31}}
\index{CAN\_F11R1\_FB31@{CAN\_F11R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB31}{CAN\_F11R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}\label{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB4@{CAN\_F11R1\_FB4}}
\index{CAN\_F11R1\_FB4@{CAN\_F11R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB4}{CAN\_F11R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}\label{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB5@{CAN\_F11R1\_FB5}}
\index{CAN\_F11R1\_FB5@{CAN\_F11R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB5}{CAN\_F11R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}\label{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB6@{CAN\_F11R1\_FB6}}
\index{CAN\_F11R1\_FB6@{CAN\_F11R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB6}{CAN\_F11R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}\label{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB7@{CAN\_F11R1\_FB7}}
\index{CAN\_F11R1\_FB7@{CAN\_F11R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB7}{CAN\_F11R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}\label{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB8@{CAN\_F11R1\_FB8}}
\index{CAN\_F11R1\_FB8@{CAN\_F11R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB8}{CAN\_F11R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}\label{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB9@{CAN\_F11R1\_FB9}}
\index{CAN\_F11R1\_FB9@{CAN\_F11R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R1\_FB9}{CAN\_F11R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}\label{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB0@{CAN\_F11R2\_FB0}}
\index{CAN\_F11R2\_FB0@{CAN\_F11R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB0}{CAN\_F11R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}\label{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB1@{CAN\_F11R2\_FB1}}
\index{CAN\_F11R2\_FB1@{CAN\_F11R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB1}{CAN\_F11R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}\label{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB10@{CAN\_F11R2\_FB10}}
\index{CAN\_F11R2\_FB10@{CAN\_F11R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB10}{CAN\_F11R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}\label{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB11@{CAN\_F11R2\_FB11}}
\index{CAN\_F11R2\_FB11@{CAN\_F11R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB11}{CAN\_F11R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}\label{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB12@{CAN\_F11R2\_FB12}}
\index{CAN\_F11R2\_FB12@{CAN\_F11R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB12}{CAN\_F11R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}\label{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB13@{CAN\_F11R2\_FB13}}
\index{CAN\_F11R2\_FB13@{CAN\_F11R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB13}{CAN\_F11R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}\label{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB14@{CAN\_F11R2\_FB14}}
\index{CAN\_F11R2\_FB14@{CAN\_F11R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB14}{CAN\_F11R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}\label{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB15@{CAN\_F11R2\_FB15}}
\index{CAN\_F11R2\_FB15@{CAN\_F11R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB15}{CAN\_F11R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}\label{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB16@{CAN\_F11R2\_FB16}}
\index{CAN\_F11R2\_FB16@{CAN\_F11R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB16}{CAN\_F11R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}\label{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB17@{CAN\_F11R2\_FB17}}
\index{CAN\_F11R2\_FB17@{CAN\_F11R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB17}{CAN\_F11R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}\label{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB18@{CAN\_F11R2\_FB18}}
\index{CAN\_F11R2\_FB18@{CAN\_F11R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB18}{CAN\_F11R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}\label{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB19@{CAN\_F11R2\_FB19}}
\index{CAN\_F11R2\_FB19@{CAN\_F11R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB19}{CAN\_F11R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}\label{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB2@{CAN\_F11R2\_FB2}}
\index{CAN\_F11R2\_FB2@{CAN\_F11R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB2}{CAN\_F11R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}\label{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB20@{CAN\_F11R2\_FB20}}
\index{CAN\_F11R2\_FB20@{CAN\_F11R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB20}{CAN\_F11R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}\label{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB21@{CAN\_F11R2\_FB21}}
\index{CAN\_F11R2\_FB21@{CAN\_F11R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB21}{CAN\_F11R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}\label{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB22@{CAN\_F11R2\_FB22}}
\index{CAN\_F11R2\_FB22@{CAN\_F11R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB22}{CAN\_F11R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}\label{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB23@{CAN\_F11R2\_FB23}}
\index{CAN\_F11R2\_FB23@{CAN\_F11R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB23}{CAN\_F11R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}\label{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB24@{CAN\_F11R2\_FB24}}
\index{CAN\_F11R2\_FB24@{CAN\_F11R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB24}{CAN\_F11R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}\label{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB25@{CAN\_F11R2\_FB25}}
\index{CAN\_F11R2\_FB25@{CAN\_F11R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB25}{CAN\_F11R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}\label{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB26@{CAN\_F11R2\_FB26}}
\index{CAN\_F11R2\_FB26@{CAN\_F11R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB26}{CAN\_F11R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}\label{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB27@{CAN\_F11R2\_FB27}}
\index{CAN\_F11R2\_FB27@{CAN\_F11R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB27}{CAN\_F11R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}\label{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB28@{CAN\_F11R2\_FB28}}
\index{CAN\_F11R2\_FB28@{CAN\_F11R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB28}{CAN\_F11R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}\label{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB29@{CAN\_F11R2\_FB29}}
\index{CAN\_F11R2\_FB29@{CAN\_F11R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB29}{CAN\_F11R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}\label{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB3@{CAN\_F11R2\_FB3}}
\index{CAN\_F11R2\_FB3@{CAN\_F11R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB3}{CAN\_F11R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}\label{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB30@{CAN\_F11R2\_FB30}}
\index{CAN\_F11R2\_FB30@{CAN\_F11R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB30}{CAN\_F11R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}\label{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB31@{CAN\_F11R2\_FB31}}
\index{CAN\_F11R2\_FB31@{CAN\_F11R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB31}{CAN\_F11R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}\label{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB4@{CAN\_F11R2\_FB4}}
\index{CAN\_F11R2\_FB4@{CAN\_F11R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB4}{CAN\_F11R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}\label{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB5@{CAN\_F11R2\_FB5}}
\index{CAN\_F11R2\_FB5@{CAN\_F11R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB5}{CAN\_F11R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}\label{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB6@{CAN\_F11R2\_FB6}}
\index{CAN\_F11R2\_FB6@{CAN\_F11R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB6}{CAN\_F11R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}\label{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB7@{CAN\_F11R2\_FB7}}
\index{CAN\_F11R2\_FB7@{CAN\_F11R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB7}{CAN\_F11R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}\label{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB8@{CAN\_F11R2\_FB8}}
\index{CAN\_F11R2\_FB8@{CAN\_F11R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB8}{CAN\_F11R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}\label{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB9@{CAN\_F11R2\_FB9}}
\index{CAN\_F11R2\_FB9@{CAN\_F11R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F11R2\_FB9}{CAN\_F11R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}\label{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB0@{CAN\_F12R1\_FB0}}
\index{CAN\_F12R1\_FB0@{CAN\_F12R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB0}{CAN\_F12R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}\label{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB1@{CAN\_F12R1\_FB1}}
\index{CAN\_F12R1\_FB1@{CAN\_F12R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB1}{CAN\_F12R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}\label{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB10@{CAN\_F12R1\_FB10}}
\index{CAN\_F12R1\_FB10@{CAN\_F12R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB10}{CAN\_F12R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}\label{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB11@{CAN\_F12R1\_FB11}}
\index{CAN\_F12R1\_FB11@{CAN\_F12R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB11}{CAN\_F12R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}\label{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB12@{CAN\_F12R1\_FB12}}
\index{CAN\_F12R1\_FB12@{CAN\_F12R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB12}{CAN\_F12R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}\label{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB13@{CAN\_F12R1\_FB13}}
\index{CAN\_F12R1\_FB13@{CAN\_F12R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB13}{CAN\_F12R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}\label{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB14@{CAN\_F12R1\_FB14}}
\index{CAN\_F12R1\_FB14@{CAN\_F12R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB14}{CAN\_F12R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}\label{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB15@{CAN\_F12R1\_FB15}}
\index{CAN\_F12R1\_FB15@{CAN\_F12R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB15}{CAN\_F12R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}\label{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB16@{CAN\_F12R1\_FB16}}
\index{CAN\_F12R1\_FB16@{CAN\_F12R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB16}{CAN\_F12R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}\label{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB17@{CAN\_F12R1\_FB17}}
\index{CAN\_F12R1\_FB17@{CAN\_F12R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB17}{CAN\_F12R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}\label{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB18@{CAN\_F12R1\_FB18}}
\index{CAN\_F12R1\_FB18@{CAN\_F12R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB18}{CAN\_F12R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}\label{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB19@{CAN\_F12R1\_FB19}}
\index{CAN\_F12R1\_FB19@{CAN\_F12R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB19}{CAN\_F12R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}\label{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB2@{CAN\_F12R1\_FB2}}
\index{CAN\_F12R1\_FB2@{CAN\_F12R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB2}{CAN\_F12R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}\label{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB20@{CAN\_F12R1\_FB20}}
\index{CAN\_F12R1\_FB20@{CAN\_F12R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB20}{CAN\_F12R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}\label{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB21@{CAN\_F12R1\_FB21}}
\index{CAN\_F12R1\_FB21@{CAN\_F12R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB21}{CAN\_F12R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}\label{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB22@{CAN\_F12R1\_FB22}}
\index{CAN\_F12R1\_FB22@{CAN\_F12R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB22}{CAN\_F12R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}\label{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB23@{CAN\_F12R1\_FB23}}
\index{CAN\_F12R1\_FB23@{CAN\_F12R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB23}{CAN\_F12R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}\label{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB24@{CAN\_F12R1\_FB24}}
\index{CAN\_F12R1\_FB24@{CAN\_F12R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB24}{CAN\_F12R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}\label{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB25@{CAN\_F12R1\_FB25}}
\index{CAN\_F12R1\_FB25@{CAN\_F12R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB25}{CAN\_F12R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}\label{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB26@{CAN\_F12R1\_FB26}}
\index{CAN\_F12R1\_FB26@{CAN\_F12R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB26}{CAN\_F12R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}\label{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB27@{CAN\_F12R1\_FB27}}
\index{CAN\_F12R1\_FB27@{CAN\_F12R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB27}{CAN\_F12R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}\label{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB28@{CAN\_F12R1\_FB28}}
\index{CAN\_F12R1\_FB28@{CAN\_F12R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB28}{CAN\_F12R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}\label{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB29@{CAN\_F12R1\_FB29}}
\index{CAN\_F12R1\_FB29@{CAN\_F12R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB29}{CAN\_F12R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}\label{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB3@{CAN\_F12R1\_FB3}}
\index{CAN\_F12R1\_FB3@{CAN\_F12R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB3}{CAN\_F12R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}\label{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB30@{CAN\_F12R1\_FB30}}
\index{CAN\_F12R1\_FB30@{CAN\_F12R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB30}{CAN\_F12R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}\label{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB31@{CAN\_F12R1\_FB31}}
\index{CAN\_F12R1\_FB31@{CAN\_F12R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB31}{CAN\_F12R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}\label{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB4@{CAN\_F12R1\_FB4}}
\index{CAN\_F12R1\_FB4@{CAN\_F12R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB4}{CAN\_F12R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}\label{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB5@{CAN\_F12R1\_FB5}}
\index{CAN\_F12R1\_FB5@{CAN\_F12R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB5}{CAN\_F12R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}\label{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB6@{CAN\_F12R1\_FB6}}
\index{CAN\_F12R1\_FB6@{CAN\_F12R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB6}{CAN\_F12R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}\label{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB7@{CAN\_F12R1\_FB7}}
\index{CAN\_F12R1\_FB7@{CAN\_F12R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB7}{CAN\_F12R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}\label{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB8@{CAN\_F12R1\_FB8}}
\index{CAN\_F12R1\_FB8@{CAN\_F12R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB8}{CAN\_F12R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}\label{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB9@{CAN\_F12R1\_FB9}}
\index{CAN\_F12R1\_FB9@{CAN\_F12R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R1\_FB9}{CAN\_F12R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}\label{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB0@{CAN\_F12R2\_FB0}}
\index{CAN\_F12R2\_FB0@{CAN\_F12R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB0}{CAN\_F12R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}\label{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB1@{CAN\_F12R2\_FB1}}
\index{CAN\_F12R2\_FB1@{CAN\_F12R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB1}{CAN\_F12R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}\label{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB10@{CAN\_F12R2\_FB10}}
\index{CAN\_F12R2\_FB10@{CAN\_F12R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB10}{CAN\_F12R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}\label{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB11@{CAN\_F12R2\_FB11}}
\index{CAN\_F12R2\_FB11@{CAN\_F12R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB11}{CAN\_F12R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}\label{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB12@{CAN\_F12R2\_FB12}}
\index{CAN\_F12R2\_FB12@{CAN\_F12R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB12}{CAN\_F12R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}\label{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB13@{CAN\_F12R2\_FB13}}
\index{CAN\_F12R2\_FB13@{CAN\_F12R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB13}{CAN\_F12R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}\label{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB14@{CAN\_F12R2\_FB14}}
\index{CAN\_F12R2\_FB14@{CAN\_F12R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB14}{CAN\_F12R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}\label{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB15@{CAN\_F12R2\_FB15}}
\index{CAN\_F12R2\_FB15@{CAN\_F12R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB15}{CAN\_F12R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}\label{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB16@{CAN\_F12R2\_FB16}}
\index{CAN\_F12R2\_FB16@{CAN\_F12R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB16}{CAN\_F12R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}\label{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB17@{CAN\_F12R2\_FB17}}
\index{CAN\_F12R2\_FB17@{CAN\_F12R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB17}{CAN\_F12R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}\label{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB18@{CAN\_F12R2\_FB18}}
\index{CAN\_F12R2\_FB18@{CAN\_F12R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB18}{CAN\_F12R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}\label{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB19@{CAN\_F12R2\_FB19}}
\index{CAN\_F12R2\_FB19@{CAN\_F12R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB19}{CAN\_F12R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}\label{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB2@{CAN\_F12R2\_FB2}}
\index{CAN\_F12R2\_FB2@{CAN\_F12R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB2}{CAN\_F12R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}\label{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB20@{CAN\_F12R2\_FB20}}
\index{CAN\_F12R2\_FB20@{CAN\_F12R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB20}{CAN\_F12R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}\label{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB21@{CAN\_F12R2\_FB21}}
\index{CAN\_F12R2\_FB21@{CAN\_F12R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB21}{CAN\_F12R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}\label{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB22@{CAN\_F12R2\_FB22}}
\index{CAN\_F12R2\_FB22@{CAN\_F12R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB22}{CAN\_F12R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}\label{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB23@{CAN\_F12R2\_FB23}}
\index{CAN\_F12R2\_FB23@{CAN\_F12R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB23}{CAN\_F12R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}\label{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB24@{CAN\_F12R2\_FB24}}
\index{CAN\_F12R2\_FB24@{CAN\_F12R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB24}{CAN\_F12R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}\label{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB25@{CAN\_F12R2\_FB25}}
\index{CAN\_F12R2\_FB25@{CAN\_F12R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB25}{CAN\_F12R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}\label{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB26@{CAN\_F12R2\_FB26}}
\index{CAN\_F12R2\_FB26@{CAN\_F12R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB26}{CAN\_F12R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}\label{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB27@{CAN\_F12R2\_FB27}}
\index{CAN\_F12R2\_FB27@{CAN\_F12R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB27}{CAN\_F12R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}\label{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB28@{CAN\_F12R2\_FB28}}
\index{CAN\_F12R2\_FB28@{CAN\_F12R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB28}{CAN\_F12R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}\label{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB29@{CAN\_F12R2\_FB29}}
\index{CAN\_F12R2\_FB29@{CAN\_F12R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB29}{CAN\_F12R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}\label{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB3@{CAN\_F12R2\_FB3}}
\index{CAN\_F12R2\_FB3@{CAN\_F12R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB3}{CAN\_F12R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}\label{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB30@{CAN\_F12R2\_FB30}}
\index{CAN\_F12R2\_FB30@{CAN\_F12R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB30}{CAN\_F12R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}\label{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB31@{CAN\_F12R2\_FB31}}
\index{CAN\_F12R2\_FB31@{CAN\_F12R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB31}{CAN\_F12R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}\label{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB4@{CAN\_F12R2\_FB4}}
\index{CAN\_F12R2\_FB4@{CAN\_F12R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB4}{CAN\_F12R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}\label{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB5@{CAN\_F12R2\_FB5}}
\index{CAN\_F12R2\_FB5@{CAN\_F12R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB5}{CAN\_F12R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}\label{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB6@{CAN\_F12R2\_FB6}}
\index{CAN\_F12R2\_FB6@{CAN\_F12R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB6}{CAN\_F12R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}\label{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB7@{CAN\_F12R2\_FB7}}
\index{CAN\_F12R2\_FB7@{CAN\_F12R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB7}{CAN\_F12R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}\label{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB8@{CAN\_F12R2\_FB8}}
\index{CAN\_F12R2\_FB8@{CAN\_F12R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB8}{CAN\_F12R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}\label{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB9@{CAN\_F12R2\_FB9}}
\index{CAN\_F12R2\_FB9@{CAN\_F12R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F12R2\_FB9}{CAN\_F12R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}\label{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB0@{CAN\_F13R1\_FB0}}
\index{CAN\_F13R1\_FB0@{CAN\_F13R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB0}{CAN\_F13R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}\label{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB1@{CAN\_F13R1\_FB1}}
\index{CAN\_F13R1\_FB1@{CAN\_F13R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB1}{CAN\_F13R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}\label{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB10@{CAN\_F13R1\_FB10}}
\index{CAN\_F13R1\_FB10@{CAN\_F13R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB10}{CAN\_F13R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}\label{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB11@{CAN\_F13R1\_FB11}}
\index{CAN\_F13R1\_FB11@{CAN\_F13R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB11}{CAN\_F13R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}\label{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB12@{CAN\_F13R1\_FB12}}
\index{CAN\_F13R1\_FB12@{CAN\_F13R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB12}{CAN\_F13R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}\label{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB13@{CAN\_F13R1\_FB13}}
\index{CAN\_F13R1\_FB13@{CAN\_F13R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB13}{CAN\_F13R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}\label{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB14@{CAN\_F13R1\_FB14}}
\index{CAN\_F13R1\_FB14@{CAN\_F13R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB14}{CAN\_F13R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}\label{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB15@{CAN\_F13R1\_FB15}}
\index{CAN\_F13R1\_FB15@{CAN\_F13R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB15}{CAN\_F13R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}\label{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB16@{CAN\_F13R1\_FB16}}
\index{CAN\_F13R1\_FB16@{CAN\_F13R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB16}{CAN\_F13R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}\label{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB17@{CAN\_F13R1\_FB17}}
\index{CAN\_F13R1\_FB17@{CAN\_F13R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB17}{CAN\_F13R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}\label{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB18@{CAN\_F13R1\_FB18}}
\index{CAN\_F13R1\_FB18@{CAN\_F13R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB18}{CAN\_F13R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}\label{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB19@{CAN\_F13R1\_FB19}}
\index{CAN\_F13R1\_FB19@{CAN\_F13R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB19}{CAN\_F13R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}\label{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB2@{CAN\_F13R1\_FB2}}
\index{CAN\_F13R1\_FB2@{CAN\_F13R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB2}{CAN\_F13R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}\label{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB20@{CAN\_F13R1\_FB20}}
\index{CAN\_F13R1\_FB20@{CAN\_F13R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB20}{CAN\_F13R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}\label{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB21@{CAN\_F13R1\_FB21}}
\index{CAN\_F13R1\_FB21@{CAN\_F13R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB21}{CAN\_F13R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}\label{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB22@{CAN\_F13R1\_FB22}}
\index{CAN\_F13R1\_FB22@{CAN\_F13R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB22}{CAN\_F13R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}\label{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB23@{CAN\_F13R1\_FB23}}
\index{CAN\_F13R1\_FB23@{CAN\_F13R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB23}{CAN\_F13R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}\label{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB24@{CAN\_F13R1\_FB24}}
\index{CAN\_F13R1\_FB24@{CAN\_F13R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB24}{CAN\_F13R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}\label{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB25@{CAN\_F13R1\_FB25}}
\index{CAN\_F13R1\_FB25@{CAN\_F13R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB25}{CAN\_F13R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}\label{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB26@{CAN\_F13R1\_FB26}}
\index{CAN\_F13R1\_FB26@{CAN\_F13R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB26}{CAN\_F13R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}\label{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB27@{CAN\_F13R1\_FB27}}
\index{CAN\_F13R1\_FB27@{CAN\_F13R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB27}{CAN\_F13R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}\label{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB28@{CAN\_F13R1\_FB28}}
\index{CAN\_F13R1\_FB28@{CAN\_F13R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB28}{CAN\_F13R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}\label{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB29@{CAN\_F13R1\_FB29}}
\index{CAN\_F13R1\_FB29@{CAN\_F13R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB29}{CAN\_F13R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}\label{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB3@{CAN\_F13R1\_FB3}}
\index{CAN\_F13R1\_FB3@{CAN\_F13R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB3}{CAN\_F13R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}\label{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB30@{CAN\_F13R1\_FB30}}
\index{CAN\_F13R1\_FB30@{CAN\_F13R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB30}{CAN\_F13R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}\label{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB31@{CAN\_F13R1\_FB31}}
\index{CAN\_F13R1\_FB31@{CAN\_F13R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB31}{CAN\_F13R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}\label{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB4@{CAN\_F13R1\_FB4}}
\index{CAN\_F13R1\_FB4@{CAN\_F13R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB4}{CAN\_F13R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}\label{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB5@{CAN\_F13R1\_FB5}}
\index{CAN\_F13R1\_FB5@{CAN\_F13R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB5}{CAN\_F13R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}\label{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB6@{CAN\_F13R1\_FB6}}
\index{CAN\_F13R1\_FB6@{CAN\_F13R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB6}{CAN\_F13R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}\label{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB7@{CAN\_F13R1\_FB7}}
\index{CAN\_F13R1\_FB7@{CAN\_F13R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB7}{CAN\_F13R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}\label{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB8@{CAN\_F13R1\_FB8}}
\index{CAN\_F13R1\_FB8@{CAN\_F13R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB8}{CAN\_F13R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}\label{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB9@{CAN\_F13R1\_FB9}}
\index{CAN\_F13R1\_FB9@{CAN\_F13R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R1\_FB9}{CAN\_F13R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}\label{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB0@{CAN\_F13R2\_FB0}}
\index{CAN\_F13R2\_FB0@{CAN\_F13R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB0}{CAN\_F13R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}\label{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB1@{CAN\_F13R2\_FB1}}
\index{CAN\_F13R2\_FB1@{CAN\_F13R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB1}{CAN\_F13R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}\label{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB10@{CAN\_F13R2\_FB10}}
\index{CAN\_F13R2\_FB10@{CAN\_F13R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB10}{CAN\_F13R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}\label{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB11@{CAN\_F13R2\_FB11}}
\index{CAN\_F13R2\_FB11@{CAN\_F13R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB11}{CAN\_F13R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}\label{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB12@{CAN\_F13R2\_FB12}}
\index{CAN\_F13R2\_FB12@{CAN\_F13R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB12}{CAN\_F13R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}\label{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB13@{CAN\_F13R2\_FB13}}
\index{CAN\_F13R2\_FB13@{CAN\_F13R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB13}{CAN\_F13R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}\label{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB14@{CAN\_F13R2\_FB14}}
\index{CAN\_F13R2\_FB14@{CAN\_F13R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB14}{CAN\_F13R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}\label{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB15@{CAN\_F13R2\_FB15}}
\index{CAN\_F13R2\_FB15@{CAN\_F13R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB15}{CAN\_F13R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}\label{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB16@{CAN\_F13R2\_FB16}}
\index{CAN\_F13R2\_FB16@{CAN\_F13R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB16}{CAN\_F13R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}\label{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB17@{CAN\_F13R2\_FB17}}
\index{CAN\_F13R2\_FB17@{CAN\_F13R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB17}{CAN\_F13R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}\label{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB18@{CAN\_F13R2\_FB18}}
\index{CAN\_F13R2\_FB18@{CAN\_F13R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB18}{CAN\_F13R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}\label{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB19@{CAN\_F13R2\_FB19}}
\index{CAN\_F13R2\_FB19@{CAN\_F13R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB19}{CAN\_F13R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}\label{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB2@{CAN\_F13R2\_FB2}}
\index{CAN\_F13R2\_FB2@{CAN\_F13R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB2}{CAN\_F13R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}\label{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB20@{CAN\_F13R2\_FB20}}
\index{CAN\_F13R2\_FB20@{CAN\_F13R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB20}{CAN\_F13R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}\label{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB21@{CAN\_F13R2\_FB21}}
\index{CAN\_F13R2\_FB21@{CAN\_F13R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB21}{CAN\_F13R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}\label{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB22@{CAN\_F13R2\_FB22}}
\index{CAN\_F13R2\_FB22@{CAN\_F13R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB22}{CAN\_F13R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}\label{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB23@{CAN\_F13R2\_FB23}}
\index{CAN\_F13R2\_FB23@{CAN\_F13R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB23}{CAN\_F13R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}\label{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB24@{CAN\_F13R2\_FB24}}
\index{CAN\_F13R2\_FB24@{CAN\_F13R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB24}{CAN\_F13R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}\label{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB25@{CAN\_F13R2\_FB25}}
\index{CAN\_F13R2\_FB25@{CAN\_F13R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB25}{CAN\_F13R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}\label{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB26@{CAN\_F13R2\_FB26}}
\index{CAN\_F13R2\_FB26@{CAN\_F13R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB26}{CAN\_F13R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}\label{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB27@{CAN\_F13R2\_FB27}}
\index{CAN\_F13R2\_FB27@{CAN\_F13R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB27}{CAN\_F13R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}\label{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB28@{CAN\_F13R2\_FB28}}
\index{CAN\_F13R2\_FB28@{CAN\_F13R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB28}{CAN\_F13R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}\label{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB29@{CAN\_F13R2\_FB29}}
\index{CAN\_F13R2\_FB29@{CAN\_F13R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB29}{CAN\_F13R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}\label{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB3@{CAN\_F13R2\_FB3}}
\index{CAN\_F13R2\_FB3@{CAN\_F13R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB3}{CAN\_F13R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}\label{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB30@{CAN\_F13R2\_FB30}}
\index{CAN\_F13R2\_FB30@{CAN\_F13R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB30}{CAN\_F13R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}\label{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB31@{CAN\_F13R2\_FB31}}
\index{CAN\_F13R2\_FB31@{CAN\_F13R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB31}{CAN\_F13R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}\label{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB4@{CAN\_F13R2\_FB4}}
\index{CAN\_F13R2\_FB4@{CAN\_F13R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB4}{CAN\_F13R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}\label{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB5@{CAN\_F13R2\_FB5}}
\index{CAN\_F13R2\_FB5@{CAN\_F13R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB5}{CAN\_F13R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}\label{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB6@{CAN\_F13R2\_FB6}}
\index{CAN\_F13R2\_FB6@{CAN\_F13R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB6}{CAN\_F13R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}\label{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB7@{CAN\_F13R2\_FB7}}
\index{CAN\_F13R2\_FB7@{CAN\_F13R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB7}{CAN\_F13R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}\label{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB8@{CAN\_F13R2\_FB8}}
\index{CAN\_F13R2\_FB8@{CAN\_F13R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB8}{CAN\_F13R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}\label{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB9@{CAN\_F13R2\_FB9}}
\index{CAN\_F13R2\_FB9@{CAN\_F13R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F13R2\_FB9}{CAN\_F13R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}\label{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB0@{CAN\_F1R1\_FB0}}
\index{CAN\_F1R1\_FB0@{CAN\_F1R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB0}{CAN\_F1R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}\label{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB1@{CAN\_F1R1\_FB1}}
\index{CAN\_F1R1\_FB1@{CAN\_F1R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB1}{CAN\_F1R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}\label{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB10@{CAN\_F1R1\_FB10}}
\index{CAN\_F1R1\_FB10@{CAN\_F1R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB10}{CAN\_F1R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}\label{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB11@{CAN\_F1R1\_FB11}}
\index{CAN\_F1R1\_FB11@{CAN\_F1R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB11}{CAN\_F1R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}\label{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB12@{CAN\_F1R1\_FB12}}
\index{CAN\_F1R1\_FB12@{CAN\_F1R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB12}{CAN\_F1R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}\label{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB13@{CAN\_F1R1\_FB13}}
\index{CAN\_F1R1\_FB13@{CAN\_F1R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB13}{CAN\_F1R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}\label{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB14@{CAN\_F1R1\_FB14}}
\index{CAN\_F1R1\_FB14@{CAN\_F1R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB14}{CAN\_F1R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}\label{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB15@{CAN\_F1R1\_FB15}}
\index{CAN\_F1R1\_FB15@{CAN\_F1R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB15}{CAN\_F1R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}\label{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB16@{CAN\_F1R1\_FB16}}
\index{CAN\_F1R1\_FB16@{CAN\_F1R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB16}{CAN\_F1R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}\label{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB17@{CAN\_F1R1\_FB17}}
\index{CAN\_F1R1\_FB17@{CAN\_F1R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB17}{CAN\_F1R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}\label{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB18@{CAN\_F1R1\_FB18}}
\index{CAN\_F1R1\_FB18@{CAN\_F1R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB18}{CAN\_F1R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}\label{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB19@{CAN\_F1R1\_FB19}}
\index{CAN\_F1R1\_FB19@{CAN\_F1R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB19}{CAN\_F1R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}\label{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB2@{CAN\_F1R1\_FB2}}
\index{CAN\_F1R1\_FB2@{CAN\_F1R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB2}{CAN\_F1R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}\label{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB20@{CAN\_F1R1\_FB20}}
\index{CAN\_F1R1\_FB20@{CAN\_F1R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB20}{CAN\_F1R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}\label{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB21@{CAN\_F1R1\_FB21}}
\index{CAN\_F1R1\_FB21@{CAN\_F1R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB21}{CAN\_F1R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}\label{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB22@{CAN\_F1R1\_FB22}}
\index{CAN\_F1R1\_FB22@{CAN\_F1R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB22}{CAN\_F1R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}\label{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB23@{CAN\_F1R1\_FB23}}
\index{CAN\_F1R1\_FB23@{CAN\_F1R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB23}{CAN\_F1R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}\label{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB24@{CAN\_F1R1\_FB24}}
\index{CAN\_F1R1\_FB24@{CAN\_F1R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB24}{CAN\_F1R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}\label{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB25@{CAN\_F1R1\_FB25}}
\index{CAN\_F1R1\_FB25@{CAN\_F1R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB25}{CAN\_F1R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}\label{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB26@{CAN\_F1R1\_FB26}}
\index{CAN\_F1R1\_FB26@{CAN\_F1R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB26}{CAN\_F1R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}\label{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB27@{CAN\_F1R1\_FB27}}
\index{CAN\_F1R1\_FB27@{CAN\_F1R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB27}{CAN\_F1R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}\label{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB28@{CAN\_F1R1\_FB28}}
\index{CAN\_F1R1\_FB28@{CAN\_F1R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB28}{CAN\_F1R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}\label{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB29@{CAN\_F1R1\_FB29}}
\index{CAN\_F1R1\_FB29@{CAN\_F1R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB29}{CAN\_F1R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}\label{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB3@{CAN\_F1R1\_FB3}}
\index{CAN\_F1R1\_FB3@{CAN\_F1R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB3}{CAN\_F1R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}\label{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB30@{CAN\_F1R1\_FB30}}
\index{CAN\_F1R1\_FB30@{CAN\_F1R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB30}{CAN\_F1R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}\label{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB31@{CAN\_F1R1\_FB31}}
\index{CAN\_F1R1\_FB31@{CAN\_F1R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB31}{CAN\_F1R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}\label{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB4@{CAN\_F1R1\_FB4}}
\index{CAN\_F1R1\_FB4@{CAN\_F1R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB4}{CAN\_F1R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}\label{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB5@{CAN\_F1R1\_FB5}}
\index{CAN\_F1R1\_FB5@{CAN\_F1R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB5}{CAN\_F1R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}\label{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB6@{CAN\_F1R1\_FB6}}
\index{CAN\_F1R1\_FB6@{CAN\_F1R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB6}{CAN\_F1R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}\label{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB7@{CAN\_F1R1\_FB7}}
\index{CAN\_F1R1\_FB7@{CAN\_F1R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB7}{CAN\_F1R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}\label{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB8@{CAN\_F1R1\_FB8}}
\index{CAN\_F1R1\_FB8@{CAN\_F1R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB8}{CAN\_F1R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}\label{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB9@{CAN\_F1R1\_FB9}}
\index{CAN\_F1R1\_FB9@{CAN\_F1R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R1\_FB9}{CAN\_F1R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}\label{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB0@{CAN\_F1R2\_FB0}}
\index{CAN\_F1R2\_FB0@{CAN\_F1R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB0}{CAN\_F1R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}\label{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB1@{CAN\_F1R2\_FB1}}
\index{CAN\_F1R2\_FB1@{CAN\_F1R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB1}{CAN\_F1R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}\label{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB10@{CAN\_F1R2\_FB10}}
\index{CAN\_F1R2\_FB10@{CAN\_F1R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB10}{CAN\_F1R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}\label{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB11@{CAN\_F1R2\_FB11}}
\index{CAN\_F1R2\_FB11@{CAN\_F1R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB11}{CAN\_F1R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}\label{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB12@{CAN\_F1R2\_FB12}}
\index{CAN\_F1R2\_FB12@{CAN\_F1R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB12}{CAN\_F1R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}\label{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB13@{CAN\_F1R2\_FB13}}
\index{CAN\_F1R2\_FB13@{CAN\_F1R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB13}{CAN\_F1R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}\label{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB14@{CAN\_F1R2\_FB14}}
\index{CAN\_F1R2\_FB14@{CAN\_F1R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB14}{CAN\_F1R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}\label{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB15@{CAN\_F1R2\_FB15}}
\index{CAN\_F1R2\_FB15@{CAN\_F1R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB15}{CAN\_F1R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}\label{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB16@{CAN\_F1R2\_FB16}}
\index{CAN\_F1R2\_FB16@{CAN\_F1R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB16}{CAN\_F1R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}\label{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB17@{CAN\_F1R2\_FB17}}
\index{CAN\_F1R2\_FB17@{CAN\_F1R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB17}{CAN\_F1R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}\label{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB18@{CAN\_F1R2\_FB18}}
\index{CAN\_F1R2\_FB18@{CAN\_F1R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB18}{CAN\_F1R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}\label{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB19@{CAN\_F1R2\_FB19}}
\index{CAN\_F1R2\_FB19@{CAN\_F1R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB19}{CAN\_F1R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}\label{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB2@{CAN\_F1R2\_FB2}}
\index{CAN\_F1R2\_FB2@{CAN\_F1R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB2}{CAN\_F1R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}\label{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB20@{CAN\_F1R2\_FB20}}
\index{CAN\_F1R2\_FB20@{CAN\_F1R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB20}{CAN\_F1R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}\label{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB21@{CAN\_F1R2\_FB21}}
\index{CAN\_F1R2\_FB21@{CAN\_F1R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB21}{CAN\_F1R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}\label{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB22@{CAN\_F1R2\_FB22}}
\index{CAN\_F1R2\_FB22@{CAN\_F1R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB22}{CAN\_F1R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}\label{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB23@{CAN\_F1R2\_FB23}}
\index{CAN\_F1R2\_FB23@{CAN\_F1R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB23}{CAN\_F1R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}\label{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB24@{CAN\_F1R2\_FB24}}
\index{CAN\_F1R2\_FB24@{CAN\_F1R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB24}{CAN\_F1R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}\label{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB25@{CAN\_F1R2\_FB25}}
\index{CAN\_F1R2\_FB25@{CAN\_F1R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB25}{CAN\_F1R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}\label{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB26@{CAN\_F1R2\_FB26}}
\index{CAN\_F1R2\_FB26@{CAN\_F1R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB26}{CAN\_F1R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}\label{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB27@{CAN\_F1R2\_FB27}}
\index{CAN\_F1R2\_FB27@{CAN\_F1R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB27}{CAN\_F1R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}\label{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB28@{CAN\_F1R2\_FB28}}
\index{CAN\_F1R2\_FB28@{CAN\_F1R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB28}{CAN\_F1R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}\label{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB29@{CAN\_F1R2\_FB29}}
\index{CAN\_F1R2\_FB29@{CAN\_F1R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB29}{CAN\_F1R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}\label{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB3@{CAN\_F1R2\_FB3}}
\index{CAN\_F1R2\_FB3@{CAN\_F1R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB3}{CAN\_F1R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}\label{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB30@{CAN\_F1R2\_FB30}}
\index{CAN\_F1R2\_FB30@{CAN\_F1R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB30}{CAN\_F1R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}\label{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB31@{CAN\_F1R2\_FB31}}
\index{CAN\_F1R2\_FB31@{CAN\_F1R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB31}{CAN\_F1R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}\label{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB4@{CAN\_F1R2\_FB4}}
\index{CAN\_F1R2\_FB4@{CAN\_F1R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB4}{CAN\_F1R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}\label{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB5@{CAN\_F1R2\_FB5}}
\index{CAN\_F1R2\_FB5@{CAN\_F1R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB5}{CAN\_F1R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}\label{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB6@{CAN\_F1R2\_FB6}}
\index{CAN\_F1R2\_FB6@{CAN\_F1R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB6}{CAN\_F1R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}\label{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB7@{CAN\_F1R2\_FB7}}
\index{CAN\_F1R2\_FB7@{CAN\_F1R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB7}{CAN\_F1R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}\label{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB8@{CAN\_F1R2\_FB8}}
\index{CAN\_F1R2\_FB8@{CAN\_F1R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB8}{CAN\_F1R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}\label{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB9@{CAN\_F1R2\_FB9}}
\index{CAN\_F1R2\_FB9@{CAN\_F1R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F1R2\_FB9}{CAN\_F1R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}\label{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB0@{CAN\_F2R1\_FB0}}
\index{CAN\_F2R1\_FB0@{CAN\_F2R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB0}{CAN\_F2R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}\label{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB1@{CAN\_F2R1\_FB1}}
\index{CAN\_F2R1\_FB1@{CAN\_F2R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB1}{CAN\_F2R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}\label{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB10@{CAN\_F2R1\_FB10}}
\index{CAN\_F2R1\_FB10@{CAN\_F2R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB10}{CAN\_F2R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}\label{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB11@{CAN\_F2R1\_FB11}}
\index{CAN\_F2R1\_FB11@{CAN\_F2R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB11}{CAN\_F2R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}\label{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB12@{CAN\_F2R1\_FB12}}
\index{CAN\_F2R1\_FB12@{CAN\_F2R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB12}{CAN\_F2R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}\label{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB13@{CAN\_F2R1\_FB13}}
\index{CAN\_F2R1\_FB13@{CAN\_F2R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB13}{CAN\_F2R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}\label{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB14@{CAN\_F2R1\_FB14}}
\index{CAN\_F2R1\_FB14@{CAN\_F2R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB14}{CAN\_F2R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}\label{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB15@{CAN\_F2R1\_FB15}}
\index{CAN\_F2R1\_FB15@{CAN\_F2R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB15}{CAN\_F2R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}\label{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB16@{CAN\_F2R1\_FB16}}
\index{CAN\_F2R1\_FB16@{CAN\_F2R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB16}{CAN\_F2R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}\label{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB17@{CAN\_F2R1\_FB17}}
\index{CAN\_F2R1\_FB17@{CAN\_F2R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB17}{CAN\_F2R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}\label{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB18@{CAN\_F2R1\_FB18}}
\index{CAN\_F2R1\_FB18@{CAN\_F2R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB18}{CAN\_F2R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}\label{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB19@{CAN\_F2R1\_FB19}}
\index{CAN\_F2R1\_FB19@{CAN\_F2R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB19}{CAN\_F2R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}\label{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB2@{CAN\_F2R1\_FB2}}
\index{CAN\_F2R1\_FB2@{CAN\_F2R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB2}{CAN\_F2R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}\label{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB20@{CAN\_F2R1\_FB20}}
\index{CAN\_F2R1\_FB20@{CAN\_F2R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB20}{CAN\_F2R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}\label{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB21@{CAN\_F2R1\_FB21}}
\index{CAN\_F2R1\_FB21@{CAN\_F2R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB21}{CAN\_F2R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}\label{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB22@{CAN\_F2R1\_FB22}}
\index{CAN\_F2R1\_FB22@{CAN\_F2R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB22}{CAN\_F2R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}\label{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB23@{CAN\_F2R1\_FB23}}
\index{CAN\_F2R1\_FB23@{CAN\_F2R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB23}{CAN\_F2R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}\label{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB24@{CAN\_F2R1\_FB24}}
\index{CAN\_F2R1\_FB24@{CAN\_F2R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB24}{CAN\_F2R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}\label{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB25@{CAN\_F2R1\_FB25}}
\index{CAN\_F2R1\_FB25@{CAN\_F2R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB25}{CAN\_F2R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}\label{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB26@{CAN\_F2R1\_FB26}}
\index{CAN\_F2R1\_FB26@{CAN\_F2R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB26}{CAN\_F2R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}\label{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB27@{CAN\_F2R1\_FB27}}
\index{CAN\_F2R1\_FB27@{CAN\_F2R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB27}{CAN\_F2R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}\label{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB28@{CAN\_F2R1\_FB28}}
\index{CAN\_F2R1\_FB28@{CAN\_F2R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB28}{CAN\_F2R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}\label{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB29@{CAN\_F2R1\_FB29}}
\index{CAN\_F2R1\_FB29@{CAN\_F2R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB29}{CAN\_F2R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}\label{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB3@{CAN\_F2R1\_FB3}}
\index{CAN\_F2R1\_FB3@{CAN\_F2R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB3}{CAN\_F2R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}\label{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB30@{CAN\_F2R1\_FB30}}
\index{CAN\_F2R1\_FB30@{CAN\_F2R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB30}{CAN\_F2R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}\label{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB31@{CAN\_F2R1\_FB31}}
\index{CAN\_F2R1\_FB31@{CAN\_F2R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB31}{CAN\_F2R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}\label{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB4@{CAN\_F2R1\_FB4}}
\index{CAN\_F2R1\_FB4@{CAN\_F2R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB4}{CAN\_F2R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}\label{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB5@{CAN\_F2R1\_FB5}}
\index{CAN\_F2R1\_FB5@{CAN\_F2R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB5}{CAN\_F2R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}\label{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB6@{CAN\_F2R1\_FB6}}
\index{CAN\_F2R1\_FB6@{CAN\_F2R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB6}{CAN\_F2R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}\label{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB7@{CAN\_F2R1\_FB7}}
\index{CAN\_F2R1\_FB7@{CAN\_F2R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB7}{CAN\_F2R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}\label{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB8@{CAN\_F2R1\_FB8}}
\index{CAN\_F2R1\_FB8@{CAN\_F2R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB8}{CAN\_F2R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}\label{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB9@{CAN\_F2R1\_FB9}}
\index{CAN\_F2R1\_FB9@{CAN\_F2R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R1\_FB9}{CAN\_F2R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}\label{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB0@{CAN\_F2R2\_FB0}}
\index{CAN\_F2R2\_FB0@{CAN\_F2R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB0}{CAN\_F2R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}\label{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB1@{CAN\_F2R2\_FB1}}
\index{CAN\_F2R2\_FB1@{CAN\_F2R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB1}{CAN\_F2R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}\label{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB10@{CAN\_F2R2\_FB10}}
\index{CAN\_F2R2\_FB10@{CAN\_F2R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB10}{CAN\_F2R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}\label{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB11@{CAN\_F2R2\_FB11}}
\index{CAN\_F2R2\_FB11@{CAN\_F2R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB11}{CAN\_F2R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}\label{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB12@{CAN\_F2R2\_FB12}}
\index{CAN\_F2R2\_FB12@{CAN\_F2R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB12}{CAN\_F2R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}\label{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB13@{CAN\_F2R2\_FB13}}
\index{CAN\_F2R2\_FB13@{CAN\_F2R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB13}{CAN\_F2R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}\label{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB14@{CAN\_F2R2\_FB14}}
\index{CAN\_F2R2\_FB14@{CAN\_F2R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB14}{CAN\_F2R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}\label{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB15@{CAN\_F2R2\_FB15}}
\index{CAN\_F2R2\_FB15@{CAN\_F2R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB15}{CAN\_F2R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}\label{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB16@{CAN\_F2R2\_FB16}}
\index{CAN\_F2R2\_FB16@{CAN\_F2R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB16}{CAN\_F2R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}\label{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB17@{CAN\_F2R2\_FB17}}
\index{CAN\_F2R2\_FB17@{CAN\_F2R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB17}{CAN\_F2R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}\label{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB18@{CAN\_F2R2\_FB18}}
\index{CAN\_F2R2\_FB18@{CAN\_F2R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB18}{CAN\_F2R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}\label{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB19@{CAN\_F2R2\_FB19}}
\index{CAN\_F2R2\_FB19@{CAN\_F2R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB19}{CAN\_F2R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}\label{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB2@{CAN\_F2R2\_FB2}}
\index{CAN\_F2R2\_FB2@{CAN\_F2R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB2}{CAN\_F2R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}\label{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB20@{CAN\_F2R2\_FB20}}
\index{CAN\_F2R2\_FB20@{CAN\_F2R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB20}{CAN\_F2R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}\label{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB21@{CAN\_F2R2\_FB21}}
\index{CAN\_F2R2\_FB21@{CAN\_F2R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB21}{CAN\_F2R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}\label{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB22@{CAN\_F2R2\_FB22}}
\index{CAN\_F2R2\_FB22@{CAN\_F2R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB22}{CAN\_F2R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}\label{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB23@{CAN\_F2R2\_FB23}}
\index{CAN\_F2R2\_FB23@{CAN\_F2R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB23}{CAN\_F2R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}\label{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB24@{CAN\_F2R2\_FB24}}
\index{CAN\_F2R2\_FB24@{CAN\_F2R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB24}{CAN\_F2R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}\label{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB25@{CAN\_F2R2\_FB25}}
\index{CAN\_F2R2\_FB25@{CAN\_F2R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB25}{CAN\_F2R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}\label{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB26@{CAN\_F2R2\_FB26}}
\index{CAN\_F2R2\_FB26@{CAN\_F2R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB26}{CAN\_F2R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}\label{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB27@{CAN\_F2R2\_FB27}}
\index{CAN\_F2R2\_FB27@{CAN\_F2R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB27}{CAN\_F2R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}\label{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB28@{CAN\_F2R2\_FB28}}
\index{CAN\_F2R2\_FB28@{CAN\_F2R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB28}{CAN\_F2R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}\label{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB29@{CAN\_F2R2\_FB29}}
\index{CAN\_F2R2\_FB29@{CAN\_F2R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB29}{CAN\_F2R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}\label{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB3@{CAN\_F2R2\_FB3}}
\index{CAN\_F2R2\_FB3@{CAN\_F2R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB3}{CAN\_F2R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}\label{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB30@{CAN\_F2R2\_FB30}}
\index{CAN\_F2R2\_FB30@{CAN\_F2R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB30}{CAN\_F2R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}\label{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB31@{CAN\_F2R2\_FB31}}
\index{CAN\_F2R2\_FB31@{CAN\_F2R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB31}{CAN\_F2R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}\label{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB4@{CAN\_F2R2\_FB4}}
\index{CAN\_F2R2\_FB4@{CAN\_F2R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB4}{CAN\_F2R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}\label{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB5@{CAN\_F2R2\_FB5}}
\index{CAN\_F2R2\_FB5@{CAN\_F2R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB5}{CAN\_F2R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}\label{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB6@{CAN\_F2R2\_FB6}}
\index{CAN\_F2R2\_FB6@{CAN\_F2R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB6}{CAN\_F2R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}\label{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB7@{CAN\_F2R2\_FB7}}
\index{CAN\_F2R2\_FB7@{CAN\_F2R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB7}{CAN\_F2R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}\label{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB8@{CAN\_F2R2\_FB8}}
\index{CAN\_F2R2\_FB8@{CAN\_F2R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB8}{CAN\_F2R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}\label{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB9@{CAN\_F2R2\_FB9}}
\index{CAN\_F2R2\_FB9@{CAN\_F2R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F2R2\_FB9}{CAN\_F2R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}\label{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB0@{CAN\_F3R1\_FB0}}
\index{CAN\_F3R1\_FB0@{CAN\_F3R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB0}{CAN\_F3R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}\label{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB1@{CAN\_F3R1\_FB1}}
\index{CAN\_F3R1\_FB1@{CAN\_F3R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB1}{CAN\_F3R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}\label{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB10@{CAN\_F3R1\_FB10}}
\index{CAN\_F3R1\_FB10@{CAN\_F3R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB10}{CAN\_F3R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}\label{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB11@{CAN\_F3R1\_FB11}}
\index{CAN\_F3R1\_FB11@{CAN\_F3R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB11}{CAN\_F3R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}\label{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB12@{CAN\_F3R1\_FB12}}
\index{CAN\_F3R1\_FB12@{CAN\_F3R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB12}{CAN\_F3R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}\label{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB13@{CAN\_F3R1\_FB13}}
\index{CAN\_F3R1\_FB13@{CAN\_F3R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB13}{CAN\_F3R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}\label{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB14@{CAN\_F3R1\_FB14}}
\index{CAN\_F3R1\_FB14@{CAN\_F3R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB14}{CAN\_F3R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}\label{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB15@{CAN\_F3R1\_FB15}}
\index{CAN\_F3R1\_FB15@{CAN\_F3R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB15}{CAN\_F3R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}\label{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB16@{CAN\_F3R1\_FB16}}
\index{CAN\_F3R1\_FB16@{CAN\_F3R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB16}{CAN\_F3R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}\label{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB17@{CAN\_F3R1\_FB17}}
\index{CAN\_F3R1\_FB17@{CAN\_F3R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB17}{CAN\_F3R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}\label{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB18@{CAN\_F3R1\_FB18}}
\index{CAN\_F3R1\_FB18@{CAN\_F3R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB18}{CAN\_F3R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}\label{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB19@{CAN\_F3R1\_FB19}}
\index{CAN\_F3R1\_FB19@{CAN\_F3R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB19}{CAN\_F3R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}\label{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB2@{CAN\_F3R1\_FB2}}
\index{CAN\_F3R1\_FB2@{CAN\_F3R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB2}{CAN\_F3R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}\label{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB20@{CAN\_F3R1\_FB20}}
\index{CAN\_F3R1\_FB20@{CAN\_F3R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB20}{CAN\_F3R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}\label{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB21@{CAN\_F3R1\_FB21}}
\index{CAN\_F3R1\_FB21@{CAN\_F3R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB21}{CAN\_F3R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}\label{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB22@{CAN\_F3R1\_FB22}}
\index{CAN\_F3R1\_FB22@{CAN\_F3R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB22}{CAN\_F3R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}\label{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB23@{CAN\_F3R1\_FB23}}
\index{CAN\_F3R1\_FB23@{CAN\_F3R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB23}{CAN\_F3R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}\label{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB24@{CAN\_F3R1\_FB24}}
\index{CAN\_F3R1\_FB24@{CAN\_F3R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB24}{CAN\_F3R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}\label{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB25@{CAN\_F3R1\_FB25}}
\index{CAN\_F3R1\_FB25@{CAN\_F3R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB25}{CAN\_F3R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}\label{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB26@{CAN\_F3R1\_FB26}}
\index{CAN\_F3R1\_FB26@{CAN\_F3R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB26}{CAN\_F3R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}\label{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB27@{CAN\_F3R1\_FB27}}
\index{CAN\_F3R1\_FB27@{CAN\_F3R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB27}{CAN\_F3R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}\label{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB28@{CAN\_F3R1\_FB28}}
\index{CAN\_F3R1\_FB28@{CAN\_F3R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB28}{CAN\_F3R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}\label{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB29@{CAN\_F3R1\_FB29}}
\index{CAN\_F3R1\_FB29@{CAN\_F3R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB29}{CAN\_F3R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}\label{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB3@{CAN\_F3R1\_FB3}}
\index{CAN\_F3R1\_FB3@{CAN\_F3R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB3}{CAN\_F3R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}\label{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB30@{CAN\_F3R1\_FB30}}
\index{CAN\_F3R1\_FB30@{CAN\_F3R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB30}{CAN\_F3R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}\label{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB31@{CAN\_F3R1\_FB31}}
\index{CAN\_F3R1\_FB31@{CAN\_F3R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB31}{CAN\_F3R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}\label{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB4@{CAN\_F3R1\_FB4}}
\index{CAN\_F3R1\_FB4@{CAN\_F3R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB4}{CAN\_F3R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}\label{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB5@{CAN\_F3R1\_FB5}}
\index{CAN\_F3R1\_FB5@{CAN\_F3R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB5}{CAN\_F3R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}\label{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB6@{CAN\_F3R1\_FB6}}
\index{CAN\_F3R1\_FB6@{CAN\_F3R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB6}{CAN\_F3R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}\label{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB7@{CAN\_F3R1\_FB7}}
\index{CAN\_F3R1\_FB7@{CAN\_F3R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB7}{CAN\_F3R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}\label{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB8@{CAN\_F3R1\_FB8}}
\index{CAN\_F3R1\_FB8@{CAN\_F3R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB8}{CAN\_F3R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}\label{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB9@{CAN\_F3R1\_FB9}}
\index{CAN\_F3R1\_FB9@{CAN\_F3R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R1\_FB9}{CAN\_F3R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}\label{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB0@{CAN\_F3R2\_FB0}}
\index{CAN\_F3R2\_FB0@{CAN\_F3R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB0}{CAN\_F3R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}\label{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB1@{CAN\_F3R2\_FB1}}
\index{CAN\_F3R2\_FB1@{CAN\_F3R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB1}{CAN\_F3R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}\label{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB10@{CAN\_F3R2\_FB10}}
\index{CAN\_F3R2\_FB10@{CAN\_F3R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB10}{CAN\_F3R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}\label{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB11@{CAN\_F3R2\_FB11}}
\index{CAN\_F3R2\_FB11@{CAN\_F3R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB11}{CAN\_F3R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}\label{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB12@{CAN\_F3R2\_FB12}}
\index{CAN\_F3R2\_FB12@{CAN\_F3R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB12}{CAN\_F3R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}\label{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB13@{CAN\_F3R2\_FB13}}
\index{CAN\_F3R2\_FB13@{CAN\_F3R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB13}{CAN\_F3R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}\label{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB14@{CAN\_F3R2\_FB14}}
\index{CAN\_F3R2\_FB14@{CAN\_F3R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB14}{CAN\_F3R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}\label{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB15@{CAN\_F3R2\_FB15}}
\index{CAN\_F3R2\_FB15@{CAN\_F3R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB15}{CAN\_F3R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}\label{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB16@{CAN\_F3R2\_FB16}}
\index{CAN\_F3R2\_FB16@{CAN\_F3R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB16}{CAN\_F3R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}\label{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB17@{CAN\_F3R2\_FB17}}
\index{CAN\_F3R2\_FB17@{CAN\_F3R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB17}{CAN\_F3R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}\label{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB18@{CAN\_F3R2\_FB18}}
\index{CAN\_F3R2\_FB18@{CAN\_F3R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB18}{CAN\_F3R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}\label{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB19@{CAN\_F3R2\_FB19}}
\index{CAN\_F3R2\_FB19@{CAN\_F3R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB19}{CAN\_F3R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}\label{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB2@{CAN\_F3R2\_FB2}}
\index{CAN\_F3R2\_FB2@{CAN\_F3R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB2}{CAN\_F3R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}\label{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB20@{CAN\_F3R2\_FB20}}
\index{CAN\_F3R2\_FB20@{CAN\_F3R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB20}{CAN\_F3R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}\label{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB21@{CAN\_F3R2\_FB21}}
\index{CAN\_F3R2\_FB21@{CAN\_F3R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB21}{CAN\_F3R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}\label{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB22@{CAN\_F3R2\_FB22}}
\index{CAN\_F3R2\_FB22@{CAN\_F3R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB22}{CAN\_F3R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}\label{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB23@{CAN\_F3R2\_FB23}}
\index{CAN\_F3R2\_FB23@{CAN\_F3R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB23}{CAN\_F3R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}\label{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB24@{CAN\_F3R2\_FB24}}
\index{CAN\_F3R2\_FB24@{CAN\_F3R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB24}{CAN\_F3R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}\label{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB25@{CAN\_F3R2\_FB25}}
\index{CAN\_F3R2\_FB25@{CAN\_F3R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB25}{CAN\_F3R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}\label{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB26@{CAN\_F3R2\_FB26}}
\index{CAN\_F3R2\_FB26@{CAN\_F3R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB26}{CAN\_F3R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}\label{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB27@{CAN\_F3R2\_FB27}}
\index{CAN\_F3R2\_FB27@{CAN\_F3R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB27}{CAN\_F3R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}\label{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB28@{CAN\_F3R2\_FB28}}
\index{CAN\_F3R2\_FB28@{CAN\_F3R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB28}{CAN\_F3R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}\label{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB29@{CAN\_F3R2\_FB29}}
\index{CAN\_F3R2\_FB29@{CAN\_F3R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB29}{CAN\_F3R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}\label{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB3@{CAN\_F3R2\_FB3}}
\index{CAN\_F3R2\_FB3@{CAN\_F3R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB3}{CAN\_F3R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}\label{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB30@{CAN\_F3R2\_FB30}}
\index{CAN\_F3R2\_FB30@{CAN\_F3R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB30}{CAN\_F3R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}\label{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB31@{CAN\_F3R2\_FB31}}
\index{CAN\_F3R2\_FB31@{CAN\_F3R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB31}{CAN\_F3R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}\label{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB4@{CAN\_F3R2\_FB4}}
\index{CAN\_F3R2\_FB4@{CAN\_F3R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB4}{CAN\_F3R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}\label{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB5@{CAN\_F3R2\_FB5}}
\index{CAN\_F3R2\_FB5@{CAN\_F3R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB5}{CAN\_F3R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}\label{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB6@{CAN\_F3R2\_FB6}}
\index{CAN\_F3R2\_FB6@{CAN\_F3R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB6}{CAN\_F3R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}\label{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB7@{CAN\_F3R2\_FB7}}
\index{CAN\_F3R2\_FB7@{CAN\_F3R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB7}{CAN\_F3R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}\label{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB8@{CAN\_F3R2\_FB8}}
\index{CAN\_F3R2\_FB8@{CAN\_F3R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB8}{CAN\_F3R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}\label{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB9@{CAN\_F3R2\_FB9}}
\index{CAN\_F3R2\_FB9@{CAN\_F3R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F3R2\_FB9}{CAN\_F3R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}\label{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB0@{CAN\_F4R1\_FB0}}
\index{CAN\_F4R1\_FB0@{CAN\_F4R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB0}{CAN\_F4R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}\label{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB1@{CAN\_F4R1\_FB1}}
\index{CAN\_F4R1\_FB1@{CAN\_F4R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB1}{CAN\_F4R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}\label{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB10@{CAN\_F4R1\_FB10}}
\index{CAN\_F4R1\_FB10@{CAN\_F4R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB10}{CAN\_F4R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}\label{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB11@{CAN\_F4R1\_FB11}}
\index{CAN\_F4R1\_FB11@{CAN\_F4R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB11}{CAN\_F4R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}\label{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB12@{CAN\_F4R1\_FB12}}
\index{CAN\_F4R1\_FB12@{CAN\_F4R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB12}{CAN\_F4R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}\label{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB13@{CAN\_F4R1\_FB13}}
\index{CAN\_F4R1\_FB13@{CAN\_F4R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB13}{CAN\_F4R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}\label{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB14@{CAN\_F4R1\_FB14}}
\index{CAN\_F4R1\_FB14@{CAN\_F4R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB14}{CAN\_F4R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}\label{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB15@{CAN\_F4R1\_FB15}}
\index{CAN\_F4R1\_FB15@{CAN\_F4R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB15}{CAN\_F4R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}\label{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB16@{CAN\_F4R1\_FB16}}
\index{CAN\_F4R1\_FB16@{CAN\_F4R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB16}{CAN\_F4R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}\label{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB17@{CAN\_F4R1\_FB17}}
\index{CAN\_F4R1\_FB17@{CAN\_F4R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB17}{CAN\_F4R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}\label{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB18@{CAN\_F4R1\_FB18}}
\index{CAN\_F4R1\_FB18@{CAN\_F4R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB18}{CAN\_F4R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}\label{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB19@{CAN\_F4R1\_FB19}}
\index{CAN\_F4R1\_FB19@{CAN\_F4R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB19}{CAN\_F4R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}\label{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB2@{CAN\_F4R1\_FB2}}
\index{CAN\_F4R1\_FB2@{CAN\_F4R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB2}{CAN\_F4R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}\label{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB20@{CAN\_F4R1\_FB20}}
\index{CAN\_F4R1\_FB20@{CAN\_F4R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB20}{CAN\_F4R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}\label{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB21@{CAN\_F4R1\_FB21}}
\index{CAN\_F4R1\_FB21@{CAN\_F4R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB21}{CAN\_F4R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}\label{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB22@{CAN\_F4R1\_FB22}}
\index{CAN\_F4R1\_FB22@{CAN\_F4R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB22}{CAN\_F4R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}\label{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB23@{CAN\_F4R1\_FB23}}
\index{CAN\_F4R1\_FB23@{CAN\_F4R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB23}{CAN\_F4R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}\label{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB24@{CAN\_F4R1\_FB24}}
\index{CAN\_F4R1\_FB24@{CAN\_F4R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB24}{CAN\_F4R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}\label{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB25@{CAN\_F4R1\_FB25}}
\index{CAN\_F4R1\_FB25@{CAN\_F4R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB25}{CAN\_F4R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}\label{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB26@{CAN\_F4R1\_FB26}}
\index{CAN\_F4R1\_FB26@{CAN\_F4R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB26}{CAN\_F4R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}\label{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB27@{CAN\_F4R1\_FB27}}
\index{CAN\_F4R1\_FB27@{CAN\_F4R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB27}{CAN\_F4R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}\label{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB28@{CAN\_F4R1\_FB28}}
\index{CAN\_F4R1\_FB28@{CAN\_F4R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB28}{CAN\_F4R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}\label{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB29@{CAN\_F4R1\_FB29}}
\index{CAN\_F4R1\_FB29@{CAN\_F4R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB29}{CAN\_F4R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}\label{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB3@{CAN\_F4R1\_FB3}}
\index{CAN\_F4R1\_FB3@{CAN\_F4R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB3}{CAN\_F4R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}\label{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB30@{CAN\_F4R1\_FB30}}
\index{CAN\_F4R1\_FB30@{CAN\_F4R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB30}{CAN\_F4R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}\label{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB31@{CAN\_F4R1\_FB31}}
\index{CAN\_F4R1\_FB31@{CAN\_F4R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB31}{CAN\_F4R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}\label{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB4@{CAN\_F4R1\_FB4}}
\index{CAN\_F4R1\_FB4@{CAN\_F4R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB4}{CAN\_F4R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}\label{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB5@{CAN\_F4R1\_FB5}}
\index{CAN\_F4R1\_FB5@{CAN\_F4R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB5}{CAN\_F4R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}\label{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB6@{CAN\_F4R1\_FB6}}
\index{CAN\_F4R1\_FB6@{CAN\_F4R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB6}{CAN\_F4R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}\label{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB7@{CAN\_F4R1\_FB7}}
\index{CAN\_F4R1\_FB7@{CAN\_F4R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB7}{CAN\_F4R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}\label{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB8@{CAN\_F4R1\_FB8}}
\index{CAN\_F4R1\_FB8@{CAN\_F4R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB8}{CAN\_F4R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}\label{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB9@{CAN\_F4R1\_FB9}}
\index{CAN\_F4R1\_FB9@{CAN\_F4R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R1\_FB9}{CAN\_F4R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}\label{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB0@{CAN\_F4R2\_FB0}}
\index{CAN\_F4R2\_FB0@{CAN\_F4R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB0}{CAN\_F4R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}\label{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB1@{CAN\_F4R2\_FB1}}
\index{CAN\_F4R2\_FB1@{CAN\_F4R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB1}{CAN\_F4R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}\label{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB10@{CAN\_F4R2\_FB10}}
\index{CAN\_F4R2\_FB10@{CAN\_F4R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB10}{CAN\_F4R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}\label{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB11@{CAN\_F4R2\_FB11}}
\index{CAN\_F4R2\_FB11@{CAN\_F4R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB11}{CAN\_F4R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}\label{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB12@{CAN\_F4R2\_FB12}}
\index{CAN\_F4R2\_FB12@{CAN\_F4R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB12}{CAN\_F4R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}\label{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB13@{CAN\_F4R2\_FB13}}
\index{CAN\_F4R2\_FB13@{CAN\_F4R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB13}{CAN\_F4R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}\label{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB14@{CAN\_F4R2\_FB14}}
\index{CAN\_F4R2\_FB14@{CAN\_F4R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB14}{CAN\_F4R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}\label{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB15@{CAN\_F4R2\_FB15}}
\index{CAN\_F4R2\_FB15@{CAN\_F4R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB15}{CAN\_F4R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}\label{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB16@{CAN\_F4R2\_FB16}}
\index{CAN\_F4R2\_FB16@{CAN\_F4R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB16}{CAN\_F4R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}\label{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB17@{CAN\_F4R2\_FB17}}
\index{CAN\_F4R2\_FB17@{CAN\_F4R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB17}{CAN\_F4R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}\label{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB18@{CAN\_F4R2\_FB18}}
\index{CAN\_F4R2\_FB18@{CAN\_F4R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB18}{CAN\_F4R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}\label{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB19@{CAN\_F4R2\_FB19}}
\index{CAN\_F4R2\_FB19@{CAN\_F4R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB19}{CAN\_F4R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}\label{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB2@{CAN\_F4R2\_FB2}}
\index{CAN\_F4R2\_FB2@{CAN\_F4R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB2}{CAN\_F4R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}\label{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB20@{CAN\_F4R2\_FB20}}
\index{CAN\_F4R2\_FB20@{CAN\_F4R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB20}{CAN\_F4R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}\label{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB21@{CAN\_F4R2\_FB21}}
\index{CAN\_F4R2\_FB21@{CAN\_F4R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB21}{CAN\_F4R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}\label{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB22@{CAN\_F4R2\_FB22}}
\index{CAN\_F4R2\_FB22@{CAN\_F4R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB22}{CAN\_F4R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}\label{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB23@{CAN\_F4R2\_FB23}}
\index{CAN\_F4R2\_FB23@{CAN\_F4R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB23}{CAN\_F4R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}\label{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB24@{CAN\_F4R2\_FB24}}
\index{CAN\_F4R2\_FB24@{CAN\_F4R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB24}{CAN\_F4R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}\label{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB25@{CAN\_F4R2\_FB25}}
\index{CAN\_F4R2\_FB25@{CAN\_F4R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB25}{CAN\_F4R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}\label{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB26@{CAN\_F4R2\_FB26}}
\index{CAN\_F4R2\_FB26@{CAN\_F4R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB26}{CAN\_F4R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}\label{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB27@{CAN\_F4R2\_FB27}}
\index{CAN\_F4R2\_FB27@{CAN\_F4R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB27}{CAN\_F4R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}\label{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB28@{CAN\_F4R2\_FB28}}
\index{CAN\_F4R2\_FB28@{CAN\_F4R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB28}{CAN\_F4R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}\label{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB29@{CAN\_F4R2\_FB29}}
\index{CAN\_F4R2\_FB29@{CAN\_F4R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB29}{CAN\_F4R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}\label{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB3@{CAN\_F4R2\_FB3}}
\index{CAN\_F4R2\_FB3@{CAN\_F4R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB3}{CAN\_F4R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}\label{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB30@{CAN\_F4R2\_FB30}}
\index{CAN\_F4R2\_FB30@{CAN\_F4R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB30}{CAN\_F4R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}\label{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB31@{CAN\_F4R2\_FB31}}
\index{CAN\_F4R2\_FB31@{CAN\_F4R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB31}{CAN\_F4R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}\label{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB4@{CAN\_F4R2\_FB4}}
\index{CAN\_F4R2\_FB4@{CAN\_F4R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB4}{CAN\_F4R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}\label{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB5@{CAN\_F4R2\_FB5}}
\index{CAN\_F4R2\_FB5@{CAN\_F4R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB5}{CAN\_F4R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}\label{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB6@{CAN\_F4R2\_FB6}}
\index{CAN\_F4R2\_FB6@{CAN\_F4R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB6}{CAN\_F4R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}\label{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB7@{CAN\_F4R2\_FB7}}
\index{CAN\_F4R2\_FB7@{CAN\_F4R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB7}{CAN\_F4R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}\label{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB8@{CAN\_F4R2\_FB8}}
\index{CAN\_F4R2\_FB8@{CAN\_F4R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB8}{CAN\_F4R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}\label{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB9@{CAN\_F4R2\_FB9}}
\index{CAN\_F4R2\_FB9@{CAN\_F4R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F4R2\_FB9}{CAN\_F4R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}\label{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB0@{CAN\_F5R1\_FB0}}
\index{CAN\_F5R1\_FB0@{CAN\_F5R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB0}{CAN\_F5R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}\label{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB1@{CAN\_F5R1\_FB1}}
\index{CAN\_F5R1\_FB1@{CAN\_F5R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB1}{CAN\_F5R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}\label{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB10@{CAN\_F5R1\_FB10}}
\index{CAN\_F5R1\_FB10@{CAN\_F5R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB10}{CAN\_F5R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}\label{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB11@{CAN\_F5R1\_FB11}}
\index{CAN\_F5R1\_FB11@{CAN\_F5R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB11}{CAN\_F5R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}\label{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB12@{CAN\_F5R1\_FB12}}
\index{CAN\_F5R1\_FB12@{CAN\_F5R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB12}{CAN\_F5R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}\label{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB13@{CAN\_F5R1\_FB13}}
\index{CAN\_F5R1\_FB13@{CAN\_F5R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB13}{CAN\_F5R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}\label{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB14@{CAN\_F5R1\_FB14}}
\index{CAN\_F5R1\_FB14@{CAN\_F5R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB14}{CAN\_F5R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}\label{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB15@{CAN\_F5R1\_FB15}}
\index{CAN\_F5R1\_FB15@{CAN\_F5R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB15}{CAN\_F5R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}\label{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB16@{CAN\_F5R1\_FB16}}
\index{CAN\_F5R1\_FB16@{CAN\_F5R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB16}{CAN\_F5R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}\label{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB17@{CAN\_F5R1\_FB17}}
\index{CAN\_F5R1\_FB17@{CAN\_F5R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB17}{CAN\_F5R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}\label{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB18@{CAN\_F5R1\_FB18}}
\index{CAN\_F5R1\_FB18@{CAN\_F5R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB18}{CAN\_F5R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}\label{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB19@{CAN\_F5R1\_FB19}}
\index{CAN\_F5R1\_FB19@{CAN\_F5R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB19}{CAN\_F5R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}\label{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB2@{CAN\_F5R1\_FB2}}
\index{CAN\_F5R1\_FB2@{CAN\_F5R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB2}{CAN\_F5R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}\label{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB20@{CAN\_F5R1\_FB20}}
\index{CAN\_F5R1\_FB20@{CAN\_F5R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB20}{CAN\_F5R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}\label{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB21@{CAN\_F5R1\_FB21}}
\index{CAN\_F5R1\_FB21@{CAN\_F5R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB21}{CAN\_F5R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}\label{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB22@{CAN\_F5R1\_FB22}}
\index{CAN\_F5R1\_FB22@{CAN\_F5R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB22}{CAN\_F5R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}\label{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB23@{CAN\_F5R1\_FB23}}
\index{CAN\_F5R1\_FB23@{CAN\_F5R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB23}{CAN\_F5R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}\label{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB24@{CAN\_F5R1\_FB24}}
\index{CAN\_F5R1\_FB24@{CAN\_F5R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB24}{CAN\_F5R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}\label{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB25@{CAN\_F5R1\_FB25}}
\index{CAN\_F5R1\_FB25@{CAN\_F5R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB25}{CAN\_F5R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}\label{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB26@{CAN\_F5R1\_FB26}}
\index{CAN\_F5R1\_FB26@{CAN\_F5R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB26}{CAN\_F5R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}\label{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB27@{CAN\_F5R1\_FB27}}
\index{CAN\_F5R1\_FB27@{CAN\_F5R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB27}{CAN\_F5R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}\label{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB28@{CAN\_F5R1\_FB28}}
\index{CAN\_F5R1\_FB28@{CAN\_F5R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB28}{CAN\_F5R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}\label{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB29@{CAN\_F5R1\_FB29}}
\index{CAN\_F5R1\_FB29@{CAN\_F5R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB29}{CAN\_F5R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}\label{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB3@{CAN\_F5R1\_FB3}}
\index{CAN\_F5R1\_FB3@{CAN\_F5R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB3}{CAN\_F5R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}\label{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB30@{CAN\_F5R1\_FB30}}
\index{CAN\_F5R1\_FB30@{CAN\_F5R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB30}{CAN\_F5R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}\label{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB31@{CAN\_F5R1\_FB31}}
\index{CAN\_F5R1\_FB31@{CAN\_F5R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB31}{CAN\_F5R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}\label{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB4@{CAN\_F5R1\_FB4}}
\index{CAN\_F5R1\_FB4@{CAN\_F5R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB4}{CAN\_F5R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}\label{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB5@{CAN\_F5R1\_FB5}}
\index{CAN\_F5R1\_FB5@{CAN\_F5R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB5}{CAN\_F5R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}\label{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB6@{CAN\_F5R1\_FB6}}
\index{CAN\_F5R1\_FB6@{CAN\_F5R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB6}{CAN\_F5R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}\label{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB7@{CAN\_F5R1\_FB7}}
\index{CAN\_F5R1\_FB7@{CAN\_F5R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB7}{CAN\_F5R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}\label{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB8@{CAN\_F5R1\_FB8}}
\index{CAN\_F5R1\_FB8@{CAN\_F5R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB8}{CAN\_F5R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}\label{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB9@{CAN\_F5R1\_FB9}}
\index{CAN\_F5R1\_FB9@{CAN\_F5R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R1\_FB9}{CAN\_F5R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}\label{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB0@{CAN\_F5R2\_FB0}}
\index{CAN\_F5R2\_FB0@{CAN\_F5R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB0}{CAN\_F5R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}\label{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB1@{CAN\_F5R2\_FB1}}
\index{CAN\_F5R2\_FB1@{CAN\_F5R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB1}{CAN\_F5R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}\label{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB10@{CAN\_F5R2\_FB10}}
\index{CAN\_F5R2\_FB10@{CAN\_F5R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB10}{CAN\_F5R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}\label{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB11@{CAN\_F5R2\_FB11}}
\index{CAN\_F5R2\_FB11@{CAN\_F5R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB11}{CAN\_F5R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}\label{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB12@{CAN\_F5R2\_FB12}}
\index{CAN\_F5R2\_FB12@{CAN\_F5R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB12}{CAN\_F5R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}\label{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB13@{CAN\_F5R2\_FB13}}
\index{CAN\_F5R2\_FB13@{CAN\_F5R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB13}{CAN\_F5R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}\label{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB14@{CAN\_F5R2\_FB14}}
\index{CAN\_F5R2\_FB14@{CAN\_F5R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB14}{CAN\_F5R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}\label{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB15@{CAN\_F5R2\_FB15}}
\index{CAN\_F5R2\_FB15@{CAN\_F5R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB15}{CAN\_F5R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}\label{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB16@{CAN\_F5R2\_FB16}}
\index{CAN\_F5R2\_FB16@{CAN\_F5R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB16}{CAN\_F5R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}\label{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB17@{CAN\_F5R2\_FB17}}
\index{CAN\_F5R2\_FB17@{CAN\_F5R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB17}{CAN\_F5R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}\label{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB18@{CAN\_F5R2\_FB18}}
\index{CAN\_F5R2\_FB18@{CAN\_F5R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB18}{CAN\_F5R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}\label{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB19@{CAN\_F5R2\_FB19}}
\index{CAN\_F5R2\_FB19@{CAN\_F5R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB19}{CAN\_F5R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}\label{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB2@{CAN\_F5R2\_FB2}}
\index{CAN\_F5R2\_FB2@{CAN\_F5R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB2}{CAN\_F5R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}\label{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB20@{CAN\_F5R2\_FB20}}
\index{CAN\_F5R2\_FB20@{CAN\_F5R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB20}{CAN\_F5R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}\label{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB21@{CAN\_F5R2\_FB21}}
\index{CAN\_F5R2\_FB21@{CAN\_F5R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB21}{CAN\_F5R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}\label{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB22@{CAN\_F5R2\_FB22}}
\index{CAN\_F5R2\_FB22@{CAN\_F5R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB22}{CAN\_F5R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}\label{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB23@{CAN\_F5R2\_FB23}}
\index{CAN\_F5R2\_FB23@{CAN\_F5R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB23}{CAN\_F5R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}\label{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB24@{CAN\_F5R2\_FB24}}
\index{CAN\_F5R2\_FB24@{CAN\_F5R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB24}{CAN\_F5R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}\label{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB25@{CAN\_F5R2\_FB25}}
\index{CAN\_F5R2\_FB25@{CAN\_F5R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB25}{CAN\_F5R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}\label{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB26@{CAN\_F5R2\_FB26}}
\index{CAN\_F5R2\_FB26@{CAN\_F5R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB26}{CAN\_F5R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}\label{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB27@{CAN\_F5R2\_FB27}}
\index{CAN\_F5R2\_FB27@{CAN\_F5R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB27}{CAN\_F5R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}\label{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB28@{CAN\_F5R2\_FB28}}
\index{CAN\_F5R2\_FB28@{CAN\_F5R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB28}{CAN\_F5R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}\label{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB29@{CAN\_F5R2\_FB29}}
\index{CAN\_F5R2\_FB29@{CAN\_F5R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB29}{CAN\_F5R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}\label{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB3@{CAN\_F5R2\_FB3}}
\index{CAN\_F5R2\_FB3@{CAN\_F5R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB3}{CAN\_F5R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}\label{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB30@{CAN\_F5R2\_FB30}}
\index{CAN\_F5R2\_FB30@{CAN\_F5R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB30}{CAN\_F5R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}\label{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB31@{CAN\_F5R2\_FB31}}
\index{CAN\_F5R2\_FB31@{CAN\_F5R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB31}{CAN\_F5R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}\label{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB4@{CAN\_F5R2\_FB4}}
\index{CAN\_F5R2\_FB4@{CAN\_F5R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB4}{CAN\_F5R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}\label{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB5@{CAN\_F5R2\_FB5}}
\index{CAN\_F5R2\_FB5@{CAN\_F5R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB5}{CAN\_F5R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}\label{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB6@{CAN\_F5R2\_FB6}}
\index{CAN\_F5R2\_FB6@{CAN\_F5R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB6}{CAN\_F5R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}\label{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB7@{CAN\_F5R2\_FB7}}
\index{CAN\_F5R2\_FB7@{CAN\_F5R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB7}{CAN\_F5R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}\label{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB8@{CAN\_F5R2\_FB8}}
\index{CAN\_F5R2\_FB8@{CAN\_F5R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB8}{CAN\_F5R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}\label{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB9@{CAN\_F5R2\_FB9}}
\index{CAN\_F5R2\_FB9@{CAN\_F5R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F5R2\_FB9}{CAN\_F5R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}\label{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB0@{CAN\_F6R1\_FB0}}
\index{CAN\_F6R1\_FB0@{CAN\_F6R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB0}{CAN\_F6R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}\label{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB1@{CAN\_F6R1\_FB1}}
\index{CAN\_F6R1\_FB1@{CAN\_F6R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB1}{CAN\_F6R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}\label{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB10@{CAN\_F6R1\_FB10}}
\index{CAN\_F6R1\_FB10@{CAN\_F6R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB10}{CAN\_F6R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}\label{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB11@{CAN\_F6R1\_FB11}}
\index{CAN\_F6R1\_FB11@{CAN\_F6R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB11}{CAN\_F6R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}\label{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB12@{CAN\_F6R1\_FB12}}
\index{CAN\_F6R1\_FB12@{CAN\_F6R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB12}{CAN\_F6R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}\label{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB13@{CAN\_F6R1\_FB13}}
\index{CAN\_F6R1\_FB13@{CAN\_F6R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB13}{CAN\_F6R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}\label{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB14@{CAN\_F6R1\_FB14}}
\index{CAN\_F6R1\_FB14@{CAN\_F6R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB14}{CAN\_F6R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}\label{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB15@{CAN\_F6R1\_FB15}}
\index{CAN\_F6R1\_FB15@{CAN\_F6R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB15}{CAN\_F6R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}\label{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB16@{CAN\_F6R1\_FB16}}
\index{CAN\_F6R1\_FB16@{CAN\_F6R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB16}{CAN\_F6R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}\label{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB17@{CAN\_F6R1\_FB17}}
\index{CAN\_F6R1\_FB17@{CAN\_F6R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB17}{CAN\_F6R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}\label{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB18@{CAN\_F6R1\_FB18}}
\index{CAN\_F6R1\_FB18@{CAN\_F6R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB18}{CAN\_F6R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}\label{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB19@{CAN\_F6R1\_FB19}}
\index{CAN\_F6R1\_FB19@{CAN\_F6R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB19}{CAN\_F6R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}\label{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB2@{CAN\_F6R1\_FB2}}
\index{CAN\_F6R1\_FB2@{CAN\_F6R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB2}{CAN\_F6R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}\label{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB20@{CAN\_F6R1\_FB20}}
\index{CAN\_F6R1\_FB20@{CAN\_F6R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB20}{CAN\_F6R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}\label{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB21@{CAN\_F6R1\_FB21}}
\index{CAN\_F6R1\_FB21@{CAN\_F6R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB21}{CAN\_F6R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}\label{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB22@{CAN\_F6R1\_FB22}}
\index{CAN\_F6R1\_FB22@{CAN\_F6R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB22}{CAN\_F6R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}\label{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB23@{CAN\_F6R1\_FB23}}
\index{CAN\_F6R1\_FB23@{CAN\_F6R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB23}{CAN\_F6R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}\label{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB24@{CAN\_F6R1\_FB24}}
\index{CAN\_F6R1\_FB24@{CAN\_F6R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB24}{CAN\_F6R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}\label{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB25@{CAN\_F6R1\_FB25}}
\index{CAN\_F6R1\_FB25@{CAN\_F6R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB25}{CAN\_F6R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}\label{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB26@{CAN\_F6R1\_FB26}}
\index{CAN\_F6R1\_FB26@{CAN\_F6R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB26}{CAN\_F6R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}\label{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB27@{CAN\_F6R1\_FB27}}
\index{CAN\_F6R1\_FB27@{CAN\_F6R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB27}{CAN\_F6R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}\label{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB28@{CAN\_F6R1\_FB28}}
\index{CAN\_F6R1\_FB28@{CAN\_F6R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB28}{CAN\_F6R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}\label{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB29@{CAN\_F6R1\_FB29}}
\index{CAN\_F6R1\_FB29@{CAN\_F6R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB29}{CAN\_F6R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}\label{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB3@{CAN\_F6R1\_FB3}}
\index{CAN\_F6R1\_FB3@{CAN\_F6R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB3}{CAN\_F6R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}\label{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB30@{CAN\_F6R1\_FB30}}
\index{CAN\_F6R1\_FB30@{CAN\_F6R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB30}{CAN\_F6R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}\label{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB31@{CAN\_F6R1\_FB31}}
\index{CAN\_F6R1\_FB31@{CAN\_F6R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB31}{CAN\_F6R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}\label{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB4@{CAN\_F6R1\_FB4}}
\index{CAN\_F6R1\_FB4@{CAN\_F6R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB4}{CAN\_F6R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}\label{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB5@{CAN\_F6R1\_FB5}}
\index{CAN\_F6R1\_FB5@{CAN\_F6R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB5}{CAN\_F6R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}\label{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB6@{CAN\_F6R1\_FB6}}
\index{CAN\_F6R1\_FB6@{CAN\_F6R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB6}{CAN\_F6R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}\label{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB7@{CAN\_F6R1\_FB7}}
\index{CAN\_F6R1\_FB7@{CAN\_F6R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB7}{CAN\_F6R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}\label{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB8@{CAN\_F6R1\_FB8}}
\index{CAN\_F6R1\_FB8@{CAN\_F6R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB8}{CAN\_F6R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}\label{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB9@{CAN\_F6R1\_FB9}}
\index{CAN\_F6R1\_FB9@{CAN\_F6R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R1\_FB9}{CAN\_F6R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}\label{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB0@{CAN\_F6R2\_FB0}}
\index{CAN\_F6R2\_FB0@{CAN\_F6R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB0}{CAN\_F6R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}\label{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB1@{CAN\_F6R2\_FB1}}
\index{CAN\_F6R2\_FB1@{CAN\_F6R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB1}{CAN\_F6R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}\label{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB10@{CAN\_F6R2\_FB10}}
\index{CAN\_F6R2\_FB10@{CAN\_F6R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB10}{CAN\_F6R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}\label{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB11@{CAN\_F6R2\_FB11}}
\index{CAN\_F6R2\_FB11@{CAN\_F6R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB11}{CAN\_F6R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}\label{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB12@{CAN\_F6R2\_FB12}}
\index{CAN\_F6R2\_FB12@{CAN\_F6R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB12}{CAN\_F6R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}\label{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB13@{CAN\_F6R2\_FB13}}
\index{CAN\_F6R2\_FB13@{CAN\_F6R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB13}{CAN\_F6R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}\label{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB14@{CAN\_F6R2\_FB14}}
\index{CAN\_F6R2\_FB14@{CAN\_F6R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB14}{CAN\_F6R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}\label{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB15@{CAN\_F6R2\_FB15}}
\index{CAN\_F6R2\_FB15@{CAN\_F6R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB15}{CAN\_F6R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}\label{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB16@{CAN\_F6R2\_FB16}}
\index{CAN\_F6R2\_FB16@{CAN\_F6R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB16}{CAN\_F6R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}\label{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB17@{CAN\_F6R2\_FB17}}
\index{CAN\_F6R2\_FB17@{CAN\_F6R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB17}{CAN\_F6R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}\label{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB18@{CAN\_F6R2\_FB18}}
\index{CAN\_F6R2\_FB18@{CAN\_F6R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB18}{CAN\_F6R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}\label{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB19@{CAN\_F6R2\_FB19}}
\index{CAN\_F6R2\_FB19@{CAN\_F6R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB19}{CAN\_F6R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}\label{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB2@{CAN\_F6R2\_FB2}}
\index{CAN\_F6R2\_FB2@{CAN\_F6R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB2}{CAN\_F6R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}\label{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB20@{CAN\_F6R2\_FB20}}
\index{CAN\_F6R2\_FB20@{CAN\_F6R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB20}{CAN\_F6R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}\label{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB21@{CAN\_F6R2\_FB21}}
\index{CAN\_F6R2\_FB21@{CAN\_F6R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB21}{CAN\_F6R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}\label{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB22@{CAN\_F6R2\_FB22}}
\index{CAN\_F6R2\_FB22@{CAN\_F6R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB22}{CAN\_F6R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}\label{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB23@{CAN\_F6R2\_FB23}}
\index{CAN\_F6R2\_FB23@{CAN\_F6R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB23}{CAN\_F6R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}\label{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB24@{CAN\_F6R2\_FB24}}
\index{CAN\_F6R2\_FB24@{CAN\_F6R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB24}{CAN\_F6R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}\label{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB25@{CAN\_F6R2\_FB25}}
\index{CAN\_F6R2\_FB25@{CAN\_F6R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB25}{CAN\_F6R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}\label{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB26@{CAN\_F6R2\_FB26}}
\index{CAN\_F6R2\_FB26@{CAN\_F6R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB26}{CAN\_F6R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}\label{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB27@{CAN\_F6R2\_FB27}}
\index{CAN\_F6R2\_FB27@{CAN\_F6R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB27}{CAN\_F6R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}\label{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB28@{CAN\_F6R2\_FB28}}
\index{CAN\_F6R2\_FB28@{CAN\_F6R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB28}{CAN\_F6R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}\label{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB29@{CAN\_F6R2\_FB29}}
\index{CAN\_F6R2\_FB29@{CAN\_F6R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB29}{CAN\_F6R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}\label{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB3@{CAN\_F6R2\_FB3}}
\index{CAN\_F6R2\_FB3@{CAN\_F6R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB3}{CAN\_F6R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}\label{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB30@{CAN\_F6R2\_FB30}}
\index{CAN\_F6R2\_FB30@{CAN\_F6R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB30}{CAN\_F6R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}\label{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB31@{CAN\_F6R2\_FB31}}
\index{CAN\_F6R2\_FB31@{CAN\_F6R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB31}{CAN\_F6R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}\label{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB4@{CAN\_F6R2\_FB4}}
\index{CAN\_F6R2\_FB4@{CAN\_F6R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB4}{CAN\_F6R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}\label{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB5@{CAN\_F6R2\_FB5}}
\index{CAN\_F6R2\_FB5@{CAN\_F6R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB5}{CAN\_F6R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}\label{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB6@{CAN\_F6R2\_FB6}}
\index{CAN\_F6R2\_FB6@{CAN\_F6R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB6}{CAN\_F6R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}\label{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB7@{CAN\_F6R2\_FB7}}
\index{CAN\_F6R2\_FB7@{CAN\_F6R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB7}{CAN\_F6R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}\label{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB8@{CAN\_F6R2\_FB8}}
\index{CAN\_F6R2\_FB8@{CAN\_F6R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB8}{CAN\_F6R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}\label{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB9@{CAN\_F6R2\_FB9}}
\index{CAN\_F6R2\_FB9@{CAN\_F6R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F6R2\_FB9}{CAN\_F6R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}\label{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB0@{CAN\_F7R1\_FB0}}
\index{CAN\_F7R1\_FB0@{CAN\_F7R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB0}{CAN\_F7R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}\label{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB1@{CAN\_F7R1\_FB1}}
\index{CAN\_F7R1\_FB1@{CAN\_F7R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB1}{CAN\_F7R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}\label{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB10@{CAN\_F7R1\_FB10}}
\index{CAN\_F7R1\_FB10@{CAN\_F7R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB10}{CAN\_F7R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}\label{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB11@{CAN\_F7R1\_FB11}}
\index{CAN\_F7R1\_FB11@{CAN\_F7R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB11}{CAN\_F7R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}\label{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB12@{CAN\_F7R1\_FB12}}
\index{CAN\_F7R1\_FB12@{CAN\_F7R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB12}{CAN\_F7R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}\label{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB13@{CAN\_F7R1\_FB13}}
\index{CAN\_F7R1\_FB13@{CAN\_F7R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB13}{CAN\_F7R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}\label{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB14@{CAN\_F7R1\_FB14}}
\index{CAN\_F7R1\_FB14@{CAN\_F7R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB14}{CAN\_F7R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}\label{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB15@{CAN\_F7R1\_FB15}}
\index{CAN\_F7R1\_FB15@{CAN\_F7R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB15}{CAN\_F7R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}\label{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB16@{CAN\_F7R1\_FB16}}
\index{CAN\_F7R1\_FB16@{CAN\_F7R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB16}{CAN\_F7R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}\label{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB17@{CAN\_F7R1\_FB17}}
\index{CAN\_F7R1\_FB17@{CAN\_F7R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB17}{CAN\_F7R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}\label{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB18@{CAN\_F7R1\_FB18}}
\index{CAN\_F7R1\_FB18@{CAN\_F7R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB18}{CAN\_F7R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}\label{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB19@{CAN\_F7R1\_FB19}}
\index{CAN\_F7R1\_FB19@{CAN\_F7R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB19}{CAN\_F7R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}\label{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB2@{CAN\_F7R1\_FB2}}
\index{CAN\_F7R1\_FB2@{CAN\_F7R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB2}{CAN\_F7R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}\label{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB20@{CAN\_F7R1\_FB20}}
\index{CAN\_F7R1\_FB20@{CAN\_F7R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB20}{CAN\_F7R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}\label{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB21@{CAN\_F7R1\_FB21}}
\index{CAN\_F7R1\_FB21@{CAN\_F7R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB21}{CAN\_F7R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}\label{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB22@{CAN\_F7R1\_FB22}}
\index{CAN\_F7R1\_FB22@{CAN\_F7R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB22}{CAN\_F7R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}\label{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB23@{CAN\_F7R1\_FB23}}
\index{CAN\_F7R1\_FB23@{CAN\_F7R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB23}{CAN\_F7R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}\label{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB24@{CAN\_F7R1\_FB24}}
\index{CAN\_F7R1\_FB24@{CAN\_F7R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB24}{CAN\_F7R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}\label{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB25@{CAN\_F7R1\_FB25}}
\index{CAN\_F7R1\_FB25@{CAN\_F7R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB25}{CAN\_F7R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}\label{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB26@{CAN\_F7R1\_FB26}}
\index{CAN\_F7R1\_FB26@{CAN\_F7R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB26}{CAN\_F7R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}\label{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB27@{CAN\_F7R1\_FB27}}
\index{CAN\_F7R1\_FB27@{CAN\_F7R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB27}{CAN\_F7R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}\label{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB28@{CAN\_F7R1\_FB28}}
\index{CAN\_F7R1\_FB28@{CAN\_F7R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB28}{CAN\_F7R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}\label{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB29@{CAN\_F7R1\_FB29}}
\index{CAN\_F7R1\_FB29@{CAN\_F7R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB29}{CAN\_F7R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}\label{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB3@{CAN\_F7R1\_FB3}}
\index{CAN\_F7R1\_FB3@{CAN\_F7R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB3}{CAN\_F7R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}\label{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB30@{CAN\_F7R1\_FB30}}
\index{CAN\_F7R1\_FB30@{CAN\_F7R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB30}{CAN\_F7R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}\label{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB31@{CAN\_F7R1\_FB31}}
\index{CAN\_F7R1\_FB31@{CAN\_F7R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB31}{CAN\_F7R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}\label{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB4@{CAN\_F7R1\_FB4}}
\index{CAN\_F7R1\_FB4@{CAN\_F7R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB4}{CAN\_F7R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}\label{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB5@{CAN\_F7R1\_FB5}}
\index{CAN\_F7R1\_FB5@{CAN\_F7R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB5}{CAN\_F7R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}\label{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB6@{CAN\_F7R1\_FB6}}
\index{CAN\_F7R1\_FB6@{CAN\_F7R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB6}{CAN\_F7R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}\label{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB7@{CAN\_F7R1\_FB7}}
\index{CAN\_F7R1\_FB7@{CAN\_F7R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB7}{CAN\_F7R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}\label{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB8@{CAN\_F7R1\_FB8}}
\index{CAN\_F7R1\_FB8@{CAN\_F7R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB8}{CAN\_F7R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}\label{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB9@{CAN\_F7R1\_FB9}}
\index{CAN\_F7R1\_FB9@{CAN\_F7R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R1\_FB9}{CAN\_F7R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}\label{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB0@{CAN\_F7R2\_FB0}}
\index{CAN\_F7R2\_FB0@{CAN\_F7R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB0}{CAN\_F7R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}\label{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB1@{CAN\_F7R2\_FB1}}
\index{CAN\_F7R2\_FB1@{CAN\_F7R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB1}{CAN\_F7R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}\label{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB10@{CAN\_F7R2\_FB10}}
\index{CAN\_F7R2\_FB10@{CAN\_F7R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB10}{CAN\_F7R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}\label{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB11@{CAN\_F7R2\_FB11}}
\index{CAN\_F7R2\_FB11@{CAN\_F7R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB11}{CAN\_F7R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}\label{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB12@{CAN\_F7R2\_FB12}}
\index{CAN\_F7R2\_FB12@{CAN\_F7R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB12}{CAN\_F7R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}\label{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB13@{CAN\_F7R2\_FB13}}
\index{CAN\_F7R2\_FB13@{CAN\_F7R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB13}{CAN\_F7R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}\label{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB14@{CAN\_F7R2\_FB14}}
\index{CAN\_F7R2\_FB14@{CAN\_F7R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB14}{CAN\_F7R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}\label{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB15@{CAN\_F7R2\_FB15}}
\index{CAN\_F7R2\_FB15@{CAN\_F7R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB15}{CAN\_F7R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}\label{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB16@{CAN\_F7R2\_FB16}}
\index{CAN\_F7R2\_FB16@{CAN\_F7R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB16}{CAN\_F7R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}\label{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB17@{CAN\_F7R2\_FB17}}
\index{CAN\_F7R2\_FB17@{CAN\_F7R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB17}{CAN\_F7R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}\label{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB18@{CAN\_F7R2\_FB18}}
\index{CAN\_F7R2\_FB18@{CAN\_F7R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB18}{CAN\_F7R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}\label{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB19@{CAN\_F7R2\_FB19}}
\index{CAN\_F7R2\_FB19@{CAN\_F7R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB19}{CAN\_F7R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}\label{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB2@{CAN\_F7R2\_FB2}}
\index{CAN\_F7R2\_FB2@{CAN\_F7R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB2}{CAN\_F7R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}\label{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB20@{CAN\_F7R2\_FB20}}
\index{CAN\_F7R2\_FB20@{CAN\_F7R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB20}{CAN\_F7R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}\label{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB21@{CAN\_F7R2\_FB21}}
\index{CAN\_F7R2\_FB21@{CAN\_F7R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB21}{CAN\_F7R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}\label{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB22@{CAN\_F7R2\_FB22}}
\index{CAN\_F7R2\_FB22@{CAN\_F7R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB22}{CAN\_F7R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}\label{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB23@{CAN\_F7R2\_FB23}}
\index{CAN\_F7R2\_FB23@{CAN\_F7R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB23}{CAN\_F7R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}\label{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB24@{CAN\_F7R2\_FB24}}
\index{CAN\_F7R2\_FB24@{CAN\_F7R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB24}{CAN\_F7R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}\label{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB25@{CAN\_F7R2\_FB25}}
\index{CAN\_F7R2\_FB25@{CAN\_F7R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB25}{CAN\_F7R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}\label{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB26@{CAN\_F7R2\_FB26}}
\index{CAN\_F7R2\_FB26@{CAN\_F7R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB26}{CAN\_F7R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}\label{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB27@{CAN\_F7R2\_FB27}}
\index{CAN\_F7R2\_FB27@{CAN\_F7R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB27}{CAN\_F7R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}\label{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB28@{CAN\_F7R2\_FB28}}
\index{CAN\_F7R2\_FB28@{CAN\_F7R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB28}{CAN\_F7R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}\label{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB29@{CAN\_F7R2\_FB29}}
\index{CAN\_F7R2\_FB29@{CAN\_F7R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB29}{CAN\_F7R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}\label{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB3@{CAN\_F7R2\_FB3}}
\index{CAN\_F7R2\_FB3@{CAN\_F7R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB3}{CAN\_F7R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}\label{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB30@{CAN\_F7R2\_FB30}}
\index{CAN\_F7R2\_FB30@{CAN\_F7R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB30}{CAN\_F7R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}\label{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB31@{CAN\_F7R2\_FB31}}
\index{CAN\_F7R2\_FB31@{CAN\_F7R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB31}{CAN\_F7R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}\label{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB4@{CAN\_F7R2\_FB4}}
\index{CAN\_F7R2\_FB4@{CAN\_F7R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB4}{CAN\_F7R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}\label{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB5@{CAN\_F7R2\_FB5}}
\index{CAN\_F7R2\_FB5@{CAN\_F7R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB5}{CAN\_F7R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}\label{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB6@{CAN\_F7R2\_FB6}}
\index{CAN\_F7R2\_FB6@{CAN\_F7R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB6}{CAN\_F7R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}\label{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB7@{CAN\_F7R2\_FB7}}
\index{CAN\_F7R2\_FB7@{CAN\_F7R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB7}{CAN\_F7R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}\label{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB8@{CAN\_F7R2\_FB8}}
\index{CAN\_F7R2\_FB8@{CAN\_F7R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB8}{CAN\_F7R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}\label{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB9@{CAN\_F7R2\_FB9}}
\index{CAN\_F7R2\_FB9@{CAN\_F7R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F7R2\_FB9}{CAN\_F7R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}\label{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB0@{CAN\_F8R1\_FB0}}
\index{CAN\_F8R1\_FB0@{CAN\_F8R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB0}{CAN\_F8R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}\label{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB1@{CAN\_F8R1\_FB1}}
\index{CAN\_F8R1\_FB1@{CAN\_F8R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB1}{CAN\_F8R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}\label{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB10@{CAN\_F8R1\_FB10}}
\index{CAN\_F8R1\_FB10@{CAN\_F8R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB10}{CAN\_F8R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}\label{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB11@{CAN\_F8R1\_FB11}}
\index{CAN\_F8R1\_FB11@{CAN\_F8R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB11}{CAN\_F8R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}\label{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB12@{CAN\_F8R1\_FB12}}
\index{CAN\_F8R1\_FB12@{CAN\_F8R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB12}{CAN\_F8R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}\label{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB13@{CAN\_F8R1\_FB13}}
\index{CAN\_F8R1\_FB13@{CAN\_F8R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB13}{CAN\_F8R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}\label{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB14@{CAN\_F8R1\_FB14}}
\index{CAN\_F8R1\_FB14@{CAN\_F8R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB14}{CAN\_F8R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}\label{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB15@{CAN\_F8R1\_FB15}}
\index{CAN\_F8R1\_FB15@{CAN\_F8R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB15}{CAN\_F8R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}\label{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB16@{CAN\_F8R1\_FB16}}
\index{CAN\_F8R1\_FB16@{CAN\_F8R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB16}{CAN\_F8R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}\label{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB17@{CAN\_F8R1\_FB17}}
\index{CAN\_F8R1\_FB17@{CAN\_F8R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB17}{CAN\_F8R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}\label{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB18@{CAN\_F8R1\_FB18}}
\index{CAN\_F8R1\_FB18@{CAN\_F8R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB18}{CAN\_F8R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}\label{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB19@{CAN\_F8R1\_FB19}}
\index{CAN\_F8R1\_FB19@{CAN\_F8R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB19}{CAN\_F8R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}\label{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB2@{CAN\_F8R1\_FB2}}
\index{CAN\_F8R1\_FB2@{CAN\_F8R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB2}{CAN\_F8R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}\label{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB20@{CAN\_F8R1\_FB20}}
\index{CAN\_F8R1\_FB20@{CAN\_F8R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB20}{CAN\_F8R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}\label{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB21@{CAN\_F8R1\_FB21}}
\index{CAN\_F8R1\_FB21@{CAN\_F8R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB21}{CAN\_F8R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}\label{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB22@{CAN\_F8R1\_FB22}}
\index{CAN\_F8R1\_FB22@{CAN\_F8R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB22}{CAN\_F8R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}\label{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB23@{CAN\_F8R1\_FB23}}
\index{CAN\_F8R1\_FB23@{CAN\_F8R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB23}{CAN\_F8R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}\label{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB24@{CAN\_F8R1\_FB24}}
\index{CAN\_F8R1\_FB24@{CAN\_F8R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB24}{CAN\_F8R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}\label{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB25@{CAN\_F8R1\_FB25}}
\index{CAN\_F8R1\_FB25@{CAN\_F8R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB25}{CAN\_F8R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}\label{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB26@{CAN\_F8R1\_FB26}}
\index{CAN\_F8R1\_FB26@{CAN\_F8R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB26}{CAN\_F8R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}\label{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB27@{CAN\_F8R1\_FB27}}
\index{CAN\_F8R1\_FB27@{CAN\_F8R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB27}{CAN\_F8R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}\label{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB28@{CAN\_F8R1\_FB28}}
\index{CAN\_F8R1\_FB28@{CAN\_F8R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB28}{CAN\_F8R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}\label{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB29@{CAN\_F8R1\_FB29}}
\index{CAN\_F8R1\_FB29@{CAN\_F8R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB29}{CAN\_F8R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}\label{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB3@{CAN\_F8R1\_FB3}}
\index{CAN\_F8R1\_FB3@{CAN\_F8R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB3}{CAN\_F8R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}\label{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB30@{CAN\_F8R1\_FB30}}
\index{CAN\_F8R1\_FB30@{CAN\_F8R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB30}{CAN\_F8R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}\label{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB31@{CAN\_F8R1\_FB31}}
\index{CAN\_F8R1\_FB31@{CAN\_F8R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB31}{CAN\_F8R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}\label{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB4@{CAN\_F8R1\_FB4}}
\index{CAN\_F8R1\_FB4@{CAN\_F8R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB4}{CAN\_F8R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}\label{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB5@{CAN\_F8R1\_FB5}}
\index{CAN\_F8R1\_FB5@{CAN\_F8R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB5}{CAN\_F8R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}\label{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB6@{CAN\_F8R1\_FB6}}
\index{CAN\_F8R1\_FB6@{CAN\_F8R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB6}{CAN\_F8R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}\label{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB7@{CAN\_F8R1\_FB7}}
\index{CAN\_F8R1\_FB7@{CAN\_F8R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB7}{CAN\_F8R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}\label{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB8@{CAN\_F8R1\_FB8}}
\index{CAN\_F8R1\_FB8@{CAN\_F8R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB8}{CAN\_F8R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}\label{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB9@{CAN\_F8R1\_FB9}}
\index{CAN\_F8R1\_FB9@{CAN\_F8R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R1\_FB9}{CAN\_F8R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}\label{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB0@{CAN\_F8R2\_FB0}}
\index{CAN\_F8R2\_FB0@{CAN\_F8R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB0}{CAN\_F8R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}\label{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB1@{CAN\_F8R2\_FB1}}
\index{CAN\_F8R2\_FB1@{CAN\_F8R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB1}{CAN\_F8R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}\label{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB10@{CAN\_F8R2\_FB10}}
\index{CAN\_F8R2\_FB10@{CAN\_F8R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB10}{CAN\_F8R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}\label{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB11@{CAN\_F8R2\_FB11}}
\index{CAN\_F8R2\_FB11@{CAN\_F8R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB11}{CAN\_F8R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}\label{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB12@{CAN\_F8R2\_FB12}}
\index{CAN\_F8R2\_FB12@{CAN\_F8R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB12}{CAN\_F8R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}\label{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB13@{CAN\_F8R2\_FB13}}
\index{CAN\_F8R2\_FB13@{CAN\_F8R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB13}{CAN\_F8R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}\label{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB14@{CAN\_F8R2\_FB14}}
\index{CAN\_F8R2\_FB14@{CAN\_F8R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB14}{CAN\_F8R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}\label{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB15@{CAN\_F8R2\_FB15}}
\index{CAN\_F8R2\_FB15@{CAN\_F8R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB15}{CAN\_F8R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}\label{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB16@{CAN\_F8R2\_FB16}}
\index{CAN\_F8R2\_FB16@{CAN\_F8R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB16}{CAN\_F8R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}\label{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB17@{CAN\_F8R2\_FB17}}
\index{CAN\_F8R2\_FB17@{CAN\_F8R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB17}{CAN\_F8R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}\label{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB18@{CAN\_F8R2\_FB18}}
\index{CAN\_F8R2\_FB18@{CAN\_F8R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB18}{CAN\_F8R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}\label{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB19@{CAN\_F8R2\_FB19}}
\index{CAN\_F8R2\_FB19@{CAN\_F8R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB19}{CAN\_F8R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}\label{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB2@{CAN\_F8R2\_FB2}}
\index{CAN\_F8R2\_FB2@{CAN\_F8R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB2}{CAN\_F8R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}\label{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB20@{CAN\_F8R2\_FB20}}
\index{CAN\_F8R2\_FB20@{CAN\_F8R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB20}{CAN\_F8R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}\label{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB21@{CAN\_F8R2\_FB21}}
\index{CAN\_F8R2\_FB21@{CAN\_F8R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB21}{CAN\_F8R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}\label{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB22@{CAN\_F8R2\_FB22}}
\index{CAN\_F8R2\_FB22@{CAN\_F8R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB22}{CAN\_F8R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}\label{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB23@{CAN\_F8R2\_FB23}}
\index{CAN\_F8R2\_FB23@{CAN\_F8R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB23}{CAN\_F8R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}\label{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB24@{CAN\_F8R2\_FB24}}
\index{CAN\_F8R2\_FB24@{CAN\_F8R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB24}{CAN\_F8R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}\label{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB25@{CAN\_F8R2\_FB25}}
\index{CAN\_F8R2\_FB25@{CAN\_F8R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB25}{CAN\_F8R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}\label{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB26@{CAN\_F8R2\_FB26}}
\index{CAN\_F8R2\_FB26@{CAN\_F8R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB26}{CAN\_F8R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}\label{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB27@{CAN\_F8R2\_FB27}}
\index{CAN\_F8R2\_FB27@{CAN\_F8R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB27}{CAN\_F8R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}\label{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB28@{CAN\_F8R2\_FB28}}
\index{CAN\_F8R2\_FB28@{CAN\_F8R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB28}{CAN\_F8R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}\label{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB29@{CAN\_F8R2\_FB29}}
\index{CAN\_F8R2\_FB29@{CAN\_F8R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB29}{CAN\_F8R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}\label{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB3@{CAN\_F8R2\_FB3}}
\index{CAN\_F8R2\_FB3@{CAN\_F8R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB3}{CAN\_F8R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}\label{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB30@{CAN\_F8R2\_FB30}}
\index{CAN\_F8R2\_FB30@{CAN\_F8R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB30}{CAN\_F8R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}\label{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB31@{CAN\_F8R2\_FB31}}
\index{CAN\_F8R2\_FB31@{CAN\_F8R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB31}{CAN\_F8R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}\label{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB4@{CAN\_F8R2\_FB4}}
\index{CAN\_F8R2\_FB4@{CAN\_F8R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB4}{CAN\_F8R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}\label{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB5@{CAN\_F8R2\_FB5}}
\index{CAN\_F8R2\_FB5@{CAN\_F8R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB5}{CAN\_F8R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}\label{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB6@{CAN\_F8R2\_FB6}}
\index{CAN\_F8R2\_FB6@{CAN\_F8R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB6}{CAN\_F8R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}\label{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB7@{CAN\_F8R2\_FB7}}
\index{CAN\_F8R2\_FB7@{CAN\_F8R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB7}{CAN\_F8R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}\label{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB8@{CAN\_F8R2\_FB8}}
\index{CAN\_F8R2\_FB8@{CAN\_F8R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB8}{CAN\_F8R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}\label{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB9@{CAN\_F8R2\_FB9}}
\index{CAN\_F8R2\_FB9@{CAN\_F8R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F8R2\_FB9}{CAN\_F8R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}\label{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB0@{CAN\_F9R1\_FB0}}
\index{CAN\_F9R1\_FB0@{CAN\_F9R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB0}{CAN\_F9R1\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}\label{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB1@{CAN\_F9R1\_FB1}}
\index{CAN\_F9R1\_FB1@{CAN\_F9R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB1}{CAN\_F9R1\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}\label{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB10@{CAN\_F9R1\_FB10}}
\index{CAN\_F9R1\_FB10@{CAN\_F9R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB10}{CAN\_F9R1\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}\label{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB11@{CAN\_F9R1\_FB11}}
\index{CAN\_F9R1\_FB11@{CAN\_F9R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB11}{CAN\_F9R1\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}\label{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB12@{CAN\_F9R1\_FB12}}
\index{CAN\_F9R1\_FB12@{CAN\_F9R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB12}{CAN\_F9R1\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}\label{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB13@{CAN\_F9R1\_FB13}}
\index{CAN\_F9R1\_FB13@{CAN\_F9R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB13}{CAN\_F9R1\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}\label{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB14@{CAN\_F9R1\_FB14}}
\index{CAN\_F9R1\_FB14@{CAN\_F9R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB14}{CAN\_F9R1\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}\label{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB15@{CAN\_F9R1\_FB15}}
\index{CAN\_F9R1\_FB15@{CAN\_F9R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB15}{CAN\_F9R1\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}\label{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB16@{CAN\_F9R1\_FB16}}
\index{CAN\_F9R1\_FB16@{CAN\_F9R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB16}{CAN\_F9R1\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}\label{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB17@{CAN\_F9R1\_FB17}}
\index{CAN\_F9R1\_FB17@{CAN\_F9R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB17}{CAN\_F9R1\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}\label{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB18@{CAN\_F9R1\_FB18}}
\index{CAN\_F9R1\_FB18@{CAN\_F9R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB18}{CAN\_F9R1\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}\label{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB19@{CAN\_F9R1\_FB19}}
\index{CAN\_F9R1\_FB19@{CAN\_F9R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB19}{CAN\_F9R1\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}\label{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB2@{CAN\_F9R1\_FB2}}
\index{CAN\_F9R1\_FB2@{CAN\_F9R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB2}{CAN\_F9R1\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}\label{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB20@{CAN\_F9R1\_FB20}}
\index{CAN\_F9R1\_FB20@{CAN\_F9R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB20}{CAN\_F9R1\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}\label{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB21@{CAN\_F9R1\_FB21}}
\index{CAN\_F9R1\_FB21@{CAN\_F9R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB21}{CAN\_F9R1\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}\label{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB22@{CAN\_F9R1\_FB22}}
\index{CAN\_F9R1\_FB22@{CAN\_F9R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB22}{CAN\_F9R1\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}\label{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB23@{CAN\_F9R1\_FB23}}
\index{CAN\_F9R1\_FB23@{CAN\_F9R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB23}{CAN\_F9R1\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}\label{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB24@{CAN\_F9R1\_FB24}}
\index{CAN\_F9R1\_FB24@{CAN\_F9R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB24}{CAN\_F9R1\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}\label{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB25@{CAN\_F9R1\_FB25}}
\index{CAN\_F9R1\_FB25@{CAN\_F9R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB25}{CAN\_F9R1\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}\label{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB26@{CAN\_F9R1\_FB26}}
\index{CAN\_F9R1\_FB26@{CAN\_F9R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB26}{CAN\_F9R1\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}\label{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB27@{CAN\_F9R1\_FB27}}
\index{CAN\_F9R1\_FB27@{CAN\_F9R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB27}{CAN\_F9R1\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}\label{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB28@{CAN\_F9R1\_FB28}}
\index{CAN\_F9R1\_FB28@{CAN\_F9R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB28}{CAN\_F9R1\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}\label{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB29@{CAN\_F9R1\_FB29}}
\index{CAN\_F9R1\_FB29@{CAN\_F9R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB29}{CAN\_F9R1\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}\label{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB3@{CAN\_F9R1\_FB3}}
\index{CAN\_F9R1\_FB3@{CAN\_F9R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB3}{CAN\_F9R1\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}\label{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB30@{CAN\_F9R1\_FB30}}
\index{CAN\_F9R1\_FB30@{CAN\_F9R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB30}{CAN\_F9R1\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}\label{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB31@{CAN\_F9R1\_FB31}}
\index{CAN\_F9R1\_FB31@{CAN\_F9R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB31}{CAN\_F9R1\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}\label{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB4@{CAN\_F9R1\_FB4}}
\index{CAN\_F9R1\_FB4@{CAN\_F9R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB4}{CAN\_F9R1\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}\label{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB5@{CAN\_F9R1\_FB5}}
\index{CAN\_F9R1\_FB5@{CAN\_F9R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB5}{CAN\_F9R1\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}\label{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB6@{CAN\_F9R1\_FB6}}
\index{CAN\_F9R1\_FB6@{CAN\_F9R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB6}{CAN\_F9R1\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}\label{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB7@{CAN\_F9R1\_FB7}}
\index{CAN\_F9R1\_FB7@{CAN\_F9R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB7}{CAN\_F9R1\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}\label{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB8@{CAN\_F9R1\_FB8}}
\index{CAN\_F9R1\_FB8@{CAN\_F9R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB8}{CAN\_F9R1\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}\label{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB9@{CAN\_F9R1\_FB9}}
\index{CAN\_F9R1\_FB9@{CAN\_F9R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R1\_FB9}{CAN\_F9R1\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}\label{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB0@{CAN\_F9R2\_FB0}}
\index{CAN\_F9R2\_FB0@{CAN\_F9R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB0}{CAN\_F9R2\_FB0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB0~((uint32\+\_\+t)0x00000001)}

Filter bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}\label{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB1@{CAN\_F9R2\_FB1}}
\index{CAN\_F9R2\_FB1@{CAN\_F9R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB1}{CAN\_F9R2\_FB1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB1~((uint32\+\_\+t)0x00000002)}

Filter bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}\label{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB10@{CAN\_F9R2\_FB10}}
\index{CAN\_F9R2\_FB10@{CAN\_F9R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB10}{CAN\_F9R2\_FB10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB10~((uint32\+\_\+t)0x00000400)}

Filter bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}\label{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB11@{CAN\_F9R2\_FB11}}
\index{CAN\_F9R2\_FB11@{CAN\_F9R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB11}{CAN\_F9R2\_FB11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB11~((uint32\+\_\+t)0x00000800)}

Filter bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}\label{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB12@{CAN\_F9R2\_FB12}}
\index{CAN\_F9R2\_FB12@{CAN\_F9R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB12}{CAN\_F9R2\_FB12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB12~((uint32\+\_\+t)0x00001000)}

Filter bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}\label{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB13@{CAN\_F9R2\_FB13}}
\index{CAN\_F9R2\_FB13@{CAN\_F9R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB13}{CAN\_F9R2\_FB13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB13~((uint32\+\_\+t)0x00002000)}

Filter bit 13 \Hypertarget{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}\label{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB14@{CAN\_F9R2\_FB14}}
\index{CAN\_F9R2\_FB14@{CAN\_F9R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB14}{CAN\_F9R2\_FB14}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB14~((uint32\+\_\+t)0x00004000)}

Filter bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}\label{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB15@{CAN\_F9R2\_FB15}}
\index{CAN\_F9R2\_FB15@{CAN\_F9R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB15}{CAN\_F9R2\_FB15}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB15~((uint32\+\_\+t)0x00008000)}

Filter bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}\label{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB16@{CAN\_F9R2\_FB16}}
\index{CAN\_F9R2\_FB16@{CAN\_F9R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB16}{CAN\_F9R2\_FB16}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB16~((uint32\+\_\+t)0x00010000)}

Filter bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}\label{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB17@{CAN\_F9R2\_FB17}}
\index{CAN\_F9R2\_FB17@{CAN\_F9R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB17}{CAN\_F9R2\_FB17}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB17~((uint32\+\_\+t)0x00020000)}

Filter bit 17 \Hypertarget{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}\label{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB18@{CAN\_F9R2\_FB18}}
\index{CAN\_F9R2\_FB18@{CAN\_F9R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB18}{CAN\_F9R2\_FB18}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB18~((uint32\+\_\+t)0x00040000)}

Filter bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}\label{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB19@{CAN\_F9R2\_FB19}}
\index{CAN\_F9R2\_FB19@{CAN\_F9R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB19}{CAN\_F9R2\_FB19}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB19~((uint32\+\_\+t)0x00080000)}

Filter bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}\label{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB2@{CAN\_F9R2\_FB2}}
\index{CAN\_F9R2\_FB2@{CAN\_F9R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB2}{CAN\_F9R2\_FB2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB2~((uint32\+\_\+t)0x00000004)}

Filter bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}\label{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB20@{CAN\_F9R2\_FB20}}
\index{CAN\_F9R2\_FB20@{CAN\_F9R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB20}{CAN\_F9R2\_FB20}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB20~((uint32\+\_\+t)0x00100000)}

Filter bit 20 \Hypertarget{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}\label{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB21@{CAN\_F9R2\_FB21}}
\index{CAN\_F9R2\_FB21@{CAN\_F9R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB21}{CAN\_F9R2\_FB21}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB21~((uint32\+\_\+t)0x00200000)}

Filter bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}\label{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB22@{CAN\_F9R2\_FB22}}
\index{CAN\_F9R2\_FB22@{CAN\_F9R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB22}{CAN\_F9R2\_FB22}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB22~((uint32\+\_\+t)0x00400000)}

Filter bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}\label{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB23@{CAN\_F9R2\_FB23}}
\index{CAN\_F9R2\_FB23@{CAN\_F9R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB23}{CAN\_F9R2\_FB23}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB23~((uint32\+\_\+t)0x00800000)}

Filter bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}\label{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB24@{CAN\_F9R2\_FB24}}
\index{CAN\_F9R2\_FB24@{CAN\_F9R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB24}{CAN\_F9R2\_FB24}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB24~((uint32\+\_\+t)0x01000000)}

Filter bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}\label{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB25@{CAN\_F9R2\_FB25}}
\index{CAN\_F9R2\_FB25@{CAN\_F9R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB25}{CAN\_F9R2\_FB25}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB25~((uint32\+\_\+t)0x02000000)}

Filter bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}\label{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB26@{CAN\_F9R2\_FB26}}
\index{CAN\_F9R2\_FB26@{CAN\_F9R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB26}{CAN\_F9R2\_FB26}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB26~((uint32\+\_\+t)0x04000000)}

Filter bit 26 \Hypertarget{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}\label{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB27@{CAN\_F9R2\_FB27}}
\index{CAN\_F9R2\_FB27@{CAN\_F9R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB27}{CAN\_F9R2\_FB27}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB27~((uint32\+\_\+t)0x08000000)}

Filter bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}\label{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB28@{CAN\_F9R2\_FB28}}
\index{CAN\_F9R2\_FB28@{CAN\_F9R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB28}{CAN\_F9R2\_FB28}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB28~((uint32\+\_\+t)0x10000000)}

Filter bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}\label{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB29@{CAN\_F9R2\_FB29}}
\index{CAN\_F9R2\_FB29@{CAN\_F9R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB29}{CAN\_F9R2\_FB29}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB29~((uint32\+\_\+t)0x20000000)}

Filter bit 29 \Hypertarget{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}\label{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB3@{CAN\_F9R2\_FB3}}
\index{CAN\_F9R2\_FB3@{CAN\_F9R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB3}{CAN\_F9R2\_FB3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB3~((uint32\+\_\+t)0x00000008)}

Filter bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}\label{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB30@{CAN\_F9R2\_FB30}}
\index{CAN\_F9R2\_FB30@{CAN\_F9R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB30}{CAN\_F9R2\_FB30}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB30~((uint32\+\_\+t)0x40000000)}

Filter bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}\label{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB31@{CAN\_F9R2\_FB31}}
\index{CAN\_F9R2\_FB31@{CAN\_F9R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB31}{CAN\_F9R2\_FB31}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB31~((uint32\+\_\+t)0x80000000)}

Filter bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}\label{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB4@{CAN\_F9R2\_FB4}}
\index{CAN\_F9R2\_FB4@{CAN\_F9R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB4}{CAN\_F9R2\_FB4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB4~((uint32\+\_\+t)0x00000010)}

Filter bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}\label{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB5@{CAN\_F9R2\_FB5}}
\index{CAN\_F9R2\_FB5@{CAN\_F9R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB5}{CAN\_F9R2\_FB5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB5~((uint32\+\_\+t)0x00000020)}

Filter bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}\label{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB6@{CAN\_F9R2\_FB6}}
\index{CAN\_F9R2\_FB6@{CAN\_F9R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB6}{CAN\_F9R2\_FB6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB6~((uint32\+\_\+t)0x00000040)}

Filter bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}\label{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB7@{CAN\_F9R2\_FB7}}
\index{CAN\_F9R2\_FB7@{CAN\_F9R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB7}{CAN\_F9R2\_FB7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB7~((uint32\+\_\+t)0x00000080)}

Filter bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}\label{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB8@{CAN\_F9R2\_FB8}}
\index{CAN\_F9R2\_FB8@{CAN\_F9R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB8}{CAN\_F9R2\_FB8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB8~((uint32\+\_\+t)0x00000100)}

Filter bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}\label{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB9@{CAN\_F9R2\_FB9}}
\index{CAN\_F9R2\_FB9@{CAN\_F9R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_F9R2\_FB9}{CAN\_F9R2\_FB9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB9~((uint32\+\_\+t)0x00000200)}

Filter bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}\label{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT@{CAN\_FA1R\_FACT}}
\index{CAN\_FA1R\_FACT@{CAN\_FA1R\_FACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT}{CAN\_FA1R\_FACT}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT~((uint16\+\_\+t)0x3\+FFF)}

Filter Active \Hypertarget{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}\label{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT0@{CAN\_FA1R\_FACT0}}
\index{CAN\_FA1R\_FACT0@{CAN\_FA1R\_FACT0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT0}{CAN\_FA1R\_FACT0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT0~((uint16\+\_\+t)0x0001)}

Filter 0 Active \Hypertarget{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}\label{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT1@{CAN\_FA1R\_FACT1}}
\index{CAN\_FA1R\_FACT1@{CAN\_FA1R\_FACT1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT1}{CAN\_FA1R\_FACT1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT1~((uint16\+\_\+t)0x0002)}

Filter 1 Active \Hypertarget{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}\label{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT10@{CAN\_FA1R\_FACT10}}
\index{CAN\_FA1R\_FACT10@{CAN\_FA1R\_FACT10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT10}{CAN\_FA1R\_FACT10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT10~((uint16\+\_\+t)0x0400)}

Filter 10 Active \Hypertarget{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}\label{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT11@{CAN\_FA1R\_FACT11}}
\index{CAN\_FA1R\_FACT11@{CAN\_FA1R\_FACT11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT11}{CAN\_FA1R\_FACT11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT11~((uint16\+\_\+t)0x0800)}

Filter 11 Active \Hypertarget{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}\label{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT12@{CAN\_FA1R\_FACT12}}
\index{CAN\_FA1R\_FACT12@{CAN\_FA1R\_FACT12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT12}{CAN\_FA1R\_FACT12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT12~((uint16\+\_\+t)0x1000)}

Filter 12 Active \Hypertarget{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}\label{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT13@{CAN\_FA1R\_FACT13}}
\index{CAN\_FA1R\_FACT13@{CAN\_FA1R\_FACT13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT13}{CAN\_FA1R\_FACT13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT13~((uint16\+\_\+t)0x2000)}

Filter 13 Active \Hypertarget{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}\label{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT2@{CAN\_FA1R\_FACT2}}
\index{CAN\_FA1R\_FACT2@{CAN\_FA1R\_FACT2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT2}{CAN\_FA1R\_FACT2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT2~((uint16\+\_\+t)0x0004)}

Filter 2 Active \Hypertarget{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}\label{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT3@{CAN\_FA1R\_FACT3}}
\index{CAN\_FA1R\_FACT3@{CAN\_FA1R\_FACT3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT3}{CAN\_FA1R\_FACT3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT3~((uint16\+\_\+t)0x0008)}

Filter 3 Active \Hypertarget{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}\label{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT4@{CAN\_FA1R\_FACT4}}
\index{CAN\_FA1R\_FACT4@{CAN\_FA1R\_FACT4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT4}{CAN\_FA1R\_FACT4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT4~((uint16\+\_\+t)0x0010)}

Filter 4 Active \Hypertarget{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}\label{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT5@{CAN\_FA1R\_FACT5}}
\index{CAN\_FA1R\_FACT5@{CAN\_FA1R\_FACT5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT5}{CAN\_FA1R\_FACT5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT5~((uint16\+\_\+t)0x0020)}

Filter 5 Active \Hypertarget{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}\label{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT6@{CAN\_FA1R\_FACT6}}
\index{CAN\_FA1R\_FACT6@{CAN\_FA1R\_FACT6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT6}{CAN\_FA1R\_FACT6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT6~((uint16\+\_\+t)0x0040)}

Filter 6 Active \Hypertarget{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}\label{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT7@{CAN\_FA1R\_FACT7}}
\index{CAN\_FA1R\_FACT7@{CAN\_FA1R\_FACT7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT7}{CAN\_FA1R\_FACT7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT7~((uint16\+\_\+t)0x0080)}

Filter 7 Active \Hypertarget{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}\label{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT8@{CAN\_FA1R\_FACT8}}
\index{CAN\_FA1R\_FACT8@{CAN\_FA1R\_FACT8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT8}{CAN\_FA1R\_FACT8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT8~((uint16\+\_\+t)0x0100)}

Filter 8 Active \Hypertarget{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}\label{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT9@{CAN\_FA1R\_FACT9}}
\index{CAN\_FA1R\_FACT9@{CAN\_FA1R\_FACT9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FA1R\_FACT9}{CAN\_FA1R\_FACT9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT9~((uint16\+\_\+t)0x0200)}

Filter 9 Active \Hypertarget{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}\label{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA@{CAN\_FFA1R\_FFA}}
\index{CAN\_FFA1R\_FFA@{CAN\_FFA1R\_FFA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA}{CAN\_FFA1R\_FFA}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA~((uint16\+\_\+t)0x3\+FFF)}

Filter FIFO Assignment \Hypertarget{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}\label{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA0@{CAN\_FFA1R\_FFA0}}
\index{CAN\_FFA1R\_FFA0@{CAN\_FFA1R\_FFA0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA0}{CAN\_FFA1R\_FFA0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0~((uint16\+\_\+t)0x0001)}

Filter FIFO Assignment for Filter 0 \Hypertarget{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}\label{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA1@{CAN\_FFA1R\_FFA1}}
\index{CAN\_FFA1R\_FFA1@{CAN\_FFA1R\_FFA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA1}{CAN\_FFA1R\_FFA1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1~((uint16\+\_\+t)0x0002)}

Filter FIFO Assignment for Filter 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}\label{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA10@{CAN\_FFA1R\_FFA10}}
\index{CAN\_FFA1R\_FFA10@{CAN\_FFA1R\_FFA10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA10}{CAN\_FFA1R\_FFA10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10~((uint16\+\_\+t)0x0400)}

Filter FIFO Assignment for Filter 10 \Hypertarget{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}\label{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA11@{CAN\_FFA1R\_FFA11}}
\index{CAN\_FFA1R\_FFA11@{CAN\_FFA1R\_FFA11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA11}{CAN\_FFA1R\_FFA11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11~((uint16\+\_\+t)0x0800)}

Filter FIFO Assignment for Filter 11 \Hypertarget{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}\label{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA12@{CAN\_FFA1R\_FFA12}}
\index{CAN\_FFA1R\_FFA12@{CAN\_FFA1R\_FFA12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA12}{CAN\_FFA1R\_FFA12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12~((uint16\+\_\+t)0x1000)}

Filter FIFO Assignment for Filter 12 \Hypertarget{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}\label{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA13@{CAN\_FFA1R\_FFA13}}
\index{CAN\_FFA1R\_FFA13@{CAN\_FFA1R\_FFA13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA13}{CAN\_FFA1R\_FFA13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13~((uint16\+\_\+t)0x2000)}

Filter FIFO Assignment for Filter 13 \Hypertarget{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}\label{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA2@{CAN\_FFA1R\_FFA2}}
\index{CAN\_FFA1R\_FFA2@{CAN\_FFA1R\_FFA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA2}{CAN\_FFA1R\_FFA2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2~((uint16\+\_\+t)0x0004)}

Filter FIFO Assignment for Filter 2 \Hypertarget{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}\label{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA3@{CAN\_FFA1R\_FFA3}}
\index{CAN\_FFA1R\_FFA3@{CAN\_FFA1R\_FFA3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA3}{CAN\_FFA1R\_FFA3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3~((uint16\+\_\+t)0x0008)}

Filter FIFO Assignment for Filter 3 \Hypertarget{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}\label{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA4@{CAN\_FFA1R\_FFA4}}
\index{CAN\_FFA1R\_FFA4@{CAN\_FFA1R\_FFA4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA4}{CAN\_FFA1R\_FFA4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4~((uint16\+\_\+t)0x0010)}

Filter FIFO Assignment for Filter 4 \Hypertarget{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}\label{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA5@{CAN\_FFA1R\_FFA5}}
\index{CAN\_FFA1R\_FFA5@{CAN\_FFA1R\_FFA5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA5}{CAN\_FFA1R\_FFA5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5~((uint16\+\_\+t)0x0020)}

Filter FIFO Assignment for Filter 5 \Hypertarget{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}\label{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA6@{CAN\_FFA1R\_FFA6}}
\index{CAN\_FFA1R\_FFA6@{CAN\_FFA1R\_FFA6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA6}{CAN\_FFA1R\_FFA6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6~((uint16\+\_\+t)0x0040)}

Filter FIFO Assignment for Filter 6 \Hypertarget{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}\label{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA7@{CAN\_FFA1R\_FFA7}}
\index{CAN\_FFA1R\_FFA7@{CAN\_FFA1R\_FFA7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA7}{CAN\_FFA1R\_FFA7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7~((uint16\+\_\+t)0x0080)}

Filter FIFO Assignment for Filter 7 \Hypertarget{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}\label{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA8@{CAN\_FFA1R\_FFA8}}
\index{CAN\_FFA1R\_FFA8@{CAN\_FFA1R\_FFA8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA8}{CAN\_FFA1R\_FFA8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8~((uint16\+\_\+t)0x0100)}

Filter FIFO Assignment for Filter 8 \Hypertarget{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}\label{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA9@{CAN\_FFA1R\_FFA9}}
\index{CAN\_FFA1R\_FFA9@{CAN\_FFA1R\_FFA9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FFA1R\_FFA9}{CAN\_FFA1R\_FFA9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9~((uint16\+\_\+t)0x0200)}

Filter FIFO Assignment for Filter 9 \Hypertarget{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}\label{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM@{CAN\_FM1R\_FBM}}
\index{CAN\_FM1R\_FBM@{CAN\_FM1R\_FBM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM}{CAN\_FM1R\_FBM}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM~((uint16\+\_\+t)0x3\+FFF)}

Filter Mode \Hypertarget{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}\label{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM0@{CAN\_FM1R\_FBM0}}
\index{CAN\_FM1R\_FBM0@{CAN\_FM1R\_FBM0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM0}{CAN\_FM1R\_FBM0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM0~((uint16\+\_\+t)0x0001)}

Filter Init Mode bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}\label{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM1@{CAN\_FM1R\_FBM1}}
\index{CAN\_FM1R\_FBM1@{CAN\_FM1R\_FBM1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM1}{CAN\_FM1R\_FBM1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM1~((uint16\+\_\+t)0x0002)}

Filter Init Mode bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}\label{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM10@{CAN\_FM1R\_FBM10}}
\index{CAN\_FM1R\_FBM10@{CAN\_FM1R\_FBM10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM10}{CAN\_FM1R\_FBM10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM10~((uint16\+\_\+t)0x0400)}

Filter Init Mode bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}\label{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM11@{CAN\_FM1R\_FBM11}}
\index{CAN\_FM1R\_FBM11@{CAN\_FM1R\_FBM11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM11}{CAN\_FM1R\_FBM11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM11~((uint16\+\_\+t)0x0800)}

Filter Init Mode bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}\label{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM12@{CAN\_FM1R\_FBM12}}
\index{CAN\_FM1R\_FBM12@{CAN\_FM1R\_FBM12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM12}{CAN\_FM1R\_FBM12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM12~((uint16\+\_\+t)0x1000)}

Filter Init Mode bit 12 \Hypertarget{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}\label{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM13@{CAN\_FM1R\_FBM13}}
\index{CAN\_FM1R\_FBM13@{CAN\_FM1R\_FBM13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM13}{CAN\_FM1R\_FBM13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM13~((uint16\+\_\+t)0x2000)}

Filter Init Mode bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}\label{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM2@{CAN\_FM1R\_FBM2}}
\index{CAN\_FM1R\_FBM2@{CAN\_FM1R\_FBM2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM2}{CAN\_FM1R\_FBM2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM2~((uint16\+\_\+t)0x0004)}

Filter Init Mode bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}\label{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM3@{CAN\_FM1R\_FBM3}}
\index{CAN\_FM1R\_FBM3@{CAN\_FM1R\_FBM3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM3}{CAN\_FM1R\_FBM3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM3~((uint16\+\_\+t)0x0008)}

Filter Init Mode bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}\label{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM4@{CAN\_FM1R\_FBM4}}
\index{CAN\_FM1R\_FBM4@{CAN\_FM1R\_FBM4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM4}{CAN\_FM1R\_FBM4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM4~((uint16\+\_\+t)0x0010)}

Filter Init Mode bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}\label{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM5@{CAN\_FM1R\_FBM5}}
\index{CAN\_FM1R\_FBM5@{CAN\_FM1R\_FBM5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM5}{CAN\_FM1R\_FBM5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM5~((uint16\+\_\+t)0x0020)}

Filter Init Mode bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}\label{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM6@{CAN\_FM1R\_FBM6}}
\index{CAN\_FM1R\_FBM6@{CAN\_FM1R\_FBM6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM6}{CAN\_FM1R\_FBM6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM6~((uint16\+\_\+t)0x0040)}

Filter Init Mode bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}\label{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM7@{CAN\_FM1R\_FBM7}}
\index{CAN\_FM1R\_FBM7@{CAN\_FM1R\_FBM7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM7}{CAN\_FM1R\_FBM7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM7~((uint16\+\_\+t)0x0080)}

Filter Init Mode bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}\label{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM8@{CAN\_FM1R\_FBM8}}
\index{CAN\_FM1R\_FBM8@{CAN\_FM1R\_FBM8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM8}{CAN\_FM1R\_FBM8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM8~((uint16\+\_\+t)0x0100)}

Filter Init Mode bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}\label{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM9@{CAN\_FM1R\_FBM9}}
\index{CAN\_FM1R\_FBM9@{CAN\_FM1R\_FBM9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FM1R\_FBM9}{CAN\_FM1R\_FBM9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM9~((uint16\+\_\+t)0x0200)}

Filter Init Mode bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}\label{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FMR\_FINIT@{CAN\_FMR\_FINIT}}
\index{CAN\_FMR\_FINIT@{CAN\_FMR\_FINIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FMR\_FINIT}{CAN\_FMR\_FINIT}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FMR\+\_\+\+FINIT~((uint8\+\_\+t)0x01)}

Filter Init Mode \Hypertarget{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}\label{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC@{CAN\_FS1R\_FSC}}
\index{CAN\_FS1R\_FSC@{CAN\_FS1R\_FSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC}{CAN\_FS1R\_FSC}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC~((uint16\+\_\+t)0x3\+FFF)}

Filter Scale Configuration \Hypertarget{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}\label{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC0@{CAN\_FS1R\_FSC0}}
\index{CAN\_FS1R\_FSC0@{CAN\_FS1R\_FSC0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC0}{CAN\_FS1R\_FSC0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC0~((uint16\+\_\+t)0x0001)}

Filter Scale Configuration bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}\label{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC1@{CAN\_FS1R\_FSC1}}
\index{CAN\_FS1R\_FSC1@{CAN\_FS1R\_FSC1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC1}{CAN\_FS1R\_FSC1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC1~((uint16\+\_\+t)0x0002)}

Filter Scale Configuration bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}\label{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC10@{CAN\_FS1R\_FSC10}}
\index{CAN\_FS1R\_FSC10@{CAN\_FS1R\_FSC10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC10}{CAN\_FS1R\_FSC10}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC10~((uint16\+\_\+t)0x0400)}

Filter Scale Configuration bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}\label{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC11@{CAN\_FS1R\_FSC11}}
\index{CAN\_FS1R\_FSC11@{CAN\_FS1R\_FSC11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC11}{CAN\_FS1R\_FSC11}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC11~((uint16\+\_\+t)0x0800)}

Filter Scale Configuration bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}\label{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC12@{CAN\_FS1R\_FSC12}}
\index{CAN\_FS1R\_FSC12@{CAN\_FS1R\_FSC12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC12}{CAN\_FS1R\_FSC12}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC12~((uint16\+\_\+t)0x1000)}

Filter Scale Configuration bit 12 \Hypertarget{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}\label{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC13@{CAN\_FS1R\_FSC13}}
\index{CAN\_FS1R\_FSC13@{CAN\_FS1R\_FSC13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC13}{CAN\_FS1R\_FSC13}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC13~((uint16\+\_\+t)0x2000)}

Filter Scale Configuration bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}\label{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC2@{CAN\_FS1R\_FSC2}}
\index{CAN\_FS1R\_FSC2@{CAN\_FS1R\_FSC2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC2}{CAN\_FS1R\_FSC2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC2~((uint16\+\_\+t)0x0004)}

Filter Scale Configuration bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}\label{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC3@{CAN\_FS1R\_FSC3}}
\index{CAN\_FS1R\_FSC3@{CAN\_FS1R\_FSC3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC3}{CAN\_FS1R\_FSC3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC3~((uint16\+\_\+t)0x0008)}

Filter Scale Configuration bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}\label{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC4@{CAN\_FS1R\_FSC4}}
\index{CAN\_FS1R\_FSC4@{CAN\_FS1R\_FSC4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC4}{CAN\_FS1R\_FSC4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC4~((uint16\+\_\+t)0x0010)}

Filter Scale Configuration bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}\label{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC5@{CAN\_FS1R\_FSC5}}
\index{CAN\_FS1R\_FSC5@{CAN\_FS1R\_FSC5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC5}{CAN\_FS1R\_FSC5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC5~((uint16\+\_\+t)0x0020)}

Filter Scale Configuration bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}\label{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC6@{CAN\_FS1R\_FSC6}}
\index{CAN\_FS1R\_FSC6@{CAN\_FS1R\_FSC6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC6}{CAN\_FS1R\_FSC6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC6~((uint16\+\_\+t)0x0040)}

Filter Scale Configuration bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}\label{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC7@{CAN\_FS1R\_FSC7}}
\index{CAN\_FS1R\_FSC7@{CAN\_FS1R\_FSC7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC7}{CAN\_FS1R\_FSC7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC7~((uint16\+\_\+t)0x0080)}

Filter Scale Configuration bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}\label{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC8@{CAN\_FS1R\_FSC8}}
\index{CAN\_FS1R\_FSC8@{CAN\_FS1R\_FSC8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC8}{CAN\_FS1R\_FSC8}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC8~((uint16\+\_\+t)0x0100)}

Filter Scale Configuration bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}\label{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC9@{CAN\_FS1R\_FSC9}}
\index{CAN\_FS1R\_FSC9@{CAN\_FS1R\_FSC9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_FS1R\_FSC9}{CAN\_FS1R\_FSC9}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC9~((uint16\+\_\+t)0x0200)}

Filter Scale Configuration bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}\label{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_BOFIE@{CAN\_IER\_BOFIE}}
\index{CAN\_IER\_BOFIE@{CAN\_IER\_BOFIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_BOFIE}{CAN\_IER\_BOFIE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+BOFIE~((uint32\+\_\+t)0x00000400)}

Bus-\/\+Off Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}\label{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_EPVIE@{CAN\_IER\_EPVIE}}
\index{CAN\_IER\_EPVIE@{CAN\_IER\_EPVIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_EPVIE}{CAN\_IER\_EPVIE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+EPVIE~((uint32\+\_\+t)0x00000200)}

Error Passive Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}\label{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_ERRIE@{CAN\_IER\_ERRIE}}
\index{CAN\_IER\_ERRIE@{CAN\_IER\_ERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_ERRIE}{CAN\_IER\_ERRIE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+ERRIE~((uint32\+\_\+t)0x00008000)}

Error Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}\label{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_EWGIE@{CAN\_IER\_EWGIE}}
\index{CAN\_IER\_EWGIE@{CAN\_IER\_EWGIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_EWGIE}{CAN\_IER\_EWGIE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+EWGIE~((uint32\+\_\+t)0x00000100)}

Error Warning Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}\label{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_FFIE0@{CAN\_IER\_FFIE0}}
\index{CAN\_IER\_FFIE0@{CAN\_IER\_FFIE0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_FFIE0}{CAN\_IER\_FFIE0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+FFIE0~((uint32\+\_\+t)0x00000004)}

FIFO Full Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}\label{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_FFIE1@{CAN\_IER\_FFIE1}}
\index{CAN\_IER\_FFIE1@{CAN\_IER\_FFIE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_FFIE1}{CAN\_IER\_FFIE1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+FFIE1~((uint32\+\_\+t)0x00000020)}

FIFO Full Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}\label{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_FMPIE0@{CAN\_IER\_FMPIE0}}
\index{CAN\_IER\_FMPIE0@{CAN\_IER\_FMPIE0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_FMPIE0}{CAN\_IER\_FMPIE0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+FMPIE0~((uint32\+\_\+t)0x00000002)}

FIFO Message Pending Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}\label{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_FMPIE1@{CAN\_IER\_FMPIE1}}
\index{CAN\_IER\_FMPIE1@{CAN\_IER\_FMPIE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_FMPIE1}{CAN\_IER\_FMPIE1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+FMPIE1~((uint32\+\_\+t)0x00000010)}

FIFO Message Pending Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}\label{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_FOVIE0@{CAN\_IER\_FOVIE0}}
\index{CAN\_IER\_FOVIE0@{CAN\_IER\_FOVIE0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_FOVIE0}{CAN\_IER\_FOVIE0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+FOVIE0~((uint32\+\_\+t)0x00000008)}

FIFO Overrun Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}\label{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_FOVIE1@{CAN\_IER\_FOVIE1}}
\index{CAN\_IER\_FOVIE1@{CAN\_IER\_FOVIE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_FOVIE1}{CAN\_IER\_FOVIE1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+FOVIE1~((uint32\+\_\+t)0x00000040)}

FIFO Overrun Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}\label{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_LECIE@{CAN\_IER\_LECIE}}
\index{CAN\_IER\_LECIE@{CAN\_IER\_LECIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_LECIE}{CAN\_IER\_LECIE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+LECIE~((uint32\+\_\+t)0x00000800)}

Last Error Code Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}\label{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_SLKIE@{CAN\_IER\_SLKIE}}
\index{CAN\_IER\_SLKIE@{CAN\_IER\_SLKIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_SLKIE}{CAN\_IER\_SLKIE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+SLKIE~((uint32\+\_\+t)0x00020000)}

Sleep Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}\label{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_TMEIE@{CAN\_IER\_TMEIE}}
\index{CAN\_IER\_TMEIE@{CAN\_IER\_TMEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_TMEIE}{CAN\_IER\_TMEIE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+TMEIE~((uint32\+\_\+t)0x00000001)}

Transmit Mailbox Empty Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}\label{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_WKUIE@{CAN\_IER\_WKUIE}}
\index{CAN\_IER\_WKUIE@{CAN\_IER\_WKUIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_IER\_WKUIE}{CAN\_IER\_WKUIE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+WKUIE~((uint32\+\_\+t)0x00010000)}

Wakeup Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}\label{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_ABOM@{CAN\_MCR\_ABOM}}
\index{CAN\_MCR\_ABOM@{CAN\_MCR\_ABOM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MCR\_ABOM}{CAN\_MCR\_ABOM}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+ABOM~((uint16\+\_\+t)0x0040)}

Automatic Bus-\/\+Off Management \Hypertarget{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}\label{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_AWUM@{CAN\_MCR\_AWUM}}
\index{CAN\_MCR\_AWUM@{CAN\_MCR\_AWUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MCR\_AWUM}{CAN\_MCR\_AWUM}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+AWUM~((uint16\+\_\+t)0x0020)}

Automatic Wakeup Mode \Hypertarget{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}\label{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_INRQ@{CAN\_MCR\_INRQ}}
\index{CAN\_MCR\_INRQ@{CAN\_MCR\_INRQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MCR\_INRQ}{CAN\_MCR\_INRQ}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+INRQ~((uint16\+\_\+t)0x0001)}

\texorpdfstring{$<$}{<} CAN control and status registers Initialization Request \Hypertarget{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}\label{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_NART@{CAN\_MCR\_NART}}
\index{CAN\_MCR\_NART@{CAN\_MCR\_NART}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MCR\_NART}{CAN\_MCR\_NART}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+NART~((uint16\+\_\+t)0x0010)}

No Automatic Retransmission \Hypertarget{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}\label{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_RESET@{CAN\_MCR\_RESET}}
\index{CAN\_MCR\_RESET@{CAN\_MCR\_RESET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MCR\_RESET}{CAN\_MCR\_RESET}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+RESET~((uint16\+\_\+t)0x8000)}

CAN software master reset \Hypertarget{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}\label{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_RFLM@{CAN\_MCR\_RFLM}}
\index{CAN\_MCR\_RFLM@{CAN\_MCR\_RFLM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MCR\_RFLM}{CAN\_MCR\_RFLM}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+RFLM~((uint16\+\_\+t)0x0008)}

Receive FIFO Locked Mode \Hypertarget{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}\label{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_SLEEP@{CAN\_MCR\_SLEEP}}
\index{CAN\_MCR\_SLEEP@{CAN\_MCR\_SLEEP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MCR\_SLEEP}{CAN\_MCR\_SLEEP}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+SLEEP~((uint16\+\_\+t)0x0002)}

Sleep Mode Request \Hypertarget{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}\label{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_TTCM@{CAN\_MCR\_TTCM}}
\index{CAN\_MCR\_TTCM@{CAN\_MCR\_TTCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MCR\_TTCM}{CAN\_MCR\_TTCM}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+TTCM~((uint16\+\_\+t)0x0080)}

Time Triggered Communication Mode \Hypertarget{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}\label{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_TXFP@{CAN\_MCR\_TXFP}}
\index{CAN\_MCR\_TXFP@{CAN\_MCR\_TXFP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MCR\_TXFP}{CAN\_MCR\_TXFP}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+TXFP~((uint16\+\_\+t)0x0004)}

Transmit FIFO Priority \Hypertarget{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}\label{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_ERRI@{CAN\_MSR\_ERRI}}
\index{CAN\_MSR\_ERRI@{CAN\_MSR\_ERRI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MSR\_ERRI}{CAN\_MSR\_ERRI}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+ERRI~((uint16\+\_\+t)0x0004)}

Error Interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}\label{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_INAK@{CAN\_MSR\_INAK}}
\index{CAN\_MSR\_INAK@{CAN\_MSR\_INAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MSR\_INAK}{CAN\_MSR\_INAK}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+INAK~((uint16\+\_\+t)0x0001)}

Initialization Acknowledge \Hypertarget{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}\label{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_RX@{CAN\_MSR\_RX}}
\index{CAN\_MSR\_RX@{CAN\_MSR\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MSR\_RX}{CAN\_MSR\_RX}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+RX~((uint16\+\_\+t)0x0800)}

CAN Rx Signal \Hypertarget{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}\label{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_RXM@{CAN\_MSR\_RXM}}
\index{CAN\_MSR\_RXM@{CAN\_MSR\_RXM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MSR\_RXM}{CAN\_MSR\_RXM}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+RXM~((uint16\+\_\+t)0x0200)}

Receive Mode \Hypertarget{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}\label{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_SAMP@{CAN\_MSR\_SAMP}}
\index{CAN\_MSR\_SAMP@{CAN\_MSR\_SAMP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MSR\_SAMP}{CAN\_MSR\_SAMP}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+SAMP~((uint16\+\_\+t)0x0400)}

Last Sample Point \Hypertarget{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}\label{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_SLAK@{CAN\_MSR\_SLAK}}
\index{CAN\_MSR\_SLAK@{CAN\_MSR\_SLAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MSR\_SLAK}{CAN\_MSR\_SLAK}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+SLAK~((uint16\+\_\+t)0x0002)}

Sleep Acknowledge \Hypertarget{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}\label{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_SLAKI@{CAN\_MSR\_SLAKI}}
\index{CAN\_MSR\_SLAKI@{CAN\_MSR\_SLAKI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MSR\_SLAKI}{CAN\_MSR\_SLAKI}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+SLAKI~((uint16\+\_\+t)0x0010)}

Sleep Acknowledge Interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}\label{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_TXM@{CAN\_MSR\_TXM}}
\index{CAN\_MSR\_TXM@{CAN\_MSR\_TXM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MSR\_TXM}{CAN\_MSR\_TXM}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+TXM~((uint16\+\_\+t)0x0100)}

Transmit Mode \Hypertarget{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}\label{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_WKUI@{CAN\_MSR\_WKUI}}
\index{CAN\_MSR\_WKUI@{CAN\_MSR\_WKUI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_MSR\_WKUI}{CAN\_MSR\_WKUI}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+WKUI~((uint16\+\_\+t)0x0008)}

Wakeup Interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}\label{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH0R\_DATA4@{CAN\_RDH0R\_DATA4}}
\index{CAN\_RDH0R\_DATA4@{CAN\_RDH0R\_DATA4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDH0R\_DATA4}{CAN\_RDH0R\_DATA4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4~((uint32\+\_\+t)0x000000\+FF)}

Data byte 4 \Hypertarget{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}\label{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH0R\_DATA5@{CAN\_RDH0R\_DATA5}}
\index{CAN\_RDH0R\_DATA5@{CAN\_RDH0R\_DATA5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDH0R\_DATA5}{CAN\_RDH0R\_DATA5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5~((uint32\+\_\+t)0x0000\+FF00)}

Data byte 5 \Hypertarget{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}\label{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH0R\_DATA6@{CAN\_RDH0R\_DATA6}}
\index{CAN\_RDH0R\_DATA6@{CAN\_RDH0R\_DATA6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDH0R\_DATA6}{CAN\_RDH0R\_DATA6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6~((uint32\+\_\+t)0x00\+FF0000)}

Data byte 6 \Hypertarget{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}\label{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH0R\_DATA7@{CAN\_RDH0R\_DATA7}}
\index{CAN\_RDH0R\_DATA7@{CAN\_RDH0R\_DATA7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDH0R\_DATA7}{CAN\_RDH0R\_DATA7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7~((uint32\+\_\+t)0x\+FF000000)}

Data byte 7 \Hypertarget{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}\label{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH1R\_DATA4@{CAN\_RDH1R\_DATA4}}
\index{CAN\_RDH1R\_DATA4@{CAN\_RDH1R\_DATA4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDH1R\_DATA4}{CAN\_RDH1R\_DATA4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4~((uint32\+\_\+t)0x000000\+FF)}

Data byte 4 \Hypertarget{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}\label{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH1R\_DATA5@{CAN\_RDH1R\_DATA5}}
\index{CAN\_RDH1R\_DATA5@{CAN\_RDH1R\_DATA5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDH1R\_DATA5}{CAN\_RDH1R\_DATA5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5~((uint32\+\_\+t)0x0000\+FF00)}

Data byte 5 \Hypertarget{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}\label{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH1R\_DATA6@{CAN\_RDH1R\_DATA6}}
\index{CAN\_RDH1R\_DATA6@{CAN\_RDH1R\_DATA6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDH1R\_DATA6}{CAN\_RDH1R\_DATA6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6~((uint32\+\_\+t)0x00\+FF0000)}

Data byte 6 \Hypertarget{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb}\label{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH1R\_DATA7@{CAN\_RDH1R\_DATA7}}
\index{CAN\_RDH1R\_DATA7@{CAN\_RDH1R\_DATA7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDH1R\_DATA7}{CAN\_RDH1R\_DATA7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7~((uint32\+\_\+t)0x\+FF000000)}

Data byte 7 CAN filter registers \Hypertarget{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}\label{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL0R\_DATA0@{CAN\_RDL0R\_DATA0}}
\index{CAN\_RDL0R\_DATA0@{CAN\_RDL0R\_DATA0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDL0R\_DATA0}{CAN\_RDL0R\_DATA0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0~((uint32\+\_\+t)0x000000\+FF)}

Data byte 0 \Hypertarget{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}\label{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL0R\_DATA1@{CAN\_RDL0R\_DATA1}}
\index{CAN\_RDL0R\_DATA1@{CAN\_RDL0R\_DATA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDL0R\_DATA1}{CAN\_RDL0R\_DATA1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1~((uint32\+\_\+t)0x0000\+FF00)}

Data byte 1 \Hypertarget{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}\label{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL0R\_DATA2@{CAN\_RDL0R\_DATA2}}
\index{CAN\_RDL0R\_DATA2@{CAN\_RDL0R\_DATA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDL0R\_DATA2}{CAN\_RDL0R\_DATA2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2~((uint32\+\_\+t)0x00\+FF0000)}

Data byte 2 \Hypertarget{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}\label{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL0R\_DATA3@{CAN\_RDL0R\_DATA3}}
\index{CAN\_RDL0R\_DATA3@{CAN\_RDL0R\_DATA3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDL0R\_DATA3}{CAN\_RDL0R\_DATA3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3~((uint32\+\_\+t)0x\+FF000000)}

Data byte 3 \Hypertarget{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}\label{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL1R\_DATA0@{CAN\_RDL1R\_DATA0}}
\index{CAN\_RDL1R\_DATA0@{CAN\_RDL1R\_DATA0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDL1R\_DATA0}{CAN\_RDL1R\_DATA0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0~((uint32\+\_\+t)0x000000\+FF)}

Data byte 0 \Hypertarget{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}\label{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL1R\_DATA1@{CAN\_RDL1R\_DATA1}}
\index{CAN\_RDL1R\_DATA1@{CAN\_RDL1R\_DATA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDL1R\_DATA1}{CAN\_RDL1R\_DATA1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1~((uint32\+\_\+t)0x0000\+FF00)}

Data byte 1 \Hypertarget{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}\label{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL1R\_DATA2@{CAN\_RDL1R\_DATA2}}
\index{CAN\_RDL1R\_DATA2@{CAN\_RDL1R\_DATA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDL1R\_DATA2}{CAN\_RDL1R\_DATA2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2~((uint32\+\_\+t)0x00\+FF0000)}

Data byte 2 \Hypertarget{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}\label{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL1R\_DATA3@{CAN\_RDL1R\_DATA3}}
\index{CAN\_RDL1R\_DATA3@{CAN\_RDL1R\_DATA3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDL1R\_DATA3}{CAN\_RDL1R\_DATA3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3~((uint32\+\_\+t)0x\+FF000000)}

Data byte 3 \Hypertarget{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}\label{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDT0R\_DLC@{CAN\_RDT0R\_DLC}}
\index{CAN\_RDT0R\_DLC@{CAN\_RDT0R\_DLC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDT0R\_DLC}{CAN\_RDT0R\_DLC}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDT0\+R\+\_\+\+DLC~((uint32\+\_\+t)0x0000000F)}

Data Length Code \Hypertarget{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}\label{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDT0R\_FMI@{CAN\_RDT0R\_FMI}}
\index{CAN\_RDT0R\_FMI@{CAN\_RDT0R\_FMI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDT0R\_FMI}{CAN\_RDT0R\_FMI}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDT0\+R\+\_\+\+FMI~((uint32\+\_\+t)0x0000\+FF00)}

Filter Match Index \Hypertarget{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}\label{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDT0R\_TIME@{CAN\_RDT0R\_TIME}}
\index{CAN\_RDT0R\_TIME@{CAN\_RDT0R\_TIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDT0R\_TIME}{CAN\_RDT0R\_TIME}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDT0\+R\+\_\+\+TIME~((uint32\+\_\+t)0x\+FFFF0000)}

Message Time Stamp \Hypertarget{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}\label{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDT1R\_DLC@{CAN\_RDT1R\_DLC}}
\index{CAN\_RDT1R\_DLC@{CAN\_RDT1R\_DLC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDT1R\_DLC}{CAN\_RDT1R\_DLC}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDT1\+R\+\_\+\+DLC~((uint32\+\_\+t)0x0000000F)}

Data Length Code \Hypertarget{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}\label{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDT1R\_FMI@{CAN\_RDT1R\_FMI}}
\index{CAN\_RDT1R\_FMI@{CAN\_RDT1R\_FMI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDT1R\_FMI}{CAN\_RDT1R\_FMI}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDT1\+R\+\_\+\+FMI~((uint32\+\_\+t)0x0000\+FF00)}

Filter Match Index \Hypertarget{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}\label{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDT1R\_TIME@{CAN\_RDT1R\_TIME}}
\index{CAN\_RDT1R\_TIME@{CAN\_RDT1R\_TIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RDT1R\_TIME}{CAN\_RDT1R\_TIME}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDT1\+R\+\_\+\+TIME~((uint32\+\_\+t)0x\+FFFF0000)}

Message Time Stamp \Hypertarget{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}\label{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF0R\_FMP0@{CAN\_RF0R\_FMP0}}
\index{CAN\_RF0R\_FMP0@{CAN\_RF0R\_FMP0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RF0R\_FMP0}{CAN\_RF0R\_FMP0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF0\+R\+\_\+\+FMP0~((uint8\+\_\+t)0x03)}

FIFO 0 Message Pending \Hypertarget{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}\label{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF0R\_FOVR0@{CAN\_RF0R\_FOVR0}}
\index{CAN\_RF0R\_FOVR0@{CAN\_RF0R\_FOVR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RF0R\_FOVR0}{CAN\_RF0R\_FOVR0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0~((uint8\+\_\+t)0x10)}

FIFO 0 Overrun \Hypertarget{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}\label{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF0R\_FULL0@{CAN\_RF0R\_FULL0}}
\index{CAN\_RF0R\_FULL0@{CAN\_RF0R\_FULL0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RF0R\_FULL0}{CAN\_RF0R\_FULL0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF0\+R\+\_\+\+FULL0~((uint8\+\_\+t)0x08)}

FIFO 0 Full \Hypertarget{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}\label{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF0R\_RFOM0@{CAN\_RF0R\_RFOM0}}
\index{CAN\_RF0R\_RFOM0@{CAN\_RF0R\_RFOM0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RF0R\_RFOM0}{CAN\_RF0R\_RFOM0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0~((uint8\+\_\+t)0x20)}

Release FIFO 0 Output Mailbox \Hypertarget{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}\label{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF1R\_FMP1@{CAN\_RF1R\_FMP1}}
\index{CAN\_RF1R\_FMP1@{CAN\_RF1R\_FMP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RF1R\_FMP1}{CAN\_RF1R\_FMP1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF1\+R\+\_\+\+FMP1~((uint8\+\_\+t)0x03)}

FIFO 1 Message Pending \Hypertarget{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}\label{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF1R\_FOVR1@{CAN\_RF1R\_FOVR1}}
\index{CAN\_RF1R\_FOVR1@{CAN\_RF1R\_FOVR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RF1R\_FOVR1}{CAN\_RF1R\_FOVR1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1~((uint8\+\_\+t)0x10)}

FIFO 1 Overrun \Hypertarget{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}\label{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF1R\_FULL1@{CAN\_RF1R\_FULL1}}
\index{CAN\_RF1R\_FULL1@{CAN\_RF1R\_FULL1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RF1R\_FULL1}{CAN\_RF1R\_FULL1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF1\+R\+\_\+\+FULL1~((uint8\+\_\+t)0x08)}

FIFO 1 Full \Hypertarget{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}\label{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF1R\_RFOM1@{CAN\_RF1R\_RFOM1}}
\index{CAN\_RF1R\_RFOM1@{CAN\_RF1R\_RFOM1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RF1R\_RFOM1}{CAN\_RF1R\_RFOM1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1~((uint8\+\_\+t)0x20)}

Release FIFO 1 Output Mailbox \Hypertarget{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}\label{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI0R\_EXID@{CAN\_RI0R\_EXID}}
\index{CAN\_RI0R\_EXID@{CAN\_RI0R\_EXID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RI0R\_EXID}{CAN\_RI0R\_EXID}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI0\+R\+\_\+\+EXID~((uint32\+\_\+t)0x001\+FFFF8)}

Extended Identifier \Hypertarget{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}\label{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI0R\_IDE@{CAN\_RI0R\_IDE}}
\index{CAN\_RI0R\_IDE@{CAN\_RI0R\_IDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RI0R\_IDE}{CAN\_RI0R\_IDE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI0\+R\+\_\+\+IDE~((uint32\+\_\+t)0x00000004)}

Identifier Extension \Hypertarget{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}\label{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI0R\_RTR@{CAN\_RI0R\_RTR}}
\index{CAN\_RI0R\_RTR@{CAN\_RI0R\_RTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RI0R\_RTR}{CAN\_RI0R\_RTR}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI0\+R\+\_\+\+RTR~((uint32\+\_\+t)0x00000002)}

Remote Transmission Request \Hypertarget{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}\label{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI0R\_STID@{CAN\_RI0R\_STID}}
\index{CAN\_RI0R\_STID@{CAN\_RI0R\_STID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RI0R\_STID}{CAN\_RI0R\_STID}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI0\+R\+\_\+\+STID~((uint32\+\_\+t)0x\+FFE00000)}

Standard Identifier or Extended Identifier \Hypertarget{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}\label{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI1R\_EXID@{CAN\_RI1R\_EXID}}
\index{CAN\_RI1R\_EXID@{CAN\_RI1R\_EXID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RI1R\_EXID}{CAN\_RI1R\_EXID}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI1\+R\+\_\+\+EXID~((uint32\+\_\+t)0x001\+FFFF8)}

Extended identifier \Hypertarget{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}\label{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI1R\_IDE@{CAN\_RI1R\_IDE}}
\index{CAN\_RI1R\_IDE@{CAN\_RI1R\_IDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RI1R\_IDE}{CAN\_RI1R\_IDE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI1\+R\+\_\+\+IDE~((uint32\+\_\+t)0x00000004)}

Identifier Extension \Hypertarget{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}\label{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI1R\_RTR@{CAN\_RI1R\_RTR}}
\index{CAN\_RI1R\_RTR@{CAN\_RI1R\_RTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RI1R\_RTR}{CAN\_RI1R\_RTR}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI1\+R\+\_\+\+RTR~((uint32\+\_\+t)0x00000002)}

Remote Transmission Request \Hypertarget{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}\label{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI1R\_STID@{CAN\_RI1R\_STID}}
\index{CAN\_RI1R\_STID@{CAN\_RI1R\_STID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_RI1R\_STID}{CAN\_RI1R\_STID}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI1\+R\+\_\+\+STID~((uint32\+\_\+t)0x\+FFE00000)}

Standard Identifier or Extended Identifier \Hypertarget{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}\label{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH0R\_DATA4@{CAN\_TDH0R\_DATA4}}
\index{CAN\_TDH0R\_DATA4@{CAN\_TDH0R\_DATA4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDH0R\_DATA4}{CAN\_TDH0R\_DATA4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4~((uint32\+\_\+t)0x000000\+FF)}

Data byte 4 \Hypertarget{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}\label{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH0R\_DATA5@{CAN\_TDH0R\_DATA5}}
\index{CAN\_TDH0R\_DATA5@{CAN\_TDH0R\_DATA5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDH0R\_DATA5}{CAN\_TDH0R\_DATA5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5~((uint32\+\_\+t)0x0000\+FF00)}

Data byte 5 \Hypertarget{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}\label{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH0R\_DATA6@{CAN\_TDH0R\_DATA6}}
\index{CAN\_TDH0R\_DATA6@{CAN\_TDH0R\_DATA6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDH0R\_DATA6}{CAN\_TDH0R\_DATA6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6~((uint32\+\_\+t)0x00\+FF0000)}

Data byte 6 \Hypertarget{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}\label{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH0R\_DATA7@{CAN\_TDH0R\_DATA7}}
\index{CAN\_TDH0R\_DATA7@{CAN\_TDH0R\_DATA7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDH0R\_DATA7}{CAN\_TDH0R\_DATA7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7~((uint32\+\_\+t)0x\+FF000000)}

Data byte 7 \Hypertarget{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}\label{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH1R\_DATA4@{CAN\_TDH1R\_DATA4}}
\index{CAN\_TDH1R\_DATA4@{CAN\_TDH1R\_DATA4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDH1R\_DATA4}{CAN\_TDH1R\_DATA4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4~((uint32\+\_\+t)0x000000\+FF)}

Data byte 4 \Hypertarget{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}\label{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH1R\_DATA5@{CAN\_TDH1R\_DATA5}}
\index{CAN\_TDH1R\_DATA5@{CAN\_TDH1R\_DATA5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDH1R\_DATA5}{CAN\_TDH1R\_DATA5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5~((uint32\+\_\+t)0x0000\+FF00)}

Data byte 5 \Hypertarget{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}\label{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH1R\_DATA6@{CAN\_TDH1R\_DATA6}}
\index{CAN\_TDH1R\_DATA6@{CAN\_TDH1R\_DATA6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDH1R\_DATA6}{CAN\_TDH1R\_DATA6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6~((uint32\+\_\+t)0x00\+FF0000)}

Data byte 6 \Hypertarget{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}\label{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH1R\_DATA7@{CAN\_TDH1R\_DATA7}}
\index{CAN\_TDH1R\_DATA7@{CAN\_TDH1R\_DATA7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDH1R\_DATA7}{CAN\_TDH1R\_DATA7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7~((uint32\+\_\+t)0x\+FF000000)}

Data byte 7 \Hypertarget{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}\label{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH2R\_DATA4@{CAN\_TDH2R\_DATA4}}
\index{CAN\_TDH2R\_DATA4@{CAN\_TDH2R\_DATA4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDH2R\_DATA4}{CAN\_TDH2R\_DATA4}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4~((uint32\+\_\+t)0x000000\+FF)}

Data byte 4 \Hypertarget{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}\label{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH2R\_DATA5@{CAN\_TDH2R\_DATA5}}
\index{CAN\_TDH2R\_DATA5@{CAN\_TDH2R\_DATA5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDH2R\_DATA5}{CAN\_TDH2R\_DATA5}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5~((uint32\+\_\+t)0x0000\+FF00)}

Data byte 5 \Hypertarget{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}\label{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH2R\_DATA6@{CAN\_TDH2R\_DATA6}}
\index{CAN\_TDH2R\_DATA6@{CAN\_TDH2R\_DATA6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDH2R\_DATA6}{CAN\_TDH2R\_DATA6}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6~((uint32\+\_\+t)0x00\+FF0000)}

Data byte 6 \Hypertarget{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}\label{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH2R\_DATA7@{CAN\_TDH2R\_DATA7}}
\index{CAN\_TDH2R\_DATA7@{CAN\_TDH2R\_DATA7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDH2R\_DATA7}{CAN\_TDH2R\_DATA7}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7~((uint32\+\_\+t)0x\+FF000000)}

Data byte 7 \Hypertarget{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}\label{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL0R\_DATA0@{CAN\_TDL0R\_DATA0}}
\index{CAN\_TDL0R\_DATA0@{CAN\_TDL0R\_DATA0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDL0R\_DATA0}{CAN\_TDL0R\_DATA0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0~((uint32\+\_\+t)0x000000\+FF)}

Data byte 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}\label{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL0R\_DATA1@{CAN\_TDL0R\_DATA1}}
\index{CAN\_TDL0R\_DATA1@{CAN\_TDL0R\_DATA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDL0R\_DATA1}{CAN\_TDL0R\_DATA1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1~((uint32\+\_\+t)0x0000\+FF00)}

Data byte 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}\label{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL0R\_DATA2@{CAN\_TDL0R\_DATA2}}
\index{CAN\_TDL0R\_DATA2@{CAN\_TDL0R\_DATA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDL0R\_DATA2}{CAN\_TDL0R\_DATA2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2~((uint32\+\_\+t)0x00\+FF0000)}

Data byte 2 \Hypertarget{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}\label{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL0R\_DATA3@{CAN\_TDL0R\_DATA3}}
\index{CAN\_TDL0R\_DATA3@{CAN\_TDL0R\_DATA3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDL0R\_DATA3}{CAN\_TDL0R\_DATA3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3~((uint32\+\_\+t)0x\+FF000000)}

Data byte 3 \Hypertarget{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}\label{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL1R\_DATA0@{CAN\_TDL1R\_DATA0}}
\index{CAN\_TDL1R\_DATA0@{CAN\_TDL1R\_DATA0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDL1R\_DATA0}{CAN\_TDL1R\_DATA0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0~((uint32\+\_\+t)0x000000\+FF)}

Data byte 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}\label{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL1R\_DATA1@{CAN\_TDL1R\_DATA1}}
\index{CAN\_TDL1R\_DATA1@{CAN\_TDL1R\_DATA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDL1R\_DATA1}{CAN\_TDL1R\_DATA1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1~((uint32\+\_\+t)0x0000\+FF00)}

Data byte 1 \Hypertarget{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}\label{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL1R\_DATA2@{CAN\_TDL1R\_DATA2}}
\index{CAN\_TDL1R\_DATA2@{CAN\_TDL1R\_DATA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDL1R\_DATA2}{CAN\_TDL1R\_DATA2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2~((uint32\+\_\+t)0x00\+FF0000)}

Data byte 2 \Hypertarget{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}\label{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL1R\_DATA3@{CAN\_TDL1R\_DATA3}}
\index{CAN\_TDL1R\_DATA3@{CAN\_TDL1R\_DATA3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDL1R\_DATA3}{CAN\_TDL1R\_DATA3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3~((uint32\+\_\+t)0x\+FF000000)}

Data byte 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}\label{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL2R\_DATA0@{CAN\_TDL2R\_DATA0}}
\index{CAN\_TDL2R\_DATA0@{CAN\_TDL2R\_DATA0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDL2R\_DATA0}{CAN\_TDL2R\_DATA0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0~((uint32\+\_\+t)0x000000\+FF)}

Data byte 0 \Hypertarget{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}\label{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL2R\_DATA1@{CAN\_TDL2R\_DATA1}}
\index{CAN\_TDL2R\_DATA1@{CAN\_TDL2R\_DATA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDL2R\_DATA1}{CAN\_TDL2R\_DATA1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1~((uint32\+\_\+t)0x0000\+FF00)}

Data byte 1 \Hypertarget{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}\label{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL2R\_DATA2@{CAN\_TDL2R\_DATA2}}
\index{CAN\_TDL2R\_DATA2@{CAN\_TDL2R\_DATA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDL2R\_DATA2}{CAN\_TDL2R\_DATA2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2~((uint32\+\_\+t)0x00\+FF0000)}

Data byte 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}\label{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL2R\_DATA3@{CAN\_TDL2R\_DATA3}}
\index{CAN\_TDL2R\_DATA3@{CAN\_TDL2R\_DATA3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDL2R\_DATA3}{CAN\_TDL2R\_DATA3}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3~((uint32\+\_\+t)0x\+FF000000)}

Data byte 3 \Hypertarget{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}\label{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT0R\_DLC@{CAN\_TDT0R\_DLC}}
\index{CAN\_TDT0R\_DLC@{CAN\_TDT0R\_DLC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDT0R\_DLC}{CAN\_TDT0R\_DLC}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT0\+R\+\_\+\+DLC~((uint32\+\_\+t)0x0000000F)}

Data Length Code \Hypertarget{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}\label{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT0R\_TGT@{CAN\_TDT0R\_TGT}}
\index{CAN\_TDT0R\_TGT@{CAN\_TDT0R\_TGT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDT0R\_TGT}{CAN\_TDT0R\_TGT}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT0\+R\+\_\+\+TGT~((uint32\+\_\+t)0x00000100)}

Transmit Global Time \Hypertarget{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}\label{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT0R\_TIME@{CAN\_TDT0R\_TIME}}
\index{CAN\_TDT0R\_TIME@{CAN\_TDT0R\_TIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDT0R\_TIME}{CAN\_TDT0R\_TIME}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT0\+R\+\_\+\+TIME~((uint32\+\_\+t)0x\+FFFF0000)}

Message Time Stamp \Hypertarget{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}\label{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT1R\_DLC@{CAN\_TDT1R\_DLC}}
\index{CAN\_TDT1R\_DLC@{CAN\_TDT1R\_DLC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDT1R\_DLC}{CAN\_TDT1R\_DLC}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT1\+R\+\_\+\+DLC~((uint32\+\_\+t)0x0000000F)}

Data Length Code \Hypertarget{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}\label{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT1R\_TGT@{CAN\_TDT1R\_TGT}}
\index{CAN\_TDT1R\_TGT@{CAN\_TDT1R\_TGT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDT1R\_TGT}{CAN\_TDT1R\_TGT}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT1\+R\+\_\+\+TGT~((uint32\+\_\+t)0x00000100)}

Transmit Global Time \Hypertarget{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}\label{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT1R\_TIME@{CAN\_TDT1R\_TIME}}
\index{CAN\_TDT1R\_TIME@{CAN\_TDT1R\_TIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDT1R\_TIME}{CAN\_TDT1R\_TIME}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT1\+R\+\_\+\+TIME~((uint32\+\_\+t)0x\+FFFF0000)}

Message Time Stamp \Hypertarget{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}\label{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT2R\_DLC@{CAN\_TDT2R\_DLC}}
\index{CAN\_TDT2R\_DLC@{CAN\_TDT2R\_DLC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDT2R\_DLC}{CAN\_TDT2R\_DLC}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT2\+R\+\_\+\+DLC~((uint32\+\_\+t)0x0000000F)}

Data Length Code \Hypertarget{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}\label{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT2R\_TGT@{CAN\_TDT2R\_TGT}}
\index{CAN\_TDT2R\_TGT@{CAN\_TDT2R\_TGT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDT2R\_TGT}{CAN\_TDT2R\_TGT}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT2\+R\+\_\+\+TGT~((uint32\+\_\+t)0x00000100)}

Transmit Global Time \Hypertarget{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}\label{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT2R\_TIME@{CAN\_TDT2R\_TIME}}
\index{CAN\_TDT2R\_TIME@{CAN\_TDT2R\_TIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TDT2R\_TIME}{CAN\_TDT2R\_TIME}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT2\+R\+\_\+\+TIME~((uint32\+\_\+t)0x\+FFFF0000)}

Message Time Stamp \Hypertarget{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}\label{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI0R\_EXID@{CAN\_TI0R\_EXID}}
\index{CAN\_TI0R\_EXID@{CAN\_TI0R\_EXID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI0R\_EXID}{CAN\_TI0R\_EXID}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI0\+R\+\_\+\+EXID~((uint32\+\_\+t)0x001\+FFFF8)}

Extended Identifier \Hypertarget{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}\label{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI0R\_IDE@{CAN\_TI0R\_IDE}}
\index{CAN\_TI0R\_IDE@{CAN\_TI0R\_IDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI0R\_IDE}{CAN\_TI0R\_IDE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI0\+R\+\_\+\+IDE~((uint32\+\_\+t)0x00000004)}

Identifier Extension \Hypertarget{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}\label{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI0R\_RTR@{CAN\_TI0R\_RTR}}
\index{CAN\_TI0R\_RTR@{CAN\_TI0R\_RTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI0R\_RTR}{CAN\_TI0R\_RTR}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI0\+R\+\_\+\+RTR~((uint32\+\_\+t)0x00000002)}

Remote Transmission Request \Hypertarget{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}\label{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI0R\_STID@{CAN\_TI0R\_STID}}
\index{CAN\_TI0R\_STID@{CAN\_TI0R\_STID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI0R\_STID}{CAN\_TI0R\_STID}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI0\+R\+\_\+\+STID~((uint32\+\_\+t)0x\+FFE00000)}

Standard Identifier or Extended Identifier \Hypertarget{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}\label{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI0R\_TXRQ@{CAN\_TI0R\_TXRQ}}
\index{CAN\_TI0R\_TXRQ@{CAN\_TI0R\_TXRQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI0R\_TXRQ}{CAN\_TI0R\_TXRQ}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ~((uint32\+\_\+t)0x00000001)}

Transmit Mailbox Request \Hypertarget{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}\label{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI1R\_EXID@{CAN\_TI1R\_EXID}}
\index{CAN\_TI1R\_EXID@{CAN\_TI1R\_EXID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI1R\_EXID}{CAN\_TI1R\_EXID}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI1\+R\+\_\+\+EXID~((uint32\+\_\+t)0x001\+FFFF8)}

Extended Identifier \Hypertarget{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}\label{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI1R\_IDE@{CAN\_TI1R\_IDE}}
\index{CAN\_TI1R\_IDE@{CAN\_TI1R\_IDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI1R\_IDE}{CAN\_TI1R\_IDE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI1\+R\+\_\+\+IDE~((uint32\+\_\+t)0x00000004)}

Identifier Extension \Hypertarget{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}\label{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI1R\_RTR@{CAN\_TI1R\_RTR}}
\index{CAN\_TI1R\_RTR@{CAN\_TI1R\_RTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI1R\_RTR}{CAN\_TI1R\_RTR}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI1\+R\+\_\+\+RTR~((uint32\+\_\+t)0x00000002)}

Remote Transmission Request \Hypertarget{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}\label{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI1R\_STID@{CAN\_TI1R\_STID}}
\index{CAN\_TI1R\_STID@{CAN\_TI1R\_STID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI1R\_STID}{CAN\_TI1R\_STID}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI1\+R\+\_\+\+STID~((uint32\+\_\+t)0x\+FFE00000)}

Standard Identifier or Extended Identifier \Hypertarget{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}\label{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI1R\_TXRQ@{CAN\_TI1R\_TXRQ}}
\index{CAN\_TI1R\_TXRQ@{CAN\_TI1R\_TXRQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI1R\_TXRQ}{CAN\_TI1R\_TXRQ}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ~((uint32\+\_\+t)0x00000001)}

Transmit Mailbox Request \Hypertarget{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}\label{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI2R\_EXID@{CAN\_TI2R\_EXID}}
\index{CAN\_TI2R\_EXID@{CAN\_TI2R\_EXID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI2R\_EXID}{CAN\_TI2R\_EXID}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI2\+R\+\_\+\+EXID~((uint32\+\_\+t)0x001\+FFFF8)}

Extended identifier \Hypertarget{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}\label{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI2R\_IDE@{CAN\_TI2R\_IDE}}
\index{CAN\_TI2R\_IDE@{CAN\_TI2R\_IDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI2R\_IDE}{CAN\_TI2R\_IDE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI2\+R\+\_\+\+IDE~((uint32\+\_\+t)0x00000004)}

Identifier Extension \Hypertarget{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}\label{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI2R\_RTR@{CAN\_TI2R\_RTR}}
\index{CAN\_TI2R\_RTR@{CAN\_TI2R\_RTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI2R\_RTR}{CAN\_TI2R\_RTR}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI2\+R\+\_\+\+RTR~((uint32\+\_\+t)0x00000002)}

Remote Transmission Request \Hypertarget{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}\label{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI2R\_STID@{CAN\_TI2R\_STID}}
\index{CAN\_TI2R\_STID@{CAN\_TI2R\_STID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI2R\_STID}{CAN\_TI2R\_STID}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI2\+R\+\_\+\+STID~((uint32\+\_\+t)0x\+FFE00000)}

Standard Identifier or Extended Identifier \Hypertarget{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}\label{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI2R\_TXRQ@{CAN\_TI2R\_TXRQ}}
\index{CAN\_TI2R\_TXRQ@{CAN\_TI2R\_TXRQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TI2R\_TXRQ}{CAN\_TI2R\_TXRQ}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ~((uint32\+\_\+t)0x00000001)}

Transmit Mailbox Request \Hypertarget{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}\label{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_ABRQ0@{CAN\_TSR\_ABRQ0}}
\index{CAN\_TSR\_ABRQ0@{CAN\_TSR\_ABRQ0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_ABRQ0}{CAN\_TSR\_ABRQ0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+ABRQ0~((uint32\+\_\+t)0x00000080)}

Abort Request for Mailbox0 \Hypertarget{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}\label{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_ABRQ1@{CAN\_TSR\_ABRQ1}}
\index{CAN\_TSR\_ABRQ1@{CAN\_TSR\_ABRQ1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_ABRQ1}{CAN\_TSR\_ABRQ1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+ABRQ1~((uint32\+\_\+t)0x00008000)}

Abort Request for Mailbox 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}\label{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_ABRQ2@{CAN\_TSR\_ABRQ2}}
\index{CAN\_TSR\_ABRQ2@{CAN\_TSR\_ABRQ2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_ABRQ2}{CAN\_TSR\_ABRQ2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+ABRQ2~((uint32\+\_\+t)0x00800000)}

Abort Request for Mailbox 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}\label{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_ALST0@{CAN\_TSR\_ALST0}}
\index{CAN\_TSR\_ALST0@{CAN\_TSR\_ALST0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_ALST0}{CAN\_TSR\_ALST0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+ALST0~((uint32\+\_\+t)0x00000004)}

Arbitration Lost for Mailbox0 \Hypertarget{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}\label{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_ALST1@{CAN\_TSR\_ALST1}}
\index{CAN\_TSR\_ALST1@{CAN\_TSR\_ALST1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_ALST1}{CAN\_TSR\_ALST1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+ALST1~((uint32\+\_\+t)0x00000400)}

Arbitration Lost for Mailbox1 \Hypertarget{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}\label{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_ALST2@{CAN\_TSR\_ALST2}}
\index{CAN\_TSR\_ALST2@{CAN\_TSR\_ALST2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_ALST2}{CAN\_TSR\_ALST2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+ALST2~((uint32\+\_\+t)0x00040000)}

Arbitration Lost for mailbox 2 \Hypertarget{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}\label{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_CODE@{CAN\_TSR\_CODE}}
\index{CAN\_TSR\_CODE@{CAN\_TSR\_CODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_CODE}{CAN\_TSR\_CODE}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+CODE~((uint32\+\_\+t)0x03000000)}

Mailbox Code \Hypertarget{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}\label{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_LOW@{CAN\_TSR\_LOW}}
\index{CAN\_TSR\_LOW@{CAN\_TSR\_LOW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_LOW}{CAN\_TSR\_LOW}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+LOW~((uint32\+\_\+t)0x\+E0000000)}

LOW\mbox{[}2\+:0\mbox{]} bits \Hypertarget{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}\label{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_LOW0@{CAN\_TSR\_LOW0}}
\index{CAN\_TSR\_LOW0@{CAN\_TSR\_LOW0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_LOW0}{CAN\_TSR\_LOW0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+LOW0~((uint32\+\_\+t)0x20000000)}

Lowest Priority Flag for Mailbox 0 \Hypertarget{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}\label{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_LOW1@{CAN\_TSR\_LOW1}}
\index{CAN\_TSR\_LOW1@{CAN\_TSR\_LOW1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_LOW1}{CAN\_TSR\_LOW1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+LOW1~((uint32\+\_\+t)0x40000000)}

Lowest Priority Flag for Mailbox 1 \Hypertarget{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}\label{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_LOW2@{CAN\_TSR\_LOW2}}
\index{CAN\_TSR\_LOW2@{CAN\_TSR\_LOW2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_LOW2}{CAN\_TSR\_LOW2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+LOW2~((uint32\+\_\+t)0x80000000)}

Lowest Priority Flag for Mailbox 2 \Hypertarget{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}\label{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_RQCP0@{CAN\_TSR\_RQCP0}}
\index{CAN\_TSR\_RQCP0@{CAN\_TSR\_RQCP0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_RQCP0}{CAN\_TSR\_RQCP0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+RQCP0~((uint32\+\_\+t)0x00000001)}

Request Completed Mailbox0 \Hypertarget{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}\label{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_RQCP1@{CAN\_TSR\_RQCP1}}
\index{CAN\_TSR\_RQCP1@{CAN\_TSR\_RQCP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_RQCP1}{CAN\_TSR\_RQCP1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+RQCP1~((uint32\+\_\+t)0x00000100)}

Request Completed Mailbox1 \Hypertarget{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}\label{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_RQCP2@{CAN\_TSR\_RQCP2}}
\index{CAN\_TSR\_RQCP2@{CAN\_TSR\_RQCP2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_RQCP2}{CAN\_TSR\_RQCP2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+RQCP2~((uint32\+\_\+t)0x00010000)}

Request Completed Mailbox2 \Hypertarget{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}\label{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TERR0@{CAN\_TSR\_TERR0}}
\index{CAN\_TSR\_TERR0@{CAN\_TSR\_TERR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_TERR0}{CAN\_TSR\_TERR0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TERR0~((uint32\+\_\+t)0x00000008)}

Transmission Error of Mailbox0 \Hypertarget{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}\label{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TERR1@{CAN\_TSR\_TERR1}}
\index{CAN\_TSR\_TERR1@{CAN\_TSR\_TERR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_TERR1}{CAN\_TSR\_TERR1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TERR1~((uint32\+\_\+t)0x00000800)}

Transmission Error of Mailbox1 \Hypertarget{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}\label{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TERR2@{CAN\_TSR\_TERR2}}
\index{CAN\_TSR\_TERR2@{CAN\_TSR\_TERR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_TERR2}{CAN\_TSR\_TERR2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TERR2~((uint32\+\_\+t)0x00080000)}

Transmission Error of Mailbox 2 \Hypertarget{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}\label{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TME@{CAN\_TSR\_TME}}
\index{CAN\_TSR\_TME@{CAN\_TSR\_TME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_TME}{CAN\_TSR\_TME}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TME~((uint32\+\_\+t)0x1\+C000000)}

TME\mbox{[}2\+:0\mbox{]} bits \Hypertarget{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}\label{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TME0@{CAN\_TSR\_TME0}}
\index{CAN\_TSR\_TME0@{CAN\_TSR\_TME0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_TME0}{CAN\_TSR\_TME0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TME0~((uint32\+\_\+t)0x04000000)}

Transmit Mailbox 0 Empty \Hypertarget{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}\label{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TME1@{CAN\_TSR\_TME1}}
\index{CAN\_TSR\_TME1@{CAN\_TSR\_TME1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_TME1}{CAN\_TSR\_TME1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TME1~((uint32\+\_\+t)0x08000000)}

Transmit Mailbox 1 Empty \Hypertarget{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}\label{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TME2@{CAN\_TSR\_TME2}}
\index{CAN\_TSR\_TME2@{CAN\_TSR\_TME2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_TME2}{CAN\_TSR\_TME2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TME2~((uint32\+\_\+t)0x10000000)}

Transmit Mailbox 2 Empty \Hypertarget{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}\label{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TXOK0@{CAN\_TSR\_TXOK0}}
\index{CAN\_TSR\_TXOK0@{CAN\_TSR\_TXOK0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_TXOK0}{CAN\_TSR\_TXOK0}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TXOK0~((uint32\+\_\+t)0x00000002)}

Transmission OK of Mailbox0 \Hypertarget{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}\label{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TXOK1@{CAN\_TSR\_TXOK1}}
\index{CAN\_TSR\_TXOK1@{CAN\_TSR\_TXOK1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_TXOK1}{CAN\_TSR\_TXOK1}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TXOK1~((uint32\+\_\+t)0x00000200)}

Transmission OK of Mailbox1 \Hypertarget{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}\label{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TXOK2@{CAN\_TSR\_TXOK2}}
\index{CAN\_TSR\_TXOK2@{CAN\_TSR\_TXOK2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CAN\_TSR\_TXOK2}{CAN\_TSR\_TXOK2}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TXOK2~((uint32\+\_\+t)0x00020000)}

Transmission OK of Mailbox 2 \Hypertarget{group___peripheral___registers___bits___definition_ga48c747693ec4dac8e4288ae4c0949def}\label{group___peripheral___registers___bits___definition_ga48c747693ec4dac8e4288ae4c0949def} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_CFGR\_BPEM@{CEC\_CFGR\_BPEM}}
\index{CEC\_CFGR\_BPEM@{CEC\_CFGR\_BPEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_CFGR\_BPEM}{CEC\_CFGR\_BPEM}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+CFGR\+\_\+\+BPEM~((uint16\+\_\+t)0x0008)}

Bit Period Error Mode \Hypertarget{group___peripheral___registers___bits___definition_ga8b06cd4e47f4235d8880e1ba0e56e2d7}\label{group___peripheral___registers___bits___definition_ga8b06cd4e47f4235d8880e1ba0e56e2d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_CFGR\_BTEM@{CEC\_CFGR\_BTEM}}
\index{CEC\_CFGR\_BTEM@{CEC\_CFGR\_BTEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_CFGR\_BTEM}{CEC\_CFGR\_BTEM}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+CFGR\+\_\+\+BTEM~((uint16\+\_\+t)0x0004)}

Bit Timing Error Mode \Hypertarget{group___peripheral___registers___bits___definition_ga69eca6654f89f8b05bb296938678ac68}\label{group___peripheral___registers___bits___definition_ga69eca6654f89f8b05bb296938678ac68} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_CFGR\_IE@{CEC\_CFGR\_IE}}
\index{CEC\_CFGR\_IE@{CEC\_CFGR\_IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_CFGR\_IE}{CEC\_CFGR\_IE}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+CFGR\+\_\+\+IE~((uint16\+\_\+t)0x0002)}

Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga57341732e9fca2df3bd9aa4ea53e14c7}\label{group___peripheral___registers___bits___definition_ga57341732e9fca2df3bd9aa4ea53e14c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_CFGR\_PE@{CEC\_CFGR\_PE}}
\index{CEC\_CFGR\_PE@{CEC\_CFGR\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_CFGR\_PE}{CEC\_CFGR\_PE}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+CFGR\+\_\+\+PE~((uint16\+\_\+t)0x0001)}

Peripheral Enable \Hypertarget{group___peripheral___registers___bits___definition_gaa325807f8f3d4bdf8e989eeef208ca5a}\label{group___peripheral___registers___bits___definition_gaa325807f8f3d4bdf8e989eeef208ca5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_CSR\_RBTF@{CEC\_CSR\_RBTF}}
\index{CEC\_CSR\_RBTF@{CEC\_CSR\_RBTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_CSR\_RBTF}{CEC\_CSR\_RBTF}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+CSR\+\_\+\+RBTF~((uint16\+\_\+t)0x0080)}

Rx Block Transfer Finished \Hypertarget{group___peripheral___registers___bits___definition_ga7f3291304e54d4f0b7e57cc5b8af4c8d}\label{group___peripheral___registers___bits___definition_ga7f3291304e54d4f0b7e57cc5b8af4c8d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_CSR\_REOM@{CEC\_CSR\_REOM}}
\index{CEC\_CSR\_REOM@{CEC\_CSR\_REOM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_CSR\_REOM}{CEC\_CSR\_REOM}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+CSR\+\_\+\+REOM~((uint16\+\_\+t)0x0020)}

Rx End Of Message \Hypertarget{group___peripheral___registers___bits___definition_ga2e33f1d4724efa45fce87ae2fcba6cff}\label{group___peripheral___registers___bits___definition_ga2e33f1d4724efa45fce87ae2fcba6cff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_CSR\_RERR@{CEC\_CSR\_RERR}}
\index{CEC\_CSR\_RERR@{CEC\_CSR\_RERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_CSR\_RERR}{CEC\_CSR\_RERR}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+CSR\+\_\+\+RERR~((uint16\+\_\+t)0x0040)}

Rx Error \Hypertarget{group___peripheral___registers___bits___definition_ga41a286b098018a445b59aefc40372e5a}\label{group___peripheral___registers___bits___definition_ga41a286b098018a445b59aefc40372e5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_CSR\_RSOM@{CEC\_CSR\_RSOM}}
\index{CEC\_CSR\_RSOM@{CEC\_CSR\_RSOM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_CSR\_RSOM}{CEC\_CSR\_RSOM}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+CSR\+\_\+\+RSOM~((uint16\+\_\+t)0x0010)}

Rx Start Of Message \Hypertarget{group___peripheral___registers___bits___definition_ga650bba50140fa01d98abe80bf004a9b6}\label{group___peripheral___registers___bits___definition_ga650bba50140fa01d98abe80bf004a9b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_CSR\_TBTRF@{CEC\_CSR\_TBTRF}}
\index{CEC\_CSR\_TBTRF@{CEC\_CSR\_TBTRF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_CSR\_TBTRF}{CEC\_CSR\_TBTRF}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+CSR\+\_\+\+TBTRF~((uint16\+\_\+t)0x0008)}

Tx Byte Transfer Request or Block Transfer Finished \Hypertarget{group___peripheral___registers___bits___definition_ga3af6df3394c54bb06e82048c091524e8}\label{group___peripheral___registers___bits___definition_ga3af6df3394c54bb06e82048c091524e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_CSR\_TEOM@{CEC\_CSR\_TEOM}}
\index{CEC\_CSR\_TEOM@{CEC\_CSR\_TEOM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_CSR\_TEOM}{CEC\_CSR\_TEOM}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+CSR\+\_\+\+TEOM~((uint16\+\_\+t)0x0002)}

Tx End Of Message \Hypertarget{group___peripheral___registers___bits___definition_ga273caacb035cb2ec64c721fa6c747c35}\label{group___peripheral___registers___bits___definition_ga273caacb035cb2ec64c721fa6c747c35} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_CSR\_TERR@{CEC\_CSR\_TERR}}
\index{CEC\_CSR\_TERR@{CEC\_CSR\_TERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_CSR\_TERR}{CEC\_CSR\_TERR}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+CSR\+\_\+\+TERR~((uint16\+\_\+t)0x0004)}

Tx Error \Hypertarget{group___peripheral___registers___bits___definition_ga0614d5d57649b31b3c67b364dc85d5fd}\label{group___peripheral___registers___bits___definition_ga0614d5d57649b31b3c67b364dc85d5fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_CSR\_TSOM@{CEC\_CSR\_TSOM}}
\index{CEC\_CSR\_TSOM@{CEC\_CSR\_TSOM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_CSR\_TSOM}{CEC\_CSR\_TSOM}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+CSR\+\_\+\+TSOM~((uint16\+\_\+t)0x0001)}

Tx Start Of Message \Hypertarget{group___peripheral___registers___bits___definition_ga8872cc458e6dcdad0e035e40a032a0c9}\label{group___peripheral___registers___bits___definition_ga8872cc458e6dcdad0e035e40a032a0c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_ESR\_ACKE@{CEC\_ESR\_ACKE}}
\index{CEC\_ESR\_ACKE@{CEC\_ESR\_ACKE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_ESR\_ACKE}{CEC\_ESR\_ACKE}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+ESR\+\_\+\+ACKE~((uint16\+\_\+t)0x0010)}

Block Acknowledge Error \Hypertarget{group___peripheral___registers___bits___definition_ga8f50871fd72eb2e36cc5183964cda970}\label{group___peripheral___registers___bits___definition_ga8f50871fd72eb2e36cc5183964cda970} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_ESR\_BPE@{CEC\_ESR\_BPE}}
\index{CEC\_ESR\_BPE@{CEC\_ESR\_BPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_ESR\_BPE}{CEC\_ESR\_BPE}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+ESR\+\_\+\+BPE~((uint16\+\_\+t)0x0002)}

Bit Period Error \Hypertarget{group___peripheral___registers___bits___definition_ga7650b5b89cdd9e209b4c4bd532f74390}\label{group___peripheral___registers___bits___definition_ga7650b5b89cdd9e209b4c4bd532f74390} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_ESR\_BTE@{CEC\_ESR\_BTE}}
\index{CEC\_ESR\_BTE@{CEC\_ESR\_BTE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_ESR\_BTE}{CEC\_ESR\_BTE}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+ESR\+\_\+\+BTE~((uint16\+\_\+t)0x0001)}

Bit Timing Error \Hypertarget{group___peripheral___registers___bits___definition_ga6c1c0faf5849a25b87fcc39cb445c1e4}\label{group___peripheral___registers___bits___definition_ga6c1c0faf5849a25b87fcc39cb445c1e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_ESR\_LINE@{CEC\_ESR\_LINE}}
\index{CEC\_ESR\_LINE@{CEC\_ESR\_LINE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_ESR\_LINE}{CEC\_ESR\_LINE}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+ESR\+\_\+\+LINE~((uint16\+\_\+t)0x0020)}

Line Error \Hypertarget{group___peripheral___registers___bits___definition_ga3b75f5557eecd4526136f408c853beb0}\label{group___peripheral___registers___bits___definition_ga3b75f5557eecd4526136f408c853beb0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_ESR\_RBTFE@{CEC\_ESR\_RBTFE}}
\index{CEC\_ESR\_RBTFE@{CEC\_ESR\_RBTFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_ESR\_RBTFE}{CEC\_ESR\_RBTFE}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+ESR\+\_\+\+RBTFE~((uint16\+\_\+t)0x0004)}

Rx Block Transfer Finished Error \Hypertarget{group___peripheral___registers___bits___definition_ga26159aa09e800f3fff5943ad7c2c9164}\label{group___peripheral___registers___bits___definition_ga26159aa09e800f3fff5943ad7c2c9164} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_ESR\_SBE@{CEC\_ESR\_SBE}}
\index{CEC\_ESR\_SBE@{CEC\_ESR\_SBE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_ESR\_SBE}{CEC\_ESR\_SBE}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+ESR\+\_\+\+SBE~((uint16\+\_\+t)0x0008)}

Start Bit Error \Hypertarget{group___peripheral___registers___bits___definition_ga439598667c9acbf8f9dcac180a57f790}\label{group___peripheral___registers___bits___definition_ga439598667c9acbf8f9dcac180a57f790} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_ESR\_TBTFE@{CEC\_ESR\_TBTFE}}
\index{CEC\_ESR\_TBTFE@{CEC\_ESR\_TBTFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_ESR\_TBTFE}{CEC\_ESR\_TBTFE}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+ESR\+\_\+\+TBTFE~((uint16\+\_\+t)0x0040)}

Tx Block Transfer Finished Error \Hypertarget{group___peripheral___registers___bits___definition_gab595a306043fe57ad4f406f828e483a5}\label{group___peripheral___registers___bits___definition_gab595a306043fe57ad4f406f828e483a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_OAR\_OA@{CEC\_OAR\_OA}}
\index{CEC\_OAR\_OA@{CEC\_OAR\_OA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_OAR\_OA}{CEC\_OAR\_OA}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+OAR\+\_\+\+OA~((uint16\+\_\+t)0x000F)}

OA\mbox{[}3\+:0\mbox{]}\+: Own Address \Hypertarget{group___peripheral___registers___bits___definition_gabc49513cee6e3c966d67819c7b589030}\label{group___peripheral___registers___bits___definition_gabc49513cee6e3c966d67819c7b589030} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_OAR\_OA\_0@{CEC\_OAR\_OA\_0}}
\index{CEC\_OAR\_OA\_0@{CEC\_OAR\_OA\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_OAR\_OA\_0}{CEC\_OAR\_OA\_0}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+OAR\+\_\+\+OA\+\_\+0~((uint16\+\_\+t)0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae67025eb59c746c006768c62325bb8ca}\label{group___peripheral___registers___bits___definition_gae67025eb59c746c006768c62325bb8ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_OAR\_OA\_1@{CEC\_OAR\_OA\_1}}
\index{CEC\_OAR\_OA\_1@{CEC\_OAR\_OA\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_OAR\_OA\_1}{CEC\_OAR\_OA\_1}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+OAR\+\_\+\+OA\+\_\+1~((uint16\+\_\+t)0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5801ac8c40252b9561f4a171ba3eb6b7}\label{group___peripheral___registers___bits___definition_ga5801ac8c40252b9561f4a171ba3eb6b7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_OAR\_OA\_2@{CEC\_OAR\_OA\_2}}
\index{CEC\_OAR\_OA\_2@{CEC\_OAR\_OA\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_OAR\_OA\_2}{CEC\_OAR\_OA\_2}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+OAR\+\_\+\+OA\+\_\+2~((uint16\+\_\+t)0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga75ba741d39e9aa86c1c54e379e90dd67}\label{group___peripheral___registers___bits___definition_ga75ba741d39e9aa86c1c54e379e90dd67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_OAR\_OA\_3@{CEC\_OAR\_OA\_3}}
\index{CEC\_OAR\_OA\_3@{CEC\_OAR\_OA\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_OAR\_OA\_3}{CEC\_OAR\_OA\_3}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+OAR\+\_\+\+OA\+\_\+3~((uint16\+\_\+t)0x0008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gacc6a97186c20fa01ef6439ec7081fdae}\label{group___peripheral___registers___bits___definition_gacc6a97186c20fa01ef6439ec7081fdae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_PRES\_PRES@{CEC\_PRES\_PRES}}
\index{CEC\_PRES\_PRES@{CEC\_PRES\_PRES}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_PRES\_PRES}{CEC\_PRES\_PRES}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+PRES\+\_\+\+PRES~((uint16\+\_\+t)0x3\+FFF)}

Prescaler Counter Value \Hypertarget{group___peripheral___registers___bits___definition_ga51e626c018504658ba7515ad1693895b}\label{group___peripheral___registers___bits___definition_ga51e626c018504658ba7515ad1693895b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_RXD\_RXD@{CEC\_RXD\_RXD}}
\index{CEC\_RXD\_RXD@{CEC\_RXD\_RXD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_RXD\_RXD}{CEC\_RXD\_RXD}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+RXD\+\_\+\+RXD~((uint16\+\_\+t)0x00\+FF)}

Rx Data register \Hypertarget{group___peripheral___registers___bits___definition_ga1693b38f41ead796577ab031d46083d4}\label{group___peripheral___registers___bits___definition_ga1693b38f41ead796577ab031d46083d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CEC\_TXD\_TXD@{CEC\_TXD\_TXD}}
\index{CEC\_TXD\_TXD@{CEC\_TXD\_TXD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CEC\_TXD\_TXD}{CEC\_TXD\_TXD}}
{\footnotesize\ttfamily \#define CEC\+\_\+\+TXD\+\_\+\+TXD~((uint16\+\_\+t)0x00\+FF)}

Tx Data register \Hypertarget{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}\label{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CRC\_CR\_RESET@{CRC\_CR\_RESET}}
\index{CRC\_CR\_RESET@{CRC\_CR\_RESET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CRC\_CR\_RESET}{CRC\_CR\_RESET}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+CR\+\_\+\+RESET~((uint8\+\_\+t)0x01)}

RESET bit \Hypertarget{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}\label{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CRC\_DR\_DR@{CRC\_DR\_DR}}
\index{CRC\_DR\_DR@{CRC\_DR\_DR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CRC\_DR\_DR}{CRC\_DR\_DR}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+DR\+\_\+\+DR~((uint32\+\_\+t)0x\+FFFFFFFF)}

Data register bits \Hypertarget{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}\label{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CRC\_IDR\_IDR@{CRC\_IDR\_IDR}}
\index{CRC\_IDR\_IDR@{CRC\_IDR\_IDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CRC\_IDR\_IDR}{CRC\_IDR\_IDR}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+IDR\+\_\+\+IDR~((uint8\+\_\+t)0x\+FF)}

General-\/purpose 8-\/bit data register bits \Hypertarget{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}\label{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_BOFF1@{DAC\_CR\_BOFF1}}
\index{DAC\_CR\_BOFF1@{DAC\_CR\_BOFF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_BOFF1}{DAC\_CR\_BOFF1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+BOFF1~((uint32\+\_\+t)0x00000002)}

DAC channel1 output buffer disable \Hypertarget{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}\label{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_BOFF2@{DAC\_CR\_BOFF2}}
\index{DAC\_CR\_BOFF2@{DAC\_CR\_BOFF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_BOFF2}{DAC\_CR\_BOFF2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+BOFF2~((uint32\+\_\+t)0x00020000)}

DAC channel2 output buffer disable \Hypertarget{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}\label{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_DMAEN1@{DAC\_CR\_DMAEN1}}
\index{DAC\_CR\_DMAEN1@{DAC\_CR\_DMAEN1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_DMAEN1}{DAC\_CR\_DMAEN1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+DMAEN1~((uint32\+\_\+t)0x00001000)}

DAC channel1 DMA enable \Hypertarget{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}\label{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_DMAEN2@{DAC\_CR\_DMAEN2}}
\index{DAC\_CR\_DMAEN2@{DAC\_CR\_DMAEN2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_DMAEN2}{DAC\_CR\_DMAEN2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+DMAEN2~((uint32\+\_\+t)0x10000000)}

DAC channel2 DMA enabled \Hypertarget{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}\label{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_EN1@{DAC\_CR\_EN1}}
\index{DAC\_CR\_EN1@{DAC\_CR\_EN1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_EN1}{DAC\_CR\_EN1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+EN1~((uint32\+\_\+t)0x00000001)}

DAC channel1 enable \Hypertarget{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}\label{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_EN2@{DAC\_CR\_EN2}}
\index{DAC\_CR\_EN2@{DAC\_CR\_EN2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_EN2}{DAC\_CR\_EN2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+EN2~((uint32\+\_\+t)0x00010000)}

DAC channel2 enable \Hypertarget{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}\label{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP1@{DAC\_CR\_MAMP1}}
\index{DAC\_CR\_MAMP1@{DAC\_CR\_MAMP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_MAMP1}{DAC\_CR\_MAMP1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP1~((uint32\+\_\+t)0x00000\+F00)}

MAMP1\mbox{[}3\+:0\mbox{]} (DAC channel1 Mask/\+Amplitude selector) \Hypertarget{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}\label{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP1\_0@{DAC\_CR\_MAMP1\_0}}
\index{DAC\_CR\_MAMP1\_0@{DAC\_CR\_MAMP1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_MAMP1\_0}{DAC\_CR\_MAMP1\_0}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}\label{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP1\_1@{DAC\_CR\_MAMP1\_1}}
\index{DAC\_CR\_MAMP1\_1@{DAC\_CR\_MAMP1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_MAMP1\_1}{DAC\_CR\_MAMP1\_1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}\label{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP1\_2@{DAC\_CR\_MAMP1\_2}}
\index{DAC\_CR\_MAMP1\_2@{DAC\_CR\_MAMP1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_MAMP1\_2}{DAC\_CR\_MAMP1\_2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}\label{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP1\_3@{DAC\_CR\_MAMP1\_3}}
\index{DAC\_CR\_MAMP1\_3@{DAC\_CR\_MAMP1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_MAMP1\_3}{DAC\_CR\_MAMP1\_3}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}\label{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP2@{DAC\_CR\_MAMP2}}
\index{DAC\_CR\_MAMP2@{DAC\_CR\_MAMP2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_MAMP2}{DAC\_CR\_MAMP2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP2~((uint32\+\_\+t)0x0\+F000000)}

MAMP2\mbox{[}3\+:0\mbox{]} (DAC channel2 Mask/\+Amplitude selector) \Hypertarget{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}\label{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP2\_0@{DAC\_CR\_MAMP2\_0}}
\index{DAC\_CR\_MAMP2\_0@{DAC\_CR\_MAMP2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_MAMP2\_0}{DAC\_CR\_MAMP2\_0}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}\label{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP2\_1@{DAC\_CR\_MAMP2\_1}}
\index{DAC\_CR\_MAMP2\_1@{DAC\_CR\_MAMP2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_MAMP2\_1}{DAC\_CR\_MAMP2\_1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}\label{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP2\_2@{DAC\_CR\_MAMP2\_2}}
\index{DAC\_CR\_MAMP2\_2@{DAC\_CR\_MAMP2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_MAMP2\_2}{DAC\_CR\_MAMP2\_2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}\label{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP2\_3@{DAC\_CR\_MAMP2\_3}}
\index{DAC\_CR\_MAMP2\_3@{DAC\_CR\_MAMP2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_MAMP2\_3}{DAC\_CR\_MAMP2\_3}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}\label{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TEN1@{DAC\_CR\_TEN1}}
\index{DAC\_CR\_TEN1@{DAC\_CR\_TEN1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_TEN1}{DAC\_CR\_TEN1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TEN1~((uint32\+\_\+t)0x00000004)}

DAC channel1 Trigger enable \Hypertarget{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}\label{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TEN2@{DAC\_CR\_TEN2}}
\index{DAC\_CR\_TEN2@{DAC\_CR\_TEN2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_TEN2}{DAC\_CR\_TEN2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TEN2~((uint32\+\_\+t)0x00040000)}

DAC channel2 Trigger enable \Hypertarget{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}\label{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL1@{DAC\_CR\_TSEL1}}
\index{DAC\_CR\_TSEL1@{DAC\_CR\_TSEL1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_TSEL1}{DAC\_CR\_TSEL1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL1~((uint32\+\_\+t)0x00000038)}

TSEL1\mbox{[}2\+:0\mbox{]} (DAC channel1 Trigger selection) \Hypertarget{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}\label{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL1\_0@{DAC\_CR\_TSEL1\_0}}
\index{DAC\_CR\_TSEL1\_0@{DAC\_CR\_TSEL1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_TSEL1\_0}{DAC\_CR\_TSEL1\_0}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0~((uint32\+\_\+t)0x00000008)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}\label{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL1\_1@{DAC\_CR\_TSEL1\_1}}
\index{DAC\_CR\_TSEL1\_1@{DAC\_CR\_TSEL1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_TSEL1\_1}{DAC\_CR\_TSEL1\_1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1~((uint32\+\_\+t)0x00000010)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}\label{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL1\_2@{DAC\_CR\_TSEL1\_2}}
\index{DAC\_CR\_TSEL1\_2@{DAC\_CR\_TSEL1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_TSEL1\_2}{DAC\_CR\_TSEL1\_2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2~((uint32\+\_\+t)0x00000020)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}\label{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL2@{DAC\_CR\_TSEL2}}
\index{DAC\_CR\_TSEL2@{DAC\_CR\_TSEL2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_TSEL2}{DAC\_CR\_TSEL2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL2~((uint32\+\_\+t)0x00380000)}

TSEL2\mbox{[}2\+:0\mbox{]} (DAC channel2 Trigger selection) \Hypertarget{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}\label{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL2\_0@{DAC\_CR\_TSEL2\_0}}
\index{DAC\_CR\_TSEL2\_0@{DAC\_CR\_TSEL2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_TSEL2\_0}{DAC\_CR\_TSEL2\_0}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0~((uint32\+\_\+t)0x00080000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}\label{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL2\_1@{DAC\_CR\_TSEL2\_1}}
\index{DAC\_CR\_TSEL2\_1@{DAC\_CR\_TSEL2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_TSEL2\_1}{DAC\_CR\_TSEL2\_1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1~((uint32\+\_\+t)0x00100000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}\label{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL2\_2@{DAC\_CR\_TSEL2\_2}}
\index{DAC\_CR\_TSEL2\_2@{DAC\_CR\_TSEL2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_TSEL2\_2}{DAC\_CR\_TSEL2\_2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2~((uint32\+\_\+t)0x00200000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}\label{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_WAVE1@{DAC\_CR\_WAVE1}}
\index{DAC\_CR\_WAVE1@{DAC\_CR\_WAVE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_WAVE1}{DAC\_CR\_WAVE1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+WAVE1~((uint32\+\_\+t)0x000000\+C0)}

WAVE1\mbox{[}1\+:0\mbox{]} (DAC channel1 noise/triangle wave generation enable) \Hypertarget{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}\label{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_WAVE1\_0@{DAC\_CR\_WAVE1\_0}}
\index{DAC\_CR\_WAVE1\_0@{DAC\_CR\_WAVE1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_WAVE1\_0}{DAC\_CR\_WAVE1\_0}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0~((uint32\+\_\+t)0x00000040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}\label{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_WAVE1\_1@{DAC\_CR\_WAVE1\_1}}
\index{DAC\_CR\_WAVE1\_1@{DAC\_CR\_WAVE1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_WAVE1\_1}{DAC\_CR\_WAVE1\_1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1~((uint32\+\_\+t)0x00000080)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}\label{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_WAVE2@{DAC\_CR\_WAVE2}}
\index{DAC\_CR\_WAVE2@{DAC\_CR\_WAVE2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_WAVE2}{DAC\_CR\_WAVE2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+WAVE2~((uint32\+\_\+t)0x00\+C00000)}

WAVE2\mbox{[}1\+:0\mbox{]} (DAC channel2 noise/triangle wave generation enable) \Hypertarget{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}\label{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_WAVE2\_0@{DAC\_CR\_WAVE2\_0}}
\index{DAC\_CR\_WAVE2\_0@{DAC\_CR\_WAVE2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_WAVE2\_0}{DAC\_CR\_WAVE2\_0}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0~((uint32\+\_\+t)0x00400000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}\label{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_WAVE2\_1@{DAC\_CR\_WAVE2\_1}}
\index{DAC\_CR\_WAVE2\_1@{DAC\_CR\_WAVE2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_CR\_WAVE2\_1}{DAC\_CR\_WAVE2\_1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1~((uint32\+\_\+t)0x00800000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}\label{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12L1\_DACC1DHR@{DAC\_DHR12L1\_DACC1DHR}}
\index{DAC\_DHR12L1\_DACC1DHR@{DAC\_DHR12L1\_DACC1DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DHR12L1\_DACC1DHR}{DAC\_DHR12L1\_DACC1DHR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR~((uint16\+\_\+t)0x\+FFF0)}

DAC channel1 12-\/bit Left aligned data \Hypertarget{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}\label{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12L2\_DACC2DHR@{DAC\_DHR12L2\_DACC2DHR}}
\index{DAC\_DHR12L2\_DACC2DHR@{DAC\_DHR12L2\_DACC2DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DHR12L2\_DACC2DHR}{DAC\_DHR12L2\_DACC2DHR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR~((uint16\+\_\+t)0x\+FFF0)}

DAC channel2 12-\/bit Left aligned data \Hypertarget{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}\label{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12LD\_DACC1DHR@{DAC\_DHR12LD\_DACC1DHR}}
\index{DAC\_DHR12LD\_DACC1DHR@{DAC\_DHR12LD\_DACC1DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DHR12LD\_DACC1DHR}{DAC\_DHR12LD\_DACC1DHR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR~((uint32\+\_\+t)0x0000\+FFF0)}

DAC channel1 12-\/bit Left aligned data \Hypertarget{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}\label{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12LD\_DACC2DHR@{DAC\_DHR12LD\_DACC2DHR}}
\index{DAC\_DHR12LD\_DACC2DHR@{DAC\_DHR12LD\_DACC2DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DHR12LD\_DACC2DHR}{DAC\_DHR12LD\_DACC2DHR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR~((uint32\+\_\+t)0x\+FFF00000)}

DAC channel2 12-\/bit Left aligned data \Hypertarget{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}\label{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12R1\_DACC1DHR@{DAC\_DHR12R1\_DACC1DHR}}
\index{DAC\_DHR12R1\_DACC1DHR@{DAC\_DHR12R1\_DACC1DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DHR12R1\_DACC1DHR}{DAC\_DHR12R1\_DACC1DHR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR~((uint16\+\_\+t)0x0\+FFF)}

DAC channel1 12-\/bit Right aligned data \Hypertarget{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}\label{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12R2\_DACC2DHR@{DAC\_DHR12R2\_DACC2DHR}}
\index{DAC\_DHR12R2\_DACC2DHR@{DAC\_DHR12R2\_DACC2DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DHR12R2\_DACC2DHR}{DAC\_DHR12R2\_DACC2DHR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR~((uint16\+\_\+t)0x0\+FFF)}

DAC channel2 12-\/bit Right aligned data \Hypertarget{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}\label{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12RD\_DACC1DHR@{DAC\_DHR12RD\_DACC1DHR}}
\index{DAC\_DHR12RD\_DACC1DHR@{DAC\_DHR12RD\_DACC1DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DHR12RD\_DACC1DHR}{DAC\_DHR12RD\_DACC1DHR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR~((uint32\+\_\+t)0x00000\+FFF)}

DAC channel1 12-\/bit Right aligned data \Hypertarget{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}\label{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12RD\_DACC2DHR@{DAC\_DHR12RD\_DACC2DHR}}
\index{DAC\_DHR12RD\_DACC2DHR@{DAC\_DHR12RD\_DACC2DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DHR12RD\_DACC2DHR}{DAC\_DHR12RD\_DACC2DHR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR~((uint32\+\_\+t)0x0\+FFF0000)}

DAC channel2 12-\/bit Right aligned data \Hypertarget{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}\label{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR8R1\_DACC1DHR@{DAC\_DHR8R1\_DACC1DHR}}
\index{DAC\_DHR8R1\_DACC1DHR@{DAC\_DHR8R1\_DACC1DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DHR8R1\_DACC1DHR}{DAC\_DHR8R1\_DACC1DHR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR~((uint8\+\_\+t)0x\+FF)}

DAC channel1 8-\/bit Right aligned data \Hypertarget{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}\label{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR8R2\_DACC2DHR@{DAC\_DHR8R2\_DACC2DHR}}
\index{DAC\_DHR8R2\_DACC2DHR@{DAC\_DHR8R2\_DACC2DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DHR8R2\_DACC2DHR}{DAC\_DHR8R2\_DACC2DHR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR~((uint8\+\_\+t)0x\+FF)}

DAC channel2 8-\/bit Right aligned data \Hypertarget{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}\label{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR8RD\_DACC1DHR@{DAC\_DHR8RD\_DACC1DHR}}
\index{DAC\_DHR8RD\_DACC1DHR@{DAC\_DHR8RD\_DACC1DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DHR8RD\_DACC1DHR}{DAC\_DHR8RD\_DACC1DHR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR~((uint16\+\_\+t)0x00\+FF)}

DAC channel1 8-\/bit Right aligned data \Hypertarget{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}\label{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR8RD\_DACC2DHR@{DAC\_DHR8RD\_DACC2DHR}}
\index{DAC\_DHR8RD\_DACC2DHR@{DAC\_DHR8RD\_DACC2DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DHR8RD\_DACC2DHR}{DAC\_DHR8RD\_DACC2DHR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR~((uint16\+\_\+t)0x\+FF00)}

DAC channel2 8-\/bit Right aligned data \Hypertarget{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}\label{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DOR1\_DACC1DOR@{DAC\_DOR1\_DACC1DOR}}
\index{DAC\_DOR1\_DACC1DOR@{DAC\_DOR1\_DACC1DOR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DOR1\_DACC1DOR}{DAC\_DOR1\_DACC1DOR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR~((uint16\+\_\+t)0x0\+FFF)}

DAC channel1 data output \Hypertarget{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}\label{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DOR2\_DACC2DOR@{DAC\_DOR2\_DACC2DOR}}
\index{DAC\_DOR2\_DACC2DOR@{DAC\_DOR2\_DACC2DOR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_DOR2\_DACC2DOR}{DAC\_DOR2\_DACC2DOR}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR~((uint16\+\_\+t)0x0\+FFF)}

DAC channel2 data output \Hypertarget{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}\label{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_SR\_DMAUDR1@{DAC\_SR\_DMAUDR1}}
\index{DAC\_SR\_DMAUDR1@{DAC\_SR\_DMAUDR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_SR\_DMAUDR1}{DAC\_SR\_DMAUDR1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+SR\+\_\+\+DMAUDR1~((uint32\+\_\+t)0x00002000)}

DAC channel1 DMA underrun flag \Hypertarget{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}\label{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_SR\_DMAUDR2@{DAC\_SR\_DMAUDR2}}
\index{DAC\_SR\_DMAUDR2@{DAC\_SR\_DMAUDR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_SR\_DMAUDR2}{DAC\_SR\_DMAUDR2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+SR\+\_\+\+DMAUDR2~((uint32\+\_\+t)0x20000000)}

DAC channel2 DMA underrun flag \Hypertarget{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}\label{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_SWTRIGR\_SWTRIG1@{DAC\_SWTRIGR\_SWTRIG1}}
\index{DAC\_SWTRIGR\_SWTRIG1@{DAC\_SWTRIGR\_SWTRIG1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_SWTRIGR\_SWTRIG1}{DAC\_SWTRIGR\_SWTRIG1}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1~((uint8\+\_\+t)0x01)}

DAC channel1 software trigger \Hypertarget{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}\label{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_SWTRIGR\_SWTRIG2@{DAC\_SWTRIGR\_SWTRIG2}}
\index{DAC\_SWTRIGR\_SWTRIG2@{DAC\_SWTRIGR\_SWTRIG2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DAC\_SWTRIGR\_SWTRIG2}{DAC\_SWTRIGR\_SWTRIG2}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2~((uint8\+\_\+t)0x02)}

DAC channel2 software trigger \Hypertarget{group___peripheral___registers___bits___definition_gac503a3c7cb5acef966dc5b0b645944eb}\label{group___peripheral___registers___bits___definition_gac503a3c7cb5acef966dc5b0b645944eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_CAN1\_STOP@{DBGMCU\_CR\_DBG\_CAN1\_STOP}}
\index{DBGMCU\_CR\_DBG\_CAN1\_STOP@{DBGMCU\_CR\_DBG\_CAN1\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_CAN1\_STOP}{DBGMCU\_CR\_DBG\_CAN1\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP~((uint32\+\_\+t)0x00004000)}

Debug CAN1 stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_gab66d79e9b95ef54e109aa7b069201b58}\label{group___peripheral___registers___bits___definition_gab66d79e9b95ef54e109aa7b069201b58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_CAN2\_STOP@{DBGMCU\_CR\_DBG\_CAN2\_STOP}}
\index{DBGMCU\_CR\_DBG\_CAN2\_STOP@{DBGMCU\_CR\_DBG\_CAN2\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_CAN2\_STOP}{DBGMCU\_CR\_DBG\_CAN2\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP~((uint32\+\_\+t)0x00200000)}

Debug CAN2 stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga74c71dedb4221750d7e3d8237c8b7846}\label{group___peripheral___registers___bits___definition_ga74c71dedb4221750d7e3d8237c8b7846} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_I2C1\_SMBUS\_TIMEOUT@{DBGMCU\_CR\_DBG\_I2C1\_SMBUS\_TIMEOUT}}
\index{DBGMCU\_CR\_DBG\_I2C1\_SMBUS\_TIMEOUT@{DBGMCU\_CR\_DBG\_I2C1\_SMBUS\_TIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_I2C1\_SMBUS\_TIMEOUT}{DBGMCU\_CR\_DBG\_I2C1\_SMBUS\_TIMEOUT}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT~((uint32\+\_\+t)0x00008000)}

SMBUS timeout mode stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_gac13c4459ef41174c5f40b7f3f96bc075}\label{group___peripheral___registers___bits___definition_gac13c4459ef41174c5f40b7f3f96bc075} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_I2C2\_SMBUS\_TIMEOUT@{DBGMCU\_CR\_DBG\_I2C2\_SMBUS\_TIMEOUT}}
\index{DBGMCU\_CR\_DBG\_I2C2\_SMBUS\_TIMEOUT@{DBGMCU\_CR\_DBG\_I2C2\_SMBUS\_TIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_I2C2\_SMBUS\_TIMEOUT}{DBGMCU\_CR\_DBG\_I2C2\_SMBUS\_TIMEOUT}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT~((uint32\+\_\+t)0x00010000)}

SMBUS timeout mode stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga06e02885e11d05135dd967b33fad68f1}\label{group___peripheral___registers___bits___definition_ga06e02885e11d05135dd967b33fad68f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_IWDG\_STOP@{DBGMCU\_CR\_DBG\_IWDG\_STOP}}
\index{DBGMCU\_CR\_DBG\_IWDG\_STOP@{DBGMCU\_CR\_DBG\_IWDG\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_IWDG\_STOP}{DBGMCU\_CR\_DBG\_IWDG\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP~((uint32\+\_\+t)0x00000100)}

Debug Independent Watchdog stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}\label{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_SLEEP@{DBGMCU\_CR\_DBG\_SLEEP}}
\index{DBGMCU\_CR\_DBG\_SLEEP@{DBGMCU\_CR\_DBG\_SLEEP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_SLEEP}{DBGMCU\_CR\_DBG\_SLEEP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP~((uint32\+\_\+t)0x00000001)}

Debug Sleep Mode \Hypertarget{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}\label{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_STANDBY@{DBGMCU\_CR\_DBG\_STANDBY}}
\index{DBGMCU\_CR\_DBG\_STANDBY@{DBGMCU\_CR\_DBG\_STANDBY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_STANDBY}{DBGMCU\_CR\_DBG\_STANDBY}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY~((uint32\+\_\+t)0x00000004)}

Debug Standby mode \Hypertarget{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}\label{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_STOP@{DBGMCU\_CR\_DBG\_STOP}}
\index{DBGMCU\_CR\_DBG\_STOP@{DBGMCU\_CR\_DBG\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_STOP}{DBGMCU\_CR\_DBG\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP~((uint32\+\_\+t)0x00000002)}

Debug Stop Mode \Hypertarget{group___peripheral___registers___bits___definition_ga44df04d2075cec31b160df59357168de}\label{group___peripheral___registers___bits___definition_ga44df04d2075cec31b160df59357168de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM10\_STOP@{DBGMCU\_CR\_DBG\_TIM10\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM10\_STOP@{DBGMCU\_CR\_DBG\_TIM10\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM10\_STOP}{DBGMCU\_CR\_DBG\_TIM10\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP~((uint32\+\_\+t)0x20000000)}

Debug TIM10 stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_gaa1e4ff4e5582e146f1fc6f6731fddc58}\label{group___peripheral___registers___bits___definition_gaa1e4ff4e5582e146f1fc6f6731fddc58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM11\_STOP@{DBGMCU\_CR\_DBG\_TIM11\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM11\_STOP@{DBGMCU\_CR\_DBG\_TIM11\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM11\_STOP}{DBGMCU\_CR\_DBG\_TIM11\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP~((uint32\+\_\+t)0x40000000)}

Debug TIM11 stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_gac0c0745ffe127802d59aa73b483dc744}\label{group___peripheral___registers___bits___definition_gac0c0745ffe127802d59aa73b483dc744} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM12\_STOP@{DBGMCU\_CR\_DBG\_TIM12\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM12\_STOP@{DBGMCU\_CR\_DBG\_TIM12\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM12\_STOP}{DBGMCU\_CR\_DBG\_TIM12\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP~((uint32\+\_\+t)0x02000000)}

Debug TIM12 stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga3a25f2fb948b645c00ed9f986aaa535a}\label{group___peripheral___registers___bits___definition_ga3a25f2fb948b645c00ed9f986aaa535a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM13\_STOP@{DBGMCU\_CR\_DBG\_TIM13\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM13\_STOP@{DBGMCU\_CR\_DBG\_TIM13\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM13\_STOP}{DBGMCU\_CR\_DBG\_TIM13\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP~((uint32\+\_\+t)0x04000000)}

Debug TIM13 stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga24da33fc97703f7fb374615dbb0c705c}\label{group___peripheral___registers___bits___definition_ga24da33fc97703f7fb374615dbb0c705c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM14\_STOP@{DBGMCU\_CR\_DBG\_TIM14\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM14\_STOP@{DBGMCU\_CR\_DBG\_TIM14\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM14\_STOP}{DBGMCU\_CR\_DBG\_TIM14\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP~((uint32\+\_\+t)0x08000000)}

Debug TIM14 stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga923048ee6f3ae804ae377d2d259456e4}\label{group___peripheral___registers___bits___definition_ga923048ee6f3ae804ae377d2d259456e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM15\_STOP@{DBGMCU\_CR\_DBG\_TIM15\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM15\_STOP@{DBGMCU\_CR\_DBG\_TIM15\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM15\_STOP}{DBGMCU\_CR\_DBG\_TIM15\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP~((uint32\+\_\+t)0x00400000)}

Debug TIM15 stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga69023f8b781539ccb233f76de6284ce3}\label{group___peripheral___registers___bits___definition_ga69023f8b781539ccb233f76de6284ce3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM16\_STOP@{DBGMCU\_CR\_DBG\_TIM16\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM16\_STOP@{DBGMCU\_CR\_DBG\_TIM16\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM16\_STOP}{DBGMCU\_CR\_DBG\_TIM16\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP~((uint32\+\_\+t)0x00800000)}

Debug TIM16 stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga7a617b659cc61d947515e2d52f1f2f92}\label{group___peripheral___registers___bits___definition_ga7a617b659cc61d947515e2d52f1f2f92} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM17\_STOP@{DBGMCU\_CR\_DBG\_TIM17\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM17\_STOP@{DBGMCU\_CR\_DBG\_TIM17\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM17\_STOP}{DBGMCU\_CR\_DBG\_TIM17\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP~((uint32\+\_\+t)0x01000000)}

Debug TIM17 stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga5a786a8fa8a1c85e30265e76cdea814d}\label{group___peripheral___registers___bits___definition_ga5a786a8fa8a1c85e30265e76cdea814d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM1\_STOP@{DBGMCU\_CR\_DBG\_TIM1\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM1\_STOP@{DBGMCU\_CR\_DBG\_TIM1\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM1\_STOP}{DBGMCU\_CR\_DBG\_TIM1\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP~((uint32\+\_\+t)0x00000400)}

TIM1 counter stopped when core is halted \Hypertarget{group___peripheral___registers___bits___definition_gaaa1ee73c14e640c4e97041a9ce3e221a}\label{group___peripheral___registers___bits___definition_gaaa1ee73c14e640c4e97041a9ce3e221a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM2\_STOP@{DBGMCU\_CR\_DBG\_TIM2\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM2\_STOP@{DBGMCU\_CR\_DBG\_TIM2\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM2\_STOP}{DBGMCU\_CR\_DBG\_TIM2\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP~((uint32\+\_\+t)0x00000800)}

TIM2 counter stopped when core is halted \Hypertarget{group___peripheral___registers___bits___definition_gac6801756368b597301f4098b69bce4e7}\label{group___peripheral___registers___bits___definition_gac6801756368b597301f4098b69bce4e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM3\_STOP@{DBGMCU\_CR\_DBG\_TIM3\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM3\_STOP@{DBGMCU\_CR\_DBG\_TIM3\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM3\_STOP}{DBGMCU\_CR\_DBG\_TIM3\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP~((uint32\+\_\+t)0x00001000)}

TIM3 counter stopped when core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga7d562f812de81b99c6701d74812818fa}\label{group___peripheral___registers___bits___definition_ga7d562f812de81b99c6701d74812818fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM4\_STOP@{DBGMCU\_CR\_DBG\_TIM4\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM4\_STOP@{DBGMCU\_CR\_DBG\_TIM4\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM4\_STOP}{DBGMCU\_CR\_DBG\_TIM4\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP~((uint32\+\_\+t)0x00002000)}

TIM4 counter stopped when core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga81d1915feb949e71f129ace7519abfee}\label{group___peripheral___registers___bits___definition_ga81d1915feb949e71f129ace7519abfee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM5\_STOP@{DBGMCU\_CR\_DBG\_TIM5\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM5\_STOP@{DBGMCU\_CR\_DBG\_TIM5\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM5\_STOP}{DBGMCU\_CR\_DBG\_TIM5\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP~((uint32\+\_\+t)0x00040000)}

TIM5 counter stopped when core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga583b3b400b2ebf72da6cee21226d00e5}\label{group___peripheral___registers___bits___definition_ga583b3b400b2ebf72da6cee21226d00e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM6\_STOP@{DBGMCU\_CR\_DBG\_TIM6\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM6\_STOP@{DBGMCU\_CR\_DBG\_TIM6\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM6\_STOP}{DBGMCU\_CR\_DBG\_TIM6\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP~((uint32\+\_\+t)0x00080000)}

TIM6 counter stopped when core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga26379796d6900f536c1860e252d195f5}\label{group___peripheral___registers___bits___definition_ga26379796d6900f536c1860e252d195f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM7\_STOP@{DBGMCU\_CR\_DBG\_TIM7\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM7\_STOP@{DBGMCU\_CR\_DBG\_TIM7\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM7\_STOP}{DBGMCU\_CR\_DBG\_TIM7\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP~((uint32\+\_\+t)0x00100000)}

TIM7 counter stopped when core is halted \Hypertarget{group___peripheral___registers___bits___definition_gade7b4ae5a5e402aa66af991fb174b83a}\label{group___peripheral___registers___bits___definition_gade7b4ae5a5e402aa66af991fb174b83a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM8\_STOP@{DBGMCU\_CR\_DBG\_TIM8\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM8\_STOP@{DBGMCU\_CR\_DBG\_TIM8\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM8\_STOP}{DBGMCU\_CR\_DBG\_TIM8\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP~((uint32\+\_\+t)0x00020000)}

TIM8 counter stopped when core is halted \Hypertarget{group___peripheral___registers___bits___definition_gaaa53454227eeb503a681d32049b07b74}\label{group___peripheral___registers___bits___definition_gaaa53454227eeb503a681d32049b07b74} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_TIM9\_STOP@{DBGMCU\_CR\_DBG\_TIM9\_STOP}}
\index{DBGMCU\_CR\_DBG\_TIM9\_STOP@{DBGMCU\_CR\_DBG\_TIM9\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_TIM9\_STOP}{DBGMCU\_CR\_DBG\_TIM9\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP~((uint32\+\_\+t)0x10000000)}

Debug TIM9 stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga626bea771c7fdb87e515685104d3a562}\label{group___peripheral___registers___bits___definition_ga626bea771c7fdb87e515685104d3a562} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_WWDG\_STOP@{DBGMCU\_CR\_DBG\_WWDG\_STOP}}
\index{DBGMCU\_CR\_DBG\_WWDG\_STOP@{DBGMCU\_CR\_DBG\_WWDG\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_WWDG\_STOP}{DBGMCU\_CR\_DBG\_WWDG\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP~((uint32\+\_\+t)0x00000200)}

Debug Window Watchdog stopped when Core is halted \Hypertarget{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}\label{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_TRACE\_IOEN@{DBGMCU\_CR\_TRACE\_IOEN}}
\index{DBGMCU\_CR\_TRACE\_IOEN@{DBGMCU\_CR\_TRACE\_IOEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_TRACE\_IOEN}{DBGMCU\_CR\_TRACE\_IOEN}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN~((uint32\+\_\+t)0x00000020)}

Trace Pin Assignment Control \Hypertarget{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}\label{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_TRACE\_MODE@{DBGMCU\_CR\_TRACE\_MODE}}
\index{DBGMCU\_CR\_TRACE\_MODE@{DBGMCU\_CR\_TRACE\_MODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_TRACE\_MODE}{DBGMCU\_CR\_TRACE\_MODE}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE~((uint32\+\_\+t)0x000000\+C0)}

TRACE\+\_\+\+MODE\mbox{[}1\+:0\mbox{]} bits (Trace Pin Assignment Control) \Hypertarget{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}\label{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_TRACE\_MODE\_0@{DBGMCU\_CR\_TRACE\_MODE\_0}}
\index{DBGMCU\_CR\_TRACE\_MODE\_0@{DBGMCU\_CR\_TRACE\_MODE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_TRACE\_MODE\_0}{DBGMCU\_CR\_TRACE\_MODE\_0}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0~((uint32\+\_\+t)0x00000040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}\label{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_TRACE\_MODE\_1@{DBGMCU\_CR\_TRACE\_MODE\_1}}
\index{DBGMCU\_CR\_TRACE\_MODE\_1@{DBGMCU\_CR\_TRACE\_MODE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_TRACE\_MODE\_1}{DBGMCU\_CR\_TRACE\_MODE\_1}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1~((uint32\+\_\+t)0x00000080)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}\label{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_DEV\_ID@{DBGMCU\_IDCODE\_DEV\_ID}}
\index{DBGMCU\_IDCODE\_DEV\_ID@{DBGMCU\_IDCODE\_DEV\_ID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_DEV\_ID}{DBGMCU\_IDCODE\_DEV\_ID}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID~((uint32\+\_\+t)0x00000\+FFF)}

Device Identifier \Hypertarget{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}\label{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID@{DBGMCU\_IDCODE\_REV\_ID}}
\index{DBGMCU\_IDCODE\_REV\_ID@{DBGMCU\_IDCODE\_REV\_ID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID}{DBGMCU\_IDCODE\_REV\_ID}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID~((uint32\+\_\+t)0x\+FFFF0000)}

REV\+\_\+\+ID\mbox{[}15\+:0\mbox{]} bits (Revision Identifier) \Hypertarget{group___peripheral___registers___bits___definition_ga223ec71b13697d1d94ac910d74dda1a4}\label{group___peripheral___registers___bits___definition_ga223ec71b13697d1d94ac910d74dda1a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_0@{DBGMCU\_IDCODE\_REV\_ID\_0}}
\index{DBGMCU\_IDCODE\_REV\_ID\_0@{DBGMCU\_IDCODE\_REV\_ID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_0}{DBGMCU\_IDCODE\_REV\_ID\_0}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga2c43be5f3bf427d9e5c5cb53c71c56c5}\label{group___peripheral___registers___bits___definition_ga2c43be5f3bf427d9e5c5cb53c71c56c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_1@{DBGMCU\_IDCODE\_REV\_ID\_1}}
\index{DBGMCU\_IDCODE\_REV\_ID\_1@{DBGMCU\_IDCODE\_REV\_ID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_1}{DBGMCU\_IDCODE\_REV\_ID\_1}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga0770975f537cee88759c533cce1985c7}\label{group___peripheral___registers___bits___definition_ga0770975f537cee88759c533cce1985c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_10@{DBGMCU\_IDCODE\_REV\_ID\_10}}
\index{DBGMCU\_IDCODE\_REV\_ID\_10@{DBGMCU\_IDCODE\_REV\_ID\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_10}{DBGMCU\_IDCODE\_REV\_ID\_10}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+10~((uint32\+\_\+t)0x04000000)}

Bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga217da836fc3089b44a9d9c3daff40c75}\label{group___peripheral___registers___bits___definition_ga217da836fc3089b44a9d9c3daff40c75} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_11@{DBGMCU\_IDCODE\_REV\_ID\_11}}
\index{DBGMCU\_IDCODE\_REV\_ID\_11@{DBGMCU\_IDCODE\_REV\_ID\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_11}{DBGMCU\_IDCODE\_REV\_ID\_11}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+11~((uint32\+\_\+t)0x08000000)}

Bit 11 \Hypertarget{group___peripheral___registers___bits___definition_gae27909354dd0b18756072ab3a3939e91}\label{group___peripheral___registers___bits___definition_gae27909354dd0b18756072ab3a3939e91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_12@{DBGMCU\_IDCODE\_REV\_ID\_12}}
\index{DBGMCU\_IDCODE\_REV\_ID\_12@{DBGMCU\_IDCODE\_REV\_ID\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_12}{DBGMCU\_IDCODE\_REV\_ID\_12}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+12~((uint32\+\_\+t)0x10000000)}

Bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga300efe7db3358b63a83133901ab507ac}\label{group___peripheral___registers___bits___definition_ga300efe7db3358b63a83133901ab507ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_13@{DBGMCU\_IDCODE\_REV\_ID\_13}}
\index{DBGMCU\_IDCODE\_REV\_ID\_13@{DBGMCU\_IDCODE\_REV\_ID\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_13}{DBGMCU\_IDCODE\_REV\_ID\_13}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+13~((uint32\+\_\+t)0x20000000)}

Bit 13 \Hypertarget{group___peripheral___registers___bits___definition_gaf7664e599c06b8f00398d9c84deec607}\label{group___peripheral___registers___bits___definition_gaf7664e599c06b8f00398d9c84deec607} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_14@{DBGMCU\_IDCODE\_REV\_ID\_14}}
\index{DBGMCU\_IDCODE\_REV\_ID\_14@{DBGMCU\_IDCODE\_REV\_ID\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_14}{DBGMCU\_IDCODE\_REV\_ID\_14}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+14~((uint32\+\_\+t)0x40000000)}

Bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga027015a672a0e61e0b8494b2f3d04c74}\label{group___peripheral___registers___bits___definition_ga027015a672a0e61e0b8494b2f3d04c74} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_15@{DBGMCU\_IDCODE\_REV\_ID\_15}}
\index{DBGMCU\_IDCODE\_REV\_ID\_15@{DBGMCU\_IDCODE\_REV\_ID\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_15}{DBGMCU\_IDCODE\_REV\_ID\_15}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+15~((uint32\+\_\+t)0x80000000)}

Bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gafd0c09bab9658d492fadbb6d8e926ead}\label{group___peripheral___registers___bits___definition_gafd0c09bab9658d492fadbb6d8e926ead} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_2@{DBGMCU\_IDCODE\_REV\_ID\_2}}
\index{DBGMCU\_IDCODE\_REV\_ID\_2@{DBGMCU\_IDCODE\_REV\_ID\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_2}{DBGMCU\_IDCODE\_REV\_ID\_2}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1591e5e3e0ac1cf9a677e4ee7de14736}\label{group___peripheral___registers___bits___definition_ga1591e5e3e0ac1cf9a677e4ee7de14736} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_3@{DBGMCU\_IDCODE\_REV\_ID\_3}}
\index{DBGMCU\_IDCODE\_REV\_ID\_3@{DBGMCU\_IDCODE\_REV\_ID\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_3}{DBGMCU\_IDCODE\_REV\_ID\_3}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gae6c2934497d6e9611d0f0de63705a45d}\label{group___peripheral___registers___bits___definition_gae6c2934497d6e9611d0f0de63705a45d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_4@{DBGMCU\_IDCODE\_REV\_ID\_4}}
\index{DBGMCU\_IDCODE\_REV\_ID\_4@{DBGMCU\_IDCODE\_REV\_ID\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_4}{DBGMCU\_IDCODE\_REV\_ID\_4}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+4~((uint32\+\_\+t)0x00100000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga2c2b20d6c7ba5ec12ed0aa8aacade921}\label{group___peripheral___registers___bits___definition_ga2c2b20d6c7ba5ec12ed0aa8aacade921} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_5@{DBGMCU\_IDCODE\_REV\_ID\_5}}
\index{DBGMCU\_IDCODE\_REV\_ID\_5@{DBGMCU\_IDCODE\_REV\_ID\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_5}{DBGMCU\_IDCODE\_REV\_ID\_5}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+5~((uint32\+\_\+t)0x00200000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga777e36bfca8dbb754b1407be5d0f712b}\label{group___peripheral___registers___bits___definition_ga777e36bfca8dbb754b1407be5d0f712b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_6@{DBGMCU\_IDCODE\_REV\_ID\_6}}
\index{DBGMCU\_IDCODE\_REV\_ID\_6@{DBGMCU\_IDCODE\_REV\_ID\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_6}{DBGMCU\_IDCODE\_REV\_ID\_6}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+6~((uint32\+\_\+t)0x00400000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga7ebea4db4ccddeeacfecb181ec8763e3}\label{group___peripheral___registers___bits___definition_ga7ebea4db4ccddeeacfecb181ec8763e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_7@{DBGMCU\_IDCODE\_REV\_ID\_7}}
\index{DBGMCU\_IDCODE\_REV\_ID\_7@{DBGMCU\_IDCODE\_REV\_ID\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_7}{DBGMCU\_IDCODE\_REV\_ID\_7}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+7~((uint32\+\_\+t)0x00800000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga1fb637a05555ad0cf9f1308184822c0a}\label{group___peripheral___registers___bits___definition_ga1fb637a05555ad0cf9f1308184822c0a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_8@{DBGMCU\_IDCODE\_REV\_ID\_8}}
\index{DBGMCU\_IDCODE\_REV\_ID\_8@{DBGMCU\_IDCODE\_REV\_ID\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_8}{DBGMCU\_IDCODE\_REV\_ID\_8}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+8~((uint32\+\_\+t)0x01000000)}

Bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gaf24a517f96a59284e5b7c27c521050f7}\label{group___peripheral___registers___bits___definition_gaf24a517f96a59284e5b7c27c521050f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID\_9@{DBGMCU\_IDCODE\_REV\_ID\_9}}
\index{DBGMCU\_IDCODE\_REV\_ID\_9@{DBGMCU\_IDCODE\_REV\_ID\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID\_9}{DBGMCU\_IDCODE\_REV\_ID\_9}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+9~((uint32\+\_\+t)0x02000000)}

Bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga2c008055878f08bc33b006847890ac53}\label{group___peripheral___registers___bits___definition_ga2c008055878f08bc33b006847890ac53} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_CIRC@{DMA\_CCR1\_CIRC}}
\index{DMA\_CCR1\_CIRC@{DMA\_CCR1\_CIRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_CIRC}{DMA\_CCR1\_CIRC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+CIRC~((uint16\+\_\+t)0x0020)}

Circular mode \Hypertarget{group___peripheral___registers___bits___definition_ga9512b76e871908af4777604e42676be4}\label{group___peripheral___registers___bits___definition_ga9512b76e871908af4777604e42676be4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_DIR@{DMA\_CCR1\_DIR}}
\index{DMA\_CCR1\_DIR@{DMA\_CCR1\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_DIR}{DMA\_CCR1\_DIR}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+DIR~((uint16\+\_\+t)0x0010)}

Data transfer direction \Hypertarget{group___peripheral___registers___bits___definition_ga387640bb30564cbc9479b9e4207d75a9}\label{group___peripheral___registers___bits___definition_ga387640bb30564cbc9479b9e4207d75a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_EN@{DMA\_CCR1\_EN}}
\index{DMA\_CCR1\_EN@{DMA\_CCR1\_EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_EN}{DMA\_CCR1\_EN}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+EN~((uint16\+\_\+t)0x0001)}

Channel enable \Hypertarget{group___peripheral___registers___bits___definition_ga3f14fe0da3c0d3252002b194097108a9}\label{group___peripheral___registers___bits___definition_ga3f14fe0da3c0d3252002b194097108a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_HTIE@{DMA\_CCR1\_HTIE}}
\index{DMA\_CCR1\_HTIE@{DMA\_CCR1\_HTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_HTIE}{DMA\_CCR1\_HTIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+HTIE~((uint16\+\_\+t)0x0004)}

Half Transfer interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga274c65bc7120061ed73fb4aca02bc1a8}\label{group___peripheral___registers___bits___definition_ga274c65bc7120061ed73fb4aca02bc1a8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_MEM2MEM@{DMA\_CCR1\_MEM2MEM}}
\index{DMA\_CCR1\_MEM2MEM@{DMA\_CCR1\_MEM2MEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_MEM2MEM}{DMA\_CCR1\_MEM2MEM}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+MEM2\+MEM~((uint16\+\_\+t)0x4000)}

Memory to memory mode \Hypertarget{group___peripheral___registers___bits___definition_gac0af4a5f4c3e3dab2b6d06f3c11b2882}\label{group___peripheral___registers___bits___definition_gac0af4a5f4c3e3dab2b6d06f3c11b2882} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_MINC@{DMA\_CCR1\_MINC}}
\index{DMA\_CCR1\_MINC@{DMA\_CCR1\_MINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_MINC}{DMA\_CCR1\_MINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+MINC~((uint16\+\_\+t)0x0080)}

Memory increment mode \Hypertarget{group___peripheral___registers___bits___definition_gaf5f99b77927f2266f275dbbb21b1470f}\label{group___peripheral___registers___bits___definition_gaf5f99b77927f2266f275dbbb21b1470f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_MSIZE@{DMA\_CCR1\_MSIZE}}
\index{DMA\_CCR1\_MSIZE@{DMA\_CCR1\_MSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_MSIZE}{DMA\_CCR1\_MSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+MSIZE~((uint16\+\_\+t)0x0\+C00)}

MSIZE\mbox{[}1\+:0\mbox{]} bits (Memory size) \Hypertarget{group___peripheral___registers___bits___definition_gad55531c87343e2c7a0a7b463903525bc}\label{group___peripheral___registers___bits___definition_gad55531c87343e2c7a0a7b463903525bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_MSIZE\_0@{DMA\_CCR1\_MSIZE\_0}}
\index{DMA\_CCR1\_MSIZE\_0@{DMA\_CCR1\_MSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_MSIZE\_0}{DMA\_CCR1\_MSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+MSIZE\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1be46e87afa09b40f2efd0b00ea552cb}\label{group___peripheral___registers___bits___definition_ga1be46e87afa09b40f2efd0b00ea552cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_MSIZE\_1@{DMA\_CCR1\_MSIZE\_1}}
\index{DMA\_CCR1\_MSIZE\_1@{DMA\_CCR1\_MSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_MSIZE\_1}{DMA\_CCR1\_MSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+MSIZE\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga03421fb76491fccc4b1e6b469570b995}\label{group___peripheral___registers___bits___definition_ga03421fb76491fccc4b1e6b469570b995} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_PINC@{DMA\_CCR1\_PINC}}
\index{DMA\_CCR1\_PINC@{DMA\_CCR1\_PINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_PINC}{DMA\_CCR1\_PINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+PINC~((uint16\+\_\+t)0x0040)}

Peripheral increment mode \Hypertarget{group___peripheral___registers___bits___definition_ga60b17026db327aaaf6368f13e6f2d358}\label{group___peripheral___registers___bits___definition_ga60b17026db327aaaf6368f13e6f2d358} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_PL@{DMA\_CCR1\_PL}}
\index{DMA\_CCR1\_PL@{DMA\_CCR1\_PL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_PL}{DMA\_CCR1\_PL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+PL~((uint16\+\_\+t)0x3000)}

PL\mbox{[}1\+:0\mbox{]} bits(\+Channel Priority level) \Hypertarget{group___peripheral___registers___bits___definition_gabcfa498b39ded500e6d2c895b26cda70}\label{group___peripheral___registers___bits___definition_gabcfa498b39ded500e6d2c895b26cda70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_PL\_0@{DMA\_CCR1\_PL\_0}}
\index{DMA\_CCR1\_PL\_0@{DMA\_CCR1\_PL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_PL\_0}{DMA\_CCR1\_PL\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+PL\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf158a0849c5c1cb8ff35f29770c71375}\label{group___peripheral___registers___bits___definition_gaf158a0849c5c1cb8ff35f29770c71375} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_PL\_1@{DMA\_CCR1\_PL\_1}}
\index{DMA\_CCR1\_PL\_1@{DMA\_CCR1\_PL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_PL\_1}{DMA\_CCR1\_PL\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+PL\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5e7e53a0b94fa38dc14f2f9d4f99c768}\label{group___peripheral___registers___bits___definition_ga5e7e53a0b94fa38dc14f2f9d4f99c768} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_PSIZE@{DMA\_CCR1\_PSIZE}}
\index{DMA\_CCR1\_PSIZE@{DMA\_CCR1\_PSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_PSIZE}{DMA\_CCR1\_PSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+PSIZE~((uint16\+\_\+t)0x0300)}

PSIZE\mbox{[}1\+:0\mbox{]} bits (Peripheral size) \Hypertarget{group___peripheral___registers___bits___definition_ga4c5e8b15368d6baca1f74fabde8dab06}\label{group___peripheral___registers___bits___definition_ga4c5e8b15368d6baca1f74fabde8dab06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_PSIZE\_0@{DMA\_CCR1\_PSIZE\_0}}
\index{DMA\_CCR1\_PSIZE\_0@{DMA\_CCR1\_PSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_PSIZE\_0}{DMA\_CCR1\_PSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+PSIZE\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga87f1e7b62988eea6758b482ab3deb707}\label{group___peripheral___registers___bits___definition_ga87f1e7b62988eea6758b482ab3deb707} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_PSIZE\_1@{DMA\_CCR1\_PSIZE\_1}}
\index{DMA\_CCR1\_PSIZE\_1@{DMA\_CCR1\_PSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_PSIZE\_1}{DMA\_CCR1\_PSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+PSIZE\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gace00470cb24c0cf4e8c92541a3cc695c}\label{group___peripheral___registers___bits___definition_gace00470cb24c0cf4e8c92541a3cc695c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_TCIE@{DMA\_CCR1\_TCIE}}
\index{DMA\_CCR1\_TCIE@{DMA\_CCR1\_TCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_TCIE}{DMA\_CCR1\_TCIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+TCIE~((uint16\+\_\+t)0x0002)}

Transfer complete interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga2cf72c1527c7610bcecb03816338b262}\label{group___peripheral___registers___bits___definition_ga2cf72c1527c7610bcecb03816338b262} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR1\_TEIE@{DMA\_CCR1\_TEIE}}
\index{DMA\_CCR1\_TEIE@{DMA\_CCR1\_TEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR1\_TEIE}{DMA\_CCR1\_TEIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR1\+\_\+\+TEIE~((uint16\+\_\+t)0x0008)}

Transfer error interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga8419395c2413c1c5a39293fe3c51b043}\label{group___peripheral___registers___bits___definition_ga8419395c2413c1c5a39293fe3c51b043} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_CIRC@{DMA\_CCR2\_CIRC}}
\index{DMA\_CCR2\_CIRC@{DMA\_CCR2\_CIRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_CIRC}{DMA\_CCR2\_CIRC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+CIRC~((uint16\+\_\+t)0x0020)}

Circular mode \Hypertarget{group___peripheral___registers___bits___definition_ga5bbde7db83e7bc9df673acffb5d1c6d3}\label{group___peripheral___registers___bits___definition_ga5bbde7db83e7bc9df673acffb5d1c6d3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_DIR@{DMA\_CCR2\_DIR}}
\index{DMA\_CCR2\_DIR@{DMA\_CCR2\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_DIR}{DMA\_CCR2\_DIR}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+DIR~((uint16\+\_\+t)0x0010)}

Data transfer direction \Hypertarget{group___peripheral___registers___bits___definition_gacfb96436a038c7077828511d100d4a47}\label{group___peripheral___registers___bits___definition_gacfb96436a038c7077828511d100d4a47} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_EN@{DMA\_CCR2\_EN}}
\index{DMA\_CCR2\_EN@{DMA\_CCR2\_EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_EN}{DMA\_CCR2\_EN}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+EN~((uint16\+\_\+t)0x0001)}

Channel enable \Hypertarget{group___peripheral___registers___bits___definition_gab10c029da9cab8f0166fc0a4d386a6e1}\label{group___peripheral___registers___bits___definition_gab10c029da9cab8f0166fc0a4d386a6e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_HTIE@{DMA\_CCR2\_HTIE}}
\index{DMA\_CCR2\_HTIE@{DMA\_CCR2\_HTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_HTIE}{DMA\_CCR2\_HTIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+HTIE~((uint16\+\_\+t)0x0004)}

Half Transfer interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga24c6020357c18552920f3a581459f9e8}\label{group___peripheral___registers___bits___definition_ga24c6020357c18552920f3a581459f9e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_MEM2MEM@{DMA\_CCR2\_MEM2MEM}}
\index{DMA\_CCR2\_MEM2MEM@{DMA\_CCR2\_MEM2MEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_MEM2MEM}{DMA\_CCR2\_MEM2MEM}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+MEM2\+MEM~((uint16\+\_\+t)0x4000)}

Memory to memory mode \Hypertarget{group___peripheral___registers___bits___definition_gaae69693512a969cb7d71ffb697cc89fb}\label{group___peripheral___registers___bits___definition_gaae69693512a969cb7d71ffb697cc89fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_MINC@{DMA\_CCR2\_MINC}}
\index{DMA\_CCR2\_MINC@{DMA\_CCR2\_MINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_MINC}{DMA\_CCR2\_MINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+MINC~((uint16\+\_\+t)0x0080)}

Memory increment mode \Hypertarget{group___peripheral___registers___bits___definition_ga62b4a55399708faa6abad771fd3cff5a}\label{group___peripheral___registers___bits___definition_ga62b4a55399708faa6abad771fd3cff5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_MSIZE@{DMA\_CCR2\_MSIZE}}
\index{DMA\_CCR2\_MSIZE@{DMA\_CCR2\_MSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_MSIZE}{DMA\_CCR2\_MSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+MSIZE~((uint16\+\_\+t)0x0\+C00)}

MSIZE\mbox{[}1\+:0\mbox{]} bits (Memory size) \Hypertarget{group___peripheral___registers___bits___definition_ga590d9af747a3b70102c0899abbbd2930}\label{group___peripheral___registers___bits___definition_ga590d9af747a3b70102c0899abbbd2930} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_MSIZE\_0@{DMA\_CCR2\_MSIZE\_0}}
\index{DMA\_CCR2\_MSIZE\_0@{DMA\_CCR2\_MSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_MSIZE\_0}{DMA\_CCR2\_MSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+MSIZE\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3a602816e76397bf90f4394193065984}\label{group___peripheral___registers___bits___definition_ga3a602816e76397bf90f4394193065984} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_MSIZE\_1@{DMA\_CCR2\_MSIZE\_1}}
\index{DMA\_CCR2\_MSIZE\_1@{DMA\_CCR2\_MSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_MSIZE\_1}{DMA\_CCR2\_MSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+MSIZE\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga662ac6a62bd2759b8e254d979b94fd34}\label{group___peripheral___registers___bits___definition_ga662ac6a62bd2759b8e254d979b94fd34} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_PINC@{DMA\_CCR2\_PINC}}
\index{DMA\_CCR2\_PINC@{DMA\_CCR2\_PINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_PINC}{DMA\_CCR2\_PINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+PINC~((uint16\+\_\+t)0x0040)}

Peripheral increment mode \Hypertarget{group___peripheral___registers___bits___definition_ga03e599da7a5da32129aaeb7b123e5c87}\label{group___peripheral___registers___bits___definition_ga03e599da7a5da32129aaeb7b123e5c87} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_PL@{DMA\_CCR2\_PL}}
\index{DMA\_CCR2\_PL@{DMA\_CCR2\_PL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_PL}{DMA\_CCR2\_PL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+PL~((uint16\+\_\+t)0x3000)}

PL\mbox{[}1\+:0\mbox{]} bits (Channel Priority level) \Hypertarget{group___peripheral___registers___bits___definition_gaead3fb380db524c848a31d49d7dbedcd}\label{group___peripheral___registers___bits___definition_gaead3fb380db524c848a31d49d7dbedcd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_PL\_0@{DMA\_CCR2\_PL\_0}}
\index{DMA\_CCR2\_PL\_0@{DMA\_CCR2\_PL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_PL\_0}{DMA\_CCR2\_PL\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+PL\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga80cbce6e70c5ffdf03c885791b35c116}\label{group___peripheral___registers___bits___definition_ga80cbce6e70c5ffdf03c885791b35c116} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_PL\_1@{DMA\_CCR2\_PL\_1}}
\index{DMA\_CCR2\_PL\_1@{DMA\_CCR2\_PL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_PL\_1}{DMA\_CCR2\_PL\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+PL\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga0f7159145fe396545b94eab4449c6487}\label{group___peripheral___registers___bits___definition_ga0f7159145fe396545b94eab4449c6487} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_PSIZE@{DMA\_CCR2\_PSIZE}}
\index{DMA\_CCR2\_PSIZE@{DMA\_CCR2\_PSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_PSIZE}{DMA\_CCR2\_PSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+PSIZE~((uint16\+\_\+t)0x0300)}

PSIZE\mbox{[}1\+:0\mbox{]} bits (Peripheral size) \Hypertarget{group___peripheral___registers___bits___definition_ga9493e150e5c1946483530b346744a6f5}\label{group___peripheral___registers___bits___definition_ga9493e150e5c1946483530b346744a6f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_PSIZE\_0@{DMA\_CCR2\_PSIZE\_0}}
\index{DMA\_CCR2\_PSIZE\_0@{DMA\_CCR2\_PSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_PSIZE\_0}{DMA\_CCR2\_PSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+PSIZE\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga60acc9d4a361d491459dba62f820d9a4}\label{group___peripheral___registers___bits___definition_ga60acc9d4a361d491459dba62f820d9a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_PSIZE\_1@{DMA\_CCR2\_PSIZE\_1}}
\index{DMA\_CCR2\_PSIZE\_1@{DMA\_CCR2\_PSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_PSIZE\_1}{DMA\_CCR2\_PSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+PSIZE\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga72231403a4703c8f9b30c31519905f17}\label{group___peripheral___registers___bits___definition_ga72231403a4703c8f9b30c31519905f17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_TCIE@{DMA\_CCR2\_TCIE}}
\index{DMA\_CCR2\_TCIE@{DMA\_CCR2\_TCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_TCIE}{DMA\_CCR2\_TCIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+TCIE~((uint16\+\_\+t)0x0002)}

Transfer complete interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga39ce03a92cd76c66d01555d2a7565005}\label{group___peripheral___registers___bits___definition_ga39ce03a92cd76c66d01555d2a7565005} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR2\_TEIE@{DMA\_CCR2\_TEIE}}
\index{DMA\_CCR2\_TEIE@{DMA\_CCR2\_TEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR2\_TEIE}{DMA\_CCR2\_TEIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR2\+\_\+\+TEIE~((uint16\+\_\+t)0x0008)}

Transfer error interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga95188ea292b73cead43bc83578818499}\label{group___peripheral___registers___bits___definition_ga95188ea292b73cead43bc83578818499} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_CIRC@{DMA\_CCR3\_CIRC}}
\index{DMA\_CCR3\_CIRC@{DMA\_CCR3\_CIRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_CIRC}{DMA\_CCR3\_CIRC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+CIRC~((uint16\+\_\+t)0x0020)}

Circular mode \Hypertarget{group___peripheral___registers___bits___definition_ga678a5d91e74ce581cba96143eff3e6f7}\label{group___peripheral___registers___bits___definition_ga678a5d91e74ce581cba96143eff3e6f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_DIR@{DMA\_CCR3\_DIR}}
\index{DMA\_CCR3\_DIR@{DMA\_CCR3\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_DIR}{DMA\_CCR3\_DIR}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+DIR~((uint16\+\_\+t)0x0010)}

Data transfer direction \Hypertarget{group___peripheral___registers___bits___definition_ga0fa49b0ad3de90cc1c426b10cf1c191f}\label{group___peripheral___registers___bits___definition_ga0fa49b0ad3de90cc1c426b10cf1c191f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_EN@{DMA\_CCR3\_EN}}
\index{DMA\_CCR3\_EN@{DMA\_CCR3\_EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_EN}{DMA\_CCR3\_EN}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+EN~((uint16\+\_\+t)0x0001)}

Channel enable \Hypertarget{group___peripheral___registers___bits___definition_ga8119a569028b6a6ff49db72f88be1c3b}\label{group___peripheral___registers___bits___definition_ga8119a569028b6a6ff49db72f88be1c3b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_HTIE@{DMA\_CCR3\_HTIE}}
\index{DMA\_CCR3\_HTIE@{DMA\_CCR3\_HTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_HTIE}{DMA\_CCR3\_HTIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+HTIE~((uint16\+\_\+t)0x0004)}

Half Transfer interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga70d1178c083a156368dc20af8f45c2e8}\label{group___peripheral___registers___bits___definition_ga70d1178c083a156368dc20af8f45c2e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_MEM2MEM@{DMA\_CCR3\_MEM2MEM}}
\index{DMA\_CCR3\_MEM2MEM@{DMA\_CCR3\_MEM2MEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_MEM2MEM}{DMA\_CCR3\_MEM2MEM}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+MEM2\+MEM~((uint16\+\_\+t)0x4000)}

Memory to memory mode \texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*} Bit definition for DMA\+\_\+\+CCR4 register ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3e2abdd06dc67e7ce3eb58e2c1173708}\label{group___peripheral___registers___bits___definition_ga3e2abdd06dc67e7ce3eb58e2c1173708} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_MINC@{DMA\_CCR3\_MINC}}
\index{DMA\_CCR3\_MINC@{DMA\_CCR3\_MINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_MINC}{DMA\_CCR3\_MINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+MINC~((uint16\+\_\+t)0x0080)}

Memory increment mode \Hypertarget{group___peripheral___registers___bits___definition_gadcb2577046f5e8dbae1752bd399c1635}\label{group___peripheral___registers___bits___definition_gadcb2577046f5e8dbae1752bd399c1635} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_MSIZE@{DMA\_CCR3\_MSIZE}}
\index{DMA\_CCR3\_MSIZE@{DMA\_CCR3\_MSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_MSIZE}{DMA\_CCR3\_MSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+MSIZE~((uint16\+\_\+t)0x0\+C00)}

MSIZE\mbox{[}1\+:0\mbox{]} bits (Memory size) \Hypertarget{group___peripheral___registers___bits___definition_gaee6efcb54d1fec2de2dd5dfc06d56203}\label{group___peripheral___registers___bits___definition_gaee6efcb54d1fec2de2dd5dfc06d56203} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_MSIZE\_0@{DMA\_CCR3\_MSIZE\_0}}
\index{DMA\_CCR3\_MSIZE\_0@{DMA\_CCR3\_MSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_MSIZE\_0}{DMA\_CCR3\_MSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+MSIZE\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga13f2bbe729a55547ae88af0d898615ca}\label{group___peripheral___registers___bits___definition_ga13f2bbe729a55547ae88af0d898615ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_MSIZE\_1@{DMA\_CCR3\_MSIZE\_1}}
\index{DMA\_CCR3\_MSIZE\_1@{DMA\_CCR3\_MSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_MSIZE\_1}{DMA\_CCR3\_MSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+MSIZE\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga68902d94629100d88a45d0367f802f64}\label{group___peripheral___registers___bits___definition_ga68902d94629100d88a45d0367f802f64} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_PINC@{DMA\_CCR3\_PINC}}
\index{DMA\_CCR3\_PINC@{DMA\_CCR3\_PINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_PINC}{DMA\_CCR3\_PINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+PINC~((uint16\+\_\+t)0x0040)}

Peripheral increment mode \Hypertarget{group___peripheral___registers___bits___definition_ga3882481a886166b84696ec3747a5185f}\label{group___peripheral___registers___bits___definition_ga3882481a886166b84696ec3747a5185f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_PL@{DMA\_CCR3\_PL}}
\index{DMA\_CCR3\_PL@{DMA\_CCR3\_PL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_PL}{DMA\_CCR3\_PL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+PL~((uint16\+\_\+t)0x3000)}

PL\mbox{[}1\+:0\mbox{]} bits (Channel Priority level) \Hypertarget{group___peripheral___registers___bits___definition_ga946f5281d2b10185b79ad216a3a0c6bd}\label{group___peripheral___registers___bits___definition_ga946f5281d2b10185b79ad216a3a0c6bd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_PL\_0@{DMA\_CCR3\_PL\_0}}
\index{DMA\_CCR3\_PL\_0@{DMA\_CCR3\_PL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_PL\_0}{DMA\_CCR3\_PL\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+PL\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga31df7655887ca23e40918b6c73f0e79a}\label{group___peripheral___registers___bits___definition_ga31df7655887ca23e40918b6c73f0e79a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_PL\_1@{DMA\_CCR3\_PL\_1}}
\index{DMA\_CCR3\_PL\_1@{DMA\_CCR3\_PL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_PL\_1}{DMA\_CCR3\_PL\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+PL\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaaae55191f69fc976c45423422fe05855}\label{group___peripheral___registers___bits___definition_gaaae55191f69fc976c45423422fe05855} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_PSIZE@{DMA\_CCR3\_PSIZE}}
\index{DMA\_CCR3\_PSIZE@{DMA\_CCR3\_PSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_PSIZE}{DMA\_CCR3\_PSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+PSIZE~((uint16\+\_\+t)0x0300)}

PSIZE\mbox{[}1\+:0\mbox{]} bits (Peripheral size) \Hypertarget{group___peripheral___registers___bits___definition_ga61d6c70b2dc2a536356135e5de21bbee}\label{group___peripheral___registers___bits___definition_ga61d6c70b2dc2a536356135e5de21bbee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_PSIZE\_0@{DMA\_CCR3\_PSIZE\_0}}
\index{DMA\_CCR3\_PSIZE\_0@{DMA\_CCR3\_PSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_PSIZE\_0}{DMA\_CCR3\_PSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+PSIZE\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1deb51665fb2061411534cedd06dbbb9}\label{group___peripheral___registers___bits___definition_ga1deb51665fb2061411534cedd06dbbb9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_PSIZE\_1@{DMA\_CCR3\_PSIZE\_1}}
\index{DMA\_CCR3\_PSIZE\_1@{DMA\_CCR3\_PSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_PSIZE\_1}{DMA\_CCR3\_PSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+PSIZE\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gadc09c8f9356f8a0d6443d7403a4d405c}\label{group___peripheral___registers___bits___definition_gadc09c8f9356f8a0d6443d7403a4d405c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_TCIE@{DMA\_CCR3\_TCIE}}
\index{DMA\_CCR3\_TCIE@{DMA\_CCR3\_TCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_TCIE}{DMA\_CCR3\_TCIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+TCIE~((uint16\+\_\+t)0x0002)}

Transfer complete interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga8dd2fcd28d0aa8df1ca1bdd3211d455d}\label{group___peripheral___registers___bits___definition_ga8dd2fcd28d0aa8df1ca1bdd3211d455d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR3\_TEIE@{DMA\_CCR3\_TEIE}}
\index{DMA\_CCR3\_TEIE@{DMA\_CCR3\_TEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR3\_TEIE}{DMA\_CCR3\_TEIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR3\+\_\+\+TEIE~((uint16\+\_\+t)0x0008)}

Transfer error interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga275ab42b13b8a78755581808efea0fdb}\label{group___peripheral___registers___bits___definition_ga275ab42b13b8a78755581808efea0fdb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_CIRC@{DMA\_CCR4\_CIRC}}
\index{DMA\_CCR4\_CIRC@{DMA\_CCR4\_CIRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_CIRC}{DMA\_CCR4\_CIRC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+CIRC~((uint16\+\_\+t)0x0020)}

Circular mode \Hypertarget{group___peripheral___registers___bits___definition_ga8205d7602eb7d732726b9e52011e6c72}\label{group___peripheral___registers___bits___definition_ga8205d7602eb7d732726b9e52011e6c72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_DIR@{DMA\_CCR4\_DIR}}
\index{DMA\_CCR4\_DIR@{DMA\_CCR4\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_DIR}{DMA\_CCR4\_DIR}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+DIR~((uint16\+\_\+t)0x0010)}

Data transfer direction \Hypertarget{group___peripheral___registers___bits___definition_ga03ba637aa09839dd4866d9b79da64271}\label{group___peripheral___registers___bits___definition_ga03ba637aa09839dd4866d9b79da64271} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_EN@{DMA\_CCR4\_EN}}
\index{DMA\_CCR4\_EN@{DMA\_CCR4\_EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_EN}{DMA\_CCR4\_EN}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+EN~((uint16\+\_\+t)0x0001)}

Channel enable \Hypertarget{group___peripheral___registers___bits___definition_ga07b1143740ddbb57e6a88a0c1efe6f67}\label{group___peripheral___registers___bits___definition_ga07b1143740ddbb57e6a88a0c1efe6f67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_HTIE@{DMA\_CCR4\_HTIE}}
\index{DMA\_CCR4\_HTIE@{DMA\_CCR4\_HTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_HTIE}{DMA\_CCR4\_HTIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+HTIE~((uint16\+\_\+t)0x0004)}

Half Transfer interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_gabd5dfffd772e5efa02bf7206f9d01011}\label{group___peripheral___registers___bits___definition_gabd5dfffd772e5efa02bf7206f9d01011} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_MEM2MEM@{DMA\_CCR4\_MEM2MEM}}
\index{DMA\_CCR4\_MEM2MEM@{DMA\_CCR4\_MEM2MEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_MEM2MEM}{DMA\_CCR4\_MEM2MEM}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+MEM2\+MEM~((uint16\+\_\+t)0x4000)}

Memory to memory mode \Hypertarget{group___peripheral___registers___bits___definition_ga390c755f21506c08ff22795ba294eb1b}\label{group___peripheral___registers___bits___definition_ga390c755f21506c08ff22795ba294eb1b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_MINC@{DMA\_CCR4\_MINC}}
\index{DMA\_CCR4\_MINC@{DMA\_CCR4\_MINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_MINC}{DMA\_CCR4\_MINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+MINC~((uint16\+\_\+t)0x0080)}

Memory increment mode \Hypertarget{group___peripheral___registers___bits___definition_gaca0c3bc34f23d75850aa05254d4a43d9}\label{group___peripheral___registers___bits___definition_gaca0c3bc34f23d75850aa05254d4a43d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_MSIZE@{DMA\_CCR4\_MSIZE}}
\index{DMA\_CCR4\_MSIZE@{DMA\_CCR4\_MSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_MSIZE}{DMA\_CCR4\_MSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+MSIZE~((uint16\+\_\+t)0x0\+C00)}

MSIZE\mbox{[}1\+:0\mbox{]} bits (Memory size) \Hypertarget{group___peripheral___registers___bits___definition_ga6bb8ec64346554aa20529e059816ec51}\label{group___peripheral___registers___bits___definition_ga6bb8ec64346554aa20529e059816ec51} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_MSIZE\_0@{DMA\_CCR4\_MSIZE\_0}}
\index{DMA\_CCR4\_MSIZE\_0@{DMA\_CCR4\_MSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_MSIZE\_0}{DMA\_CCR4\_MSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+MSIZE\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaeb05890600e52d6a7bcac29858ae53b7}\label{group___peripheral___registers___bits___definition_gaeb05890600e52d6a7bcac29858ae53b7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_MSIZE\_1@{DMA\_CCR4\_MSIZE\_1}}
\index{DMA\_CCR4\_MSIZE\_1@{DMA\_CCR4\_MSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_MSIZE\_1}{DMA\_CCR4\_MSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+MSIZE\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9a3f35660940e5f9b21bfbcde24a963b}\label{group___peripheral___registers___bits___definition_ga9a3f35660940e5f9b21bfbcde24a963b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_PINC@{DMA\_CCR4\_PINC}}
\index{DMA\_CCR4\_PINC@{DMA\_CCR4\_PINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_PINC}{DMA\_CCR4\_PINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+PINC~((uint16\+\_\+t)0x0040)}

Peripheral increment mode \Hypertarget{group___peripheral___registers___bits___definition_ga438f94eb5444944e340bb5be9b4abdb0}\label{group___peripheral___registers___bits___definition_ga438f94eb5444944e340bb5be9b4abdb0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_PL@{DMA\_CCR4\_PL}}
\index{DMA\_CCR4\_PL@{DMA\_CCR4\_PL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_PL}{DMA\_CCR4\_PL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+PL~((uint16\+\_\+t)0x3000)}

PL\mbox{[}1\+:0\mbox{]} bits (Channel Priority level) \Hypertarget{group___peripheral___registers___bits___definition_ga14772bf86f8d00386f824a974d0930e7}\label{group___peripheral___registers___bits___definition_ga14772bf86f8d00386f824a974d0930e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_PL\_0@{DMA\_CCR4\_PL\_0}}
\index{DMA\_CCR4\_PL\_0@{DMA\_CCR4\_PL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_PL\_0}{DMA\_CCR4\_PL\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+PL\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae28029a2215d23ef03ef29e0b096594b}\label{group___peripheral___registers___bits___definition_gae28029a2215d23ef03ef29e0b096594b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_PL\_1@{DMA\_CCR4\_PL\_1}}
\index{DMA\_CCR4\_PL\_1@{DMA\_CCR4\_PL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_PL\_1}{DMA\_CCR4\_PL\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+PL\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf0234f5972817bd3f211a4418b960992}\label{group___peripheral___registers___bits___definition_gaf0234f5972817bd3f211a4418b960992} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_PSIZE@{DMA\_CCR4\_PSIZE}}
\index{DMA\_CCR4\_PSIZE@{DMA\_CCR4\_PSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_PSIZE}{DMA\_CCR4\_PSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+PSIZE~((uint16\+\_\+t)0x0300)}

PSIZE\mbox{[}1\+:0\mbox{]} bits (Peripheral size) \Hypertarget{group___peripheral___registers___bits___definition_ga291a24527a4fd15fbb4bde1b86a9d1a1}\label{group___peripheral___registers___bits___definition_ga291a24527a4fd15fbb4bde1b86a9d1a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_PSIZE\_0@{DMA\_CCR4\_PSIZE\_0}}
\index{DMA\_CCR4\_PSIZE\_0@{DMA\_CCR4\_PSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_PSIZE\_0}{DMA\_CCR4\_PSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+PSIZE\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab59a122427b47da8917ec847c2a11a6d}\label{group___peripheral___registers___bits___definition_gab59a122427b47da8917ec847c2a11a6d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_PSIZE\_1@{DMA\_CCR4\_PSIZE\_1}}
\index{DMA\_CCR4\_PSIZE\_1@{DMA\_CCR4\_PSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_PSIZE\_1}{DMA\_CCR4\_PSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+PSIZE\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga0ecd535728f0a5e20acd4ca40a6e385a}\label{group___peripheral___registers___bits___definition_ga0ecd535728f0a5e20acd4ca40a6e385a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_TCIE@{DMA\_CCR4\_TCIE}}
\index{DMA\_CCR4\_TCIE@{DMA\_CCR4\_TCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_TCIE}{DMA\_CCR4\_TCIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+TCIE~((uint16\+\_\+t)0x0002)}

Transfer complete interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga352bfbd9d24983387b21755f6680e63b}\label{group___peripheral___registers___bits___definition_ga352bfbd9d24983387b21755f6680e63b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR4\_TEIE@{DMA\_CCR4\_TEIE}}
\index{DMA\_CCR4\_TEIE@{DMA\_CCR4\_TEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR4\_TEIE}{DMA\_CCR4\_TEIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR4\+\_\+\+TEIE~((uint16\+\_\+t)0x0008)}

Transfer error interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga2cdbfb907f2b03485e5555d986245595}\label{group___peripheral___registers___bits___definition_ga2cdbfb907f2b03485e5555d986245595} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_CIRC@{DMA\_CCR5\_CIRC}}
\index{DMA\_CCR5\_CIRC@{DMA\_CCR5\_CIRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_CIRC}{DMA\_CCR5\_CIRC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+CIRC~((uint16\+\_\+t)0x0020)}

Circular mode \Hypertarget{group___peripheral___registers___bits___definition_gaf68005a27ead66cb968d430edaa766ee}\label{group___peripheral___registers___bits___definition_gaf68005a27ead66cb968d430edaa766ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_DIR@{DMA\_CCR5\_DIR}}
\index{DMA\_CCR5\_DIR@{DMA\_CCR5\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_DIR}{DMA\_CCR5\_DIR}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+DIR~((uint16\+\_\+t)0x0010)}

Data transfer direction \Hypertarget{group___peripheral___registers___bits___definition_ga4b326a9a20d8f2ede71a1230cfc6e037}\label{group___peripheral___registers___bits___definition_ga4b326a9a20d8f2ede71a1230cfc6e037} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_EN@{DMA\_CCR5\_EN}}
\index{DMA\_CCR5\_EN@{DMA\_CCR5\_EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_EN}{DMA\_CCR5\_EN}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+EN~((uint16\+\_\+t)0x0001)}

Channel enable \Hypertarget{group___peripheral___registers___bits___definition_ga707914f7d14246d7c993d24ba5d29f7f}\label{group___peripheral___registers___bits___definition_ga707914f7d14246d7c993d24ba5d29f7f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_HTIE@{DMA\_CCR5\_HTIE}}
\index{DMA\_CCR5\_HTIE@{DMA\_CCR5\_HTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_HTIE}{DMA\_CCR5\_HTIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+HTIE~((uint16\+\_\+t)0x0004)}

Half Transfer interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga07bea0e12e0ac706a6f7c448124ef9a4}\label{group___peripheral___registers___bits___definition_ga07bea0e12e0ac706a6f7c448124ef9a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_MEM2MEM@{DMA\_CCR5\_MEM2MEM}}
\index{DMA\_CCR5\_MEM2MEM@{DMA\_CCR5\_MEM2MEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_MEM2MEM}{DMA\_CCR5\_MEM2MEM}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+MEM2\+MEM~((uint16\+\_\+t)0x4000)}

Memory to memory mode enable \Hypertarget{group___peripheral___registers___bits___definition_ga96c1a50b68634e208e1635bb58abf11d}\label{group___peripheral___registers___bits___definition_ga96c1a50b68634e208e1635bb58abf11d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_MINC@{DMA\_CCR5\_MINC}}
\index{DMA\_CCR5\_MINC@{DMA\_CCR5\_MINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_MINC}{DMA\_CCR5\_MINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+MINC~((uint16\+\_\+t)0x0080)}

Memory increment mode \Hypertarget{group___peripheral___registers___bits___definition_gafbd29cd4f313c5bdd5977263443fa669}\label{group___peripheral___registers___bits___definition_gafbd29cd4f313c5bdd5977263443fa669} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_MSIZE@{DMA\_CCR5\_MSIZE}}
\index{DMA\_CCR5\_MSIZE@{DMA\_CCR5\_MSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_MSIZE}{DMA\_CCR5\_MSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+MSIZE~((uint16\+\_\+t)0x0\+C00)}

MSIZE\mbox{[}1\+:0\mbox{]} bits (Memory size) \Hypertarget{group___peripheral___registers___bits___definition_ga078b357481a99e295deccf8fcdf47cf7}\label{group___peripheral___registers___bits___definition_ga078b357481a99e295deccf8fcdf47cf7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_MSIZE\_0@{DMA\_CCR5\_MSIZE\_0}}
\index{DMA\_CCR5\_MSIZE\_0@{DMA\_CCR5\_MSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_MSIZE\_0}{DMA\_CCR5\_MSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+MSIZE\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4cf8c01c46bfbaa062fc98cf15ea25f7}\label{group___peripheral___registers___bits___definition_ga4cf8c01c46bfbaa062fc98cf15ea25f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_MSIZE\_1@{DMA\_CCR5\_MSIZE\_1}}
\index{DMA\_CCR5\_MSIZE\_1@{DMA\_CCR5\_MSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_MSIZE\_1}{DMA\_CCR5\_MSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+MSIZE\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga762ef78adaa655d9f18da462d7f80e16}\label{group___peripheral___registers___bits___definition_ga762ef78adaa655d9f18da462d7f80e16} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_PINC@{DMA\_CCR5\_PINC}}
\index{DMA\_CCR5\_PINC@{DMA\_CCR5\_PINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_PINC}{DMA\_CCR5\_PINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+PINC~((uint16\+\_\+t)0x0040)}

Peripheral increment mode \Hypertarget{group___peripheral___registers___bits___definition_ga0ff8c18d3a085e78a44f45edc0b1db14}\label{group___peripheral___registers___bits___definition_ga0ff8c18d3a085e78a44f45edc0b1db14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_PL@{DMA\_CCR5\_PL}}
\index{DMA\_CCR5\_PL@{DMA\_CCR5\_PL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_PL}{DMA\_CCR5\_PL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+PL~((uint16\+\_\+t)0x3000)}

PL\mbox{[}1\+:0\mbox{]} bits (Channel Priority level) \Hypertarget{group___peripheral___registers___bits___definition_gacb8a9b336b448ef4cb5cc0d1bbb5ae6e}\label{group___peripheral___registers___bits___definition_gacb8a9b336b448ef4cb5cc0d1bbb5ae6e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_PL\_0@{DMA\_CCR5\_PL\_0}}
\index{DMA\_CCR5\_PL\_0@{DMA\_CCR5\_PL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_PL\_0}{DMA\_CCR5\_PL\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+PL\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga518692360d821bb30cf836e8c9558c5c}\label{group___peripheral___registers___bits___definition_ga518692360d821bb30cf836e8c9558c5c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_PL\_1@{DMA\_CCR5\_PL\_1}}
\index{DMA\_CCR5\_PL\_1@{DMA\_CCR5\_PL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_PL\_1}{DMA\_CCR5\_PL\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+PL\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1ee4f4f04c32985ad1797f9cb3164519}\label{group___peripheral___registers___bits___definition_ga1ee4f4f04c32985ad1797f9cb3164519} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_PSIZE@{DMA\_CCR5\_PSIZE}}
\index{DMA\_CCR5\_PSIZE@{DMA\_CCR5\_PSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_PSIZE}{DMA\_CCR5\_PSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+PSIZE~((uint16\+\_\+t)0x0300)}

PSIZE\mbox{[}1\+:0\mbox{]} bits (Peripheral size) \Hypertarget{group___peripheral___registers___bits___definition_ga2c7ca44fb42b772ff1f75b6481a75c9c}\label{group___peripheral___registers___bits___definition_ga2c7ca44fb42b772ff1f75b6481a75c9c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_PSIZE\_0@{DMA\_CCR5\_PSIZE\_0}}
\index{DMA\_CCR5\_PSIZE\_0@{DMA\_CCR5\_PSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_PSIZE\_0}{DMA\_CCR5\_PSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+PSIZE\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1295ed99d6e5ff626a3929ac4f79ff9d}\label{group___peripheral___registers___bits___definition_ga1295ed99d6e5ff626a3929ac4f79ff9d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_PSIZE\_1@{DMA\_CCR5\_PSIZE\_1}}
\index{DMA\_CCR5\_PSIZE\_1@{DMA\_CCR5\_PSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_PSIZE\_1}{DMA\_CCR5\_PSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+PSIZE\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga7bc3e08b6c055364158cfdbf53a18344}\label{group___peripheral___registers___bits___definition_ga7bc3e08b6c055364158cfdbf53a18344} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_TCIE@{DMA\_CCR5\_TCIE}}
\index{DMA\_CCR5\_TCIE@{DMA\_CCR5\_TCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_TCIE}{DMA\_CCR5\_TCIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+TCIE~((uint16\+\_\+t)0x0002)}

Transfer complete interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga8976e26126b10cb911e81890b94e09cb}\label{group___peripheral___registers___bits___definition_ga8976e26126b10cb911e81890b94e09cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR5\_TEIE@{DMA\_CCR5\_TEIE}}
\index{DMA\_CCR5\_TEIE@{DMA\_CCR5\_TEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR5\_TEIE}{DMA\_CCR5\_TEIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR5\+\_\+\+TEIE~((uint16\+\_\+t)0x0008)}

Transfer error interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_gab3f17ba2bc4e54fd8f7aab802ab700c8}\label{group___peripheral___registers___bits___definition_gab3f17ba2bc4e54fd8f7aab802ab700c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_CIRC@{DMA\_CCR6\_CIRC}}
\index{DMA\_CCR6\_CIRC@{DMA\_CCR6\_CIRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_CIRC}{DMA\_CCR6\_CIRC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+CIRC~((uint16\+\_\+t)0x0020)}

Circular mode \Hypertarget{group___peripheral___registers___bits___definition_ga99cafc3705aa4f224d1a4f804756c9f5}\label{group___peripheral___registers___bits___definition_ga99cafc3705aa4f224d1a4f804756c9f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_DIR@{DMA\_CCR6\_DIR}}
\index{DMA\_CCR6\_DIR@{DMA\_CCR6\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_DIR}{DMA\_CCR6\_DIR}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+DIR~((uint16\+\_\+t)0x0010)}

Data transfer direction \Hypertarget{group___peripheral___registers___bits___definition_gaa390cdfed63dd4e80b9b36ff509a5e62}\label{group___peripheral___registers___bits___definition_gaa390cdfed63dd4e80b9b36ff509a5e62} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_EN@{DMA\_CCR6\_EN}}
\index{DMA\_CCR6\_EN@{DMA\_CCR6\_EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_EN}{DMA\_CCR6\_EN}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+EN~((uint16\+\_\+t)0x0001)}

Channel enable \Hypertarget{group___peripheral___registers___bits___definition_ga23bae5accea3b2a305debbc7469c7863}\label{group___peripheral___registers___bits___definition_ga23bae5accea3b2a305debbc7469c7863} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_HTIE@{DMA\_CCR6\_HTIE}}
\index{DMA\_CCR6\_HTIE@{DMA\_CCR6\_HTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_HTIE}{DMA\_CCR6\_HTIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+HTIE~((uint16\+\_\+t)0x0004)}

Half Transfer interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_gaf83d9d61b227309201fc9c6662c294d7}\label{group___peripheral___registers___bits___definition_gaf83d9d61b227309201fc9c6662c294d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_MEM2MEM@{DMA\_CCR6\_MEM2MEM}}
\index{DMA\_CCR6\_MEM2MEM@{DMA\_CCR6\_MEM2MEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_MEM2MEM}{DMA\_CCR6\_MEM2MEM}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+MEM2\+MEM~((uint16\+\_\+t)0x4000)}

Memory to memory mode \Hypertarget{group___peripheral___registers___bits___definition_ga2da9ce010cf743a549c20cd545beb1d8}\label{group___peripheral___registers___bits___definition_ga2da9ce010cf743a549c20cd545beb1d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_MINC@{DMA\_CCR6\_MINC}}
\index{DMA\_CCR6\_MINC@{DMA\_CCR6\_MINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_MINC}{DMA\_CCR6\_MINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+MINC~((uint16\+\_\+t)0x0080)}

Memory increment mode \Hypertarget{group___peripheral___registers___bits___definition_ga05ae53e204d28c22aab4e4065cf836c8}\label{group___peripheral___registers___bits___definition_ga05ae53e204d28c22aab4e4065cf836c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_MSIZE@{DMA\_CCR6\_MSIZE}}
\index{DMA\_CCR6\_MSIZE@{DMA\_CCR6\_MSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_MSIZE}{DMA\_CCR6\_MSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+MSIZE~((uint16\+\_\+t)0x0\+C00)}

MSIZE\mbox{[}1\+:0\mbox{]} bits (Memory size) \Hypertarget{group___peripheral___registers___bits___definition_ga3aabd7ba4fb157fd7ee98986330a5d4c}\label{group___peripheral___registers___bits___definition_ga3aabd7ba4fb157fd7ee98986330a5d4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_MSIZE\_0@{DMA\_CCR6\_MSIZE\_0}}
\index{DMA\_CCR6\_MSIZE\_0@{DMA\_CCR6\_MSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_MSIZE\_0}{DMA\_CCR6\_MSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+MSIZE\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1338ae6c9e4c7b8795796136c98670a9}\label{group___peripheral___registers___bits___definition_ga1338ae6c9e4c7b8795796136c98670a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_MSIZE\_1@{DMA\_CCR6\_MSIZE\_1}}
\index{DMA\_CCR6\_MSIZE\_1@{DMA\_CCR6\_MSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_MSIZE\_1}{DMA\_CCR6\_MSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+MSIZE\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga772b475bf4486556456f0c915433a078}\label{group___peripheral___registers___bits___definition_ga772b475bf4486556456f0c915433a078} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_PINC@{DMA\_CCR6\_PINC}}
\index{DMA\_CCR6\_PINC@{DMA\_CCR6\_PINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_PINC}{DMA\_CCR6\_PINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+PINC~((uint16\+\_\+t)0x0040)}

Peripheral increment mode \Hypertarget{group___peripheral___registers___bits___definition_ga9450899a6841c10c33c6de7b6ef517f9}\label{group___peripheral___registers___bits___definition_ga9450899a6841c10c33c6de7b6ef517f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_PL@{DMA\_CCR6\_PL}}
\index{DMA\_CCR6\_PL@{DMA\_CCR6\_PL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_PL}{DMA\_CCR6\_PL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+PL~((uint16\+\_\+t)0x3000)}

PL\mbox{[}1\+:0\mbox{]} bits (Channel Priority level) \Hypertarget{group___peripheral___registers___bits___definition_ga32b6403dbb0eb6c75a0eb947ef8140c7}\label{group___peripheral___registers___bits___definition_ga32b6403dbb0eb6c75a0eb947ef8140c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_PL\_0@{DMA\_CCR6\_PL\_0}}
\index{DMA\_CCR6\_PL\_0@{DMA\_CCR6\_PL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_PL\_0}{DMA\_CCR6\_PL\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+PL\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0b07ce0ad36a27a76d5c2738cfdac7ab}\label{group___peripheral___registers___bits___definition_ga0b07ce0ad36a27a76d5c2738cfdac7ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_PL\_1@{DMA\_CCR6\_PL\_1}}
\index{DMA\_CCR6\_PL\_1@{DMA\_CCR6\_PL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_PL\_1}{DMA\_CCR6\_PL\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+PL\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga709ecd29ac92652352442978d19c0d18}\label{group___peripheral___registers___bits___definition_ga709ecd29ac92652352442978d19c0d18} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_PSIZE@{DMA\_CCR6\_PSIZE}}
\index{DMA\_CCR6\_PSIZE@{DMA\_CCR6\_PSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_PSIZE}{DMA\_CCR6\_PSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+PSIZE~((uint16\+\_\+t)0x0300)}

PSIZE\mbox{[}1\+:0\mbox{]} bits (Peripheral size) \Hypertarget{group___peripheral___registers___bits___definition_ga01f57663551eb1644c8dbd114f6614a0}\label{group___peripheral___registers___bits___definition_ga01f57663551eb1644c8dbd114f6614a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_PSIZE\_0@{DMA\_CCR6\_PSIZE\_0}}
\index{DMA\_CCR6\_PSIZE\_0@{DMA\_CCR6\_PSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_PSIZE\_0}{DMA\_CCR6\_PSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+PSIZE\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac737faa55be44e20c09343be2152538b}\label{group___peripheral___registers___bits___definition_gac737faa55be44e20c09343be2152538b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_PSIZE\_1@{DMA\_CCR6\_PSIZE\_1}}
\index{DMA\_CCR6\_PSIZE\_1@{DMA\_CCR6\_PSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_PSIZE\_1}{DMA\_CCR6\_PSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+PSIZE\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac7c284e6d04517cb47fd401bb02fc152}\label{group___peripheral___registers___bits___definition_gac7c284e6d04517cb47fd401bb02fc152} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_TCIE@{DMA\_CCR6\_TCIE}}
\index{DMA\_CCR6\_TCIE@{DMA\_CCR6\_TCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_TCIE}{DMA\_CCR6\_TCIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+TCIE~((uint16\+\_\+t)0x0002)}

Transfer complete interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5}\label{group___peripheral___registers___bits___definition_ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR6\_TEIE@{DMA\_CCR6\_TEIE}}
\index{DMA\_CCR6\_TEIE@{DMA\_CCR6\_TEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR6\_TEIE}{DMA\_CCR6\_TEIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR6\+\_\+\+TEIE~((uint16\+\_\+t)0x0008)}

Transfer error interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga666b8d997ea29a9a6a1543fa66881a87}\label{group___peripheral___registers___bits___definition_ga666b8d997ea29a9a6a1543fa66881a87} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_CIRC@{DMA\_CCR7\_CIRC}}
\index{DMA\_CCR7\_CIRC@{DMA\_CCR7\_CIRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_CIRC}{DMA\_CCR7\_CIRC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+CIRC~((uint16\+\_\+t)0x0020)}

Circular mode \Hypertarget{group___peripheral___registers___bits___definition_ga171e60ec8ec8d40bd7ede02394fe462a}\label{group___peripheral___registers___bits___definition_ga171e60ec8ec8d40bd7ede02394fe462a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_DIR@{DMA\_CCR7\_DIR}}
\index{DMA\_CCR7\_DIR@{DMA\_CCR7\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_DIR}{DMA\_CCR7\_DIR}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+DIR~((uint16\+\_\+t)0x0010)}

Data transfer direction \Hypertarget{group___peripheral___registers___bits___definition_gadd71615f84eb85443ca3c5a346ad941a}\label{group___peripheral___registers___bits___definition_gadd71615f84eb85443ca3c5a346ad941a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_EN@{DMA\_CCR7\_EN}}
\index{DMA\_CCR7\_EN@{DMA\_CCR7\_EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_EN}{DMA\_CCR7\_EN}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+EN~((uint16\+\_\+t)0x0001)}

Channel enable \Hypertarget{group___peripheral___registers___bits___definition_ga00add0c51b7f2be5216b4d9c9bfb482d}\label{group___peripheral___registers___bits___definition_ga00add0c51b7f2be5216b4d9c9bfb482d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_HTIE@{DMA\_CCR7\_HTIE}}
\index{DMA\_CCR7\_HTIE@{DMA\_CCR7\_HTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_HTIE}{DMA\_CCR7\_HTIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+HTIE~((uint16\+\_\+t)0x0004)}

Half Transfer interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_gad7aec8d57e5f2c62be5cae2f8d134948}\label{group___peripheral___registers___bits___definition_gad7aec8d57e5f2c62be5cae2f8d134948} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_MEM2MEM@{DMA\_CCR7\_MEM2MEM}}
\index{DMA\_CCR7\_MEM2MEM@{DMA\_CCR7\_MEM2MEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_MEM2MEM}{DMA\_CCR7\_MEM2MEM}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+MEM2\+MEM~((uint16\+\_\+t)0x4000)}

Memory to memory mode enable \Hypertarget{group___peripheral___registers___bits___definition_ga72f4c74798d6e3389ababb9b1c70375d}\label{group___peripheral___registers___bits___definition_ga72f4c74798d6e3389ababb9b1c70375d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_MINC@{DMA\_CCR7\_MINC}}
\index{DMA\_CCR7\_MINC@{DMA\_CCR7\_MINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_MINC}{DMA\_CCR7\_MINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+MINC~((uint16\+\_\+t)0x0080)}

Memory increment mode \Hypertarget{group___peripheral___registers___bits___definition_ga980efc51623b9dc2bc7377a6fa340a6b}\label{group___peripheral___registers___bits___definition_ga980efc51623b9dc2bc7377a6fa340a6b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_MSIZE@{DMA\_CCR7\_MSIZE}}
\index{DMA\_CCR7\_MSIZE@{DMA\_CCR7\_MSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_MSIZE}{DMA\_CCR7\_MSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+MSIZE~((uint16\+\_\+t)0x0\+C00)}

MSIZE\mbox{[}1\+:0\mbox{]} bits (Memory size) \Hypertarget{group___peripheral___registers___bits___definition_ga78a8c4240d456e518aaf7524e06c9c54}\label{group___peripheral___registers___bits___definition_ga78a8c4240d456e518aaf7524e06c9c54} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_MSIZE\_0@{DMA\_CCR7\_MSIZE\_0}}
\index{DMA\_CCR7\_MSIZE\_0@{DMA\_CCR7\_MSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_MSIZE\_0}{DMA\_CCR7\_MSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+MSIZE\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4bdd0a51f96b2bfd2bf9c9259e93a506}\label{group___peripheral___registers___bits___definition_ga4bdd0a51f96b2bfd2bf9c9259e93a506} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_MSIZE\_1@{DMA\_CCR7\_MSIZE\_1}}
\index{DMA\_CCR7\_MSIZE\_1@{DMA\_CCR7\_MSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_MSIZE\_1}{DMA\_CCR7\_MSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+MSIZE\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1db13905f5813f7e63009c463d9784cf}\label{group___peripheral___registers___bits___definition_ga1db13905f5813f7e63009c463d9784cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_PINC@{DMA\_CCR7\_PINC}}
\index{DMA\_CCR7\_PINC@{DMA\_CCR7\_PINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_PINC}{DMA\_CCR7\_PINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+PINC~((uint16\+\_\+t)0x0040)}

Peripheral increment mode \Hypertarget{group___peripheral___registers___bits___definition_gacfb0ffacc49baf0a87ec97964c29a801}\label{group___peripheral___registers___bits___definition_gacfb0ffacc49baf0a87ec97964c29a801} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_PL@{DMA\_CCR7\_PL}}
\index{DMA\_CCR7\_PL@{DMA\_CCR7\_PL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_PL}{DMA\_CCR7\_PL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+PL~((uint16\+\_\+t)0x3000)}

PL\mbox{[}1\+:0\mbox{]} bits (Channel Priority level) \Hypertarget{group___peripheral___registers___bits___definition_ga1ea041c610341674d5f3c0dec6474769}\label{group___peripheral___registers___bits___definition_ga1ea041c610341674d5f3c0dec6474769} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_PL\_0@{DMA\_CCR7\_PL\_0}}
\index{DMA\_CCR7\_PL\_0@{DMA\_CCR7\_PL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_PL\_0}{DMA\_CCR7\_PL\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+PL\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad83de368de49aee0b03a5b180671974c}\label{group___peripheral___registers___bits___definition_gad83de368de49aee0b03a5b180671974c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_PL\_1@{DMA\_CCR7\_PL\_1}}
\index{DMA\_CCR7\_PL\_1@{DMA\_CCR7\_PL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_PL\_1}{DMA\_CCR7\_PL\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+PL\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga543e1c261e0338c6353ce200db71ca16}\label{group___peripheral___registers___bits___definition_ga543e1c261e0338c6353ce200db71ca16} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_PSIZE@{DMA\_CCR7\_PSIZE}}
\index{DMA\_CCR7\_PSIZE@{DMA\_CCR7\_PSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_PSIZE}{DMA\_CCR7\_PSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+PSIZE~,         ((uint16\+\_\+t)0x0300)}

PSIZE\mbox{[}1\+:0\mbox{]} bits (Peripheral size) \Hypertarget{group___peripheral___registers___bits___definition_gac22fc178469ac49b63892b777d01bf18}\label{group___peripheral___registers___bits___definition_gac22fc178469ac49b63892b777d01bf18} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_PSIZE\_0@{DMA\_CCR7\_PSIZE\_0}}
\index{DMA\_CCR7\_PSIZE\_0@{DMA\_CCR7\_PSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_PSIZE\_0}{DMA\_CCR7\_PSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+PSIZE\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga17b93563b085e30086a6959311ef8556}\label{group___peripheral___registers___bits___definition_ga17b93563b085e30086a6959311ef8556} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_PSIZE\_1@{DMA\_CCR7\_PSIZE\_1}}
\index{DMA\_CCR7\_PSIZE\_1@{DMA\_CCR7\_PSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_PSIZE\_1}{DMA\_CCR7\_PSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+PSIZE\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9ee626e57a25d83365bb9977473fac64}\label{group___peripheral___registers___bits___definition_ga9ee626e57a25d83365bb9977473fac64} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_TCIE@{DMA\_CCR7\_TCIE}}
\index{DMA\_CCR7\_TCIE@{DMA\_CCR7\_TCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_TCIE}{DMA\_CCR7\_TCIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+TCIE~((uint16\+\_\+t)0x0002)}

Transfer complete interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_gaeb8b8909af2a6f397cfa9a0db25578e9}\label{group___peripheral___registers___bits___definition_gaeb8b8909af2a6f397cfa9a0db25578e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CCR7\_TEIE@{DMA\_CCR7\_TEIE}}
\index{DMA\_CCR7\_TEIE@{DMA\_CCR7\_TEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CCR7\_TEIE}{DMA\_CCR7\_TEIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CCR7\+\_\+\+TEIE~((uint16\+\_\+t)0x0008)}

Transfer error interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga4dc4e0220aa1355af31da320adc46e19}\label{group___peripheral___registers___bits___definition_ga4dc4e0220aa1355af31da320adc46e19} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CMAR1\_MA@{DMA\_CMAR1\_MA}}
\index{DMA\_CMAR1\_MA@{DMA\_CMAR1\_MA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CMAR1\_MA}{DMA\_CMAR1\_MA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CMAR1\+\_\+\+MA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Memory Address \Hypertarget{group___peripheral___registers___bits___definition_ga87bdf41371b8840c67eef7d9709e251e}\label{group___peripheral___registers___bits___definition_ga87bdf41371b8840c67eef7d9709e251e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CMAR2\_MA@{DMA\_CMAR2\_MA}}
\index{DMA\_CMAR2\_MA@{DMA\_CMAR2\_MA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CMAR2\_MA}{DMA\_CMAR2\_MA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CMAR2\+\_\+\+MA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Memory Address \Hypertarget{group___peripheral___registers___bits___definition_ga28ac1f8f47528eab9454472a30998285}\label{group___peripheral___registers___bits___definition_ga28ac1f8f47528eab9454472a30998285} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CMAR3\_MA@{DMA\_CMAR3\_MA}}
\index{DMA\_CMAR3\_MA@{DMA\_CMAR3\_MA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CMAR3\_MA}{DMA\_CMAR3\_MA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CMAR3\+\_\+\+MA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Memory Address \Hypertarget{group___peripheral___registers___bits___definition_ga579544b63b9c56bd70218902594313f6}\label{group___peripheral___registers___bits___definition_ga579544b63b9c56bd70218902594313f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CMAR4\_MA@{DMA\_CMAR4\_MA}}
\index{DMA\_CMAR4\_MA@{DMA\_CMAR4\_MA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CMAR4\_MA}{DMA\_CMAR4\_MA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CMAR4\+\_\+\+MA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Memory Address \Hypertarget{group___peripheral___registers___bits___definition_ga76beec8af3bd0ceb2905c24fa00a957c}\label{group___peripheral___registers___bits___definition_ga76beec8af3bd0ceb2905c24fa00a957c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CMAR5\_MA@{DMA\_CMAR5\_MA}}
\index{DMA\_CMAR5\_MA@{DMA\_CMAR5\_MA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CMAR5\_MA}{DMA\_CMAR5\_MA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CMAR5\+\_\+\+MA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Memory Address \Hypertarget{group___peripheral___registers___bits___definition_ga88187cb1bd9385601fce4fe69a420cad}\label{group___peripheral___registers___bits___definition_ga88187cb1bd9385601fce4fe69a420cad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CMAR6\_MA@{DMA\_CMAR6\_MA}}
\index{DMA\_CMAR6\_MA@{DMA\_CMAR6\_MA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CMAR6\_MA}{DMA\_CMAR6\_MA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CMAR6\+\_\+\+MA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Memory Address \Hypertarget{group___peripheral___registers___bits___definition_ga511636b3a71aaa2ae4ced1b30b3e805a}\label{group___peripheral___registers___bits___definition_ga511636b3a71aaa2ae4ced1b30b3e805a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CMAR7\_MA@{DMA\_CMAR7\_MA}}
\index{DMA\_CMAR7\_MA@{DMA\_CMAR7\_MA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CMAR7\_MA}{DMA\_CMAR7\_MA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CMAR7\+\_\+\+MA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Memory Address \Hypertarget{group___peripheral___registers___bits___definition_ga4a8da69a5631e89e54b5d138b8c0a139}\label{group___peripheral___registers___bits___definition_ga4a8da69a5631e89e54b5d138b8c0a139} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CNDTR1\_NDT@{DMA\_CNDTR1\_NDT}}
\index{DMA\_CNDTR1\_NDT@{DMA\_CNDTR1\_NDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CNDTR1\_NDT}{DMA\_CNDTR1\_NDT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CNDTR1\+\_\+\+NDT~((uint16\+\_\+t)0x\+FFFF)}

Number of data to Transfer \Hypertarget{group___peripheral___registers___bits___definition_ga5c9b2052eb35128233d719f6b4ec995d}\label{group___peripheral___registers___bits___definition_ga5c9b2052eb35128233d719f6b4ec995d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CNDTR2\_NDT@{DMA\_CNDTR2\_NDT}}
\index{DMA\_CNDTR2\_NDT@{DMA\_CNDTR2\_NDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CNDTR2\_NDT}{DMA\_CNDTR2\_NDT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CNDTR2\+\_\+\+NDT~((uint16\+\_\+t)0x\+FFFF)}

Number of data to Transfer \Hypertarget{group___peripheral___registers___bits___definition_ga10d1cb5b77051c2e845033d77970fe61}\label{group___peripheral___registers___bits___definition_ga10d1cb5b77051c2e845033d77970fe61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CNDTR3\_NDT@{DMA\_CNDTR3\_NDT}}
\index{DMA\_CNDTR3\_NDT@{DMA\_CNDTR3\_NDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CNDTR3\_NDT}{DMA\_CNDTR3\_NDT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CNDTR3\+\_\+\+NDT~((uint16\+\_\+t)0x\+FFFF)}

Number of data to Transfer \Hypertarget{group___peripheral___registers___bits___definition_gab5c5291e36f5610b6fbc06a9a28baa2b}\label{group___peripheral___registers___bits___definition_gab5c5291e36f5610b6fbc06a9a28baa2b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CNDTR4\_NDT@{DMA\_CNDTR4\_NDT}}
\index{DMA\_CNDTR4\_NDT@{DMA\_CNDTR4\_NDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CNDTR4\_NDT}{DMA\_CNDTR4\_NDT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CNDTR4\+\_\+\+NDT~((uint16\+\_\+t)0x\+FFFF)}

Number of data to Transfer \Hypertarget{group___peripheral___registers___bits___definition_gaffaace354e7c939d6b199d639a24bbb6}\label{group___peripheral___registers___bits___definition_gaffaace354e7c939d6b199d639a24bbb6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CNDTR5\_NDT@{DMA\_CNDTR5\_NDT}}
\index{DMA\_CNDTR5\_NDT@{DMA\_CNDTR5\_NDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CNDTR5\_NDT}{DMA\_CNDTR5\_NDT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CNDTR5\+\_\+\+NDT~((uint16\+\_\+t)0x\+FFFF)}

Number of data to Transfer \Hypertarget{group___peripheral___registers___bits___definition_ga35dcc846e8e088220e6555d7388b8199}\label{group___peripheral___registers___bits___definition_ga35dcc846e8e088220e6555d7388b8199} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CNDTR6\_NDT@{DMA\_CNDTR6\_NDT}}
\index{DMA\_CNDTR6\_NDT@{DMA\_CNDTR6\_NDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CNDTR6\_NDT}{DMA\_CNDTR6\_NDT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CNDTR6\+\_\+\+NDT~((uint16\+\_\+t)0x\+FFFF)}

Number of data to Transfer \Hypertarget{group___peripheral___registers___bits___definition_ga7063058cc300e14d1b90c0469eb4688a}\label{group___peripheral___registers___bits___definition_ga7063058cc300e14d1b90c0469eb4688a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CNDTR7\_NDT@{DMA\_CNDTR7\_NDT}}
\index{DMA\_CNDTR7\_NDT@{DMA\_CNDTR7\_NDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CNDTR7\_NDT}{DMA\_CNDTR7\_NDT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CNDTR7\+\_\+\+NDT~((uint16\+\_\+t)0x\+FFFF)}

Number of data to Transfer \Hypertarget{group___peripheral___registers___bits___definition_ga110deb1459d00898cbf29d06405cc09e}\label{group___peripheral___registers___bits___definition_ga110deb1459d00898cbf29d06405cc09e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CPAR1\_PA@{DMA\_CPAR1\_PA}}
\index{DMA\_CPAR1\_PA@{DMA\_CPAR1\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CPAR1\_PA}{DMA\_CPAR1\_PA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CPAR1\+\_\+\+PA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Peripheral Address \Hypertarget{group___peripheral___registers___bits___definition_gadf0272feeaba4aaf2dc745d21c6dab22}\label{group___peripheral___registers___bits___definition_gadf0272feeaba4aaf2dc745d21c6dab22} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CPAR2\_PA@{DMA\_CPAR2\_PA}}
\index{DMA\_CPAR2\_PA@{DMA\_CPAR2\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CPAR2\_PA}{DMA\_CPAR2\_PA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CPAR2\+\_\+\+PA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Peripheral Address \Hypertarget{group___peripheral___registers___bits___definition_gafb41094cbcf1cac82c20e55433bba245}\label{group___peripheral___registers___bits___definition_gafb41094cbcf1cac82c20e55433bba245} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CPAR3\_PA@{DMA\_CPAR3\_PA}}
\index{DMA\_CPAR3\_PA@{DMA\_CPAR3\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CPAR3\_PA}{DMA\_CPAR3\_PA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CPAR3\+\_\+\+PA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Peripheral Address \Hypertarget{group___peripheral___registers___bits___definition_ga5d96976601824fef159e69bf0c96f6ff}\label{group___peripheral___registers___bits___definition_ga5d96976601824fef159e69bf0c96f6ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CPAR4\_PA@{DMA\_CPAR4\_PA}}
\index{DMA\_CPAR4\_PA@{DMA\_CPAR4\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CPAR4\_PA}{DMA\_CPAR4\_PA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CPAR4\+\_\+\+PA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Peripheral Address \Hypertarget{group___peripheral___registers___bits___definition_ga26c22b129c9ca957e053d69c7b01dc94}\label{group___peripheral___registers___bits___definition_ga26c22b129c9ca957e053d69c7b01dc94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CPAR5\_PA@{DMA\_CPAR5\_PA}}
\index{DMA\_CPAR5\_PA@{DMA\_CPAR5\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CPAR5\_PA}{DMA\_CPAR5\_PA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CPAR5\+\_\+\+PA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Peripheral Address \Hypertarget{group___peripheral___registers___bits___definition_ga545c0999ca0bdb03c3e7e1cbc48959ee}\label{group___peripheral___registers___bits___definition_ga545c0999ca0bdb03c3e7e1cbc48959ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CPAR6\_PA@{DMA\_CPAR6\_PA}}
\index{DMA\_CPAR6\_PA@{DMA\_CPAR6\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CPAR6\_PA}{DMA\_CPAR6\_PA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CPAR6\+\_\+\+PA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Peripheral Address \Hypertarget{group___peripheral___registers___bits___definition_ga0d017e6632afe7a578d1206009cccc26}\label{group___peripheral___registers___bits___definition_ga0d017e6632afe7a578d1206009cccc26} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_CPAR7\_PA@{DMA\_CPAR7\_PA}}
\index{DMA\_CPAR7\_PA@{DMA\_CPAR7\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_CPAR7\_PA}{DMA\_CPAR7\_PA}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CPAR7\+\_\+\+PA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Peripheral Address \Hypertarget{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122}\label{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CGIF1@{DMA\_IFCR\_CGIF1}}
\index{DMA\_IFCR\_CGIF1@{DMA\_IFCR\_CGIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CGIF1}{DMA\_IFCR\_CGIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CGIF1~((uint32\+\_\+t)0x00000001)}

Channel 1 Global interrupt clear \Hypertarget{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f}\label{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CGIF2@{DMA\_IFCR\_CGIF2}}
\index{DMA\_IFCR\_CGIF2@{DMA\_IFCR\_CGIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CGIF2}{DMA\_IFCR\_CGIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CGIF2~((uint32\+\_\+t)0x00000010)}

Channel 2 Global interrupt clear \Hypertarget{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d}\label{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CGIF3@{DMA\_IFCR\_CGIF3}}
\index{DMA\_IFCR\_CGIF3@{DMA\_IFCR\_CGIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CGIF3}{DMA\_IFCR\_CGIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CGIF3~((uint32\+\_\+t)0x00000100)}

Channel 3 Global interrupt clear \Hypertarget{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c}\label{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CGIF4@{DMA\_IFCR\_CGIF4}}
\index{DMA\_IFCR\_CGIF4@{DMA\_IFCR\_CGIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CGIF4}{DMA\_IFCR\_CGIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CGIF4~((uint32\+\_\+t)0x00001000)}

Channel 4 Global interrupt clear \Hypertarget{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc}\label{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CGIF5@{DMA\_IFCR\_CGIF5}}
\index{DMA\_IFCR\_CGIF5@{DMA\_IFCR\_CGIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CGIF5}{DMA\_IFCR\_CGIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CGIF5~((uint32\+\_\+t)0x00010000)}

Channel 5 Global interrupt clear \Hypertarget{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984}\label{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CGIF6@{DMA\_IFCR\_CGIF6}}
\index{DMA\_IFCR\_CGIF6@{DMA\_IFCR\_CGIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CGIF6}{DMA\_IFCR\_CGIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CGIF6~((uint32\+\_\+t)0x00100000)}

Channel 6 Global interrupt clear \Hypertarget{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099}\label{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CGIF7@{DMA\_IFCR\_CGIF7}}
\index{DMA\_IFCR\_CGIF7@{DMA\_IFCR\_CGIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CGIF7}{DMA\_IFCR\_CGIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CGIF7~((uint32\+\_\+t)0x01000000)}

Channel 7 Global interrupt clear \Hypertarget{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb}\label{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CHTIF1@{DMA\_IFCR\_CHTIF1}}
\index{DMA\_IFCR\_CHTIF1@{DMA\_IFCR\_CHTIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CHTIF1}{DMA\_IFCR\_CHTIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CHTIF1~((uint32\+\_\+t)0x00000004)}

Channel 1 Half Transfer clear \Hypertarget{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760}\label{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CHTIF2@{DMA\_IFCR\_CHTIF2}}
\index{DMA\_IFCR\_CHTIF2@{DMA\_IFCR\_CHTIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CHTIF2}{DMA\_IFCR\_CHTIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CHTIF2~((uint32\+\_\+t)0x00000040)}

Channel 2 Half Transfer clear \Hypertarget{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}\label{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CHTIF3@{DMA\_IFCR\_CHTIF3}}
\index{DMA\_IFCR\_CHTIF3@{DMA\_IFCR\_CHTIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CHTIF3}{DMA\_IFCR\_CHTIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CHTIF3~((uint32\+\_\+t)0x00000400)}

Channel 3 Half Transfer clear \Hypertarget{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b}\label{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CHTIF4@{DMA\_IFCR\_CHTIF4}}
\index{DMA\_IFCR\_CHTIF4@{DMA\_IFCR\_CHTIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CHTIF4}{DMA\_IFCR\_CHTIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CHTIF4~((uint32\+\_\+t)0x00004000)}

Channel 4 Half Transfer clear \Hypertarget{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d}\label{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CHTIF5@{DMA\_IFCR\_CHTIF5}}
\index{DMA\_IFCR\_CHTIF5@{DMA\_IFCR\_CHTIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CHTIF5}{DMA\_IFCR\_CHTIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CHTIF5~((uint32\+\_\+t)0x00040000)}

Channel 5 Half Transfer clear \Hypertarget{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4}\label{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CHTIF6@{DMA\_IFCR\_CHTIF6}}
\index{DMA\_IFCR\_CHTIF6@{DMA\_IFCR\_CHTIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CHTIF6}{DMA\_IFCR\_CHTIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CHTIF6~((uint32\+\_\+t)0x00400000)}

Channel 6 Half Transfer clear \Hypertarget{group___peripheral___registers___bits___definition_gaa7378f7a26730bfd5c950b7c7efb9272}\label{group___peripheral___registers___bits___definition_gaa7378f7a26730bfd5c950b7c7efb9272} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CHTIF7@{DMA\_IFCR\_CHTIF7}}
\index{DMA\_IFCR\_CHTIF7@{DMA\_IFCR\_CHTIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CHTIF7}{DMA\_IFCR\_CHTIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CHTIF7~((uint32\+\_\+t)0x04000000)}

Channel 7 Half Transfer clear \Hypertarget{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1}\label{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTCIF1@{DMA\_IFCR\_CTCIF1}}
\index{DMA\_IFCR\_CTCIF1@{DMA\_IFCR\_CTCIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTCIF1}{DMA\_IFCR\_CTCIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTCIF1~((uint32\+\_\+t)0x00000002)}

Channel 1 Transfer Complete clear \Hypertarget{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09}\label{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTCIF2@{DMA\_IFCR\_CTCIF2}}
\index{DMA\_IFCR\_CTCIF2@{DMA\_IFCR\_CTCIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTCIF2}{DMA\_IFCR\_CTCIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTCIF2~((uint32\+\_\+t)0x00000020)}

Channel 2 Transfer Complete clear \Hypertarget{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}\label{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTCIF3@{DMA\_IFCR\_CTCIF3}}
\index{DMA\_IFCR\_CTCIF3@{DMA\_IFCR\_CTCIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTCIF3}{DMA\_IFCR\_CTCIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTCIF3~((uint32\+\_\+t)0x00000200)}

Channel 3 Transfer Complete clear \Hypertarget{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb}\label{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTCIF4@{DMA\_IFCR\_CTCIF4}}
\index{DMA\_IFCR\_CTCIF4@{DMA\_IFCR\_CTCIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTCIF4}{DMA\_IFCR\_CTCIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTCIF4~((uint32\+\_\+t)0x00002000)}

Channel 4 Transfer Complete clear \Hypertarget{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327}\label{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTCIF5@{DMA\_IFCR\_CTCIF5}}
\index{DMA\_IFCR\_CTCIF5@{DMA\_IFCR\_CTCIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTCIF5}{DMA\_IFCR\_CTCIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTCIF5~((uint32\+\_\+t)0x00020000)}

Channel 5 Transfer Complete clear \Hypertarget{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75}\label{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTCIF6@{DMA\_IFCR\_CTCIF6}}
\index{DMA\_IFCR\_CTCIF6@{DMA\_IFCR\_CTCIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTCIF6}{DMA\_IFCR\_CTCIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTCIF6~((uint32\+\_\+t)0x00200000)}

Channel 6 Transfer Complete clear \Hypertarget{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b}\label{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTCIF7@{DMA\_IFCR\_CTCIF7}}
\index{DMA\_IFCR\_CTCIF7@{DMA\_IFCR\_CTCIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTCIF7}{DMA\_IFCR\_CTCIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTCIF7~((uint32\+\_\+t)0x02000000)}

Channel 7 Transfer Complete clear \Hypertarget{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29}\label{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTEIF1@{DMA\_IFCR\_CTEIF1}}
\index{DMA\_IFCR\_CTEIF1@{DMA\_IFCR\_CTEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTEIF1}{DMA\_IFCR\_CTEIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTEIF1~((uint32\+\_\+t)0x00000008)}

Channel 1 Transfer Error clear \Hypertarget{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67}\label{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTEIF2@{DMA\_IFCR\_CTEIF2}}
\index{DMA\_IFCR\_CTEIF2@{DMA\_IFCR\_CTEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTEIF2}{DMA\_IFCR\_CTEIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTEIF2~((uint32\+\_\+t)0x00000080)}

Channel 2 Transfer Error clear \Hypertarget{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067}\label{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTEIF3@{DMA\_IFCR\_CTEIF3}}
\index{DMA\_IFCR\_CTEIF3@{DMA\_IFCR\_CTEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTEIF3}{DMA\_IFCR\_CTEIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTEIF3~((uint32\+\_\+t)0x00000800)}

Channel 3 Transfer Error clear \Hypertarget{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c}\label{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTEIF4@{DMA\_IFCR\_CTEIF4}}
\index{DMA\_IFCR\_CTEIF4@{DMA\_IFCR\_CTEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTEIF4}{DMA\_IFCR\_CTEIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTEIF4~((uint32\+\_\+t)0x00008000)}

Channel 4 Transfer Error clear \Hypertarget{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9}\label{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTEIF5@{DMA\_IFCR\_CTEIF5}}
\index{DMA\_IFCR\_CTEIF5@{DMA\_IFCR\_CTEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTEIF5}{DMA\_IFCR\_CTEIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTEIF5~((uint32\+\_\+t)0x00080000)}

Channel 5 Transfer Error clear \Hypertarget{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933}\label{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTEIF6@{DMA\_IFCR\_CTEIF6}}
\index{DMA\_IFCR\_CTEIF6@{DMA\_IFCR\_CTEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTEIF6}{DMA\_IFCR\_CTEIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTEIF6~((uint32\+\_\+t)0x00800000)}

Channel 6 Transfer Error clear \Hypertarget{group___peripheral___registers___bits___definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}\label{group___peripheral___registers___bits___definition_ga4076bf1ed67fb39d4a0175e5943d5f2d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_IFCR\_CTEIF7@{DMA\_IFCR\_CTEIF7}}
\index{DMA\_IFCR\_CTEIF7@{DMA\_IFCR\_CTEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IFCR\_CTEIF7}{DMA\_IFCR\_CTEIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IFCR\+\_\+\+CTEIF7~((uint32\+\_\+t)0x08000000)}

Channel 7 Transfer Error clear \Hypertarget{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}\label{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_GIF1@{DMA\_ISR\_GIF1}}
\index{DMA\_ISR\_GIF1@{DMA\_ISR\_GIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_GIF1}{DMA\_ISR\_GIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+GIF1~((uint32\+\_\+t)0x00000001)}

Channel 1 Global interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}\label{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_GIF2@{DMA\_ISR\_GIF2}}
\index{DMA\_ISR\_GIF2@{DMA\_ISR\_GIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_GIF2}{DMA\_ISR\_GIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+GIF2~((uint32\+\_\+t)0x00000010)}

Channel 2 Global interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}\label{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_GIF3@{DMA\_ISR\_GIF3}}
\index{DMA\_ISR\_GIF3@{DMA\_ISR\_GIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_GIF3}{DMA\_ISR\_GIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+GIF3~((uint32\+\_\+t)0x00000100)}

Channel 3 Global interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}\label{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_GIF4@{DMA\_ISR\_GIF4}}
\index{DMA\_ISR\_GIF4@{DMA\_ISR\_GIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_GIF4}{DMA\_ISR\_GIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+GIF4~((uint32\+\_\+t)0x00001000)}

Channel 4 Global interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}\label{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_GIF5@{DMA\_ISR\_GIF5}}
\index{DMA\_ISR\_GIF5@{DMA\_ISR\_GIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_GIF5}{DMA\_ISR\_GIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+GIF5~((uint32\+\_\+t)0x00010000)}

Channel 5 Global interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}\label{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_GIF6@{DMA\_ISR\_GIF6}}
\index{DMA\_ISR\_GIF6@{DMA\_ISR\_GIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_GIF6}{DMA\_ISR\_GIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+GIF6~((uint32\+\_\+t)0x00100000)}

Channel 6 Global interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}\label{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_GIF7@{DMA\_ISR\_GIF7}}
\index{DMA\_ISR\_GIF7@{DMA\_ISR\_GIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_GIF7}{DMA\_ISR\_GIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+GIF7~((uint32\+\_\+t)0x01000000)}

Channel 7 Global interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}\label{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_HTIF1@{DMA\_ISR\_HTIF1}}
\index{DMA\_ISR\_HTIF1@{DMA\_ISR\_HTIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_HTIF1}{DMA\_ISR\_HTIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+HTIF1~((uint32\+\_\+t)0x00000004)}

Channel 1 Half Transfer flag \Hypertarget{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}\label{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_HTIF2@{DMA\_ISR\_HTIF2}}
\index{DMA\_ISR\_HTIF2@{DMA\_ISR\_HTIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_HTIF2}{DMA\_ISR\_HTIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+HTIF2~((uint32\+\_\+t)0x00000040)}

Channel 2 Half Transfer flag \Hypertarget{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}\label{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_HTIF3@{DMA\_ISR\_HTIF3}}
\index{DMA\_ISR\_HTIF3@{DMA\_ISR\_HTIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_HTIF3}{DMA\_ISR\_HTIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+HTIF3~((uint32\+\_\+t)0x00000400)}

Channel 3 Half Transfer flag \Hypertarget{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}\label{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_HTIF4@{DMA\_ISR\_HTIF4}}
\index{DMA\_ISR\_HTIF4@{DMA\_ISR\_HTIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_HTIF4}{DMA\_ISR\_HTIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+HTIF4~((uint32\+\_\+t)0x00004000)}

Channel 4 Half Transfer flag \Hypertarget{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}\label{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_HTIF5@{DMA\_ISR\_HTIF5}}
\index{DMA\_ISR\_HTIF5@{DMA\_ISR\_HTIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_HTIF5}{DMA\_ISR\_HTIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+HTIF5~((uint32\+\_\+t)0x00040000)}

Channel 5 Half Transfer flag \Hypertarget{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}\label{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_HTIF6@{DMA\_ISR\_HTIF6}}
\index{DMA\_ISR\_HTIF6@{DMA\_ISR\_HTIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_HTIF6}{DMA\_ISR\_HTIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+HTIF6~((uint32\+\_\+t)0x00400000)}

Channel 6 Half Transfer flag \Hypertarget{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}\label{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_HTIF7@{DMA\_ISR\_HTIF7}}
\index{DMA\_ISR\_HTIF7@{DMA\_ISR\_HTIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_HTIF7}{DMA\_ISR\_HTIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+HTIF7~((uint32\+\_\+t)0x04000000)}

Channel 7 Half Transfer flag \Hypertarget{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}\label{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TCIF1@{DMA\_ISR\_TCIF1}}
\index{DMA\_ISR\_TCIF1@{DMA\_ISR\_TCIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TCIF1}{DMA\_ISR\_TCIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TCIF1~((uint32\+\_\+t)0x00000002)}

Channel 1 Transfer Complete flag \Hypertarget{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}\label{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TCIF2@{DMA\_ISR\_TCIF2}}
\index{DMA\_ISR\_TCIF2@{DMA\_ISR\_TCIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TCIF2}{DMA\_ISR\_TCIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TCIF2~((uint32\+\_\+t)0x00000020)}

Channel 2 Transfer Complete flag \Hypertarget{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}\label{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TCIF3@{DMA\_ISR\_TCIF3}}
\index{DMA\_ISR\_TCIF3@{DMA\_ISR\_TCIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TCIF3}{DMA\_ISR\_TCIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TCIF3~((uint32\+\_\+t)0x00000200)}

Channel 3 Transfer Complete flag \Hypertarget{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}\label{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TCIF4@{DMA\_ISR\_TCIF4}}
\index{DMA\_ISR\_TCIF4@{DMA\_ISR\_TCIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TCIF4}{DMA\_ISR\_TCIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TCIF4~((uint32\+\_\+t)0x00002000)}

Channel 4 Transfer Complete flag \Hypertarget{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}\label{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TCIF5@{DMA\_ISR\_TCIF5}}
\index{DMA\_ISR\_TCIF5@{DMA\_ISR\_TCIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TCIF5}{DMA\_ISR\_TCIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TCIF5~((uint32\+\_\+t)0x00020000)}

Channel 5 Transfer Complete flag \Hypertarget{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}\label{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TCIF6@{DMA\_ISR\_TCIF6}}
\index{DMA\_ISR\_TCIF6@{DMA\_ISR\_TCIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TCIF6}{DMA\_ISR\_TCIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TCIF6~((uint32\+\_\+t)0x00200000)}

Channel 6 Transfer Complete flag \Hypertarget{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}\label{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TCIF7@{DMA\_ISR\_TCIF7}}
\index{DMA\_ISR\_TCIF7@{DMA\_ISR\_TCIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TCIF7}{DMA\_ISR\_TCIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TCIF7~((uint32\+\_\+t)0x02000000)}

Channel 7 Transfer Complete flag \Hypertarget{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}\label{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TEIF1@{DMA\_ISR\_TEIF1}}
\index{DMA\_ISR\_TEIF1@{DMA\_ISR\_TEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TEIF1}{DMA\_ISR\_TEIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TEIF1~((uint32\+\_\+t)0x00000008)}

Channel 1 Transfer Error flag \Hypertarget{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}\label{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TEIF2@{DMA\_ISR\_TEIF2}}
\index{DMA\_ISR\_TEIF2@{DMA\_ISR\_TEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TEIF2}{DMA\_ISR\_TEIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TEIF2~((uint32\+\_\+t)0x00000080)}

Channel 2 Transfer Error flag \Hypertarget{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}\label{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TEIF3@{DMA\_ISR\_TEIF3}}
\index{DMA\_ISR\_TEIF3@{DMA\_ISR\_TEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TEIF3}{DMA\_ISR\_TEIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TEIF3~((uint32\+\_\+t)0x00000800)}

Channel 3 Transfer Error flag \Hypertarget{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}\label{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TEIF4@{DMA\_ISR\_TEIF4}}
\index{DMA\_ISR\_TEIF4@{DMA\_ISR\_TEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TEIF4}{DMA\_ISR\_TEIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TEIF4~((uint32\+\_\+t)0x00008000)}

Channel 4 Transfer Error flag \Hypertarget{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}\label{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TEIF5@{DMA\_ISR\_TEIF5}}
\index{DMA\_ISR\_TEIF5@{DMA\_ISR\_TEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TEIF5}{DMA\_ISR\_TEIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TEIF5~((uint32\+\_\+t)0x00080000)}

Channel 5 Transfer Error flag \Hypertarget{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}\label{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TEIF6@{DMA\_ISR\_TEIF6}}
\index{DMA\_ISR\_TEIF6@{DMA\_ISR\_TEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TEIF6}{DMA\_ISR\_TEIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TEIF6~((uint32\+\_\+t)0x00800000)}

Channel 6 Transfer Error flag \Hypertarget{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}\label{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_ISR\_TEIF7@{DMA\_ISR\_TEIF7}}
\index{DMA\_ISR\_TEIF7@{DMA\_ISR\_TEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_ISR\_TEIF7}{DMA\_ISR\_TEIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+ISR\+\_\+\+TEIF7~((uint32\+\_\+t)0x08000000)}

Channel 7 Transfer Error flag \Hypertarget{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}\label{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR0@{EXTI\_EMR\_MR0}}
\index{EXTI\_EMR\_MR0@{EXTI\_EMR\_MR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR0}{EXTI\_EMR\_MR0}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR0~((uint32\+\_\+t)0x00000001)}

Event Mask on line 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}\label{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR1@{EXTI\_EMR\_MR1}}
\index{EXTI\_EMR\_MR1@{EXTI\_EMR\_MR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR1}{EXTI\_EMR\_MR1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR1~((uint32\+\_\+t)0x00000002)}

Event Mask on line 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}\label{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR10@{EXTI\_EMR\_MR10}}
\index{EXTI\_EMR\_MR10@{EXTI\_EMR\_MR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR10}{EXTI\_EMR\_MR10}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR10~((uint32\+\_\+t)0x00000400)}

Event Mask on line 10 \Hypertarget{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}\label{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR11@{EXTI\_EMR\_MR11}}
\index{EXTI\_EMR\_MR11@{EXTI\_EMR\_MR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR11}{EXTI\_EMR\_MR11}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR11~((uint32\+\_\+t)0x00000800)}

Event Mask on line 11 \Hypertarget{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}\label{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR12@{EXTI\_EMR\_MR12}}
\index{EXTI\_EMR\_MR12@{EXTI\_EMR\_MR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR12}{EXTI\_EMR\_MR12}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR12~((uint32\+\_\+t)0x00001000)}

Event Mask on line 12 \Hypertarget{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}\label{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR13@{EXTI\_EMR\_MR13}}
\index{EXTI\_EMR\_MR13@{EXTI\_EMR\_MR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR13}{EXTI\_EMR\_MR13}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR13~((uint32\+\_\+t)0x00002000)}

Event Mask on line 13 \Hypertarget{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}\label{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR14@{EXTI\_EMR\_MR14}}
\index{EXTI\_EMR\_MR14@{EXTI\_EMR\_MR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR14}{EXTI\_EMR\_MR14}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR14~((uint32\+\_\+t)0x00004000)}

Event Mask on line 14 \Hypertarget{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}\label{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR15@{EXTI\_EMR\_MR15}}
\index{EXTI\_EMR\_MR15@{EXTI\_EMR\_MR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR15}{EXTI\_EMR\_MR15}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR15~((uint32\+\_\+t)0x00008000)}

Event Mask on line 15 \Hypertarget{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}\label{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR16@{EXTI\_EMR\_MR16}}
\index{EXTI\_EMR\_MR16@{EXTI\_EMR\_MR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR16}{EXTI\_EMR\_MR16}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR16~((uint32\+\_\+t)0x00010000)}

Event Mask on line 16 \Hypertarget{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}\label{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR17@{EXTI\_EMR\_MR17}}
\index{EXTI\_EMR\_MR17@{EXTI\_EMR\_MR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR17}{EXTI\_EMR\_MR17}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR17~((uint32\+\_\+t)0x00020000)}

Event Mask on line 17 \Hypertarget{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}\label{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR18@{EXTI\_EMR\_MR18}}
\index{EXTI\_EMR\_MR18@{EXTI\_EMR\_MR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR18}{EXTI\_EMR\_MR18}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR18~((uint32\+\_\+t)0x00040000)}

Event Mask on line 18 \Hypertarget{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}\label{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR19@{EXTI\_EMR\_MR19}}
\index{EXTI\_EMR\_MR19@{EXTI\_EMR\_MR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR19}{EXTI\_EMR\_MR19}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR19~((uint32\+\_\+t)0x00080000)}

Event Mask on line 19 \Hypertarget{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}\label{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR2@{EXTI\_EMR\_MR2}}
\index{EXTI\_EMR\_MR2@{EXTI\_EMR\_MR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR2}{EXTI\_EMR\_MR2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR2~((uint32\+\_\+t)0x00000004)}

Event Mask on line 2 \Hypertarget{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}\label{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR3@{EXTI\_EMR\_MR3}}
\index{EXTI\_EMR\_MR3@{EXTI\_EMR\_MR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR3}{EXTI\_EMR\_MR3}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR3~((uint32\+\_\+t)0x00000008)}

Event Mask on line 3 \Hypertarget{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}\label{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR4@{EXTI\_EMR\_MR4}}
\index{EXTI\_EMR\_MR4@{EXTI\_EMR\_MR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR4}{EXTI\_EMR\_MR4}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR4~((uint32\+\_\+t)0x00000010)}

Event Mask on line 4 \Hypertarget{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}\label{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR5@{EXTI\_EMR\_MR5}}
\index{EXTI\_EMR\_MR5@{EXTI\_EMR\_MR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR5}{EXTI\_EMR\_MR5}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR5~((uint32\+\_\+t)0x00000020)}

Event Mask on line 5 \Hypertarget{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}\label{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR6@{EXTI\_EMR\_MR6}}
\index{EXTI\_EMR\_MR6@{EXTI\_EMR\_MR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR6}{EXTI\_EMR\_MR6}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR6~((uint32\+\_\+t)0x00000040)}

Event Mask on line 6 \Hypertarget{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}\label{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR7@{EXTI\_EMR\_MR7}}
\index{EXTI\_EMR\_MR7@{EXTI\_EMR\_MR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR7}{EXTI\_EMR\_MR7}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR7~((uint32\+\_\+t)0x00000080)}

Event Mask on line 7 \Hypertarget{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}\label{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR8@{EXTI\_EMR\_MR8}}
\index{EXTI\_EMR\_MR8@{EXTI\_EMR\_MR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR8}{EXTI\_EMR\_MR8}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR8~((uint32\+\_\+t)0x00000100)}

Event Mask on line 8 \Hypertarget{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}\label{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR9@{EXTI\_EMR\_MR9}}
\index{EXTI\_EMR\_MR9@{EXTI\_EMR\_MR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR9}{EXTI\_EMR\_MR9}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR9~((uint32\+\_\+t)0x00000200)}

Event Mask on line 9 \Hypertarget{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}\label{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR0@{EXTI\_FTSR\_TR0}}
\index{EXTI\_FTSR\_TR0@{EXTI\_FTSR\_TR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR0}{EXTI\_FTSR\_TR0}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR0~((uint32\+\_\+t)0x00000001)}

Falling trigger event configuration bit of line 0 \Hypertarget{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}\label{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR1@{EXTI\_FTSR\_TR1}}
\index{EXTI\_FTSR\_TR1@{EXTI\_FTSR\_TR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR1}{EXTI\_FTSR\_TR1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR1~((uint32\+\_\+t)0x00000002)}

Falling trigger event configuration bit of line 1 \Hypertarget{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}\label{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR10@{EXTI\_FTSR\_TR10}}
\index{EXTI\_FTSR\_TR10@{EXTI\_FTSR\_TR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR10}{EXTI\_FTSR\_TR10}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR10~((uint32\+\_\+t)0x00000400)}

Falling trigger event configuration bit of line 10 \Hypertarget{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}\label{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR11@{EXTI\_FTSR\_TR11}}
\index{EXTI\_FTSR\_TR11@{EXTI\_FTSR\_TR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR11}{EXTI\_FTSR\_TR11}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR11~((uint32\+\_\+t)0x00000800)}

Falling trigger event configuration bit of line 11 \Hypertarget{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}\label{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR12@{EXTI\_FTSR\_TR12}}
\index{EXTI\_FTSR\_TR12@{EXTI\_FTSR\_TR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR12}{EXTI\_FTSR\_TR12}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR12~((uint32\+\_\+t)0x00001000)}

Falling trigger event configuration bit of line 12 \Hypertarget{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}\label{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR13@{EXTI\_FTSR\_TR13}}
\index{EXTI\_FTSR\_TR13@{EXTI\_FTSR\_TR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR13}{EXTI\_FTSR\_TR13}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR13~((uint32\+\_\+t)0x00002000)}

Falling trigger event configuration bit of line 13 \Hypertarget{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}\label{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR14@{EXTI\_FTSR\_TR14}}
\index{EXTI\_FTSR\_TR14@{EXTI\_FTSR\_TR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR14}{EXTI\_FTSR\_TR14}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR14~((uint32\+\_\+t)0x00004000)}

Falling trigger event configuration bit of line 14 \Hypertarget{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}\label{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR15@{EXTI\_FTSR\_TR15}}
\index{EXTI\_FTSR\_TR15@{EXTI\_FTSR\_TR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR15}{EXTI\_FTSR\_TR15}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR15~((uint32\+\_\+t)0x00008000)}

Falling trigger event configuration bit of line 15 \Hypertarget{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}\label{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR16@{EXTI\_FTSR\_TR16}}
\index{EXTI\_FTSR\_TR16@{EXTI\_FTSR\_TR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR16}{EXTI\_FTSR\_TR16}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR16~((uint32\+\_\+t)0x00010000)}

Falling trigger event configuration bit of line 16 \Hypertarget{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}\label{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR17@{EXTI\_FTSR\_TR17}}
\index{EXTI\_FTSR\_TR17@{EXTI\_FTSR\_TR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR17}{EXTI\_FTSR\_TR17}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR17~((uint32\+\_\+t)0x00020000)}

Falling trigger event configuration bit of line 17 \Hypertarget{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}\label{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR18@{EXTI\_FTSR\_TR18}}
\index{EXTI\_FTSR\_TR18@{EXTI\_FTSR\_TR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR18}{EXTI\_FTSR\_TR18}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR18~((uint32\+\_\+t)0x00040000)}

Falling trigger event configuration bit of line 18 \Hypertarget{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}\label{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR19@{EXTI\_FTSR\_TR19}}
\index{EXTI\_FTSR\_TR19@{EXTI\_FTSR\_TR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR19}{EXTI\_FTSR\_TR19}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR19~((uint32\+\_\+t)0x00080000)}

Falling trigger event configuration bit of line 19 \Hypertarget{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}\label{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR2@{EXTI\_FTSR\_TR2}}
\index{EXTI\_FTSR\_TR2@{EXTI\_FTSR\_TR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR2}{EXTI\_FTSR\_TR2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR2~((uint32\+\_\+t)0x00000004)}

Falling trigger event configuration bit of line 2 \Hypertarget{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}\label{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR3@{EXTI\_FTSR\_TR3}}
\index{EXTI\_FTSR\_TR3@{EXTI\_FTSR\_TR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR3}{EXTI\_FTSR\_TR3}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR3~((uint32\+\_\+t)0x00000008)}

Falling trigger event configuration bit of line 3 \Hypertarget{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}\label{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR4@{EXTI\_FTSR\_TR4}}
\index{EXTI\_FTSR\_TR4@{EXTI\_FTSR\_TR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR4}{EXTI\_FTSR\_TR4}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR4~((uint32\+\_\+t)0x00000010)}

Falling trigger event configuration bit of line 4 \Hypertarget{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}\label{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR5@{EXTI\_FTSR\_TR5}}
\index{EXTI\_FTSR\_TR5@{EXTI\_FTSR\_TR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR5}{EXTI\_FTSR\_TR5}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR5~((uint32\+\_\+t)0x00000020)}

Falling trigger event configuration bit of line 5 \Hypertarget{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}\label{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR6@{EXTI\_FTSR\_TR6}}
\index{EXTI\_FTSR\_TR6@{EXTI\_FTSR\_TR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR6}{EXTI\_FTSR\_TR6}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR6~((uint32\+\_\+t)0x00000040)}

Falling trigger event configuration bit of line 6 \Hypertarget{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}\label{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR7@{EXTI\_FTSR\_TR7}}
\index{EXTI\_FTSR\_TR7@{EXTI\_FTSR\_TR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR7}{EXTI\_FTSR\_TR7}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR7~((uint32\+\_\+t)0x00000080)}

Falling trigger event configuration bit of line 7 \Hypertarget{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}\label{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR8@{EXTI\_FTSR\_TR8}}
\index{EXTI\_FTSR\_TR8@{EXTI\_FTSR\_TR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR8}{EXTI\_FTSR\_TR8}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR8~((uint32\+\_\+t)0x00000100)}

Falling trigger event configuration bit of line 8 \Hypertarget{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}\label{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR9@{EXTI\_FTSR\_TR9}}
\index{EXTI\_FTSR\_TR9@{EXTI\_FTSR\_TR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR9}{EXTI\_FTSR\_TR9}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR9~((uint32\+\_\+t)0x00000200)}

Falling trigger event configuration bit of line 9 \Hypertarget{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}\label{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR0@{EXTI\_IMR\_MR0}}
\index{EXTI\_IMR\_MR0@{EXTI\_IMR\_MR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR0}{EXTI\_IMR\_MR0}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR0~((uint32\+\_\+t)0x00000001)}

Interrupt Mask on line 0 \Hypertarget{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}\label{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR1@{EXTI\_IMR\_MR1}}
\index{EXTI\_IMR\_MR1@{EXTI\_IMR\_MR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR1}{EXTI\_IMR\_MR1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR1~((uint32\+\_\+t)0x00000002)}

Interrupt Mask on line 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}\label{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR10@{EXTI\_IMR\_MR10}}
\index{EXTI\_IMR\_MR10@{EXTI\_IMR\_MR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR10}{EXTI\_IMR\_MR10}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR10~((uint32\+\_\+t)0x00000400)}

Interrupt Mask on line 10 \Hypertarget{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}\label{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR11@{EXTI\_IMR\_MR11}}
\index{EXTI\_IMR\_MR11@{EXTI\_IMR\_MR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR11}{EXTI\_IMR\_MR11}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR11~((uint32\+\_\+t)0x00000800)}

Interrupt Mask on line 11 \Hypertarget{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}\label{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR12@{EXTI\_IMR\_MR12}}
\index{EXTI\_IMR\_MR12@{EXTI\_IMR\_MR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR12}{EXTI\_IMR\_MR12}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR12~((uint32\+\_\+t)0x00001000)}

Interrupt Mask on line 12 \Hypertarget{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}\label{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR13@{EXTI\_IMR\_MR13}}
\index{EXTI\_IMR\_MR13@{EXTI\_IMR\_MR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR13}{EXTI\_IMR\_MR13}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR13~((uint32\+\_\+t)0x00002000)}

Interrupt Mask on line 13 \Hypertarget{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}\label{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR14@{EXTI\_IMR\_MR14}}
\index{EXTI\_IMR\_MR14@{EXTI\_IMR\_MR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR14}{EXTI\_IMR\_MR14}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR14~((uint32\+\_\+t)0x00004000)}

Interrupt Mask on line 14 \Hypertarget{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}\label{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR15@{EXTI\_IMR\_MR15}}
\index{EXTI\_IMR\_MR15@{EXTI\_IMR\_MR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR15}{EXTI\_IMR\_MR15}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR15~((uint32\+\_\+t)0x00008000)}

Interrupt Mask on line 15 \Hypertarget{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}\label{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR16@{EXTI\_IMR\_MR16}}
\index{EXTI\_IMR\_MR16@{EXTI\_IMR\_MR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR16}{EXTI\_IMR\_MR16}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR16~((uint32\+\_\+t)0x00010000)}

Interrupt Mask on line 16 \Hypertarget{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}\label{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR17@{EXTI\_IMR\_MR17}}
\index{EXTI\_IMR\_MR17@{EXTI\_IMR\_MR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR17}{EXTI\_IMR\_MR17}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR17~((uint32\+\_\+t)0x00020000)}

Interrupt Mask on line 17 \Hypertarget{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}\label{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR18@{EXTI\_IMR\_MR18}}
\index{EXTI\_IMR\_MR18@{EXTI\_IMR\_MR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR18}{EXTI\_IMR\_MR18}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR18~((uint32\+\_\+t)0x00040000)}

Interrupt Mask on line 18 \Hypertarget{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}\label{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR19@{EXTI\_IMR\_MR19}}
\index{EXTI\_IMR\_MR19@{EXTI\_IMR\_MR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR19}{EXTI\_IMR\_MR19}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR19~((uint32\+\_\+t)0x00080000)}

Interrupt Mask on line 19 \Hypertarget{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}\label{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR2@{EXTI\_IMR\_MR2}}
\index{EXTI\_IMR\_MR2@{EXTI\_IMR\_MR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR2}{EXTI\_IMR\_MR2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR2~((uint32\+\_\+t)0x00000004)}

Interrupt Mask on line 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}\label{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR3@{EXTI\_IMR\_MR3}}
\index{EXTI\_IMR\_MR3@{EXTI\_IMR\_MR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR3}{EXTI\_IMR\_MR3}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR3~((uint32\+\_\+t)0x00000008)}

Interrupt Mask on line 3 \Hypertarget{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}\label{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR4@{EXTI\_IMR\_MR4}}
\index{EXTI\_IMR\_MR4@{EXTI\_IMR\_MR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR4}{EXTI\_IMR\_MR4}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR4~((uint32\+\_\+t)0x00000010)}

Interrupt Mask on line 4 \Hypertarget{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}\label{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR5@{EXTI\_IMR\_MR5}}
\index{EXTI\_IMR\_MR5@{EXTI\_IMR\_MR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR5}{EXTI\_IMR\_MR5}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR5~((uint32\+\_\+t)0x00000020)}

Interrupt Mask on line 5 \Hypertarget{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}\label{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR6@{EXTI\_IMR\_MR6}}
\index{EXTI\_IMR\_MR6@{EXTI\_IMR\_MR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR6}{EXTI\_IMR\_MR6}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR6~((uint32\+\_\+t)0x00000040)}

Interrupt Mask on line 6 \Hypertarget{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}\label{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR7@{EXTI\_IMR\_MR7}}
\index{EXTI\_IMR\_MR7@{EXTI\_IMR\_MR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR7}{EXTI\_IMR\_MR7}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR7~((uint32\+\_\+t)0x00000080)}

Interrupt Mask on line 7 \Hypertarget{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}\label{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR8@{EXTI\_IMR\_MR8}}
\index{EXTI\_IMR\_MR8@{EXTI\_IMR\_MR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR8}{EXTI\_IMR\_MR8}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR8~((uint32\+\_\+t)0x00000100)}

Interrupt Mask on line 8 \Hypertarget{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}\label{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR9@{EXTI\_IMR\_MR9}}
\index{EXTI\_IMR\_MR9@{EXTI\_IMR\_MR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR9}{EXTI\_IMR\_MR9}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR9~((uint32\+\_\+t)0x00000200)}

Interrupt Mask on line 9 \Hypertarget{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}\label{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR0@{EXTI\_PR\_PR0}}
\index{EXTI\_PR\_PR0@{EXTI\_PR\_PR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR0}{EXTI\_PR\_PR0}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR0~((uint32\+\_\+t)0x00000001)}

Pending bit for line 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}\label{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR1@{EXTI\_PR\_PR1}}
\index{EXTI\_PR\_PR1@{EXTI\_PR\_PR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR1}{EXTI\_PR\_PR1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR1~((uint32\+\_\+t)0x00000002)}

Pending bit for line 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}\label{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR10@{EXTI\_PR\_PR10}}
\index{EXTI\_PR\_PR10@{EXTI\_PR\_PR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR10}{EXTI\_PR\_PR10}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR10~((uint32\+\_\+t)0x00000400)}

Pending bit for line 10 \Hypertarget{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}\label{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR11@{EXTI\_PR\_PR11}}
\index{EXTI\_PR\_PR11@{EXTI\_PR\_PR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR11}{EXTI\_PR\_PR11}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR11~((uint32\+\_\+t)0x00000800)}

Pending bit for line 11 \Hypertarget{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}\label{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR12@{EXTI\_PR\_PR12}}
\index{EXTI\_PR\_PR12@{EXTI\_PR\_PR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR12}{EXTI\_PR\_PR12}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR12~((uint32\+\_\+t)0x00001000)}

Pending bit for line 12 \Hypertarget{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}\label{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR13@{EXTI\_PR\_PR13}}
\index{EXTI\_PR\_PR13@{EXTI\_PR\_PR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR13}{EXTI\_PR\_PR13}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR13~((uint32\+\_\+t)0x00002000)}

Pending bit for line 13 \Hypertarget{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}\label{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR14@{EXTI\_PR\_PR14}}
\index{EXTI\_PR\_PR14@{EXTI\_PR\_PR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR14}{EXTI\_PR\_PR14}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR14~((uint32\+\_\+t)0x00004000)}

Pending bit for line 14 \Hypertarget{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}\label{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR15@{EXTI\_PR\_PR15}}
\index{EXTI\_PR\_PR15@{EXTI\_PR\_PR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR15}{EXTI\_PR\_PR15}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR15~((uint32\+\_\+t)0x00008000)}

Pending bit for line 15 \Hypertarget{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}\label{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR16@{EXTI\_PR\_PR16}}
\index{EXTI\_PR\_PR16@{EXTI\_PR\_PR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR16}{EXTI\_PR\_PR16}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR16~((uint32\+\_\+t)0x00010000)}

Pending bit for line 16 \Hypertarget{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}\label{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR17@{EXTI\_PR\_PR17}}
\index{EXTI\_PR\_PR17@{EXTI\_PR\_PR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR17}{EXTI\_PR\_PR17}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR17~((uint32\+\_\+t)0x00020000)}

Pending bit for line 17 \Hypertarget{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}\label{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR18@{EXTI\_PR\_PR18}}
\index{EXTI\_PR\_PR18@{EXTI\_PR\_PR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR18}{EXTI\_PR\_PR18}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR18~((uint32\+\_\+t)0x00040000)}

Pending bit for line 18 \Hypertarget{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}\label{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR19@{EXTI\_PR\_PR19}}
\index{EXTI\_PR\_PR19@{EXTI\_PR\_PR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR19}{EXTI\_PR\_PR19}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR19~((uint32\+\_\+t)0x00080000)}

Pending bit for line 19 \Hypertarget{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}\label{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR2@{EXTI\_PR\_PR2}}
\index{EXTI\_PR\_PR2@{EXTI\_PR\_PR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR2}{EXTI\_PR\_PR2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR2~((uint32\+\_\+t)0x00000004)}

Pending bit for line 2 \Hypertarget{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}\label{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR3@{EXTI\_PR\_PR3}}
\index{EXTI\_PR\_PR3@{EXTI\_PR\_PR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR3}{EXTI\_PR\_PR3}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR3~((uint32\+\_\+t)0x00000008)}

Pending bit for line 3 \Hypertarget{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}\label{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR4@{EXTI\_PR\_PR4}}
\index{EXTI\_PR\_PR4@{EXTI\_PR\_PR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR4}{EXTI\_PR\_PR4}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR4~((uint32\+\_\+t)0x00000010)}

Pending bit for line 4 \Hypertarget{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}\label{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR5@{EXTI\_PR\_PR5}}
\index{EXTI\_PR\_PR5@{EXTI\_PR\_PR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR5}{EXTI\_PR\_PR5}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR5~((uint32\+\_\+t)0x00000020)}

Pending bit for line 5 \Hypertarget{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}\label{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR6@{EXTI\_PR\_PR6}}
\index{EXTI\_PR\_PR6@{EXTI\_PR\_PR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR6}{EXTI\_PR\_PR6}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR6~((uint32\+\_\+t)0x00000040)}

Pending bit for line 6 \Hypertarget{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}\label{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR7@{EXTI\_PR\_PR7}}
\index{EXTI\_PR\_PR7@{EXTI\_PR\_PR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR7}{EXTI\_PR\_PR7}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR7~((uint32\+\_\+t)0x00000080)}

Pending bit for line 7 \Hypertarget{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}\label{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR8@{EXTI\_PR\_PR8}}
\index{EXTI\_PR\_PR8@{EXTI\_PR\_PR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR8}{EXTI\_PR\_PR8}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR8~((uint32\+\_\+t)0x00000100)}

Pending bit for line 8 \Hypertarget{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}\label{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR9@{EXTI\_PR\_PR9}}
\index{EXTI\_PR\_PR9@{EXTI\_PR\_PR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR9}{EXTI\_PR\_PR9}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR9~((uint32\+\_\+t)0x00000200)}

Pending bit for line 9 \Hypertarget{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}\label{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR0@{EXTI\_RTSR\_TR0}}
\index{EXTI\_RTSR\_TR0@{EXTI\_RTSR\_TR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR0}{EXTI\_RTSR\_TR0}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR0~((uint32\+\_\+t)0x00000001)}

Rising trigger event configuration bit of line 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}\label{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR1@{EXTI\_RTSR\_TR1}}
\index{EXTI\_RTSR\_TR1@{EXTI\_RTSR\_TR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR1}{EXTI\_RTSR\_TR1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR1~((uint32\+\_\+t)0x00000002)}

Rising trigger event configuration bit of line 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}\label{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR10@{EXTI\_RTSR\_TR10}}
\index{EXTI\_RTSR\_TR10@{EXTI\_RTSR\_TR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR10}{EXTI\_RTSR\_TR10}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR10~((uint32\+\_\+t)0x00000400)}

Rising trigger event configuration bit of line 10 \Hypertarget{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}\label{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR11@{EXTI\_RTSR\_TR11}}
\index{EXTI\_RTSR\_TR11@{EXTI\_RTSR\_TR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR11}{EXTI\_RTSR\_TR11}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR11~((uint32\+\_\+t)0x00000800)}

Rising trigger event configuration bit of line 11 \Hypertarget{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}\label{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR12@{EXTI\_RTSR\_TR12}}
\index{EXTI\_RTSR\_TR12@{EXTI\_RTSR\_TR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR12}{EXTI\_RTSR\_TR12}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR12~((uint32\+\_\+t)0x00001000)}

Rising trigger event configuration bit of line 12 \Hypertarget{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}\label{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR13@{EXTI\_RTSR\_TR13}}
\index{EXTI\_RTSR\_TR13@{EXTI\_RTSR\_TR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR13}{EXTI\_RTSR\_TR13}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR13~((uint32\+\_\+t)0x00002000)}

Rising trigger event configuration bit of line 13 \Hypertarget{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}\label{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR14@{EXTI\_RTSR\_TR14}}
\index{EXTI\_RTSR\_TR14@{EXTI\_RTSR\_TR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR14}{EXTI\_RTSR\_TR14}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR14~((uint32\+\_\+t)0x00004000)}

Rising trigger event configuration bit of line 14 \Hypertarget{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}\label{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR15@{EXTI\_RTSR\_TR15}}
\index{EXTI\_RTSR\_TR15@{EXTI\_RTSR\_TR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR15}{EXTI\_RTSR\_TR15}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR15~((uint32\+\_\+t)0x00008000)}

Rising trigger event configuration bit of line 15 \Hypertarget{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}\label{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR16@{EXTI\_RTSR\_TR16}}
\index{EXTI\_RTSR\_TR16@{EXTI\_RTSR\_TR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR16}{EXTI\_RTSR\_TR16}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR16~((uint32\+\_\+t)0x00010000)}

Rising trigger event configuration bit of line 16 \Hypertarget{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}\label{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR17@{EXTI\_RTSR\_TR17}}
\index{EXTI\_RTSR\_TR17@{EXTI\_RTSR\_TR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR17}{EXTI\_RTSR\_TR17}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR17~((uint32\+\_\+t)0x00020000)}

Rising trigger event configuration bit of line 17 \Hypertarget{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}\label{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR18@{EXTI\_RTSR\_TR18}}
\index{EXTI\_RTSR\_TR18@{EXTI\_RTSR\_TR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR18}{EXTI\_RTSR\_TR18}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR18~((uint32\+\_\+t)0x00040000)}

Rising trigger event configuration bit of line 18 \Hypertarget{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}\label{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR19@{EXTI\_RTSR\_TR19}}
\index{EXTI\_RTSR\_TR19@{EXTI\_RTSR\_TR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR19}{EXTI\_RTSR\_TR19}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR19~((uint32\+\_\+t)0x00080000)}

Rising trigger event configuration bit of line 19 \Hypertarget{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}\label{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR2@{EXTI\_RTSR\_TR2}}
\index{EXTI\_RTSR\_TR2@{EXTI\_RTSR\_TR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR2}{EXTI\_RTSR\_TR2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR2~((uint32\+\_\+t)0x00000004)}

Rising trigger event configuration bit of line 2 \Hypertarget{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}\label{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR3@{EXTI\_RTSR\_TR3}}
\index{EXTI\_RTSR\_TR3@{EXTI\_RTSR\_TR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR3}{EXTI\_RTSR\_TR3}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR3~((uint32\+\_\+t)0x00000008)}

Rising trigger event configuration bit of line 3 \Hypertarget{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}\label{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR4@{EXTI\_RTSR\_TR4}}
\index{EXTI\_RTSR\_TR4@{EXTI\_RTSR\_TR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR4}{EXTI\_RTSR\_TR4}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR4~((uint32\+\_\+t)0x00000010)}

Rising trigger event configuration bit of line 4 \Hypertarget{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}\label{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR5@{EXTI\_RTSR\_TR5}}
\index{EXTI\_RTSR\_TR5@{EXTI\_RTSR\_TR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR5}{EXTI\_RTSR\_TR5}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR5~((uint32\+\_\+t)0x00000020)}

Rising trigger event configuration bit of line 5 \Hypertarget{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}\label{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR6@{EXTI\_RTSR\_TR6}}
\index{EXTI\_RTSR\_TR6@{EXTI\_RTSR\_TR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR6}{EXTI\_RTSR\_TR6}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR6~((uint32\+\_\+t)0x00000040)}

Rising trigger event configuration bit of line 6 \Hypertarget{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}\label{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR7@{EXTI\_RTSR\_TR7}}
\index{EXTI\_RTSR\_TR7@{EXTI\_RTSR\_TR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR7}{EXTI\_RTSR\_TR7}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR7~((uint32\+\_\+t)0x00000080)}

Rising trigger event configuration bit of line 7 \Hypertarget{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}\label{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR8@{EXTI\_RTSR\_TR8}}
\index{EXTI\_RTSR\_TR8@{EXTI\_RTSR\_TR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR8}{EXTI\_RTSR\_TR8}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR8~((uint32\+\_\+t)0x00000100)}

Rising trigger event configuration bit of line 8 \Hypertarget{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}\label{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR9@{EXTI\_RTSR\_TR9}}
\index{EXTI\_RTSR\_TR9@{EXTI\_RTSR\_TR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR9}{EXTI\_RTSR\_TR9}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR9~((uint32\+\_\+t)0x00000200)}

Rising trigger event configuration bit of line 9 \Hypertarget{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}\label{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER0@{EXTI\_SWIER\_SWIER0}}
\index{EXTI\_SWIER\_SWIER0@{EXTI\_SWIER\_SWIER0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER0}{EXTI\_SWIER\_SWIER0}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER0~((uint32\+\_\+t)0x00000001)}

Software Interrupt on line 0 \Hypertarget{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}\label{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER1@{EXTI\_SWIER\_SWIER1}}
\index{EXTI\_SWIER\_SWIER1@{EXTI\_SWIER\_SWIER1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER1}{EXTI\_SWIER\_SWIER1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER1~((uint32\+\_\+t)0x00000002)}

Software Interrupt on line 1 \Hypertarget{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}\label{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER10@{EXTI\_SWIER\_SWIER10}}
\index{EXTI\_SWIER\_SWIER10@{EXTI\_SWIER\_SWIER10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER10}{EXTI\_SWIER\_SWIER10}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER10~((uint32\+\_\+t)0x00000400)}

Software Interrupt on line 10 \Hypertarget{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}\label{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER11@{EXTI\_SWIER\_SWIER11}}
\index{EXTI\_SWIER\_SWIER11@{EXTI\_SWIER\_SWIER11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER11}{EXTI\_SWIER\_SWIER11}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER11~((uint32\+\_\+t)0x00000800)}

Software Interrupt on line 11 \Hypertarget{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}\label{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER12@{EXTI\_SWIER\_SWIER12}}
\index{EXTI\_SWIER\_SWIER12@{EXTI\_SWIER\_SWIER12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER12}{EXTI\_SWIER\_SWIER12}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER12~((uint32\+\_\+t)0x00001000)}

Software Interrupt on line 12 \Hypertarget{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}\label{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER13@{EXTI\_SWIER\_SWIER13}}
\index{EXTI\_SWIER\_SWIER13@{EXTI\_SWIER\_SWIER13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER13}{EXTI\_SWIER\_SWIER13}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER13~((uint32\+\_\+t)0x00002000)}

Software Interrupt on line 13 \Hypertarget{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}\label{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER14@{EXTI\_SWIER\_SWIER14}}
\index{EXTI\_SWIER\_SWIER14@{EXTI\_SWIER\_SWIER14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER14}{EXTI\_SWIER\_SWIER14}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER14~((uint32\+\_\+t)0x00004000)}

Software Interrupt on line 14 \Hypertarget{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}\label{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER15@{EXTI\_SWIER\_SWIER15}}
\index{EXTI\_SWIER\_SWIER15@{EXTI\_SWIER\_SWIER15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER15}{EXTI\_SWIER\_SWIER15}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER15~((uint32\+\_\+t)0x00008000)}

Software Interrupt on line 15 \Hypertarget{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}\label{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER16@{EXTI\_SWIER\_SWIER16}}
\index{EXTI\_SWIER\_SWIER16@{EXTI\_SWIER\_SWIER16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER16}{EXTI\_SWIER\_SWIER16}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER16~((uint32\+\_\+t)0x00010000)}

Software Interrupt on line 16 \Hypertarget{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}\label{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER17@{EXTI\_SWIER\_SWIER17}}
\index{EXTI\_SWIER\_SWIER17@{EXTI\_SWIER\_SWIER17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER17}{EXTI\_SWIER\_SWIER17}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER17~((uint32\+\_\+t)0x00020000)}

Software Interrupt on line 17 \Hypertarget{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}\label{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER18@{EXTI\_SWIER\_SWIER18}}
\index{EXTI\_SWIER\_SWIER18@{EXTI\_SWIER\_SWIER18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER18}{EXTI\_SWIER\_SWIER18}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER18~((uint32\+\_\+t)0x00040000)}

Software Interrupt on line 18 \Hypertarget{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}\label{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER19@{EXTI\_SWIER\_SWIER19}}
\index{EXTI\_SWIER\_SWIER19@{EXTI\_SWIER\_SWIER19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER19}{EXTI\_SWIER\_SWIER19}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER19~((uint32\+\_\+t)0x00080000)}

Software Interrupt on line 19 \Hypertarget{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}\label{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER2@{EXTI\_SWIER\_SWIER2}}
\index{EXTI\_SWIER\_SWIER2@{EXTI\_SWIER\_SWIER2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER2}{EXTI\_SWIER\_SWIER2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER2~((uint32\+\_\+t)0x00000004)}

Software Interrupt on line 2 \Hypertarget{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}\label{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER3@{EXTI\_SWIER\_SWIER3}}
\index{EXTI\_SWIER\_SWIER3@{EXTI\_SWIER\_SWIER3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER3}{EXTI\_SWIER\_SWIER3}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER3~((uint32\+\_\+t)0x00000008)}

Software Interrupt on line 3 \Hypertarget{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}\label{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER4@{EXTI\_SWIER\_SWIER4}}
\index{EXTI\_SWIER\_SWIER4@{EXTI\_SWIER\_SWIER4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER4}{EXTI\_SWIER\_SWIER4}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER4~((uint32\+\_\+t)0x00000010)}

Software Interrupt on line 4 \Hypertarget{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}\label{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER5@{EXTI\_SWIER\_SWIER5}}
\index{EXTI\_SWIER\_SWIER5@{EXTI\_SWIER\_SWIER5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER5}{EXTI\_SWIER\_SWIER5}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER5~((uint32\+\_\+t)0x00000020)}

Software Interrupt on line 5 \Hypertarget{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}\label{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER6@{EXTI\_SWIER\_SWIER6}}
\index{EXTI\_SWIER\_SWIER6@{EXTI\_SWIER\_SWIER6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER6}{EXTI\_SWIER\_SWIER6}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER6~((uint32\+\_\+t)0x00000040)}

Software Interrupt on line 6 \Hypertarget{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}\label{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER7@{EXTI\_SWIER\_SWIER7}}
\index{EXTI\_SWIER\_SWIER7@{EXTI\_SWIER\_SWIER7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER7}{EXTI\_SWIER\_SWIER7}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER7~((uint32\+\_\+t)0x00000080)}

Software Interrupt on line 7 \Hypertarget{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}\label{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER8@{EXTI\_SWIER\_SWIER8}}
\index{EXTI\_SWIER\_SWIER8@{EXTI\_SWIER\_SWIER8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER8}{EXTI\_SWIER\_SWIER8}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER8~((uint32\+\_\+t)0x00000100)}

Software Interrupt on line 8 \Hypertarget{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}\label{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER9@{EXTI\_SWIER\_SWIER9}}
\index{EXTI\_SWIER\_SWIER9@{EXTI\_SWIER\_SWIER9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER9}{EXTI\_SWIER\_SWIER9}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER9~((uint32\+\_\+t)0x00000200)}

Software Interrupt on line 9 \Hypertarget{group___peripheral___registers___bits___definition_ga6e66d0fa94c019e9c27a3d79e8228cd9}\label{group___peripheral___registers___bits___definition_ga6e66d0fa94c019e9c27a3d79e8228cd9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_HLFCYA@{FLASH\_ACR\_HLFCYA}}
\index{FLASH\_ACR\_HLFCYA@{FLASH\_ACR\_HLFCYA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_HLFCYA}{FLASH\_ACR\_HLFCYA}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+HLFCYA~((uint8\+\_\+t)0x08)}

Flash Half Cycle Access Enable \Hypertarget{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}\label{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY@{FLASH\_ACR\_LATENCY}}
\index{FLASH\_ACR\_LATENCY@{FLASH\_ACR\_LATENCY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY}{FLASH\_ACR\_LATENCY}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY~((uint8\+\_\+t)0x03)}

LATENCY\mbox{[}2\+:0\mbox{]} bits (Latency) \Hypertarget{group___peripheral___registers___bits___definition_ga6560c1d58df18c8740d70591bf7bc1ad}\label{group___peripheral___registers___bits___definition_ga6560c1d58df18c8740d70591bf7bc1ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_0@{FLASH\_ACR\_LATENCY\_0}}
\index{FLASH\_ACR\_LATENCY\_0@{FLASH\_ACR\_LATENCY\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY\_0}{FLASH\_ACR\_LATENCY\_0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0~((uint8\+\_\+t)0x00)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga85155f5d3f34ebe83989513793498c72}\label{group___peripheral___registers___bits___definition_ga85155f5d3f34ebe83989513793498c72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_1@{FLASH\_ACR\_LATENCY\_1}}
\index{FLASH\_ACR\_LATENCY\_1@{FLASH\_ACR\_LATENCY\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY\_1}{FLASH\_ACR\_LATENCY\_1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1~((uint8\+\_\+t)0x01)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga61b5089d0c86db787ebef496c9057918}\label{group___peripheral___registers___bits___definition_ga61b5089d0c86db787ebef496c9057918} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_2@{FLASH\_ACR\_LATENCY\_2}}
\index{FLASH\_ACR\_LATENCY\_2@{FLASH\_ACR\_LATENCY\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY\_2}{FLASH\_ACR\_LATENCY\_2}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2~((uint8\+\_\+t)0x02)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5285ab198307213dce0629f9b7c6fc86}\label{group___peripheral___registers___bits___definition_ga5285ab198307213dce0629f9b7c6fc86} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_PRFTBE@{FLASH\_ACR\_PRFTBE}}
\index{FLASH\_ACR\_PRFTBE@{FLASH\_ACR\_PRFTBE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_PRFTBE}{FLASH\_ACR\_PRFTBE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+PRFTBE~((uint8\+\_\+t)0x10)}

Prefetch Buffer Enable \Hypertarget{group___peripheral___registers___bits___definition_ga1e73d25ffe7e7a258a873e1fbef17445}\label{group___peripheral___registers___bits___definition_ga1e73d25ffe7e7a258a873e1fbef17445} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_PRFTBS@{FLASH\_ACR\_PRFTBS}}
\index{FLASH\_ACR\_PRFTBS@{FLASH\_ACR\_PRFTBS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_PRFTBS}{FLASH\_ACR\_PRFTBS}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+PRFTBS~((uint8\+\_\+t)0x20)}

Prefetch Buffer Status \Hypertarget{group___peripheral___registers___bits___definition_gaafc00fde8118ce03602d00d34a80fec4}\label{group___peripheral___registers___bits___definition_gaafc00fde8118ce03602d00d34a80fec4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_AR\_FAR@{FLASH\_AR\_FAR}}
\index{FLASH\_AR\_FAR@{FLASH\_AR\_FAR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_AR\_FAR}{FLASH\_AR\_FAR}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+AR\+\_\+\+FAR~((uint32\+\_\+t)0x\+FFFFFFFF)}

Flash Address \Hypertarget{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}\label{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_EOPIE@{FLASH\_CR\_EOPIE}}
\index{FLASH\_CR\_EOPIE@{FLASH\_CR\_EOPIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_EOPIE}{FLASH\_CR\_EOPIE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+EOPIE~((uint16\+\_\+t)0x1000)}

End of operation interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga930897cecdaa9dbef8c640b84acbd8c2}\label{group___peripheral___registers___bits___definition_ga930897cecdaa9dbef8c640b84acbd8c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_ERRIE@{FLASH\_CR\_ERRIE}}
\index{FLASH\_CR\_ERRIE@{FLASH\_CR\_ERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_ERRIE}{FLASH\_CR\_ERRIE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+ERRIE~((uint16\+\_\+t)0x0400)}

Error Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}\label{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_LOCK@{FLASH\_CR\_LOCK}}
\index{FLASH\_CR\_LOCK@{FLASH\_CR\_LOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_LOCK}{FLASH\_CR\_LOCK}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+LOCK~((uint16\+\_\+t)0x0080)}

Lock \Hypertarget{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}\label{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_MER@{FLASH\_CR\_MER}}
\index{FLASH\_CR\_MER@{FLASH\_CR\_MER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_MER}{FLASH\_CR\_MER}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+MER~((uint16\+\_\+t)0x0004)}

Mass Erase \Hypertarget{group___peripheral___registers___bits___definition_ga19fbf5dc4339b1ec8630675f03ad6fe0}\label{group___peripheral___registers___bits___definition_ga19fbf5dc4339b1ec8630675f03ad6fe0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_OPTER@{FLASH\_CR\_OPTER}}
\index{FLASH\_CR\_OPTER@{FLASH\_CR\_OPTER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_OPTER}{FLASH\_CR\_OPTER}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+OPTER~((uint16\+\_\+t)0x0020)}

Option Byte Erase \Hypertarget{group___peripheral___registers___bits___definition_ga6736a5478a87f35a6a0cb66d8784a5ab}\label{group___peripheral___registers___bits___definition_ga6736a5478a87f35a6a0cb66d8784a5ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_OPTPG@{FLASH\_CR\_OPTPG}}
\index{FLASH\_CR\_OPTPG@{FLASH\_CR\_OPTPG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_OPTPG}{FLASH\_CR\_OPTPG}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+OPTPG~((uint16\+\_\+t)0x0010)}

Option Byte Programming \Hypertarget{group___peripheral___registers___bits___definition_ga27d44bc9617cc430de9413b385dfe0c3}\label{group___peripheral___registers___bits___definition_ga27d44bc9617cc430de9413b385dfe0c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_OPTWRE@{FLASH\_CR\_OPTWRE}}
\index{FLASH\_CR\_OPTWRE@{FLASH\_CR\_OPTWRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_OPTWRE}{FLASH\_CR\_OPTWRE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+OPTWRE~((uint16\+\_\+t)0x0200)}

Option Bytes Write Enable \Hypertarget{group___peripheral___registers___bits___definition_gad845355ade49d56cf70ad0ff09595a23}\label{group___peripheral___registers___bits___definition_gad845355ade49d56cf70ad0ff09595a23} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_PER@{FLASH\_CR\_PER}}
\index{FLASH\_CR\_PER@{FLASH\_CR\_PER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_PER}{FLASH\_CR\_PER}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+PER~((uint16\+\_\+t)0x0002)}

Page Erase \Hypertarget{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}\label{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_PG@{FLASH\_CR\_PG}}
\index{FLASH\_CR\_PG@{FLASH\_CR\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_PG}{FLASH\_CR\_PG}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+PG~((uint16\+\_\+t)0x0001)}

Programming \Hypertarget{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}\label{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_STRT@{FLASH\_CR\_STRT}}
\index{FLASH\_CR\_STRT@{FLASH\_CR\_STRT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_STRT}{FLASH\_CR\_STRT}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+STRT~((uint16\+\_\+t)0x0040)}

Start \Hypertarget{group___peripheral___registers___bits___definition_ga09070b36e22fdb41e470c8a5a575f9a6}\label{group___peripheral___registers___bits___definition_ga09070b36e22fdb41e470c8a5a575f9a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_Data0\_Data0@{FLASH\_Data0\_Data0}}
\index{FLASH\_Data0\_Data0@{FLASH\_Data0\_Data0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_Data0\_Data0}{FLASH\_Data0\_Data0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+Data0\+\_\+\+Data0~((uint32\+\_\+t)0x000000\+FF)}

User data storage option byte \Hypertarget{group___peripheral___registers___bits___definition_gae80c9345106d12db361ecd7a1b01900a}\label{group___peripheral___registers___bits___definition_gae80c9345106d12db361ecd7a1b01900a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_Data0\_nData0@{FLASH\_Data0\_nData0}}
\index{FLASH\_Data0\_nData0@{FLASH\_Data0\_nData0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_Data0\_nData0}{FLASH\_Data0\_nData0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+Data0\+\_\+n\+Data0~((uint32\+\_\+t)0x0000\+FF00)}

User data storage complemented option byte \Hypertarget{group___peripheral___registers___bits___definition_gabe3394f74718c6f4d811b1e3c43aca5a}\label{group___peripheral___registers___bits___definition_gabe3394f74718c6f4d811b1e3c43aca5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_Data1\_Data1@{FLASH\_Data1\_Data1}}
\index{FLASH\_Data1\_Data1@{FLASH\_Data1\_Data1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_Data1\_Data1}{FLASH\_Data1\_Data1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+Data1\+\_\+\+Data1~((uint32\+\_\+t)0x00\+FF0000)}

User data storage option byte \Hypertarget{group___peripheral___registers___bits___definition_ga26ef6801f38525d6fdda034a130e5ee9}\label{group___peripheral___registers___bits___definition_ga26ef6801f38525d6fdda034a130e5ee9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_Data1\_nData1@{FLASH\_Data1\_nData1}}
\index{FLASH\_Data1\_nData1@{FLASH\_Data1\_nData1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_Data1\_nData1}{FLASH\_Data1\_nData1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+Data1\+\_\+n\+Data1~((uint32\+\_\+t)0x\+FF000000)}

User data storage complemented option byte \Hypertarget{group___peripheral___registers___bits___definition_ga8a55ea632082aac5b60c62cc0eb0d556}\label{group___peripheral___registers___bits___definition_ga8a55ea632082aac5b60c62cc0eb0d556} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_KEYR\_FKEYR@{FLASH\_KEYR\_FKEYR}}
\index{FLASH\_KEYR\_FKEYR@{FLASH\_KEYR\_FKEYR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_KEYR\_FKEYR}{FLASH\_KEYR\_FKEYR}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+KEYR\+\_\+\+FKEYR~((uint32\+\_\+t)0x\+FFFFFFFF)}

FPEC Key \Hypertarget{group___peripheral___registers___bits___definition_gaf8df650a29c19a5792097cd14872f31b}\label{group___peripheral___registers___bits___definition_gaf8df650a29c19a5792097cd14872f31b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OBR\_BFB2@{FLASH\_OBR\_BFB2}}
\index{FLASH\_OBR\_BFB2@{FLASH\_OBR\_BFB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OBR\_BFB2}{FLASH\_OBR\_BFB2}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OBR\+\_\+\+BFB2~((uint16\+\_\+t)0x0020)}

BFB2 \Hypertarget{group___peripheral___registers___bits___definition_ga3d863a776a1d5a136e267bac209f6a85}\label{group___peripheral___registers___bits___definition_ga3d863a776a1d5a136e267bac209f6a85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OBR\_nRST\_STDBY@{FLASH\_OBR\_nRST\_STDBY}}
\index{FLASH\_OBR\_nRST\_STDBY@{FLASH\_OBR\_nRST\_STDBY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OBR\_nRST\_STDBY}{FLASH\_OBR\_nRST\_STDBY}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY~((uint16\+\_\+t)0x0010)}

n\+RST\+\_\+\+STDBY \Hypertarget{group___peripheral___registers___bits___definition_ga8e84d6c706420de2335619043a06760d}\label{group___peripheral___registers___bits___definition_ga8e84d6c706420de2335619043a06760d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OBR\_nRST\_STOP@{FLASH\_OBR\_nRST\_STOP}}
\index{FLASH\_OBR\_nRST\_STOP@{FLASH\_OBR\_nRST\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OBR\_nRST\_STOP}{FLASH\_OBR\_nRST\_STOP}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP~((uint16\+\_\+t)0x0008)}

n\+RST\+\_\+\+STOP \Hypertarget{group___peripheral___registers___bits___definition_gab52c27d6657bd72f1860fa25a1faf8e3}\label{group___peripheral___registers___bits___definition_gab52c27d6657bd72f1860fa25a1faf8e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OBR\_OPTERR@{FLASH\_OBR\_OPTERR}}
\index{FLASH\_OBR\_OPTERR@{FLASH\_OBR\_OPTERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OBR\_OPTERR}{FLASH\_OBR\_OPTERR}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OBR\+\_\+\+OPTERR~((uint16\+\_\+t)0x0001)}

Option Byte Error \Hypertarget{group___peripheral___registers___bits___definition_ga052763d6c2daf0a422577a6c8a0be977}\label{group___peripheral___registers___bits___definition_ga052763d6c2daf0a422577a6c8a0be977} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OBR\_RDPRT@{FLASH\_OBR\_RDPRT}}
\index{FLASH\_OBR\_RDPRT@{FLASH\_OBR\_RDPRT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OBR\_RDPRT}{FLASH\_OBR\_RDPRT}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OBR\+\_\+\+RDPRT~((uint16\+\_\+t)0x0002)}

Read protection \Hypertarget{group___peripheral___registers___bits___definition_ga1585552c59923cb1e1979cdfdc77b991}\label{group___peripheral___registers___bits___definition_ga1585552c59923cb1e1979cdfdc77b991} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OBR\_USER@{FLASH\_OBR\_USER}}
\index{FLASH\_OBR\_USER@{FLASH\_OBR\_USER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OBR\_USER}{FLASH\_OBR\_USER}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OBR\+\_\+\+USER~((uint16\+\_\+t)0x03\+FC)}

User Option Bytes \Hypertarget{group___peripheral___registers___bits___definition_ga5a18df54a9254985b1ee69c5666e68b6}\label{group___peripheral___registers___bits___definition_ga5a18df54a9254985b1ee69c5666e68b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OBR\_WDG\_SW@{FLASH\_OBR\_WDG\_SW}}
\index{FLASH\_OBR\_WDG\_SW@{FLASH\_OBR\_WDG\_SW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OBR\_WDG\_SW}{FLASH\_OBR\_WDG\_SW}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OBR\+\_\+\+WDG\+\_\+\+SW~((uint16\+\_\+t)0x0004)}

WDG\+\_\+\+SW \Hypertarget{group___peripheral___registers___bits___definition_ga8b8c555ae65817c33733f3bbbacf111d}\label{group___peripheral___registers___bits___definition_ga8b8c555ae65817c33733f3bbbacf111d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTKEYR\_OPTKEYR@{FLASH\_OPTKEYR\_OPTKEYR}}
\index{FLASH\_OPTKEYR\_OPTKEYR@{FLASH\_OPTKEYR\_OPTKEYR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTKEYR\_OPTKEYR}{FLASH\_OPTKEYR\_OPTKEYR}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR~((uint32\+\_\+t)0x\+FFFFFFFF)}

Option Byte Key \Hypertarget{group___peripheral___registers___bits___definition_ga1145e521145389b9072e85252e54ca3d}\label{group___peripheral___registers___bits___definition_ga1145e521145389b9072e85252e54ca3d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_RDP\_nRDP@{FLASH\_RDP\_nRDP}}
\index{FLASH\_RDP\_nRDP@{FLASH\_RDP\_nRDP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_RDP\_nRDP}{FLASH\_RDP\_nRDP}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+RDP\+\_\+n\+RDP~((uint32\+\_\+t)0x0000\+FF00)}

Read protection complemented option byte \Hypertarget{group___peripheral___registers___bits___definition_gaebd716ae96657c56919fe5047cc0d65d}\label{group___peripheral___registers___bits___definition_gaebd716ae96657c56919fe5047cc0d65d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_RDP\_RDP@{FLASH\_RDP\_RDP}}
\index{FLASH\_RDP\_RDP@{FLASH\_RDP\_RDP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_RDP\_RDP}{FLASH\_RDP\_RDP}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+RDP\+\_\+\+RDP~((uint32\+\_\+t)0x000000\+FF)}

Read protection option byte \Hypertarget{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}\label{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_BSY@{FLASH\_SR\_BSY}}
\index{FLASH\_SR\_BSY@{FLASH\_SR\_BSY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_SR\_BSY}{FLASH\_SR\_BSY}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+BSY~((uint8\+\_\+t)0x01)}

Busy \Hypertarget{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}\label{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_EOP@{FLASH\_SR\_EOP}}
\index{FLASH\_SR\_EOP@{FLASH\_SR\_EOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_SR\_EOP}{FLASH\_SR\_EOP}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+EOP~((uint8\+\_\+t)0x20)}

End of operation \Hypertarget{group___peripheral___registers___bits___definition_ga60f40ca765714598a62aa216a5ccd8e4}\label{group___peripheral___registers___bits___definition_ga60f40ca765714598a62aa216a5ccd8e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_PGERR@{FLASH\_SR\_PGERR}}
\index{FLASH\_SR\_PGERR@{FLASH\_SR\_PGERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_SR\_PGERR}{FLASH\_SR\_PGERR}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+PGERR~((uint8\+\_\+t)0x04)}

Programming Error \Hypertarget{group___peripheral___registers___bits___definition_ga2e403606e5ac23cb07701aeebc1f73e5}\label{group___peripheral___registers___bits___definition_ga2e403606e5ac23cb07701aeebc1f73e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_WRPRTERR@{FLASH\_SR\_WRPRTERR}}
\index{FLASH\_SR\_WRPRTERR@{FLASH\_SR\_WRPRTERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_SR\_WRPRTERR}{FLASH\_SR\_WRPRTERR}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+WRPRTERR~((uint8\+\_\+t)0x10)}

Write Protection Error \Hypertarget{group___peripheral___registers___bits___definition_ga6f0334d45dfeb5ab7fd84311ddd0379e}\label{group___peripheral___registers___bits___definition_ga6f0334d45dfeb5ab7fd84311ddd0379e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_USER\_nUSER@{FLASH\_USER\_nUSER}}
\index{FLASH\_USER\_nUSER@{FLASH\_USER\_nUSER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_USER\_nUSER}{FLASH\_USER\_nUSER}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+USER\+\_\+n\+USER~((uint32\+\_\+t)0x\+FF000000)}

User complemented option byte \Hypertarget{group___peripheral___registers___bits___definition_gaab0317a3e9f0e692213011164fb0d2de}\label{group___peripheral___registers___bits___definition_gaab0317a3e9f0e692213011164fb0d2de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_USER\_USER@{FLASH\_USER\_USER}}
\index{FLASH\_USER\_USER@{FLASH\_USER\_USER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_USER\_USER}{FLASH\_USER\_USER}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+USER\+\_\+\+USER~((uint32\+\_\+t)0x00\+FF0000)}

User option byte \Hypertarget{group___peripheral___registers___bits___definition_gaff06814ffdd40e0f41b8abfb58a94533}\label{group___peripheral___registers___bits___definition_gaff06814ffdd40e0f41b8abfb58a94533} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_WRP0\_nWRP0@{FLASH\_WRP0\_nWRP0}}
\index{FLASH\_WRP0\_nWRP0@{FLASH\_WRP0\_nWRP0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_WRP0\_nWRP0}{FLASH\_WRP0\_nWRP0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+WRP0\+\_\+n\+WRP0~((uint32\+\_\+t)0x0000\+FF00)}

Flash memory write protection complemented option bytes \Hypertarget{group___peripheral___registers___bits___definition_gaa956fef145edf00d54046e44305a005a}\label{group___peripheral___registers___bits___definition_gaa956fef145edf00d54046e44305a005a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_WRP0\_WRP0@{FLASH\_WRP0\_WRP0}}
\index{FLASH\_WRP0\_WRP0@{FLASH\_WRP0\_WRP0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_WRP0\_WRP0}{FLASH\_WRP0\_WRP0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+WRP0\+\_\+\+WRP0~((uint32\+\_\+t)0x000000\+FF)}

Flash memory write protection option bytes \Hypertarget{group___peripheral___registers___bits___definition_ga4b856e9d7bb136f77c185cdf7a778810}\label{group___peripheral___registers___bits___definition_ga4b856e9d7bb136f77c185cdf7a778810} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_WRP1\_nWRP1@{FLASH\_WRP1\_nWRP1}}
\index{FLASH\_WRP1\_nWRP1@{FLASH\_WRP1\_nWRP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_WRP1\_nWRP1}{FLASH\_WRP1\_nWRP1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+WRP1\+\_\+n\+WRP1~((uint32\+\_\+t)0x\+FF000000)}

Flash memory write protection complemented option bytes \Hypertarget{group___peripheral___registers___bits___definition_gae6e79cb6593a9aac4cf4ac87903502bb}\label{group___peripheral___registers___bits___definition_gae6e79cb6593a9aac4cf4ac87903502bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_WRP1\_WRP1@{FLASH\_WRP1\_WRP1}}
\index{FLASH\_WRP1\_WRP1@{FLASH\_WRP1\_WRP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_WRP1\_WRP1}{FLASH\_WRP1\_WRP1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+WRP1\+\_\+\+WRP1~((uint32\+\_\+t)0x00\+FF0000)}

Flash memory write protection option bytes \Hypertarget{group___peripheral___registers___bits___definition_gab31b050ba2b32d47ba500a9b2968790f}\label{group___peripheral___registers___bits___definition_gab31b050ba2b32d47ba500a9b2968790f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_WRP2\_nWRP2@{FLASH\_WRP2\_nWRP2}}
\index{FLASH\_WRP2\_nWRP2@{FLASH\_WRP2\_nWRP2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_WRP2\_nWRP2}{FLASH\_WRP2\_nWRP2}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+WRP2\+\_\+n\+WRP2~((uint32\+\_\+t)0x0000\+FF00)}

Flash memory write protection complemented option bytes \Hypertarget{group___peripheral___registers___bits___definition_ga1e05a6cccc474ddd580c89ca35fab8f6}\label{group___peripheral___registers___bits___definition_ga1e05a6cccc474ddd580c89ca35fab8f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_WRP2\_WRP2@{FLASH\_WRP2\_WRP2}}
\index{FLASH\_WRP2\_WRP2@{FLASH\_WRP2\_WRP2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_WRP2\_WRP2}{FLASH\_WRP2\_WRP2}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+WRP2\+\_\+\+WRP2~((uint32\+\_\+t)0x000000\+FF)}

Flash memory write protection option bytes \Hypertarget{group___peripheral___registers___bits___definition_ga73b1ae40a4a63c467a202d505afd0beb}\label{group___peripheral___registers___bits___definition_ga73b1ae40a4a63c467a202d505afd0beb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_WRP3\_nWRP3@{FLASH\_WRP3\_nWRP3}}
\index{FLASH\_WRP3\_nWRP3@{FLASH\_WRP3\_nWRP3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_WRP3\_nWRP3}{FLASH\_WRP3\_nWRP3}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+WRP3\+\_\+n\+WRP3~((uint32\+\_\+t)0x\+FF000000)}

Flash memory write protection complemented option bytes \Hypertarget{group___peripheral___registers___bits___definition_ga5c60a5c1b02b5edb3e4ad04de3dea4c1}\label{group___peripheral___registers___bits___definition_ga5c60a5c1b02b5edb3e4ad04de3dea4c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_WRP3\_WRP3@{FLASH\_WRP3\_WRP3}}
\index{FLASH\_WRP3\_WRP3@{FLASH\_WRP3\_WRP3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_WRP3\_WRP3}{FLASH\_WRP3\_WRP3}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+WRP3\+\_\+\+WRP3~((uint32\+\_\+t)0x00\+FF0000)}

Flash memory write protection option bytes \Hypertarget{group___peripheral___registers___bits___definition_ga1d3842e780ec47c1127de0ed4a93821d}\label{group___peripheral___registers___bits___definition_ga1d3842e780ec47c1127de0ed4a93821d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_WRPR\_WRP@{FLASH\_WRPR\_WRP}}
\index{FLASH\_WRPR\_WRP@{FLASH\_WRPR\_WRP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_WRPR\_WRP}{FLASH\_WRPR\_WRP}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+WRPR\+\_\+\+WRP~((uint32\+\_\+t)0x\+FFFFFFFF)}

Write Protect \Hypertarget{group___peripheral___registers___bits___definition_gaf5673d96c0fb27c7faed335e05ad41c1}\label{group___peripheral___registers___bits___definition_gaf5673d96c0fb27c7faed335e05ad41c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_ASYNCWAIT@{FSMC\_BCR1\_ASYNCWAIT}}
\index{FSMC\_BCR1\_ASYNCWAIT@{FSMC\_BCR1\_ASYNCWAIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_ASYNCWAIT}{FSMC\_BCR1\_ASYNCWAIT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+ASYNCWAIT~((uint32\+\_\+t)0x00008000)}

Asynchronous wait \Hypertarget{group___peripheral___registers___bits___definition_ga94857a0177ae12f1172da65d8708ae97}\label{group___peripheral___registers___bits___definition_ga94857a0177ae12f1172da65d8708ae97} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_BURSTEN@{FSMC\_BCR1\_BURSTEN}}
\index{FSMC\_BCR1\_BURSTEN@{FSMC\_BCR1\_BURSTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_BURSTEN}{FSMC\_BCR1\_BURSTEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+BURSTEN~((uint32\+\_\+t)0x00000100)}

Burst enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga015672f5aa2132a55e316f5b7a577174}\label{group___peripheral___registers___bits___definition_ga015672f5aa2132a55e316f5b7a577174} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_CBURSTRW@{FSMC\_BCR1\_CBURSTRW}}
\index{FSMC\_BCR1\_CBURSTRW@{FSMC\_BCR1\_CBURSTRW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_CBURSTRW}{FSMC\_BCR1\_CBURSTRW}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+CBURSTRW~((uint32\+\_\+t)0x00080000)}

Write burst enable \Hypertarget{group___peripheral___registers___bits___definition_ga7936ff74a1cfba880a9b5bc943dc8661}\label{group___peripheral___registers___bits___definition_ga7936ff74a1cfba880a9b5bc943dc8661} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_EXTMOD@{FSMC\_BCR1\_EXTMOD}}
\index{FSMC\_BCR1\_EXTMOD@{FSMC\_BCR1\_EXTMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_EXTMOD}{FSMC\_BCR1\_EXTMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+EXTMOD~((uint32\+\_\+t)0x00004000)}

Extended mode enable \Hypertarget{group___peripheral___registers___bits___definition_ga14aaca2a8bccab73c7726cf73ee9be16}\label{group___peripheral___registers___bits___definition_ga14aaca2a8bccab73c7726cf73ee9be16} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_FACCEN@{FSMC\_BCR1\_FACCEN}}
\index{FSMC\_BCR1\_FACCEN@{FSMC\_BCR1\_FACCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_FACCEN}{FSMC\_BCR1\_FACCEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+FACCEN~((uint32\+\_\+t)0x00000040)}

Flash access enable \Hypertarget{group___peripheral___registers___bits___definition_gad154cab86ce34cebfe1f76e5c2f78e61}\label{group___peripheral___registers___bits___definition_gad154cab86ce34cebfe1f76e5c2f78e61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MBKEN@{FSMC\_BCR1\_MBKEN}}
\index{FSMC\_BCR1\_MBKEN@{FSMC\_BCR1\_MBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_MBKEN}{FSMC\_BCR1\_MBKEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MBKEN~((uint32\+\_\+t)0x00000001)}

Memory bank enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga9bab7a47703902d187502ac765ebb05d}\label{group___peripheral___registers___bits___definition_ga9bab7a47703902d187502ac765ebb05d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MTYP@{FSMC\_BCR1\_MTYP}}
\index{FSMC\_BCR1\_MTYP@{FSMC\_BCR1\_MTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_MTYP}{FSMC\_BCR1\_MTYP}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MTYP~((uint32\+\_\+t)0x0000000C)}

MTYP\mbox{[}1\+:0\mbox{]} bits (Memory type) \Hypertarget{group___peripheral___registers___bits___definition_ga29b921567bd5a422c51f9a0f426ac3f6}\label{group___peripheral___registers___bits___definition_ga29b921567bd5a422c51f9a0f426ac3f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MTYP\_0@{FSMC\_BCR1\_MTYP\_0}}
\index{FSMC\_BCR1\_MTYP\_0@{FSMC\_BCR1\_MTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_MTYP\_0}{FSMC\_BCR1\_MTYP\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+0~((uint32\+\_\+t)0x00000004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3fe2fd14b3c0d88aecfb9cf5b44995a0}\label{group___peripheral___registers___bits___definition_ga3fe2fd14b3c0d88aecfb9cf5b44995a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MTYP\_1@{FSMC\_BCR1\_MTYP\_1}}
\index{FSMC\_BCR1\_MTYP\_1@{FSMC\_BCR1\_MTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_MTYP\_1}{FSMC\_BCR1\_MTYP\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+1~((uint32\+\_\+t)0x00000008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga28dd9f93d8687cdc08745df9fcc38e89}\label{group___peripheral___registers___bits___definition_ga28dd9f93d8687cdc08745df9fcc38e89} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MUXEN@{FSMC\_BCR1\_MUXEN}}
\index{FSMC\_BCR1\_MUXEN@{FSMC\_BCR1\_MUXEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_MUXEN}{FSMC\_BCR1\_MUXEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MUXEN~((uint32\+\_\+t)0x00000002)}

Address/data multiplexing enable bit \Hypertarget{group___peripheral___registers___bits___definition_gaa12297787a0580fedbd5244f0caa0a76}\label{group___peripheral___registers___bits___definition_gaa12297787a0580fedbd5244f0caa0a76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MWID@{FSMC\_BCR1\_MWID}}
\index{FSMC\_BCR1\_MWID@{FSMC\_BCR1\_MWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_MWID}{FSMC\_BCR1\_MWID}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MWID~((uint32\+\_\+t)0x00000030)}

MWID\mbox{[}1\+:0\mbox{]} bits (Memory data bus width) \Hypertarget{group___peripheral___registers___bits___definition_ga1a6fe3b4b28a31c4bbf26a838695fd0c}\label{group___peripheral___registers___bits___definition_ga1a6fe3b4b28a31c4bbf26a838695fd0c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MWID\_0@{FSMC\_BCR1\_MWID\_0}}
\index{FSMC\_BCR1\_MWID\_0@{FSMC\_BCR1\_MWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_MWID\_0}{FSMC\_BCR1\_MWID\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga65592a6a20efa6aed5b59fe1eba508d8}\label{group___peripheral___registers___bits___definition_ga65592a6a20efa6aed5b59fe1eba508d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MWID\_1@{FSMC\_BCR1\_MWID\_1}}
\index{FSMC\_BCR1\_MWID\_1@{FSMC\_BCR1\_MWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_MWID\_1}{FSMC\_BCR1\_MWID\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga141a337e3f1479e79d62b567ba685bcf}\label{group___peripheral___registers___bits___definition_ga141a337e3f1479e79d62b567ba685bcf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_WAITCFG@{FSMC\_BCR1\_WAITCFG}}
\index{FSMC\_BCR1\_WAITCFG@{FSMC\_BCR1\_WAITCFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_WAITCFG}{FSMC\_BCR1\_WAITCFG}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+WAITCFG~((uint32\+\_\+t)0x00000800)}

Wait timing configuration \Hypertarget{group___peripheral___registers___bits___definition_gabe4611a02a4fa635b66d5b5e52328fc5}\label{group___peripheral___registers___bits___definition_gabe4611a02a4fa635b66d5b5e52328fc5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_WAITEN@{FSMC\_BCR1\_WAITEN}}
\index{FSMC\_BCR1\_WAITEN@{FSMC\_BCR1\_WAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_WAITEN}{FSMC\_BCR1\_WAITEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+WAITEN~((uint32\+\_\+t)0x00002000)}

Wait enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga57dbc565fbc7d8ec20fda7ef0da30df4}\label{group___peripheral___registers___bits___definition_ga57dbc565fbc7d8ec20fda7ef0da30df4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_WAITPOL@{FSMC\_BCR1\_WAITPOL}}
\index{FSMC\_BCR1\_WAITPOL@{FSMC\_BCR1\_WAITPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_WAITPOL}{FSMC\_BCR1\_WAITPOL}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+WAITPOL~((uint32\+\_\+t)0x00000200)}

Wait signal polarity bit \Hypertarget{group___peripheral___registers___bits___definition_gad215e95feee8339393bd93a2bcea11f1}\label{group___peripheral___registers___bits___definition_gad215e95feee8339393bd93a2bcea11f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_WRAPMOD@{FSMC\_BCR1\_WRAPMOD}}
\index{FSMC\_BCR1\_WRAPMOD@{FSMC\_BCR1\_WRAPMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_WRAPMOD}{FSMC\_BCR1\_WRAPMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+WRAPMOD~((uint32\+\_\+t)0x00000400)}

Wrapped burst mode support \Hypertarget{group___peripheral___registers___bits___definition_gaa7349a91da7ba38277a068f4e8eea314}\label{group___peripheral___registers___bits___definition_gaa7349a91da7ba38277a068f4e8eea314} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_WREN@{FSMC\_BCR1\_WREN}}
\index{FSMC\_BCR1\_WREN@{FSMC\_BCR1\_WREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR1\_WREN}{FSMC\_BCR1\_WREN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+WREN~((uint32\+\_\+t)0x00001000)}

Write enable bit \Hypertarget{group___peripheral___registers___bits___definition_gad45d1b552ba61ccbb1dc4ebfc556285a}\label{group___peripheral___registers___bits___definition_gad45d1b552ba61ccbb1dc4ebfc556285a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_ASYNCWAIT@{FSMC\_BCR2\_ASYNCWAIT}}
\index{FSMC\_BCR2\_ASYNCWAIT@{FSMC\_BCR2\_ASYNCWAIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_ASYNCWAIT}{FSMC\_BCR2\_ASYNCWAIT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+ASYNCWAIT~((uint32\+\_\+t)0x00008000)}

Asynchronous wait \Hypertarget{group___peripheral___registers___bits___definition_ga0d8202b9b40d3912a6294fe2a0e28ebf}\label{group___peripheral___registers___bits___definition_ga0d8202b9b40d3912a6294fe2a0e28ebf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_BURSTEN@{FSMC\_BCR2\_BURSTEN}}
\index{FSMC\_BCR2\_BURSTEN@{FSMC\_BCR2\_BURSTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_BURSTEN}{FSMC\_BCR2\_BURSTEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+BURSTEN~((uint32\+\_\+t)0x00000100)}

Burst enable bit \Hypertarget{group___peripheral___registers___bits___definition_gae64b1874f1ab83a1d0224cb66e504dff}\label{group___peripheral___registers___bits___definition_gae64b1874f1ab83a1d0224cb66e504dff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_CBURSTRW@{FSMC\_BCR2\_CBURSTRW}}
\index{FSMC\_BCR2\_CBURSTRW@{FSMC\_BCR2\_CBURSTRW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_CBURSTRW}{FSMC\_BCR2\_CBURSTRW}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+CBURSTRW~((uint32\+\_\+t)0x00080000)}

Write burst enable \Hypertarget{group___peripheral___registers___bits___definition_ga76d3e5d899ba2399d3318da577d58ac6}\label{group___peripheral___registers___bits___definition_ga76d3e5d899ba2399d3318da577d58ac6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_EXTMOD@{FSMC\_BCR2\_EXTMOD}}
\index{FSMC\_BCR2\_EXTMOD@{FSMC\_BCR2\_EXTMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_EXTMOD}{FSMC\_BCR2\_EXTMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+EXTMOD~((uint32\+\_\+t)0x00004000)}

Extended mode enable \Hypertarget{group___peripheral___registers___bits___definition_ga7a4e1ad30533ab54b45987cab30d51a0}\label{group___peripheral___registers___bits___definition_ga7a4e1ad30533ab54b45987cab30d51a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_FACCEN@{FSMC\_BCR2\_FACCEN}}
\index{FSMC\_BCR2\_FACCEN@{FSMC\_BCR2\_FACCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_FACCEN}{FSMC\_BCR2\_FACCEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+FACCEN~((uint32\+\_\+t)0x00000040)}

Flash access enable \Hypertarget{group___peripheral___registers___bits___definition_gad9c99df3c6cebc68f6695ad7bc13f717}\label{group___peripheral___registers___bits___definition_gad9c99df3c6cebc68f6695ad7bc13f717} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MBKEN@{FSMC\_BCR2\_MBKEN}}
\index{FSMC\_BCR2\_MBKEN@{FSMC\_BCR2\_MBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_MBKEN}{FSMC\_BCR2\_MBKEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MBKEN~((uint32\+\_\+t)0x00000001)}

Memory bank enable bit \Hypertarget{group___peripheral___registers___bits___definition_gabdf82247710aaeff72fb37113bff3daf}\label{group___peripheral___registers___bits___definition_gabdf82247710aaeff72fb37113bff3daf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MTYP@{FSMC\_BCR2\_MTYP}}
\index{FSMC\_BCR2\_MTYP@{FSMC\_BCR2\_MTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_MTYP}{FSMC\_BCR2\_MTYP}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MTYP~((uint32\+\_\+t)0x0000000C)}

MTYP\mbox{[}1\+:0\mbox{]} bits (Memory type) \Hypertarget{group___peripheral___registers___bits___definition_gac595e1e3045aad0b379367f47bf10a84}\label{group___peripheral___registers___bits___definition_gac595e1e3045aad0b379367f47bf10a84} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MTYP\_0@{FSMC\_BCR2\_MTYP\_0}}
\index{FSMC\_BCR2\_MTYP\_0@{FSMC\_BCR2\_MTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_MTYP\_0}{FSMC\_BCR2\_MTYP\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+0~((uint32\+\_\+t)0x00000004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8b9e5b00171ea739ba67a627a2484f47}\label{group___peripheral___registers___bits___definition_ga8b9e5b00171ea739ba67a627a2484f47} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MTYP\_1@{FSMC\_BCR2\_MTYP\_1}}
\index{FSMC\_BCR2\_MTYP\_1@{FSMC\_BCR2\_MTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_MTYP\_1}{FSMC\_BCR2\_MTYP\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+1~((uint32\+\_\+t)0x00000008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9f65c4348ab55c12695730bde8be8986}\label{group___peripheral___registers___bits___definition_ga9f65c4348ab55c12695730bde8be8986} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MUXEN@{FSMC\_BCR2\_MUXEN}}
\index{FSMC\_BCR2\_MUXEN@{FSMC\_BCR2\_MUXEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_MUXEN}{FSMC\_BCR2\_MUXEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MUXEN~((uint32\+\_\+t)0x00000002)}

Address/data multiplexing enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga4099746e30f71a98ea71d1048a5d028a}\label{group___peripheral___registers___bits___definition_ga4099746e30f71a98ea71d1048a5d028a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MWID@{FSMC\_BCR2\_MWID}}
\index{FSMC\_BCR2\_MWID@{FSMC\_BCR2\_MWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_MWID}{FSMC\_BCR2\_MWID}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MWID~((uint32\+\_\+t)0x00000030)}

MWID\mbox{[}1\+:0\mbox{]} bits (Memory data bus width) \Hypertarget{group___peripheral___registers___bits___definition_ga8501d3ce728f6a074061294a9e5a54cf}\label{group___peripheral___registers___bits___definition_ga8501d3ce728f6a074061294a9e5a54cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MWID\_0@{FSMC\_BCR2\_MWID\_0}}
\index{FSMC\_BCR2\_MWID\_0@{FSMC\_BCR2\_MWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_MWID\_0}{FSMC\_BCR2\_MWID\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga74276c5828d545cf4b2db2d568c60627}\label{group___peripheral___registers___bits___definition_ga74276c5828d545cf4b2db2d568c60627} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MWID\_1@{FSMC\_BCR2\_MWID\_1}}
\index{FSMC\_BCR2\_MWID\_1@{FSMC\_BCR2\_MWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_MWID\_1}{FSMC\_BCR2\_MWID\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5141640b4dcb78a524740b681819f9f1}\label{group___peripheral___registers___bits___definition_ga5141640b4dcb78a524740b681819f9f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_WAITCFG@{FSMC\_BCR2\_WAITCFG}}
\index{FSMC\_BCR2\_WAITCFG@{FSMC\_BCR2\_WAITCFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_WAITCFG}{FSMC\_BCR2\_WAITCFG}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+WAITCFG~((uint32\+\_\+t)0x00000800)}

Wait timing configuration \Hypertarget{group___peripheral___registers___bits___definition_gad015d2aa1c58b48681f35a4f92eaf7f7}\label{group___peripheral___registers___bits___definition_gad015d2aa1c58b48681f35a4f92eaf7f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_WAITEN@{FSMC\_BCR2\_WAITEN}}
\index{FSMC\_BCR2\_WAITEN@{FSMC\_BCR2\_WAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_WAITEN}{FSMC\_BCR2\_WAITEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+WAITEN~((uint32\+\_\+t)0x00002000)}

Wait enable bit \Hypertarget{group___peripheral___registers___bits___definition_gaa0f59e7aa2664f9c767ce22bec369698}\label{group___peripheral___registers___bits___definition_gaa0f59e7aa2664f9c767ce22bec369698} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_WAITPOL@{FSMC\_BCR2\_WAITPOL}}
\index{FSMC\_BCR2\_WAITPOL@{FSMC\_BCR2\_WAITPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_WAITPOL}{FSMC\_BCR2\_WAITPOL}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+WAITPOL~((uint32\+\_\+t)0x00000200)}

Wait signal polarity bit \Hypertarget{group___peripheral___registers___bits___definition_ga9e93e4e902a636d4d75a1fd7e884afea}\label{group___peripheral___registers___bits___definition_ga9e93e4e902a636d4d75a1fd7e884afea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_WRAPMOD@{FSMC\_BCR2\_WRAPMOD}}
\index{FSMC\_BCR2\_WRAPMOD@{FSMC\_BCR2\_WRAPMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_WRAPMOD}{FSMC\_BCR2\_WRAPMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+WRAPMOD~((uint32\+\_\+t)0x00000400)}

Wrapped burst mode support \Hypertarget{group___peripheral___registers___bits___definition_gad446f2fcb7909b80a8c1731141be5186}\label{group___peripheral___registers___bits___definition_gad446f2fcb7909b80a8c1731141be5186} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_WREN@{FSMC\_BCR2\_WREN}}
\index{FSMC\_BCR2\_WREN@{FSMC\_BCR2\_WREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR2\_WREN}{FSMC\_BCR2\_WREN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+WREN~((uint32\+\_\+t)0x00001000)}

Write enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga9e16fb6b68a8adb7722871ccdd2d9a44}\label{group___peripheral___registers___bits___definition_ga9e16fb6b68a8adb7722871ccdd2d9a44} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_ASYNCWAIT@{FSMC\_BCR3\_ASYNCWAIT}}
\index{FSMC\_BCR3\_ASYNCWAIT@{FSMC\_BCR3\_ASYNCWAIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_ASYNCWAIT}{FSMC\_BCR3\_ASYNCWAIT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+ASYNCWAIT~((uint32\+\_\+t)0x00008000)}

Asynchronous wait \Hypertarget{group___peripheral___registers___bits___definition_gad9badf60f5caa010e041d66d40af596a}\label{group___peripheral___registers___bits___definition_gad9badf60f5caa010e041d66d40af596a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_BURSTEN@{FSMC\_BCR3\_BURSTEN}}
\index{FSMC\_BCR3\_BURSTEN@{FSMC\_BCR3\_BURSTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_BURSTEN}{FSMC\_BCR3\_BURSTEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+BURSTEN~((uint32\+\_\+t)0x00000100)}

Burst enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga70c6da37696af84767f82efd0df3a7da}\label{group___peripheral___registers___bits___definition_ga70c6da37696af84767f82efd0df3a7da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_CBURSTRW@{FSMC\_BCR3\_CBURSTRW}}
\index{FSMC\_BCR3\_CBURSTRW@{FSMC\_BCR3\_CBURSTRW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_CBURSTRW}{FSMC\_BCR3\_CBURSTRW}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+CBURSTRW~((uint32\+\_\+t)0x00080000)}

Write burst enable \Hypertarget{group___peripheral___registers___bits___definition_ga6ab23550b17dca7ede57f8b5ef05f2e7}\label{group___peripheral___registers___bits___definition_ga6ab23550b17dca7ede57f8b5ef05f2e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_EXTMOD@{FSMC\_BCR3\_EXTMOD}}
\index{FSMC\_BCR3\_EXTMOD@{FSMC\_BCR3\_EXTMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_EXTMOD}{FSMC\_BCR3\_EXTMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+EXTMOD~((uint32\+\_\+t)0x00004000)}

Extended mode enable \Hypertarget{group___peripheral___registers___bits___definition_ga380c39b95426ac9a18c70e3f56016c81}\label{group___peripheral___registers___bits___definition_ga380c39b95426ac9a18c70e3f56016c81} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_FACCEN@{FSMC\_BCR3\_FACCEN}}
\index{FSMC\_BCR3\_FACCEN@{FSMC\_BCR3\_FACCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_FACCEN}{FSMC\_BCR3\_FACCEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+FACCEN~((uint32\+\_\+t)0x00000040)}

Flash access enable \Hypertarget{group___peripheral___registers___bits___definition_ga0d7810ad338086a1ec9b15f339ed6f4d}\label{group___peripheral___registers___bits___definition_ga0d7810ad338086a1ec9b15f339ed6f4d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MBKEN@{FSMC\_BCR3\_MBKEN}}
\index{FSMC\_BCR3\_MBKEN@{FSMC\_BCR3\_MBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_MBKEN}{FSMC\_BCR3\_MBKEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MBKEN~((uint32\+\_\+t)0x00000001)}

Memory bank enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga319fb6069b651eb947b4d0ba3c9f6196}\label{group___peripheral___registers___bits___definition_ga319fb6069b651eb947b4d0ba3c9f6196} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MTYP@{FSMC\_BCR3\_MTYP}}
\index{FSMC\_BCR3\_MTYP@{FSMC\_BCR3\_MTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_MTYP}{FSMC\_BCR3\_MTYP}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MTYP~((uint32\+\_\+t)0x0000000C)}

MTYP\mbox{[}1\+:0\mbox{]} bits (Memory type) \Hypertarget{group___peripheral___registers___bits___definition_gaf33b80510e653dd32de2ae1ec1a1dfb5}\label{group___peripheral___registers___bits___definition_gaf33b80510e653dd32de2ae1ec1a1dfb5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MTYP\_0@{FSMC\_BCR3\_MTYP\_0}}
\index{FSMC\_BCR3\_MTYP\_0@{FSMC\_BCR3\_MTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_MTYP\_0}{FSMC\_BCR3\_MTYP\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+0~((uint32\+\_\+t)0x00000004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga2a038553e3a30df4b6e331cad504069b}\label{group___peripheral___registers___bits___definition_ga2a038553e3a30df4b6e331cad504069b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MTYP\_1@{FSMC\_BCR3\_MTYP\_1}}
\index{FSMC\_BCR3\_MTYP\_1@{FSMC\_BCR3\_MTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_MTYP\_1}{FSMC\_BCR3\_MTYP\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+1~((uint32\+\_\+t)0x00000008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gadaae648c8591e7650cba828910638d3d}\label{group___peripheral___registers___bits___definition_gadaae648c8591e7650cba828910638d3d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MUXEN@{FSMC\_BCR3\_MUXEN}}
\index{FSMC\_BCR3\_MUXEN@{FSMC\_BCR3\_MUXEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_MUXEN}{FSMC\_BCR3\_MUXEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MUXEN~((uint32\+\_\+t)0x00000002)}

Address/data multiplexing enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga51097cfe8d4263a30d292e7e9dc73cd2}\label{group___peripheral___registers___bits___definition_ga51097cfe8d4263a30d292e7e9dc73cd2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MWID@{FSMC\_BCR3\_MWID}}
\index{FSMC\_BCR3\_MWID@{FSMC\_BCR3\_MWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_MWID}{FSMC\_BCR3\_MWID}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MWID~((uint32\+\_\+t)0x00000030)}

MWID\mbox{[}1\+:0\mbox{]} bits (Memory data bus width) \Hypertarget{group___peripheral___registers___bits___definition_ga373b764c1a4104300eb587aa4510c1f1}\label{group___peripheral___registers___bits___definition_ga373b764c1a4104300eb587aa4510c1f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MWID\_0@{FSMC\_BCR3\_MWID\_0}}
\index{FSMC\_BCR3\_MWID\_0@{FSMC\_BCR3\_MWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_MWID\_0}{FSMC\_BCR3\_MWID\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga43c7292c185269cc11d986f3ae0ceb24}\label{group___peripheral___registers___bits___definition_ga43c7292c185269cc11d986f3ae0ceb24} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MWID\_1@{FSMC\_BCR3\_MWID\_1}}
\index{FSMC\_BCR3\_MWID\_1@{FSMC\_BCR3\_MWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_MWID\_1}{FSMC\_BCR3\_MWID\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab845515c37adae28d0e1452596cca7ea}\label{group___peripheral___registers___bits___definition_gab845515c37adae28d0e1452596cca7ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_WAITCFG@{FSMC\_BCR3\_WAITCFG}}
\index{FSMC\_BCR3\_WAITCFG@{FSMC\_BCR3\_WAITCFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_WAITCFG}{FSMC\_BCR3\_WAITCFG}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+WAITCFG~((uint32\+\_\+t)0x00000800)}

Wait timing configuration \Hypertarget{group___peripheral___registers___bits___definition_ga9665b36b791862c464f07ad49dea315c}\label{group___peripheral___registers___bits___definition_ga9665b36b791862c464f07ad49dea315c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_WAITEN@{FSMC\_BCR3\_WAITEN}}
\index{FSMC\_BCR3\_WAITEN@{FSMC\_BCR3\_WAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_WAITEN}{FSMC\_BCR3\_WAITEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+WAITEN~((uint32\+\_\+t)0x00002000)}

Wait enable bit \Hypertarget{group___peripheral___registers___bits___definition_gabbca3d0aa315f3e9bc6bacf244bdb747}\label{group___peripheral___registers___bits___definition_gabbca3d0aa315f3e9bc6bacf244bdb747} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_WAITPOL@{FSMC\_BCR3\_WAITPOL}}
\index{FSMC\_BCR3\_WAITPOL@{FSMC\_BCR3\_WAITPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_WAITPOL}{FSMC\_BCR3\_WAITPOL}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+WAITPOL~((uint32\+\_\+t)0x00000200)}

Wait signal polarity bit. \Hypertarget{group___peripheral___registers___bits___definition_ga44fc6e205695d39b63c0f5b18c3cd214}\label{group___peripheral___registers___bits___definition_ga44fc6e205695d39b63c0f5b18c3cd214} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_WRAPMOD@{FSMC\_BCR3\_WRAPMOD}}
\index{FSMC\_BCR3\_WRAPMOD@{FSMC\_BCR3\_WRAPMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_WRAPMOD}{FSMC\_BCR3\_WRAPMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+WRAPMOD~((uint32\+\_\+t)0x00000400)}

Wrapped burst mode support \Hypertarget{group___peripheral___registers___bits___definition_ga22c9b0145aa62cafd915a4c7da1931b5}\label{group___peripheral___registers___bits___definition_ga22c9b0145aa62cafd915a4c7da1931b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_WREN@{FSMC\_BCR3\_WREN}}
\index{FSMC\_BCR3\_WREN@{FSMC\_BCR3\_WREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR3\_WREN}{FSMC\_BCR3\_WREN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+WREN~((uint32\+\_\+t)0x00001000)}

Write enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga158eeaca2258bc25beae918d01e01dd8}\label{group___peripheral___registers___bits___definition_ga158eeaca2258bc25beae918d01e01dd8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_ASYNCWAIT@{FSMC\_BCR4\_ASYNCWAIT}}
\index{FSMC\_BCR4\_ASYNCWAIT@{FSMC\_BCR4\_ASYNCWAIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_ASYNCWAIT}{FSMC\_BCR4\_ASYNCWAIT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+ASYNCWAIT~((uint32\+\_\+t)0x00008000)}

Asynchronous wait \Hypertarget{group___peripheral___registers___bits___definition_ga2c6ffdcee5dc3de1402bd8b644d6ecf4}\label{group___peripheral___registers___bits___definition_ga2c6ffdcee5dc3de1402bd8b644d6ecf4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_BURSTEN@{FSMC\_BCR4\_BURSTEN}}
\index{FSMC\_BCR4\_BURSTEN@{FSMC\_BCR4\_BURSTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_BURSTEN}{FSMC\_BCR4\_BURSTEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+BURSTEN~((uint32\+\_\+t)0x00000100)}

Burst enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga19293300b8230e38afa1c16c526b3f29}\label{group___peripheral___registers___bits___definition_ga19293300b8230e38afa1c16c526b3f29} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_CBURSTRW@{FSMC\_BCR4\_CBURSTRW}}
\index{FSMC\_BCR4\_CBURSTRW@{FSMC\_BCR4\_CBURSTRW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_CBURSTRW}{FSMC\_BCR4\_CBURSTRW}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+CBURSTRW~((uint32\+\_\+t)0x00080000)}

Write burst enable \Hypertarget{group___peripheral___registers___bits___definition_ga6794966a05855913923294f5c2ab69ed}\label{group___peripheral___registers___bits___definition_ga6794966a05855913923294f5c2ab69ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_EXTMOD@{FSMC\_BCR4\_EXTMOD}}
\index{FSMC\_BCR4\_EXTMOD@{FSMC\_BCR4\_EXTMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_EXTMOD}{FSMC\_BCR4\_EXTMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+EXTMOD~((uint32\+\_\+t)0x00004000)}

Extended mode enable \Hypertarget{group___peripheral___registers___bits___definition_gabf769d7958a8c610ccca912600e61f30}\label{group___peripheral___registers___bits___definition_gabf769d7958a8c610ccca912600e61f30} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_FACCEN@{FSMC\_BCR4\_FACCEN}}
\index{FSMC\_BCR4\_FACCEN@{FSMC\_BCR4\_FACCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_FACCEN}{FSMC\_BCR4\_FACCEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+FACCEN~((uint32\+\_\+t)0x00000040)}

Flash access enable \Hypertarget{group___peripheral___registers___bits___definition_ga9a1ea2c2967cda7ef1597c4fb1a9dd9a}\label{group___peripheral___registers___bits___definition_ga9a1ea2c2967cda7ef1597c4fb1a9dd9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MBKEN@{FSMC\_BCR4\_MBKEN}}
\index{FSMC\_BCR4\_MBKEN@{FSMC\_BCR4\_MBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_MBKEN}{FSMC\_BCR4\_MBKEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MBKEN~((uint32\+\_\+t)0x00000001)}

Memory bank enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga1f9bf2c236b772e76174aff4388a1b6f}\label{group___peripheral___registers___bits___definition_ga1f9bf2c236b772e76174aff4388a1b6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MTYP@{FSMC\_BCR4\_MTYP}}
\index{FSMC\_BCR4\_MTYP@{FSMC\_BCR4\_MTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_MTYP}{FSMC\_BCR4\_MTYP}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MTYP~((uint32\+\_\+t)0x0000000C)}

MTYP\mbox{[}1\+:0\mbox{]} bits (Memory type) \Hypertarget{group___peripheral___registers___bits___definition_ga66d358ec27a34fe13131d852b950643e}\label{group___peripheral___registers___bits___definition_ga66d358ec27a34fe13131d852b950643e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MTYP\_0@{FSMC\_BCR4\_MTYP\_0}}
\index{FSMC\_BCR4\_MTYP\_0@{FSMC\_BCR4\_MTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_MTYP\_0}{FSMC\_BCR4\_MTYP\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+0~((uint32\+\_\+t)0x00000004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaac5abffefdc124215182346aba701183}\label{group___peripheral___registers___bits___definition_gaac5abffefdc124215182346aba701183} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MTYP\_1@{FSMC\_BCR4\_MTYP\_1}}
\index{FSMC\_BCR4\_MTYP\_1@{FSMC\_BCR4\_MTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_MTYP\_1}{FSMC\_BCR4\_MTYP\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+1~((uint32\+\_\+t)0x00000008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga92d644d34b59762d0b48f7784d3aed4b}\label{group___peripheral___registers___bits___definition_ga92d644d34b59762d0b48f7784d3aed4b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MUXEN@{FSMC\_BCR4\_MUXEN}}
\index{FSMC\_BCR4\_MUXEN@{FSMC\_BCR4\_MUXEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_MUXEN}{FSMC\_BCR4\_MUXEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MUXEN~((uint32\+\_\+t)0x00000002)}

Address/data multiplexing enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga5c4ce32ca454c42344cfe73f71abd274}\label{group___peripheral___registers___bits___definition_ga5c4ce32ca454c42344cfe73f71abd274} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MWID@{FSMC\_BCR4\_MWID}}
\index{FSMC\_BCR4\_MWID@{FSMC\_BCR4\_MWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_MWID}{FSMC\_BCR4\_MWID}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MWID~((uint32\+\_\+t)0x00000030)}

MWID\mbox{[}1\+:0\mbox{]} bits (Memory data bus width) \Hypertarget{group___peripheral___registers___bits___definition_ga1c8f397cfb1f07421abeaf3060f7a329}\label{group___peripheral___registers___bits___definition_ga1c8f397cfb1f07421abeaf3060f7a329} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MWID\_0@{FSMC\_BCR4\_MWID\_0}}
\index{FSMC\_BCR4\_MWID\_0@{FSMC\_BCR4\_MWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_MWID\_0}{FSMC\_BCR4\_MWID\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf5cd3a31190eb0cea8a72b55d8369970}\label{group___peripheral___registers___bits___definition_gaf5cd3a31190eb0cea8a72b55d8369970} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MWID\_1@{FSMC\_BCR4\_MWID\_1}}
\index{FSMC\_BCR4\_MWID\_1@{FSMC\_BCR4\_MWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_MWID\_1}{FSMC\_BCR4\_MWID\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga11c35ab0ee9ee23a5352218b4b84a258}\label{group___peripheral___registers___bits___definition_ga11c35ab0ee9ee23a5352218b4b84a258} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_WAITCFG@{FSMC\_BCR4\_WAITCFG}}
\index{FSMC\_BCR4\_WAITCFG@{FSMC\_BCR4\_WAITCFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_WAITCFG}{FSMC\_BCR4\_WAITCFG}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+WAITCFG~((uint32\+\_\+t)0x00000800)}

Wait timing configuration \Hypertarget{group___peripheral___registers___bits___definition_ga458727d27c2bc7cede05f6537bfc1bd8}\label{group___peripheral___registers___bits___definition_ga458727d27c2bc7cede05f6537bfc1bd8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_WAITEN@{FSMC\_BCR4\_WAITEN}}
\index{FSMC\_BCR4\_WAITEN@{FSMC\_BCR4\_WAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_WAITEN}{FSMC\_BCR4\_WAITEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+WAITEN~((uint32\+\_\+t)0x00002000)}

Wait enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga485976f8857949064d060374031cad3d}\label{group___peripheral___registers___bits___definition_ga485976f8857949064d060374031cad3d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_WAITPOL@{FSMC\_BCR4\_WAITPOL}}
\index{FSMC\_BCR4\_WAITPOL@{FSMC\_BCR4\_WAITPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_WAITPOL}{FSMC\_BCR4\_WAITPOL}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+WAITPOL~((uint32\+\_\+t)0x00000200)}

Wait signal polarity bit \Hypertarget{group___peripheral___registers___bits___definition_gaa35333cfffc35c7948ee0aa0e5672c3c}\label{group___peripheral___registers___bits___definition_gaa35333cfffc35c7948ee0aa0e5672c3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_WRAPMOD@{FSMC\_BCR4\_WRAPMOD}}
\index{FSMC\_BCR4\_WRAPMOD@{FSMC\_BCR4\_WRAPMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_WRAPMOD}{FSMC\_BCR4\_WRAPMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+WRAPMOD~((uint32\+\_\+t)0x00000400)}

Wrapped burst mode support \Hypertarget{group___peripheral___registers___bits___definition_gadf2eef4eb8e6bb99cace5145b6ad09ee}\label{group___peripheral___registers___bits___definition_gadf2eef4eb8e6bb99cace5145b6ad09ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_WREN@{FSMC\_BCR4\_WREN}}
\index{FSMC\_BCR4\_WREN@{FSMC\_BCR4\_WREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BCR4\_WREN}{FSMC\_BCR4\_WREN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+WREN~((uint32\+\_\+t)0x00001000)}

Write enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga027548b6b5971a2c56558932c956fa4c}\label{group___peripheral___registers___bits___definition_ga027548b6b5971a2c56558932c956fa4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ACCMOD@{FSMC\_BTR1\_ACCMOD}}
\index{FSMC\_BTR1\_ACCMOD@{FSMC\_BTR1\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ACCMOD}{FSMC\_BTR1\_ACCMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD~((uint32\+\_\+t)0x30000000)}

ACCMOD\mbox{[}1\+:0\mbox{]} bits (Access mode) \Hypertarget{group___peripheral___registers___bits___definition_gaf77aa4936dc4f35d1b426d147c643c80}\label{group___peripheral___registers___bits___definition_gaf77aa4936dc4f35d1b426d147c643c80} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ACCMOD\_0@{FSMC\_BTR1\_ACCMOD\_0}}
\index{FSMC\_BTR1\_ACCMOD\_0@{FSMC\_BTR1\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ACCMOD\_0}{FSMC\_BTR1\_ACCMOD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+0~((uint32\+\_\+t)0x10000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7b336cf3ae23cfda19895927b63af558}\label{group___peripheral___registers___bits___definition_ga7b336cf3ae23cfda19895927b63af558} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ACCMOD\_1@{FSMC\_BTR1\_ACCMOD\_1}}
\index{FSMC\_BTR1\_ACCMOD\_1@{FSMC\_BTR1\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ACCMOD\_1}{FSMC\_BTR1\_ACCMOD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+1~((uint32\+\_\+t)0x20000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gadc4a3860c48a62ff0290622e1937072d}\label{group___peripheral___registers___bits___definition_gadc4a3860c48a62ff0290622e1937072d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDHLD@{FSMC\_BTR1\_ADDHLD}}
\index{FSMC\_BTR1\_ADDHLD@{FSMC\_BTR1\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ADDHLD}{FSMC\_BTR1\_ADDHLD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD~((uint32\+\_\+t)0x000000\+F0)}

ADDHLD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga222a16d5a1a8deebaf39a96d94d3c3f0}\label{group___peripheral___registers___bits___definition_ga222a16d5a1a8deebaf39a96d94d3c3f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDHLD\_0@{FSMC\_BTR1\_ADDHLD\_0}}
\index{FSMC\_BTR1\_ADDHLD\_0@{FSMC\_BTR1\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ADDHLD\_0}{FSMC\_BTR1\_ADDHLD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga5ad1f9164644c4ff4c6ae5a655478abc}\label{group___peripheral___registers___bits___definition_ga5ad1f9164644c4ff4c6ae5a655478abc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDHLD\_1@{FSMC\_BTR1\_ADDHLD\_1}}
\index{FSMC\_BTR1\_ADDHLD\_1@{FSMC\_BTR1\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ADDHLD\_1}{FSMC\_BTR1\_ADDHLD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3f9d68df0fd84b77342a565e9faad929}\label{group___peripheral___registers___bits___definition_ga3f9d68df0fd84b77342a565e9faad929} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDHLD\_2@{FSMC\_BTR1\_ADDHLD\_2}}
\index{FSMC\_BTR1\_ADDHLD\_2@{FSMC\_BTR1\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ADDHLD\_2}{FSMC\_BTR1\_ADDHLD\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+2~((uint32\+\_\+t)0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6e88e45163e76f529b5a94937526f45c}\label{group___peripheral___registers___bits___definition_ga6e88e45163e76f529b5a94937526f45c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDHLD\_3@{FSMC\_BTR1\_ADDHLD\_3}}
\index{FSMC\_BTR1\_ADDHLD\_3@{FSMC\_BTR1\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ADDHLD\_3}{FSMC\_BTR1\_ADDHLD\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+3~((uint32\+\_\+t)0x00000080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gab457e5d3a33d80db3ad070b1cf57669a}\label{group___peripheral___registers___bits___definition_gab457e5d3a33d80db3ad070b1cf57669a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDSET@{FSMC\_BTR1\_ADDSET}}
\index{FSMC\_BTR1\_ADDSET@{FSMC\_BTR1\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ADDSET}{FSMC\_BTR1\_ADDSET}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDSET~((uint32\+\_\+t)0x0000000F)}

ADDSET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \Hypertarget{group___peripheral___registers___bits___definition_gae29ca17c63df62cc12c06e6cfa3429e3}\label{group___peripheral___registers___bits___definition_gae29ca17c63df62cc12c06e6cfa3429e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDSET\_0@{FSMC\_BTR1\_ADDSET\_0}}
\index{FSMC\_BTR1\_ADDSET\_0@{FSMC\_BTR1\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ADDSET\_0}{FSMC\_BTR1\_ADDSET\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaefb98ce348ba665f122e44ddc0390b45}\label{group___peripheral___registers___bits___definition_gaefb98ce348ba665f122e44ddc0390b45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDSET\_1@{FSMC\_BTR1\_ADDSET\_1}}
\index{FSMC\_BTR1\_ADDSET\_1@{FSMC\_BTR1\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ADDSET\_1}{FSMC\_BTR1\_ADDSET\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa5e5c5b00c91aca1cc266622d3f30bf0}\label{group___peripheral___registers___bits___definition_gaa5e5c5b00c91aca1cc266622d3f30bf0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDSET\_2@{FSMC\_BTR1\_ADDSET\_2}}
\index{FSMC\_BTR1\_ADDSET\_2@{FSMC\_BTR1\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ADDSET\_2}{FSMC\_BTR1\_ADDSET\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2f0105afe671cd62730cf879072c80f3}\label{group___peripheral___registers___bits___definition_ga2f0105afe671cd62730cf879072c80f3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDSET\_3@{FSMC\_BTR1\_ADDSET\_3}}
\index{FSMC\_BTR1\_ADDSET\_3@{FSMC\_BTR1\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_ADDSET\_3}{FSMC\_BTR1\_ADDSET\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7ec9346bbaf845f1dffe33c4a625c0ac}\label{group___peripheral___registers___bits___definition_ga7ec9346bbaf845f1dffe33c4a625c0ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_BUSTURN@{FSMC\_BTR1\_BUSTURN}}
\index{FSMC\_BTR1\_BUSTURN@{FSMC\_BTR1\_BUSTURN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_BUSTURN}{FSMC\_BTR1\_BUSTURN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN~((uint32\+\_\+t)0x000\+F0000)}

BUSTURN\mbox{[}3\+:0\mbox{]} bits (Bus turnaround phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga6c1578a85c4f2cef9e034c7b5da6d454}\label{group___peripheral___registers___bits___definition_ga6c1578a85c4f2cef9e034c7b5da6d454} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_BUSTURN\_0@{FSMC\_BTR1\_BUSTURN\_0}}
\index{FSMC\_BTR1\_BUSTURN\_0@{FSMC\_BTR1\_BUSTURN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_BUSTURN\_0}{FSMC\_BTR1\_BUSTURN\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf873cbfe4827496215eb08bb33ae4784}\label{group___peripheral___registers___bits___definition_gaf873cbfe4827496215eb08bb33ae4784} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_BUSTURN\_1@{FSMC\_BTR1\_BUSTURN\_1}}
\index{FSMC\_BTR1\_BUSTURN\_1@{FSMC\_BTR1\_BUSTURN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_BUSTURN\_1}{FSMC\_BTR1\_BUSTURN\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad768d3ff0a5159e552663c9489b977f6}\label{group___peripheral___registers___bits___definition_gad768d3ff0a5159e552663c9489b977f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_BUSTURN\_2@{FSMC\_BTR1\_BUSTURN\_2}}
\index{FSMC\_BTR1\_BUSTURN\_2@{FSMC\_BTR1\_BUSTURN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_BUSTURN\_2}{FSMC\_BTR1\_BUSTURN\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaf3ecfd25fb64efb3745ee96b2877a017}\label{group___peripheral___registers___bits___definition_gaf3ecfd25fb64efb3745ee96b2877a017} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_BUSTURN\_3@{FSMC\_BTR1\_BUSTURN\_3}}
\index{FSMC\_BTR1\_BUSTURN\_3@{FSMC\_BTR1\_BUSTURN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_BUSTURN\_3}{FSMC\_BTR1\_BUSTURN\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gac7c4dbd43df84559e30a9c332b265ad5}\label{group___peripheral___registers___bits___definition_gac7c4dbd43df84559e30a9c332b265ad5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_CLKDIV@{FSMC\_BTR1\_CLKDIV}}
\index{FSMC\_BTR1\_CLKDIV@{FSMC\_BTR1\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_CLKDIV}{FSMC\_BTR1\_CLKDIV}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV~((uint32\+\_\+t)0x00\+F00000)}

CLKDIV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \Hypertarget{group___peripheral___registers___bits___definition_gabe9c9e09de00afad666ace28c608032f}\label{group___peripheral___registers___bits___definition_gabe9c9e09de00afad666ace28c608032f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_CLKDIV\_0@{FSMC\_BTR1\_CLKDIV\_0}}
\index{FSMC\_BTR1\_CLKDIV\_0@{FSMC\_BTR1\_CLKDIV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_CLKDIV\_0}{FSMC\_BTR1\_CLKDIV\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafffebd7a0cf6e6d80b65804c2c50ce62}\label{group___peripheral___registers___bits___definition_gafffebd7a0cf6e6d80b65804c2c50ce62} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_CLKDIV\_1@{FSMC\_BTR1\_CLKDIV\_1}}
\index{FSMC\_BTR1\_CLKDIV\_1@{FSMC\_BTR1\_CLKDIV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_CLKDIV\_1}{FSMC\_BTR1\_CLKDIV\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga43afa754305cc1a7ff3075cdd4309990}\label{group___peripheral___registers___bits___definition_ga43afa754305cc1a7ff3075cdd4309990} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_CLKDIV\_2@{FSMC\_BTR1\_CLKDIV\_2}}
\index{FSMC\_BTR1\_CLKDIV\_2@{FSMC\_BTR1\_CLKDIV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_CLKDIV\_2}{FSMC\_BTR1\_CLKDIV\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+2~((uint32\+\_\+t)0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga68a146aec5d723a84945ae6da6c0692f}\label{group___peripheral___registers___bits___definition_ga68a146aec5d723a84945ae6da6c0692f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_CLKDIV\_3@{FSMC\_BTR1\_CLKDIV\_3}}
\index{FSMC\_BTR1\_CLKDIV\_3@{FSMC\_BTR1\_CLKDIV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_CLKDIV\_3}{FSMC\_BTR1\_CLKDIV\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+3~((uint32\+\_\+t)0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gae39175370a991b500962fd084230e389}\label{group___peripheral___registers___bits___definition_gae39175370a991b500962fd084230e389} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST@{FSMC\_BTR1\_DATAST}}
\index{FSMC\_BTR1\_DATAST@{FSMC\_BTR1\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_DATAST}{FSMC\_BTR1\_DATAST}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST~((uint32\+\_\+t)0x0000\+FF00)}

DATAST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga4488a428f33d96263a00a30af42b849b}\label{group___peripheral___registers___bits___definition_ga4488a428f33d96263a00a30af42b849b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST\_0@{FSMC\_BTR1\_DATAST\_0}}
\index{FSMC\_BTR1\_DATAST\_0@{FSMC\_BTR1\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_DATAST\_0}{FSMC\_BTR1\_DATAST\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad53bd6a1decfafdb420a37453b3b5545}\label{group___peripheral___registers___bits___definition_gad53bd6a1decfafdb420a37453b3b5545} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST\_1@{FSMC\_BTR1\_DATAST\_1}}
\index{FSMC\_BTR1\_DATAST\_1@{FSMC\_BTR1\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_DATAST\_1}{FSMC\_BTR1\_DATAST\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacce8f6cf5a9ba24943b3e762bde00aee}\label{group___peripheral___registers___bits___definition_gacce8f6cf5a9ba24943b3e762bde00aee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST\_2@{FSMC\_BTR1\_DATAST\_2}}
\index{FSMC\_BTR1\_DATAST\_2@{FSMC\_BTR1\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_DATAST\_2}{FSMC\_BTR1\_DATAST\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga99638cc2cbe0dead029c201e5f30c3a8}\label{group___peripheral___registers___bits___definition_ga99638cc2cbe0dead029c201e5f30c3a8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST\_3@{FSMC\_BTR1\_DATAST\_3}}
\index{FSMC\_BTR1\_DATAST\_3@{FSMC\_BTR1\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_DATAST\_3}{FSMC\_BTR1\_DATAST\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga4ef6dcccdb11a1b094966be0c019124b}\label{group___peripheral___registers___bits___definition_ga4ef6dcccdb11a1b094966be0c019124b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATLAT@{FSMC\_BTR1\_DATLAT}}
\index{FSMC\_BTR1\_DATLAT@{FSMC\_BTR1\_DATLAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_DATLAT}{FSMC\_BTR1\_DATLAT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATLAT~((uint32\+\_\+t)0x0\+F000000)}

DATLA\mbox{[}3\+:0\mbox{]} bits (Data latency) \Hypertarget{group___peripheral___registers___bits___definition_gae2d832593697ba108d99a97e4fdfd159}\label{group___peripheral___registers___bits___definition_gae2d832593697ba108d99a97e4fdfd159} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATLAT\_0@{FSMC\_BTR1\_DATLAT\_0}}
\index{FSMC\_BTR1\_DATLAT\_0@{FSMC\_BTR1\_DATLAT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_DATLAT\_0}{FSMC\_BTR1\_DATLAT\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga2a7e4efc546c1c9d16c750a4542e1c55}\label{group___peripheral___registers___bits___definition_ga2a7e4efc546c1c9d16c750a4542e1c55} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATLAT\_1@{FSMC\_BTR1\_DATLAT\_1}}
\index{FSMC\_BTR1\_DATLAT\_1@{FSMC\_BTR1\_DATLAT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_DATLAT\_1}{FSMC\_BTR1\_DATLAT\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga22e7d41e0f94ab896c6eea199eb0aef1}\label{group___peripheral___registers___bits___definition_ga22e7d41e0f94ab896c6eea199eb0aef1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATLAT\_2@{FSMC\_BTR1\_DATLAT\_2}}
\index{FSMC\_BTR1\_DATLAT\_2@{FSMC\_BTR1\_DATLAT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_DATLAT\_2}{FSMC\_BTR1\_DATLAT\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga8b42f22fc488e0ed0d06832118773123}\label{group___peripheral___registers___bits___definition_ga8b42f22fc488e0ed0d06832118773123} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATLAT\_3@{FSMC\_BTR1\_DATLAT\_3}}
\index{FSMC\_BTR1\_DATLAT\_3@{FSMC\_BTR1\_DATLAT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR1\_DATLAT\_3}{FSMC\_BTR1\_DATLAT\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga07b93600977cde6e31a9464f87606043}\label{group___peripheral___registers___bits___definition_ga07b93600977cde6e31a9464f87606043} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ACCMOD@{FSMC\_BTR2\_ACCMOD}}
\index{FSMC\_BTR2\_ACCMOD@{FSMC\_BTR2\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ACCMOD}{FSMC\_BTR2\_ACCMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD~((uint32\+\_\+t)0x30000000)}

ACCMOD\mbox{[}1\+:0\mbox{]} bits (Access mode) \Hypertarget{group___peripheral___registers___bits___definition_ga9383d89d5e557a166f6b8290892b89b3}\label{group___peripheral___registers___bits___definition_ga9383d89d5e557a166f6b8290892b89b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ACCMOD\_0@{FSMC\_BTR2\_ACCMOD\_0}}
\index{FSMC\_BTR2\_ACCMOD\_0@{FSMC\_BTR2\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ACCMOD\_0}{FSMC\_BTR2\_ACCMOD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+0~((uint32\+\_\+t)0x10000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad200e1dc2d1835e3dc0fa8f0483eb2c0}\label{group___peripheral___registers___bits___definition_gad200e1dc2d1835e3dc0fa8f0483eb2c0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ACCMOD\_1@{FSMC\_BTR2\_ACCMOD\_1}}
\index{FSMC\_BTR2\_ACCMOD\_1@{FSMC\_BTR2\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ACCMOD\_1}{FSMC\_BTR2\_ACCMOD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+1~((uint32\+\_\+t)0x20000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac37c974d0260ba1dbd1acaf6fceb425c}\label{group___peripheral___registers___bits___definition_gac37c974d0260ba1dbd1acaf6fceb425c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDHLD@{FSMC\_BTR2\_ADDHLD}}
\index{FSMC\_BTR2\_ADDHLD@{FSMC\_BTR2\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ADDHLD}{FSMC\_BTR2\_ADDHLD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD~((uint32\+\_\+t)0x000000\+F0)}

ADDHLD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \Hypertarget{group___peripheral___registers___bits___definition_gabbf56fc3a549d1e68d56e1587123bd27}\label{group___peripheral___registers___bits___definition_gabbf56fc3a549d1e68d56e1587123bd27} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDHLD\_0@{FSMC\_BTR2\_ADDHLD\_0}}
\index{FSMC\_BTR2\_ADDHLD\_0@{FSMC\_BTR2\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ADDHLD\_0}{FSMC\_BTR2\_ADDHLD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0b7d19f02444ce8b3286d44258c6caef}\label{group___peripheral___registers___bits___definition_ga0b7d19f02444ce8b3286d44258c6caef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDHLD\_1@{FSMC\_BTR2\_ADDHLD\_1}}
\index{FSMC\_BTR2\_ADDHLD\_1@{FSMC\_BTR2\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ADDHLD\_1}{FSMC\_BTR2\_ADDHLD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga7e9433e15e301d5d3f0dd6b73c9db2f7}\label{group___peripheral___registers___bits___definition_ga7e9433e15e301d5d3f0dd6b73c9db2f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDHLD\_2@{FSMC\_BTR2\_ADDHLD\_2}}
\index{FSMC\_BTR2\_ADDHLD\_2@{FSMC\_BTR2\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ADDHLD\_2}{FSMC\_BTR2\_ADDHLD\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+2~((uint32\+\_\+t)0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gacc538e46145ed4947194f3ad63e211b7}\label{group___peripheral___registers___bits___definition_gacc538e46145ed4947194f3ad63e211b7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDHLD\_3@{FSMC\_BTR2\_ADDHLD\_3}}
\index{FSMC\_BTR2\_ADDHLD\_3@{FSMC\_BTR2\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ADDHLD\_3}{FSMC\_BTR2\_ADDHLD\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+3~((uint32\+\_\+t)0x00000080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga23697810b99730ddf52834a5066c1ba5}\label{group___peripheral___registers___bits___definition_ga23697810b99730ddf52834a5066c1ba5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDSET@{FSMC\_BTR2\_ADDSET}}
\index{FSMC\_BTR2\_ADDSET@{FSMC\_BTR2\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ADDSET}{FSMC\_BTR2\_ADDSET}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDSET~((uint32\+\_\+t)0x0000000F)}

ADDSET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga827398dc098f2d08bb77a04b2e7d6ba3}\label{group___peripheral___registers___bits___definition_ga827398dc098f2d08bb77a04b2e7d6ba3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDSET\_0@{FSMC\_BTR2\_ADDSET\_0}}
\index{FSMC\_BTR2\_ADDSET\_0@{FSMC\_BTR2\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ADDSET\_0}{FSMC\_BTR2\_ADDSET\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1b40f47f2db0db78de6fe2df58b5d591}\label{group___peripheral___registers___bits___definition_ga1b40f47f2db0db78de6fe2df58b5d591} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDSET\_1@{FSMC\_BTR2\_ADDSET\_1}}
\index{FSMC\_BTR2\_ADDSET\_1@{FSMC\_BTR2\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ADDSET\_1}{FSMC\_BTR2\_ADDSET\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga558185a28aeedbb098890348a041a74d}\label{group___peripheral___registers___bits___definition_ga558185a28aeedbb098890348a041a74d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDSET\_2@{FSMC\_BTR2\_ADDSET\_2}}
\index{FSMC\_BTR2\_ADDSET\_2@{FSMC\_BTR2\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ADDSET\_2}{FSMC\_BTR2\_ADDSET\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gadbd4d42459a990825b61962d9118cd7b}\label{group___peripheral___registers___bits___definition_gadbd4d42459a990825b61962d9118cd7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDSET\_3@{FSMC\_BTR2\_ADDSET\_3}}
\index{FSMC\_BTR2\_ADDSET\_3@{FSMC\_BTR2\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_ADDSET\_3}{FSMC\_BTR2\_ADDSET\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5ae7c94522af51d2f96a0fa715dfa9b0}\label{group___peripheral___registers___bits___definition_ga5ae7c94522af51d2f96a0fa715dfa9b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_BUSTURN@{FSMC\_BTR2\_BUSTURN}}
\index{FSMC\_BTR2\_BUSTURN@{FSMC\_BTR2\_BUSTURN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_BUSTURN}{FSMC\_BTR2\_BUSTURN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN~((uint32\+\_\+t)0x000\+F0000)}

BUSTURN\mbox{[}3\+:0\mbox{]} bits (Bus turnaround phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga2617a99e5eab8b31ff168557f93852a3}\label{group___peripheral___registers___bits___definition_ga2617a99e5eab8b31ff168557f93852a3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_BUSTURN\_0@{FSMC\_BTR2\_BUSTURN\_0}}
\index{FSMC\_BTR2\_BUSTURN\_0@{FSMC\_BTR2\_BUSTURN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_BUSTURN\_0}{FSMC\_BTR2\_BUSTURN\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga83871fa5cde9d72ec840d29d43aa2e57}\label{group___peripheral___registers___bits___definition_ga83871fa5cde9d72ec840d29d43aa2e57} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_BUSTURN\_1@{FSMC\_BTR2\_BUSTURN\_1}}
\index{FSMC\_BTR2\_BUSTURN\_1@{FSMC\_BTR2\_BUSTURN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_BUSTURN\_1}{FSMC\_BTR2\_BUSTURN\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacada2902f8612df1e5ac6e224bcf8d3c}\label{group___peripheral___registers___bits___definition_gacada2902f8612df1e5ac6e224bcf8d3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_BUSTURN\_2@{FSMC\_BTR2\_BUSTURN\_2}}
\index{FSMC\_BTR2\_BUSTURN\_2@{FSMC\_BTR2\_BUSTURN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_BUSTURN\_2}{FSMC\_BTR2\_BUSTURN\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga66ad543195f36fdb3efdf7550381f982}\label{group___peripheral___registers___bits___definition_ga66ad543195f36fdb3efdf7550381f982} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_BUSTURN\_3@{FSMC\_BTR2\_BUSTURN\_3}}
\index{FSMC\_BTR2\_BUSTURN\_3@{FSMC\_BTR2\_BUSTURN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_BUSTURN\_3}{FSMC\_BTR2\_BUSTURN\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga37fdb25c494cf314cb680f84c5e0a503}\label{group___peripheral___registers___bits___definition_ga37fdb25c494cf314cb680f84c5e0a503} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_CLKDIV@{FSMC\_BTR2\_CLKDIV}}
\index{FSMC\_BTR2\_CLKDIV@{FSMC\_BTR2\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_CLKDIV}{FSMC\_BTR2\_CLKDIV}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV~((uint32\+\_\+t)0x00\+F00000)}

CLKDIV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \Hypertarget{group___peripheral___registers___bits___definition_ga1ac8729c8ac330f6ade93a6a15a4ba70}\label{group___peripheral___registers___bits___definition_ga1ac8729c8ac330f6ade93a6a15a4ba70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_CLKDIV\_0@{FSMC\_BTR2\_CLKDIV\_0}}
\index{FSMC\_BTR2\_CLKDIV\_0@{FSMC\_BTR2\_CLKDIV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_CLKDIV\_0}{FSMC\_BTR2\_CLKDIV\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga31920e8bf2d83ad3c2849f8e942bb6e4}\label{group___peripheral___registers___bits___definition_ga31920e8bf2d83ad3c2849f8e942bb6e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_CLKDIV\_1@{FSMC\_BTR2\_CLKDIV\_1}}
\index{FSMC\_BTR2\_CLKDIV\_1@{FSMC\_BTR2\_CLKDIV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_CLKDIV\_1}{FSMC\_BTR2\_CLKDIV\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf5ba3172687049c687e3a38ec08d6c5a}\label{group___peripheral___registers___bits___definition_gaf5ba3172687049c687e3a38ec08d6c5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_CLKDIV\_2@{FSMC\_BTR2\_CLKDIV\_2}}
\index{FSMC\_BTR2\_CLKDIV\_2@{FSMC\_BTR2\_CLKDIV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_CLKDIV\_2}{FSMC\_BTR2\_CLKDIV\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+2~((uint32\+\_\+t)0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga453c2a90dc3340596c9d34672cede6a0}\label{group___peripheral___registers___bits___definition_ga453c2a90dc3340596c9d34672cede6a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_CLKDIV\_3@{FSMC\_BTR2\_CLKDIV\_3}}
\index{FSMC\_BTR2\_CLKDIV\_3@{FSMC\_BTR2\_CLKDIV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_CLKDIV\_3}{FSMC\_BTR2\_CLKDIV\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+3~((uint32\+\_\+t)0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gabe1d3fe096ea53ea073b78bd6ddbff58}\label{group___peripheral___registers___bits___definition_gabe1d3fe096ea53ea073b78bd6ddbff58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST@{FSMC\_BTR2\_DATAST}}
\index{FSMC\_BTR2\_DATAST@{FSMC\_BTR2\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_DATAST}{FSMC\_BTR2\_DATAST}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST~((uint32\+\_\+t)0x0000\+FF00)}

DATAST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \Hypertarget{group___peripheral___registers___bits___definition_gaa066dab45a22ebd3a7102b92dcd251bd}\label{group___peripheral___registers___bits___definition_gaa066dab45a22ebd3a7102b92dcd251bd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST\_0@{FSMC\_BTR2\_DATAST\_0}}
\index{FSMC\_BTR2\_DATAST\_0@{FSMC\_BTR2\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_DATAST\_0}{FSMC\_BTR2\_DATAST\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga68c15ca5fdd13efb5499f0e86bd5bc88}\label{group___peripheral___registers___bits___definition_ga68c15ca5fdd13efb5499f0e86bd5bc88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST\_1@{FSMC\_BTR2\_DATAST\_1}}
\index{FSMC\_BTR2\_DATAST\_1@{FSMC\_BTR2\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_DATAST\_1}{FSMC\_BTR2\_DATAST\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga36cfe553d431ca6976f0d36c73045836}\label{group___peripheral___registers___bits___definition_ga36cfe553d431ca6976f0d36c73045836} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST\_2@{FSMC\_BTR2\_DATAST\_2}}
\index{FSMC\_BTR2\_DATAST\_2@{FSMC\_BTR2\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_DATAST\_2}{FSMC\_BTR2\_DATAST\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga874499b29d2b72a75265f16a2d8ed834}\label{group___peripheral___registers___bits___definition_ga874499b29d2b72a75265f16a2d8ed834} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST\_3@{FSMC\_BTR2\_DATAST\_3}}
\index{FSMC\_BTR2\_DATAST\_3@{FSMC\_BTR2\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_DATAST\_3}{FSMC\_BTR2\_DATAST\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gae3247db1653b31df0c34ab7898400bb5}\label{group___peripheral___registers___bits___definition_gae3247db1653b31df0c34ab7898400bb5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATLAT@{FSMC\_BTR2\_DATLAT}}
\index{FSMC\_BTR2\_DATLAT@{FSMC\_BTR2\_DATLAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_DATLAT}{FSMC\_BTR2\_DATLAT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATLAT~((uint32\+\_\+t)0x0\+F000000)}

DATLA\mbox{[}3\+:0\mbox{]} bits (Data latency) \Hypertarget{group___peripheral___registers___bits___definition_ga0510047c932d2833f6cbe0a4a5d7b9b5}\label{group___peripheral___registers___bits___definition_ga0510047c932d2833f6cbe0a4a5d7b9b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATLAT\_0@{FSMC\_BTR2\_DATLAT\_0}}
\index{FSMC\_BTR2\_DATLAT\_0@{FSMC\_BTR2\_DATLAT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_DATLAT\_0}{FSMC\_BTR2\_DATLAT\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4e1852b706b3c719c0eab8ef863b39e0}\label{group___peripheral___registers___bits___definition_ga4e1852b706b3c719c0eab8ef863b39e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATLAT\_1@{FSMC\_BTR2\_DATLAT\_1}}
\index{FSMC\_BTR2\_DATLAT\_1@{FSMC\_BTR2\_DATLAT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_DATLAT\_1}{FSMC\_BTR2\_DATLAT\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga7ace24f50d1c51c978af55d47c13c0e9}\label{group___peripheral___registers___bits___definition_ga7ace24f50d1c51c978af55d47c13c0e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATLAT\_2@{FSMC\_BTR2\_DATLAT\_2}}
\index{FSMC\_BTR2\_DATLAT\_2@{FSMC\_BTR2\_DATLAT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_DATLAT\_2}{FSMC\_BTR2\_DATLAT\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga99389b63c4dee3c54aa1de36a4119add}\label{group___peripheral___registers___bits___definition_ga99389b63c4dee3c54aa1de36a4119add} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATLAT\_3@{FSMC\_BTR2\_DATLAT\_3}}
\index{FSMC\_BTR2\_DATLAT\_3@{FSMC\_BTR2\_DATLAT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR2\_DATLAT\_3}{FSMC\_BTR2\_DATLAT\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga56c8f213e437ceed2140f2c16a0416cd}\label{group___peripheral___registers___bits___definition_ga56c8f213e437ceed2140f2c16a0416cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ACCMOD@{FSMC\_BTR3\_ACCMOD}}
\index{FSMC\_BTR3\_ACCMOD@{FSMC\_BTR3\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ACCMOD}{FSMC\_BTR3\_ACCMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD~((uint32\+\_\+t)0x30000000)}

ACCMOD\mbox{[}1\+:0\mbox{]} bits (Access mode) \Hypertarget{group___peripheral___registers___bits___definition_ga4d50e71940995d42c5f9fadcb7cd61f2}\label{group___peripheral___registers___bits___definition_ga4d50e71940995d42c5f9fadcb7cd61f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ACCMOD\_0@{FSMC\_BTR3\_ACCMOD\_0}}
\index{FSMC\_BTR3\_ACCMOD\_0@{FSMC\_BTR3\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ACCMOD\_0}{FSMC\_BTR3\_ACCMOD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+0~((uint32\+\_\+t)0x10000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac8bbfd5e08b73d1c5de53ee0ff0ddb9a}\label{group___peripheral___registers___bits___definition_gac8bbfd5e08b73d1c5de53ee0ff0ddb9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ACCMOD\_1@{FSMC\_BTR3\_ACCMOD\_1}}
\index{FSMC\_BTR3\_ACCMOD\_1@{FSMC\_BTR3\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ACCMOD\_1}{FSMC\_BTR3\_ACCMOD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+1~((uint32\+\_\+t)0x20000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga7833ee760b2400e6fb483b1d83cbdff3}\label{group___peripheral___registers___bits___definition_ga7833ee760b2400e6fb483b1d83cbdff3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDHLD@{FSMC\_BTR3\_ADDHLD}}
\index{FSMC\_BTR3\_ADDHLD@{FSMC\_BTR3\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ADDHLD}{FSMC\_BTR3\_ADDHLD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD~((uint32\+\_\+t)0x000000\+F0)}

ADDHLD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \Hypertarget{group___peripheral___registers___bits___definition_gad417ccae1c4018d0ff5c76c942aeb2ca}\label{group___peripheral___registers___bits___definition_gad417ccae1c4018d0ff5c76c942aeb2ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDHLD\_0@{FSMC\_BTR3\_ADDHLD\_0}}
\index{FSMC\_BTR3\_ADDHLD\_0@{FSMC\_BTR3\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ADDHLD\_0}{FSMC\_BTR3\_ADDHLD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga60d0ae6af13ef088367cef06c7f207d3}\label{group___peripheral___registers___bits___definition_ga60d0ae6af13ef088367cef06c7f207d3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDHLD\_1@{FSMC\_BTR3\_ADDHLD\_1}}
\index{FSMC\_BTR3\_ADDHLD\_1@{FSMC\_BTR3\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ADDHLD\_1}{FSMC\_BTR3\_ADDHLD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac029aaed48e2a3e2eedf767fe0ce0b92}\label{group___peripheral___registers___bits___definition_gac029aaed48e2a3e2eedf767fe0ce0b92} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDHLD\_2@{FSMC\_BTR3\_ADDHLD\_2}}
\index{FSMC\_BTR3\_ADDHLD\_2@{FSMC\_BTR3\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ADDHLD\_2}{FSMC\_BTR3\_ADDHLD\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+2~((uint32\+\_\+t)0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5b6aab5907bc42e140ca5a4d60fcd64c}\label{group___peripheral___registers___bits___definition_ga5b6aab5907bc42e140ca5a4d60fcd64c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDHLD\_3@{FSMC\_BTR3\_ADDHLD\_3}}
\index{FSMC\_BTR3\_ADDHLD\_3@{FSMC\_BTR3\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ADDHLD\_3}{FSMC\_BTR3\_ADDHLD\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+3~((uint32\+\_\+t)0x00000080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaf3e55daf436a25fadae7384611aa0f89}\label{group___peripheral___registers___bits___definition_gaf3e55daf436a25fadae7384611aa0f89} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDSET@{FSMC\_BTR3\_ADDSET}}
\index{FSMC\_BTR3\_ADDSET@{FSMC\_BTR3\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ADDSET}{FSMC\_BTR3\_ADDSET}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDSET~((uint32\+\_\+t)0x0000000F)}

ADDSET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \Hypertarget{group___peripheral___registers___bits___definition_gab6a21211dd7a3445e944af0fe1a4b600}\label{group___peripheral___registers___bits___definition_gab6a21211dd7a3445e944af0fe1a4b600} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDSET\_0@{FSMC\_BTR3\_ADDSET\_0}}
\index{FSMC\_BTR3\_ADDSET\_0@{FSMC\_BTR3\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ADDSET\_0}{FSMC\_BTR3\_ADDSET\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga51c23d36fa8e7e38048d94830bf0f74f}\label{group___peripheral___registers___bits___definition_ga51c23d36fa8e7e38048d94830bf0f74f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDSET\_1@{FSMC\_BTR3\_ADDSET\_1}}
\index{FSMC\_BTR3\_ADDSET\_1@{FSMC\_BTR3\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ADDSET\_1}{FSMC\_BTR3\_ADDSET\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga93be4171cb7d0b66d8d4d12e61b07b88}\label{group___peripheral___registers___bits___definition_ga93be4171cb7d0b66d8d4d12e61b07b88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDSET\_2@{FSMC\_BTR3\_ADDSET\_2}}
\index{FSMC\_BTR3\_ADDSET\_2@{FSMC\_BTR3\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ADDSET\_2}{FSMC\_BTR3\_ADDSET\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gab01cf0b1c88857669d10fee8d7ba4d85}\label{group___peripheral___registers___bits___definition_gab01cf0b1c88857669d10fee8d7ba4d85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDSET\_3@{FSMC\_BTR3\_ADDSET\_3}}
\index{FSMC\_BTR3\_ADDSET\_3@{FSMC\_BTR3\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_ADDSET\_3}{FSMC\_BTR3\_ADDSET\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gae8a3ad9f940c6942682d8d97b1eb0ca4}\label{group___peripheral___registers___bits___definition_gae8a3ad9f940c6942682d8d97b1eb0ca4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_BUSTURN@{FSMC\_BTR3\_BUSTURN}}
\index{FSMC\_BTR3\_BUSTURN@{FSMC\_BTR3\_BUSTURN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_BUSTURN}{FSMC\_BTR3\_BUSTURN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN~((uint32\+\_\+t)0x000\+F0000)}

BUSTURN\mbox{[}3\+:0\mbox{]} bits (Bus turnaround phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga739f2db66e52626aa9a5ee02c11d7a34}\label{group___peripheral___registers___bits___definition_ga739f2db66e52626aa9a5ee02c11d7a34} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_BUSTURN\_0@{FSMC\_BTR3\_BUSTURN\_0}}
\index{FSMC\_BTR3\_BUSTURN\_0@{FSMC\_BTR3\_BUSTURN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_BUSTURN\_0}{FSMC\_BTR3\_BUSTURN\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7e4c4102ea6e6cf2082e78168edfc18e}\label{group___peripheral___registers___bits___definition_ga7e4c4102ea6e6cf2082e78168edfc18e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_BUSTURN\_1@{FSMC\_BTR3\_BUSTURN\_1}}
\index{FSMC\_BTR3\_BUSTURN\_1@{FSMC\_BTR3\_BUSTURN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_BUSTURN\_1}{FSMC\_BTR3\_BUSTURN\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad5eab2601ae3cd040bf44feb3e70c459}\label{group___peripheral___registers___bits___definition_gad5eab2601ae3cd040bf44feb3e70c459} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_BUSTURN\_2@{FSMC\_BTR3\_BUSTURN\_2}}
\index{FSMC\_BTR3\_BUSTURN\_2@{FSMC\_BTR3\_BUSTURN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_BUSTURN\_2}{FSMC\_BTR3\_BUSTURN\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gacf61e23804e0fa3ca45f851ca98de371}\label{group___peripheral___registers___bits___definition_gacf61e23804e0fa3ca45f851ca98de371} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_BUSTURN\_3@{FSMC\_BTR3\_BUSTURN\_3}}
\index{FSMC\_BTR3\_BUSTURN\_3@{FSMC\_BTR3\_BUSTURN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_BUSTURN\_3}{FSMC\_BTR3\_BUSTURN\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga47a8d8e279c50995143ecf4124580703}\label{group___peripheral___registers___bits___definition_ga47a8d8e279c50995143ecf4124580703} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_CLKDIV@{FSMC\_BTR3\_CLKDIV}}
\index{FSMC\_BTR3\_CLKDIV@{FSMC\_BTR3\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_CLKDIV}{FSMC\_BTR3\_CLKDIV}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV~((uint32\+\_\+t)0x00\+F00000)}

CLKDIV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \Hypertarget{group___peripheral___registers___bits___definition_gadd9c93b0ee64856981394a63d6a3a964}\label{group___peripheral___registers___bits___definition_gadd9c93b0ee64856981394a63d6a3a964} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_CLKDIV\_0@{FSMC\_BTR3\_CLKDIV\_0}}
\index{FSMC\_BTR3\_CLKDIV\_0@{FSMC\_BTR3\_CLKDIV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_CLKDIV\_0}{FSMC\_BTR3\_CLKDIV\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga98fa7611b4ae197ab25cdf1cae9f8ee1}\label{group___peripheral___registers___bits___definition_ga98fa7611b4ae197ab25cdf1cae9f8ee1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_CLKDIV\_1@{FSMC\_BTR3\_CLKDIV\_1}}
\index{FSMC\_BTR3\_CLKDIV\_1@{FSMC\_BTR3\_CLKDIV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_CLKDIV\_1}{FSMC\_BTR3\_CLKDIV\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf806c044b2a3d1417acc79907dcaef4b}\label{group___peripheral___registers___bits___definition_gaf806c044b2a3d1417acc79907dcaef4b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_CLKDIV\_2@{FSMC\_BTR3\_CLKDIV\_2}}
\index{FSMC\_BTR3\_CLKDIV\_2@{FSMC\_BTR3\_CLKDIV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_CLKDIV\_2}{FSMC\_BTR3\_CLKDIV\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+2~((uint32\+\_\+t)0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaa9bf0683d046f9bcfb0d55a065ae69ab}\label{group___peripheral___registers___bits___definition_gaa9bf0683d046f9bcfb0d55a065ae69ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_CLKDIV\_3@{FSMC\_BTR3\_CLKDIV\_3}}
\index{FSMC\_BTR3\_CLKDIV\_3@{FSMC\_BTR3\_CLKDIV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_CLKDIV\_3}{FSMC\_BTR3\_CLKDIV\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+3~((uint32\+\_\+t)0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga1e9ac671a510ee06e86c41d7876ffe10}\label{group___peripheral___registers___bits___definition_ga1e9ac671a510ee06e86c41d7876ffe10} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST@{FSMC\_BTR3\_DATAST}}
\index{FSMC\_BTR3\_DATAST@{FSMC\_BTR3\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_DATAST}{FSMC\_BTR3\_DATAST}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST~((uint32\+\_\+t)0x0000\+FF00)}

DATAST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga65fe87d29c1a4ee0b08014ed8e0423e1}\label{group___peripheral___registers___bits___definition_ga65fe87d29c1a4ee0b08014ed8e0423e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST\_0@{FSMC\_BTR3\_DATAST\_0}}
\index{FSMC\_BTR3\_DATAST\_0@{FSMC\_BTR3\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_DATAST\_0}{FSMC\_BTR3\_DATAST\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad33e3df5c80255cb5e11ba427e9c224f}\label{group___peripheral___registers___bits___definition_gad33e3df5c80255cb5e11ba427e9c224f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST\_1@{FSMC\_BTR3\_DATAST\_1}}
\index{FSMC\_BTR3\_DATAST\_1@{FSMC\_BTR3\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_DATAST\_1}{FSMC\_BTR3\_DATAST\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4a31f070e41c6785ebc606d4f25d103a}\label{group___peripheral___registers___bits___definition_ga4a31f070e41c6785ebc606d4f25d103a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST\_2@{FSMC\_BTR3\_DATAST\_2}}
\index{FSMC\_BTR3\_DATAST\_2@{FSMC\_BTR3\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_DATAST\_2}{FSMC\_BTR3\_DATAST\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gad220fbd264261a37eac09d4f6c0b79a2}\label{group___peripheral___registers___bits___definition_gad220fbd264261a37eac09d4f6c0b79a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST\_3@{FSMC\_BTR3\_DATAST\_3}}
\index{FSMC\_BTR3\_DATAST\_3@{FSMC\_BTR3\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_DATAST\_3}{FSMC\_BTR3\_DATAST\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaa88a80458ddd56b0dfa7cf3599b986dd}\label{group___peripheral___registers___bits___definition_gaa88a80458ddd56b0dfa7cf3599b986dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATLAT@{FSMC\_BTR3\_DATLAT}}
\index{FSMC\_BTR3\_DATLAT@{FSMC\_BTR3\_DATLAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_DATLAT}{FSMC\_BTR3\_DATLAT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATLAT~((uint32\+\_\+t)0x0\+F000000)}

DATLA\mbox{[}3\+:0\mbox{]} bits (Data latency) \Hypertarget{group___peripheral___registers___bits___definition_ga655083fdb0e563b9a4d6ea589194ba02}\label{group___peripheral___registers___bits___definition_ga655083fdb0e563b9a4d6ea589194ba02} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATLAT\_0@{FSMC\_BTR3\_DATLAT\_0}}
\index{FSMC\_BTR3\_DATLAT\_0@{FSMC\_BTR3\_DATLAT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_DATLAT\_0}{FSMC\_BTR3\_DATLAT\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga486280713c8f07d7033bce4e74825130}\label{group___peripheral___registers___bits___definition_ga486280713c8f07d7033bce4e74825130} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATLAT\_1@{FSMC\_BTR3\_DATLAT\_1}}
\index{FSMC\_BTR3\_DATLAT\_1@{FSMC\_BTR3\_DATLAT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_DATLAT\_1}{FSMC\_BTR3\_DATLAT\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8314e30c84dccd983de04fdeeb57c360}\label{group___peripheral___registers___bits___definition_ga8314e30c84dccd983de04fdeeb57c360} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATLAT\_2@{FSMC\_BTR3\_DATLAT\_2}}
\index{FSMC\_BTR3\_DATLAT\_2@{FSMC\_BTR3\_DATLAT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_DATLAT\_2}{FSMC\_BTR3\_DATLAT\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac7e7da5269a2dac164c9d1d01da2bc28}\label{group___peripheral___registers___bits___definition_gac7e7da5269a2dac164c9d1d01da2bc28} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATLAT\_3@{FSMC\_BTR3\_DATLAT\_3}}
\index{FSMC\_BTR3\_DATLAT\_3@{FSMC\_BTR3\_DATLAT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR3\_DATLAT\_3}{FSMC\_BTR3\_DATLAT\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gabbf731d99007936586f9e15f17c3c771}\label{group___peripheral___registers___bits___definition_gabbf731d99007936586f9e15f17c3c771} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ACCMOD@{FSMC\_BTR4\_ACCMOD}}
\index{FSMC\_BTR4\_ACCMOD@{FSMC\_BTR4\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ACCMOD}{FSMC\_BTR4\_ACCMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD~((uint32\+\_\+t)0x30000000)}

ACCMOD\mbox{[}1\+:0\mbox{]} bits (Access mode) \Hypertarget{group___peripheral___registers___bits___definition_ga8e69759ab89b16573bafd2f6ded95bfb}\label{group___peripheral___registers___bits___definition_ga8e69759ab89b16573bafd2f6ded95bfb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ACCMOD\_0@{FSMC\_BTR4\_ACCMOD\_0}}
\index{FSMC\_BTR4\_ACCMOD\_0@{FSMC\_BTR4\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ACCMOD\_0}{FSMC\_BTR4\_ACCMOD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+0~((uint32\+\_\+t)0x10000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3e486b11f6af0f566f8843a5c95c6a6c}\label{group___peripheral___registers___bits___definition_ga3e486b11f6af0f566f8843a5c95c6a6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ACCMOD\_1@{FSMC\_BTR4\_ACCMOD\_1}}
\index{FSMC\_BTR4\_ACCMOD\_1@{FSMC\_BTR4\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ACCMOD\_1}{FSMC\_BTR4\_ACCMOD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+1~((uint32\+\_\+t)0x20000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1e52ae9a5d59507bdf9f4f9da19444ed}\label{group___peripheral___registers___bits___definition_ga1e52ae9a5d59507bdf9f4f9da19444ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDHLD@{FSMC\_BTR4\_ADDHLD}}
\index{FSMC\_BTR4\_ADDHLD@{FSMC\_BTR4\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ADDHLD}{FSMC\_BTR4\_ADDHLD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD~((uint32\+\_\+t)0x000000\+F0)}

ADDHLD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \Hypertarget{group___peripheral___registers___bits___definition_gadf6200f13c3eed1e9646750897a987a2}\label{group___peripheral___registers___bits___definition_gadf6200f13c3eed1e9646750897a987a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDHLD\_0@{FSMC\_BTR4\_ADDHLD\_0}}
\index{FSMC\_BTR4\_ADDHLD\_0@{FSMC\_BTR4\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ADDHLD\_0}{FSMC\_BTR4\_ADDHLD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0803bc2ad60138e0eef53a53ca5bf537}\label{group___peripheral___registers___bits___definition_ga0803bc2ad60138e0eef53a53ca5bf537} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDHLD\_1@{FSMC\_BTR4\_ADDHLD\_1}}
\index{FSMC\_BTR4\_ADDHLD\_1@{FSMC\_BTR4\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ADDHLD\_1}{FSMC\_BTR4\_ADDHLD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga893711250b9d3ea2e5e48ca53d1e0147}\label{group___peripheral___registers___bits___definition_ga893711250b9d3ea2e5e48ca53d1e0147} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDHLD\_2@{FSMC\_BTR4\_ADDHLD\_2}}
\index{FSMC\_BTR4\_ADDHLD\_2@{FSMC\_BTR4\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ADDHLD\_2}{FSMC\_BTR4\_ADDHLD\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+2~((uint32\+\_\+t)0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga75c73d4bb0ddcac383ca610a604d95b3}\label{group___peripheral___registers___bits___definition_ga75c73d4bb0ddcac383ca610a604d95b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDHLD\_3@{FSMC\_BTR4\_ADDHLD\_3}}
\index{FSMC\_BTR4\_ADDHLD\_3@{FSMC\_BTR4\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ADDHLD\_3}{FSMC\_BTR4\_ADDHLD\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+3~((uint32\+\_\+t)0x00000080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gab44cc2146b4cf6bc8f43292512fd8cf8}\label{group___peripheral___registers___bits___definition_gab44cc2146b4cf6bc8f43292512fd8cf8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDSET@{FSMC\_BTR4\_ADDSET}}
\index{FSMC\_BTR4\_ADDSET@{FSMC\_BTR4\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ADDSET}{FSMC\_BTR4\_ADDSET}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDSET~((uint32\+\_\+t)0x0000000F)}

ADDSET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \Hypertarget{group___peripheral___registers___bits___definition_gaa0ee1ab3716b0ab1a4e7b51234af7c63}\label{group___peripheral___registers___bits___definition_gaa0ee1ab3716b0ab1a4e7b51234af7c63} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDSET\_0@{FSMC\_BTR4\_ADDSET\_0}}
\index{FSMC\_BTR4\_ADDSET\_0@{FSMC\_BTR4\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ADDSET\_0}{FSMC\_BTR4\_ADDSET\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacd427c001c5b17a3e083c81f6b228a50}\label{group___peripheral___registers___bits___definition_gacd427c001c5b17a3e083c81f6b228a50} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDSET\_1@{FSMC\_BTR4\_ADDSET\_1}}
\index{FSMC\_BTR4\_ADDSET\_1@{FSMC\_BTR4\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ADDSET\_1}{FSMC\_BTR4\_ADDSET\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae722fdaa69bfb7622aa80c82e3772949}\label{group___peripheral___registers___bits___definition_gae722fdaa69bfb7622aa80c82e3772949} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDSET\_2@{FSMC\_BTR4\_ADDSET\_2}}
\index{FSMC\_BTR4\_ADDSET\_2@{FSMC\_BTR4\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ADDSET\_2}{FSMC\_BTR4\_ADDSET\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0f8ab4a1c7fe6e7dc2b093add88c274e}\label{group___peripheral___registers___bits___definition_ga0f8ab4a1c7fe6e7dc2b093add88c274e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDSET\_3@{FSMC\_BTR4\_ADDSET\_3}}
\index{FSMC\_BTR4\_ADDSET\_3@{FSMC\_BTR4\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_ADDSET\_3}{FSMC\_BTR4\_ADDSET\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga207a9eedfc1b244c393be3c34ea60a15}\label{group___peripheral___registers___bits___definition_ga207a9eedfc1b244c393be3c34ea60a15} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_BUSTURN@{FSMC\_BTR4\_BUSTURN}}
\index{FSMC\_BTR4\_BUSTURN@{FSMC\_BTR4\_BUSTURN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_BUSTURN}{FSMC\_BTR4\_BUSTURN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN~((uint32\+\_\+t)0x000\+F0000)}

BUSTURN\mbox{[}3\+:0\mbox{]} bits (Bus turnaround phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga4dec1fa50fca6639be7179d445aacfe4}\label{group___peripheral___registers___bits___definition_ga4dec1fa50fca6639be7179d445aacfe4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_BUSTURN\_0@{FSMC\_BTR4\_BUSTURN\_0}}
\index{FSMC\_BTR4\_BUSTURN\_0@{FSMC\_BTR4\_BUSTURN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_BUSTURN\_0}{FSMC\_BTR4\_BUSTURN\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab1db211382068251dc5cfe44a175e639}\label{group___peripheral___registers___bits___definition_gab1db211382068251dc5cfe44a175e639} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_BUSTURN\_1@{FSMC\_BTR4\_BUSTURN\_1}}
\index{FSMC\_BTR4\_BUSTURN\_1@{FSMC\_BTR4\_BUSTURN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_BUSTURN\_1}{FSMC\_BTR4\_BUSTURN\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa5391a8c2a1e8cd6abb81fa5b2836464}\label{group___peripheral___registers___bits___definition_gaa5391a8c2a1e8cd6abb81fa5b2836464} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_BUSTURN\_2@{FSMC\_BTR4\_BUSTURN\_2}}
\index{FSMC\_BTR4\_BUSTURN\_2@{FSMC\_BTR4\_BUSTURN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_BUSTURN\_2}{FSMC\_BTR4\_BUSTURN\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gadbfd74790a1e25339151de440e3a93e5}\label{group___peripheral___registers___bits___definition_gadbfd74790a1e25339151de440e3a93e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_BUSTURN\_3@{FSMC\_BTR4\_BUSTURN\_3}}
\index{FSMC\_BTR4\_BUSTURN\_3@{FSMC\_BTR4\_BUSTURN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_BUSTURN\_3}{FSMC\_BTR4\_BUSTURN\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7ac39964e3792653e454538407b11504}\label{group___peripheral___registers___bits___definition_ga7ac39964e3792653e454538407b11504} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_CLKDIV@{FSMC\_BTR4\_CLKDIV}}
\index{FSMC\_BTR4\_CLKDIV@{FSMC\_BTR4\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_CLKDIV}{FSMC\_BTR4\_CLKDIV}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV~((uint32\+\_\+t)0x00\+F00000)}

CLKDIV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \Hypertarget{group___peripheral___registers___bits___definition_gaacee394c98ac568fe1d6df61c887ed53}\label{group___peripheral___registers___bits___definition_gaacee394c98ac568fe1d6df61c887ed53} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_CLKDIV\_0@{FSMC\_BTR4\_CLKDIV\_0}}
\index{FSMC\_BTR4\_CLKDIV\_0@{FSMC\_BTR4\_CLKDIV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_CLKDIV\_0}{FSMC\_BTR4\_CLKDIV\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9c7cd1d1a4954d494bd107400925f86f}\label{group___peripheral___registers___bits___definition_ga9c7cd1d1a4954d494bd107400925f86f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_CLKDIV\_1@{FSMC\_BTR4\_CLKDIV\_1}}
\index{FSMC\_BTR4\_CLKDIV\_1@{FSMC\_BTR4\_CLKDIV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_CLKDIV\_1}{FSMC\_BTR4\_CLKDIV\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga93b0ab3235ffacca24e6b285460c5dd3}\label{group___peripheral___registers___bits___definition_ga93b0ab3235ffacca24e6b285460c5dd3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_CLKDIV\_2@{FSMC\_BTR4\_CLKDIV\_2}}
\index{FSMC\_BTR4\_CLKDIV\_2@{FSMC\_BTR4\_CLKDIV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_CLKDIV\_2}{FSMC\_BTR4\_CLKDIV\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+2~((uint32\+\_\+t)0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga931463443390c5a706303e87a538d1ce}\label{group___peripheral___registers___bits___definition_ga931463443390c5a706303e87a538d1ce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_CLKDIV\_3@{FSMC\_BTR4\_CLKDIV\_3}}
\index{FSMC\_BTR4\_CLKDIV\_3@{FSMC\_BTR4\_CLKDIV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_CLKDIV\_3}{FSMC\_BTR4\_CLKDIV\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+3~((uint32\+\_\+t)0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga2c28625ee031527a29f7cb7db1bb97cf}\label{group___peripheral___registers___bits___definition_ga2c28625ee031527a29f7cb7db1bb97cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST@{FSMC\_BTR4\_DATAST}}
\index{FSMC\_BTR4\_DATAST@{FSMC\_BTR4\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_DATAST}{FSMC\_BTR4\_DATAST}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST~((uint32\+\_\+t)0x0000\+FF00)}

DATAST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \Hypertarget{group___peripheral___registers___bits___definition_gabdb0212604c6c58c9524adc7931e2897}\label{group___peripheral___registers___bits___definition_gabdb0212604c6c58c9524adc7931e2897} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST\_0@{FSMC\_BTR4\_DATAST\_0}}
\index{FSMC\_BTR4\_DATAST\_0@{FSMC\_BTR4\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_DATAST\_0}{FSMC\_BTR4\_DATAST\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga2353d753ca5532703b4f822b7d2a7382}\label{group___peripheral___registers___bits___definition_ga2353d753ca5532703b4f822b7d2a7382} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST\_1@{FSMC\_BTR4\_DATAST\_1}}
\index{FSMC\_BTR4\_DATAST\_1@{FSMC\_BTR4\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_DATAST\_1}{FSMC\_BTR4\_DATAST\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8d82a6f3fcf69d6b96968118db7b8216}\label{group___peripheral___registers___bits___definition_ga8d82a6f3fcf69d6b96968118db7b8216} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST\_2@{FSMC\_BTR4\_DATAST\_2}}
\index{FSMC\_BTR4\_DATAST\_2@{FSMC\_BTR4\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_DATAST\_2}{FSMC\_BTR4\_DATAST\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3e0860f92bb204c4b5902d3e34b8b30a}\label{group___peripheral___registers___bits___definition_ga3e0860f92bb204c4b5902d3e34b8b30a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST\_3@{FSMC\_BTR4\_DATAST\_3}}
\index{FSMC\_BTR4\_DATAST\_3@{FSMC\_BTR4\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_DATAST\_3}{FSMC\_BTR4\_DATAST\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaa53cb7c299e794915d3aba803374adca}\label{group___peripheral___registers___bits___definition_gaa53cb7c299e794915d3aba803374adca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATLAT@{FSMC\_BTR4\_DATLAT}}
\index{FSMC\_BTR4\_DATLAT@{FSMC\_BTR4\_DATLAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_DATLAT}{FSMC\_BTR4\_DATLAT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATLAT~((uint32\+\_\+t)0x0\+F000000)}

DATLA\mbox{[}3\+:0\mbox{]} bits (Data latency) \Hypertarget{group___peripheral___registers___bits___definition_gad2315f17d1cd7dd9da1b0ee2f7e4ea29}\label{group___peripheral___registers___bits___definition_gad2315f17d1cd7dd9da1b0ee2f7e4ea29} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATLAT\_0@{FSMC\_BTR4\_DATLAT\_0}}
\index{FSMC\_BTR4\_DATLAT\_0@{FSMC\_BTR4\_DATLAT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_DATLAT\_0}{FSMC\_BTR4\_DATLAT\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga808a7d758e6ca75c573d08ee92228745}\label{group___peripheral___registers___bits___definition_ga808a7d758e6ca75c573d08ee92228745} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATLAT\_1@{FSMC\_BTR4\_DATLAT\_1}}
\index{FSMC\_BTR4\_DATLAT\_1@{FSMC\_BTR4\_DATLAT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_DATLAT\_1}{FSMC\_BTR4\_DATLAT\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac376a62779292d64bfac24d572b743e9}\label{group___peripheral___registers___bits___definition_gac376a62779292d64bfac24d572b743e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATLAT\_2@{FSMC\_BTR4\_DATLAT\_2}}
\index{FSMC\_BTR4\_DATLAT\_2@{FSMC\_BTR4\_DATLAT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_DATLAT\_2}{FSMC\_BTR4\_DATLAT\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gadfc558894dcb263451dbac13f48fffe1}\label{group___peripheral___registers___bits___definition_gadfc558894dcb263451dbac13f48fffe1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATLAT\_3@{FSMC\_BTR4\_DATLAT\_3}}
\index{FSMC\_BTR4\_DATLAT\_3@{FSMC\_BTR4\_DATLAT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BTR4\_DATLAT\_3}{FSMC\_BTR4\_DATLAT\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaa676b8e4f48602c27ea8edab61ce5db0}\label{group___peripheral___registers___bits___definition_gaa676b8e4f48602c27ea8edab61ce5db0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ACCMOD@{FSMC\_BWTR1\_ACCMOD}}
\index{FSMC\_BWTR1\_ACCMOD@{FSMC\_BWTR1\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ACCMOD}{FSMC\_BWTR1\_ACCMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD~((uint32\+\_\+t)0x30000000)}

ACCMOD\mbox{[}1\+:0\mbox{]} bits (Access mode) \Hypertarget{group___peripheral___registers___bits___definition_gae87cae14e6bb4403b420fc9e4084d6e2}\label{group___peripheral___registers___bits___definition_gae87cae14e6bb4403b420fc9e4084d6e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ACCMOD\_0@{FSMC\_BWTR1\_ACCMOD\_0}}
\index{FSMC\_BWTR1\_ACCMOD\_0@{FSMC\_BWTR1\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ACCMOD\_0}{FSMC\_BWTR1\_ACCMOD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+0~((uint32\+\_\+t)0x10000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac0cddde5db2e0bb09f1c8938afd6ac98}\label{group___peripheral___registers___bits___definition_gac0cddde5db2e0bb09f1c8938afd6ac98} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ACCMOD\_1@{FSMC\_BWTR1\_ACCMOD\_1}}
\index{FSMC\_BWTR1\_ACCMOD\_1@{FSMC\_BWTR1\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ACCMOD\_1}{FSMC\_BWTR1\_ACCMOD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+1~((uint32\+\_\+t)0x20000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gafa3d8ff62f87ab6aeb5170dd67de15cf}\label{group___peripheral___registers___bits___definition_gafa3d8ff62f87ab6aeb5170dd67de15cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDHLD@{FSMC\_BWTR1\_ADDHLD}}
\index{FSMC\_BWTR1\_ADDHLD@{FSMC\_BWTR1\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ADDHLD}{FSMC\_BWTR1\_ADDHLD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD~((uint32\+\_\+t)0x000000\+F0)}

ADDHLD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga1e24880c23375636d7504d42077a400a}\label{group___peripheral___registers___bits___definition_ga1e24880c23375636d7504d42077a400a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDHLD\_0@{FSMC\_BWTR1\_ADDHLD\_0}}
\index{FSMC\_BWTR1\_ADDHLD\_0@{FSMC\_BWTR1\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ADDHLD\_0}{FSMC\_BWTR1\_ADDHLD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafb90dec93198b1d3077feb5fe508f004}\label{group___peripheral___registers___bits___definition_gafb90dec93198b1d3077feb5fe508f004} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDHLD\_1@{FSMC\_BWTR1\_ADDHLD\_1}}
\index{FSMC\_BWTR1\_ADDHLD\_1@{FSMC\_BWTR1\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ADDHLD\_1}{FSMC\_BWTR1\_ADDHLD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga26ef7d6cd5ec547a349462e4f31963b6}\label{group___peripheral___registers___bits___definition_ga26ef7d6cd5ec547a349462e4f31963b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDHLD\_2@{FSMC\_BWTR1\_ADDHLD\_2}}
\index{FSMC\_BWTR1\_ADDHLD\_2@{FSMC\_BWTR1\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ADDHLD\_2}{FSMC\_BWTR1\_ADDHLD\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+2~((uint32\+\_\+t)0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac4a961ecd844e14a90d1b2f6c5d59196}\label{group___peripheral___registers___bits___definition_gac4a961ecd844e14a90d1b2f6c5d59196} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDHLD\_3@{FSMC\_BWTR1\_ADDHLD\_3}}
\index{FSMC\_BWTR1\_ADDHLD\_3@{FSMC\_BWTR1\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ADDHLD\_3}{FSMC\_BWTR1\_ADDHLD\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+3~((uint32\+\_\+t)0x00000080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga4aa5ee153cb4bf79f0d4ae2c47f365c4}\label{group___peripheral___registers___bits___definition_ga4aa5ee153cb4bf79f0d4ae2c47f365c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDSET@{FSMC\_BWTR1\_ADDSET}}
\index{FSMC\_BWTR1\_ADDSET@{FSMC\_BWTR1\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ADDSET}{FSMC\_BWTR1\_ADDSET}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET~((uint32\+\_\+t)0x0000000F)}

ADDSET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \Hypertarget{group___peripheral___registers___bits___definition_gaacb80aeedb6d0d9cb09e7b4d3ff8b541}\label{group___peripheral___registers___bits___definition_gaacb80aeedb6d0d9cb09e7b4d3ff8b541} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDSET\_0@{FSMC\_BWTR1\_ADDSET\_0}}
\index{FSMC\_BWTR1\_ADDSET\_0@{FSMC\_BWTR1\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ADDSET\_0}{FSMC\_BWTR1\_ADDSET\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga20dbbdff1e2f1d57727dabbc4b03c840}\label{group___peripheral___registers___bits___definition_ga20dbbdff1e2f1d57727dabbc4b03c840} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDSET\_1@{FSMC\_BWTR1\_ADDSET\_1}}
\index{FSMC\_BWTR1\_ADDSET\_1@{FSMC\_BWTR1\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ADDSET\_1}{FSMC\_BWTR1\_ADDSET\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga411f0d164c26dda8132ff22856757470}\label{group___peripheral___registers___bits___definition_ga411f0d164c26dda8132ff22856757470} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDSET\_2@{FSMC\_BWTR1\_ADDSET\_2}}
\index{FSMC\_BWTR1\_ADDSET\_2@{FSMC\_BWTR1\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ADDSET\_2}{FSMC\_BWTR1\_ADDSET\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3e2bc67999e8d2b63771fa223ffa8e4d}\label{group___peripheral___registers___bits___definition_ga3e2bc67999e8d2b63771fa223ffa8e4d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDSET\_3@{FSMC\_BWTR1\_ADDSET\_3}}
\index{FSMC\_BWTR1\_ADDSET\_3@{FSMC\_BWTR1\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_ADDSET\_3}{FSMC\_BWTR1\_ADDSET\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gacab3c524b3e47327b24fa560feb93487}\label{group___peripheral___registers___bits___definition_gacab3c524b3e47327b24fa560feb93487} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_CLKDIV@{FSMC\_BWTR1\_CLKDIV}}
\index{FSMC\_BWTR1\_CLKDIV@{FSMC\_BWTR1\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_CLKDIV}{FSMC\_BWTR1\_CLKDIV}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV~((uint32\+\_\+t)0x00\+F00000)}

CLKDIV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \Hypertarget{group___peripheral___registers___bits___definition_gaa16b4376e693343cf65ab05808398b7f}\label{group___peripheral___registers___bits___definition_gaa16b4376e693343cf65ab05808398b7f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_CLKDIV\_0@{FSMC\_BWTR1\_CLKDIV\_0}}
\index{FSMC\_BWTR1\_CLKDIV\_0@{FSMC\_BWTR1\_CLKDIV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_CLKDIV\_0}{FSMC\_BWTR1\_CLKDIV\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga632860254f0019e87c2e73c872d8d0c3}\label{group___peripheral___registers___bits___definition_ga632860254f0019e87c2e73c872d8d0c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_CLKDIV\_1@{FSMC\_BWTR1\_CLKDIV\_1}}
\index{FSMC\_BWTR1\_CLKDIV\_1@{FSMC\_BWTR1\_CLKDIV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_CLKDIV\_1}{FSMC\_BWTR1\_CLKDIV\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9debedb9d28dc78574eafc829cde91fe}\label{group___peripheral___registers___bits___definition_ga9debedb9d28dc78574eafc829cde91fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_CLKDIV\_2@{FSMC\_BWTR1\_CLKDIV\_2}}
\index{FSMC\_BWTR1\_CLKDIV\_2@{FSMC\_BWTR1\_CLKDIV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_CLKDIV\_2}{FSMC\_BWTR1\_CLKDIV\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+2~((uint32\+\_\+t)0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga67c483e37ed994b71337a0e0777c1290}\label{group___peripheral___registers___bits___definition_ga67c483e37ed994b71337a0e0777c1290} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_CLKDIV\_3@{FSMC\_BWTR1\_CLKDIV\_3}}
\index{FSMC\_BWTR1\_CLKDIV\_3@{FSMC\_BWTR1\_CLKDIV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_CLKDIV\_3}{FSMC\_BWTR1\_CLKDIV\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+3~((uint32\+\_\+t)0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaee2641a6f415d03df324667662bd3dcf}\label{group___peripheral___registers___bits___definition_gaee2641a6f415d03df324667662bd3dcf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST@{FSMC\_BWTR1\_DATAST}}
\index{FSMC\_BWTR1\_DATAST@{FSMC\_BWTR1\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_DATAST}{FSMC\_BWTR1\_DATAST}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST~((uint32\+\_\+t)0x0000\+FF00)}

DATAST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga162800452847dd98d27a4078370518b2}\label{group___peripheral___registers___bits___definition_ga162800452847dd98d27a4078370518b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST\_0@{FSMC\_BWTR1\_DATAST\_0}}
\index{FSMC\_BWTR1\_DATAST\_0@{FSMC\_BWTR1\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_DATAST\_0}{FSMC\_BWTR1\_DATAST\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga16476bfbbcb9726c1fbc593d3568a514}\label{group___peripheral___registers___bits___definition_ga16476bfbbcb9726c1fbc593d3568a514} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST\_1@{FSMC\_BWTR1\_DATAST\_1}}
\index{FSMC\_BWTR1\_DATAST\_1@{FSMC\_BWTR1\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_DATAST\_1}{FSMC\_BWTR1\_DATAST\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga623de376d9f5189d73068d0865a5049e}\label{group___peripheral___registers___bits___definition_ga623de376d9f5189d73068d0865a5049e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST\_2@{FSMC\_BWTR1\_DATAST\_2}}
\index{FSMC\_BWTR1\_DATAST\_2@{FSMC\_BWTR1\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_DATAST\_2}{FSMC\_BWTR1\_DATAST\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gade0627f53e3df25fdaa973db6159bd70}\label{group___peripheral___registers___bits___definition_gade0627f53e3df25fdaa973db6159bd70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST\_3@{FSMC\_BWTR1\_DATAST\_3}}
\index{FSMC\_BWTR1\_DATAST\_3@{FSMC\_BWTR1\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_DATAST\_3}{FSMC\_BWTR1\_DATAST\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5f05e337758cdb98cfc833e43bd6d674}\label{group___peripheral___registers___bits___definition_ga5f05e337758cdb98cfc833e43bd6d674} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATLAT@{FSMC\_BWTR1\_DATLAT}}
\index{FSMC\_BWTR1\_DATLAT@{FSMC\_BWTR1\_DATLAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_DATLAT}{FSMC\_BWTR1\_DATLAT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT~((uint32\+\_\+t)0x0\+F000000)}

DATLA\mbox{[}3\+:0\mbox{]} bits (Data latency) \Hypertarget{group___peripheral___registers___bits___definition_gadd6a7a7678ef3afbbed587cf318d1540}\label{group___peripheral___registers___bits___definition_gadd6a7a7678ef3afbbed587cf318d1540} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATLAT\_0@{FSMC\_BWTR1\_DATLAT\_0}}
\index{FSMC\_BWTR1\_DATLAT\_0@{FSMC\_BWTR1\_DATLAT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_DATLAT\_0}{FSMC\_BWTR1\_DATLAT\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga515ba99da829728fa7128161786c933d}\label{group___peripheral___registers___bits___definition_ga515ba99da829728fa7128161786c933d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATLAT\_1@{FSMC\_BWTR1\_DATLAT\_1}}
\index{FSMC\_BWTR1\_DATLAT\_1@{FSMC\_BWTR1\_DATLAT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_DATLAT\_1}{FSMC\_BWTR1\_DATLAT\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga13d22659082e66df3f0497057cf7dda5}\label{group___peripheral___registers___bits___definition_ga13d22659082e66df3f0497057cf7dda5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATLAT\_2@{FSMC\_BWTR1\_DATLAT\_2}}
\index{FSMC\_BWTR1\_DATLAT\_2@{FSMC\_BWTR1\_DATLAT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_DATLAT\_2}{FSMC\_BWTR1\_DATLAT\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3af303f1131ff3de0894ec908de252c4}\label{group___peripheral___registers___bits___definition_ga3af303f1131ff3de0894ec908de252c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATLAT\_3@{FSMC\_BWTR1\_DATLAT\_3}}
\index{FSMC\_BWTR1\_DATLAT\_3@{FSMC\_BWTR1\_DATLAT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR1\_DATLAT\_3}{FSMC\_BWTR1\_DATLAT\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga320be3e2e266dc25bd02e10787b2ba0d}\label{group___peripheral___registers___bits___definition_ga320be3e2e266dc25bd02e10787b2ba0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ACCMOD@{FSMC\_BWTR2\_ACCMOD}}
\index{FSMC\_BWTR2\_ACCMOD@{FSMC\_BWTR2\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ACCMOD}{FSMC\_BWTR2\_ACCMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD~((uint32\+\_\+t)0x30000000)}

ACCMOD\mbox{[}1\+:0\mbox{]} bits (Access mode) \Hypertarget{group___peripheral___registers___bits___definition_gaabe5419d99a7ad4d4eb761c82077d958}\label{group___peripheral___registers___bits___definition_gaabe5419d99a7ad4d4eb761c82077d958} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ACCMOD\_0@{FSMC\_BWTR2\_ACCMOD\_0}}
\index{FSMC\_BWTR2\_ACCMOD\_0@{FSMC\_BWTR2\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ACCMOD\_0}{FSMC\_BWTR2\_ACCMOD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+0~((uint32\+\_\+t)0x10000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab6cdd284ad94abfef0f24fcb813b4558}\label{group___peripheral___registers___bits___definition_gab6cdd284ad94abfef0f24fcb813b4558} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ACCMOD\_1@{FSMC\_BWTR2\_ACCMOD\_1}}
\index{FSMC\_BWTR2\_ACCMOD\_1@{FSMC\_BWTR2\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ACCMOD\_1}{FSMC\_BWTR2\_ACCMOD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+1~((uint32\+\_\+t)0x20000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae879db1879650f99b1c75635884bda17}\label{group___peripheral___registers___bits___definition_gae879db1879650f99b1c75635884bda17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDHLD@{FSMC\_BWTR2\_ADDHLD}}
\index{FSMC\_BWTR2\_ADDHLD@{FSMC\_BWTR2\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ADDHLD}{FSMC\_BWTR2\_ADDHLD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD~((uint32\+\_\+t)0x000000\+F0)}

ADDHLD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \Hypertarget{group___peripheral___registers___bits___definition_gaf5826c5d5c544cd59210c071358fb8e9}\label{group___peripheral___registers___bits___definition_gaf5826c5d5c544cd59210c071358fb8e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDHLD\_0@{FSMC\_BWTR2\_ADDHLD\_0}}
\index{FSMC\_BWTR2\_ADDHLD\_0@{FSMC\_BWTR2\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ADDHLD\_0}{FSMC\_BWTR2\_ADDHLD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga258acf47f7706a1cd0b0a914e63cbe17}\label{group___peripheral___registers___bits___definition_ga258acf47f7706a1cd0b0a914e63cbe17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDHLD\_1@{FSMC\_BWTR2\_ADDHLD\_1}}
\index{FSMC\_BWTR2\_ADDHLD\_1@{FSMC\_BWTR2\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ADDHLD\_1}{FSMC\_BWTR2\_ADDHLD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga39f1a9ccc80d1218935936539a000b84}\label{group___peripheral___registers___bits___definition_ga39f1a9ccc80d1218935936539a000b84} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDHLD\_2@{FSMC\_BWTR2\_ADDHLD\_2}}
\index{FSMC\_BWTR2\_ADDHLD\_2@{FSMC\_BWTR2\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ADDHLD\_2}{FSMC\_BWTR2\_ADDHLD\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+2~((uint32\+\_\+t)0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga81de376a21fc25a7e1c31db341dfcd3f}\label{group___peripheral___registers___bits___definition_ga81de376a21fc25a7e1c31db341dfcd3f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDHLD\_3@{FSMC\_BWTR2\_ADDHLD\_3}}
\index{FSMC\_BWTR2\_ADDHLD\_3@{FSMC\_BWTR2\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ADDHLD\_3}{FSMC\_BWTR2\_ADDHLD\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+3~((uint32\+\_\+t)0x00000080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7b6553bd9ad305aa42341e08b1736260}\label{group___peripheral___registers___bits___definition_ga7b6553bd9ad305aa42341e08b1736260} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDSET@{FSMC\_BWTR2\_ADDSET}}
\index{FSMC\_BWTR2\_ADDSET@{FSMC\_BWTR2\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ADDSET}{FSMC\_BWTR2\_ADDSET}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET~((uint32\+\_\+t)0x0000000F)}

ADDSET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga593fe1987e8c6052cdb992e629f1d059}\label{group___peripheral___registers___bits___definition_ga593fe1987e8c6052cdb992e629f1d059} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDSET\_0@{FSMC\_BWTR2\_ADDSET\_0}}
\index{FSMC\_BWTR2\_ADDSET\_0@{FSMC\_BWTR2\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ADDSET\_0}{FSMC\_BWTR2\_ADDSET\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6dc23a2314a44b6ad9f293716f0c8a11}\label{group___peripheral___registers___bits___definition_ga6dc23a2314a44b6ad9f293716f0c8a11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDSET\_1@{FSMC\_BWTR2\_ADDSET\_1}}
\index{FSMC\_BWTR2\_ADDSET\_1@{FSMC\_BWTR2\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ADDSET\_1}{FSMC\_BWTR2\_ADDSET\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1e9c799b36f45cad86a3f98d262baa6d}\label{group___peripheral___registers___bits___definition_ga1e9c799b36f45cad86a3f98d262baa6d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDSET\_2@{FSMC\_BWTR2\_ADDSET\_2}}
\index{FSMC\_BWTR2\_ADDSET\_2@{FSMC\_BWTR2\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ADDSET\_2}{FSMC\_BWTR2\_ADDSET\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga95abc246eb528275d894346c0665e930}\label{group___peripheral___registers___bits___definition_ga95abc246eb528275d894346c0665e930} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDSET\_3@{FSMC\_BWTR2\_ADDSET\_3}}
\index{FSMC\_BWTR2\_ADDSET\_3@{FSMC\_BWTR2\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_ADDSET\_3}{FSMC\_BWTR2\_ADDSET\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaf62bb3c772353b551de22915814115b6}\label{group___peripheral___registers___bits___definition_gaf62bb3c772353b551de22915814115b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_CLKDIV@{FSMC\_BWTR2\_CLKDIV}}
\index{FSMC\_BWTR2\_CLKDIV@{FSMC\_BWTR2\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_CLKDIV}{FSMC\_BWTR2\_CLKDIV}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV~((uint32\+\_\+t)0x00\+F00000)}

CLKDIV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \Hypertarget{group___peripheral___registers___bits___definition_ga7d5aaffe4b4c549b247c31dead5585c6}\label{group___peripheral___registers___bits___definition_ga7d5aaffe4b4c549b247c31dead5585c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_CLKDIV\_0@{FSMC\_BWTR2\_CLKDIV\_0}}
\index{FSMC\_BWTR2\_CLKDIV\_0@{FSMC\_BWTR2\_CLKDIV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_CLKDIV\_0}{FSMC\_BWTR2\_CLKDIV\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6caca8a04c9768a84bcd958656ea8209}\label{group___peripheral___registers___bits___definition_ga6caca8a04c9768a84bcd958656ea8209} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_CLKDIV\_1@{FSMC\_BWTR2\_CLKDIV\_1}}
\index{FSMC\_BWTR2\_CLKDIV\_1@{FSMC\_BWTR2\_CLKDIV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_CLKDIV\_1}{FSMC\_BWTR2\_CLKDIV\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae608705cf36abaf22e96e9c4c63d4363}\label{group___peripheral___registers___bits___definition_gae608705cf36abaf22e96e9c4c63d4363} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_CLKDIV\_2@{FSMC\_BWTR2\_CLKDIV\_2}}
\index{FSMC\_BWTR2\_CLKDIV\_2@{FSMC\_BWTR2\_CLKDIV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_CLKDIV\_2}{FSMC\_BWTR2\_CLKDIV\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+2~((uint32\+\_\+t)0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaf3cb607738f2c3aa4dae4990d0754f73}\label{group___peripheral___registers___bits___definition_gaf3cb607738f2c3aa4dae4990d0754f73} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_CLKDIV\_3@{FSMC\_BWTR2\_CLKDIV\_3}}
\index{FSMC\_BWTR2\_CLKDIV\_3@{FSMC\_BWTR2\_CLKDIV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_CLKDIV\_3}{FSMC\_BWTR2\_CLKDIV\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+3~((uint32\+\_\+t)0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gab280652524006fbb3820597112136f14}\label{group___peripheral___registers___bits___definition_gab280652524006fbb3820597112136f14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST@{FSMC\_BWTR2\_DATAST}}
\index{FSMC\_BWTR2\_DATAST@{FSMC\_BWTR2\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_DATAST}{FSMC\_BWTR2\_DATAST}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST~((uint32\+\_\+t)0x0000\+FF00)}

DATAST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga78a0f0466162848135313296ebf44890}\label{group___peripheral___registers___bits___definition_ga78a0f0466162848135313296ebf44890} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST\_0@{FSMC\_BWTR2\_DATAST\_0}}
\index{FSMC\_BWTR2\_DATAST\_0@{FSMC\_BWTR2\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_DATAST\_0}{FSMC\_BWTR2\_DATAST\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga51e43e17e99141c9009c779cc359323a}\label{group___peripheral___registers___bits___definition_ga51e43e17e99141c9009c779cc359323a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST\_1@{FSMC\_BWTR2\_DATAST\_1}}
\index{FSMC\_BWTR2\_DATAST\_1@{FSMC\_BWTR2\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_DATAST\_1}{FSMC\_BWTR2\_DATAST\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1f8791c2a33f740f905d45e3754e3353}\label{group___peripheral___registers___bits___definition_ga1f8791c2a33f740f905d45e3754e3353} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST\_2@{FSMC\_BWTR2\_DATAST\_2}}
\index{FSMC\_BWTR2\_DATAST\_2@{FSMC\_BWTR2\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_DATAST\_2}{FSMC\_BWTR2\_DATAST\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga8a2a5797dd14b5b89581c5fb08872fae}\label{group___peripheral___registers___bits___definition_ga8a2a5797dd14b5b89581c5fb08872fae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST\_3@{FSMC\_BWTR2\_DATAST\_3}}
\index{FSMC\_BWTR2\_DATAST\_3@{FSMC\_BWTR2\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_DATAST\_3}{FSMC\_BWTR2\_DATAST\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7f04b7ebcecadd4b515cac94159ea8d3}\label{group___peripheral___registers___bits___definition_ga7f04b7ebcecadd4b515cac94159ea8d3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATLAT@{FSMC\_BWTR2\_DATLAT}}
\index{FSMC\_BWTR2\_DATLAT@{FSMC\_BWTR2\_DATLAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_DATLAT}{FSMC\_BWTR2\_DATLAT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT~((uint32\+\_\+t)0x0\+F000000)}

DATLA\mbox{[}3\+:0\mbox{]} bits (Data latency) \Hypertarget{group___peripheral___registers___bits___definition_gaac5b453a7316f378f6bf222d5de5b515}\label{group___peripheral___registers___bits___definition_gaac5b453a7316f378f6bf222d5de5b515} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATLAT\_0@{FSMC\_BWTR2\_DATLAT\_0}}
\index{FSMC\_BWTR2\_DATLAT\_0@{FSMC\_BWTR2\_DATLAT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_DATLAT\_0}{FSMC\_BWTR2\_DATLAT\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6f5e6363ecbd1c23b1f49a9cfb3301d2}\label{group___peripheral___registers___bits___definition_ga6f5e6363ecbd1c23b1f49a9cfb3301d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATLAT\_1@{FSMC\_BWTR2\_DATLAT\_1}}
\index{FSMC\_BWTR2\_DATLAT\_1@{FSMC\_BWTR2\_DATLAT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_DATLAT\_1}{FSMC\_BWTR2\_DATLAT\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf028fc0c3148bf9075c09ad311afee65}\label{group___peripheral___registers___bits___definition_gaf028fc0c3148bf9075c09ad311afee65} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATLAT\_2@{FSMC\_BWTR2\_DATLAT\_2}}
\index{FSMC\_BWTR2\_DATLAT\_2@{FSMC\_BWTR2\_DATLAT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_DATLAT\_2}{FSMC\_BWTR2\_DATLAT\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9984c8161469dd0922de2d8c4cd9dbe5}\label{group___peripheral___registers___bits___definition_ga9984c8161469dd0922de2d8c4cd9dbe5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATLAT\_3@{FSMC\_BWTR2\_DATLAT\_3}}
\index{FSMC\_BWTR2\_DATLAT\_3@{FSMC\_BWTR2\_DATLAT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR2\_DATLAT\_3}{FSMC\_BWTR2\_DATLAT\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaa32a792c0c93d854a90bfbc36fa1329b}\label{group___peripheral___registers___bits___definition_gaa32a792c0c93d854a90bfbc36fa1329b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ACCMOD@{FSMC\_BWTR3\_ACCMOD}}
\index{FSMC\_BWTR3\_ACCMOD@{FSMC\_BWTR3\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ACCMOD}{FSMC\_BWTR3\_ACCMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD~((uint32\+\_\+t)0x30000000)}

ACCMOD\mbox{[}1\+:0\mbox{]} bits (Access mode) \Hypertarget{group___peripheral___registers___bits___definition_ga64d4e414ea73b47e07364e1a121af6a4}\label{group___peripheral___registers___bits___definition_ga64d4e414ea73b47e07364e1a121af6a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ACCMOD\_0@{FSMC\_BWTR3\_ACCMOD\_0}}
\index{FSMC\_BWTR3\_ACCMOD\_0@{FSMC\_BWTR3\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ACCMOD\_0}{FSMC\_BWTR3\_ACCMOD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+0~((uint32\+\_\+t)0x10000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gada733b2bda718299345fd0191b25b49f}\label{group___peripheral___registers___bits___definition_gada733b2bda718299345fd0191b25b49f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ACCMOD\_1@{FSMC\_BWTR3\_ACCMOD\_1}}
\index{FSMC\_BWTR3\_ACCMOD\_1@{FSMC\_BWTR3\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ACCMOD\_1}{FSMC\_BWTR3\_ACCMOD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+1~((uint32\+\_\+t)0x20000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae3d031a0d71677932a68639ba88bd13e}\label{group___peripheral___registers___bits___definition_gae3d031a0d71677932a68639ba88bd13e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDHLD@{FSMC\_BWTR3\_ADDHLD}}
\index{FSMC\_BWTR3\_ADDHLD@{FSMC\_BWTR3\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ADDHLD}{FSMC\_BWTR3\_ADDHLD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD~((uint32\+\_\+t)0x000000\+F0)}

ADDHLD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga5b3948c407a5a4be6a21cccad0a8d12d}\label{group___peripheral___registers___bits___definition_ga5b3948c407a5a4be6a21cccad0a8d12d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDHLD\_0@{FSMC\_BWTR3\_ADDHLD\_0}}
\index{FSMC\_BWTR3\_ADDHLD\_0@{FSMC\_BWTR3\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ADDHLD\_0}{FSMC\_BWTR3\_ADDHLD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaea21d05228f7771c6306726af5da5a4a}\label{group___peripheral___registers___bits___definition_gaea21d05228f7771c6306726af5da5a4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDHLD\_1@{FSMC\_BWTR3\_ADDHLD\_1}}
\index{FSMC\_BWTR3\_ADDHLD\_1@{FSMC\_BWTR3\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ADDHLD\_1}{FSMC\_BWTR3\_ADDHLD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa574b3a1efe581d195789dcc8bba01f8}\label{group___peripheral___registers___bits___definition_gaa574b3a1efe581d195789dcc8bba01f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDHLD\_2@{FSMC\_BWTR3\_ADDHLD\_2}}
\index{FSMC\_BWTR3\_ADDHLD\_2@{FSMC\_BWTR3\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ADDHLD\_2}{FSMC\_BWTR3\_ADDHLD\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+2~((uint32\+\_\+t)0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaae8216cf865785468af58dbce0002a7c}\label{group___peripheral___registers___bits___definition_gaae8216cf865785468af58dbce0002a7c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDHLD\_3@{FSMC\_BWTR3\_ADDHLD\_3}}
\index{FSMC\_BWTR3\_ADDHLD\_3@{FSMC\_BWTR3\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ADDHLD\_3}{FSMC\_BWTR3\_ADDHLD\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+3~((uint32\+\_\+t)0x00000080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga455ba53d0f18173b0694d71757a084ff}\label{group___peripheral___registers___bits___definition_ga455ba53d0f18173b0694d71757a084ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDSET@{FSMC\_BWTR3\_ADDSET}}
\index{FSMC\_BWTR3\_ADDSET@{FSMC\_BWTR3\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ADDSET}{FSMC\_BWTR3\_ADDSET}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET~((uint32\+\_\+t)0x0000000F)}

ADDSET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga9dddd5ba924b56867c9cb39484ef498d}\label{group___peripheral___registers___bits___definition_ga9dddd5ba924b56867c9cb39484ef498d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDSET\_0@{FSMC\_BWTR3\_ADDSET\_0}}
\index{FSMC\_BWTR3\_ADDSET\_0@{FSMC\_BWTR3\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ADDSET\_0}{FSMC\_BWTR3\_ADDSET\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacd242d768da1f9ab4304e91e5dabb5a9}\label{group___peripheral___registers___bits___definition_gacd242d768da1f9ab4304e91e5dabb5a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDSET\_1@{FSMC\_BWTR3\_ADDSET\_1}}
\index{FSMC\_BWTR3\_ADDSET\_1@{FSMC\_BWTR3\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ADDSET\_1}{FSMC\_BWTR3\_ADDSET\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaef99967dc66814cf5d732365c40daebb}\label{group___peripheral___registers___bits___definition_gaef99967dc66814cf5d732365c40daebb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDSET\_2@{FSMC\_BWTR3\_ADDSET\_2}}
\index{FSMC\_BWTR3\_ADDSET\_2@{FSMC\_BWTR3\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ADDSET\_2}{FSMC\_BWTR3\_ADDSET\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga471ebb2d47fb951340df6ba22b40a788}\label{group___peripheral___registers___bits___definition_ga471ebb2d47fb951340df6ba22b40a788} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDSET\_3@{FSMC\_BWTR3\_ADDSET\_3}}
\index{FSMC\_BWTR3\_ADDSET\_3@{FSMC\_BWTR3\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_ADDSET\_3}{FSMC\_BWTR3\_ADDSET\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5a270daf60bba0a4a9de6607635b0264}\label{group___peripheral___registers___bits___definition_ga5a270daf60bba0a4a9de6607635b0264} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_CLKDIV@{FSMC\_BWTR3\_CLKDIV}}
\index{FSMC\_BWTR3\_CLKDIV@{FSMC\_BWTR3\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_CLKDIV}{FSMC\_BWTR3\_CLKDIV}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV~((uint32\+\_\+t)0x00\+F00000)}

CLKDIV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \Hypertarget{group___peripheral___registers___bits___definition_gab0e2f5c1eb92f5dba7c2d76b6267805a}\label{group___peripheral___registers___bits___definition_gab0e2f5c1eb92f5dba7c2d76b6267805a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_CLKDIV\_0@{FSMC\_BWTR3\_CLKDIV\_0}}
\index{FSMC\_BWTR3\_CLKDIV\_0@{FSMC\_BWTR3\_CLKDIV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_CLKDIV\_0}{FSMC\_BWTR3\_CLKDIV\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad909c7569c4740c823bf4b31f93d4edb}\label{group___peripheral___registers___bits___definition_gad909c7569c4740c823bf4b31f93d4edb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_CLKDIV\_1@{FSMC\_BWTR3\_CLKDIV\_1}}
\index{FSMC\_BWTR3\_CLKDIV\_1@{FSMC\_BWTR3\_CLKDIV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_CLKDIV\_1}{FSMC\_BWTR3\_CLKDIV\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab17fdae6a3e63acc21280497e0761d15}\label{group___peripheral___registers___bits___definition_gab17fdae6a3e63acc21280497e0761d15} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_CLKDIV\_2@{FSMC\_BWTR3\_CLKDIV\_2}}
\index{FSMC\_BWTR3\_CLKDIV\_2@{FSMC\_BWTR3\_CLKDIV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_CLKDIV\_2}{FSMC\_BWTR3\_CLKDIV\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+2~((uint32\+\_\+t)0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga56fbdeda5582325eb5eea0061209adc9}\label{group___peripheral___registers___bits___definition_ga56fbdeda5582325eb5eea0061209adc9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_CLKDIV\_3@{FSMC\_BWTR3\_CLKDIV\_3}}
\index{FSMC\_BWTR3\_CLKDIV\_3@{FSMC\_BWTR3\_CLKDIV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_CLKDIV\_3}{FSMC\_BWTR3\_CLKDIV\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+3~((uint32\+\_\+t)0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gae93d9fee8a67491918526019b439a00f}\label{group___peripheral___registers___bits___definition_gae93d9fee8a67491918526019b439a00f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST@{FSMC\_BWTR3\_DATAST}}
\index{FSMC\_BWTR3\_DATAST@{FSMC\_BWTR3\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_DATAST}{FSMC\_BWTR3\_DATAST}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST~((uint32\+\_\+t)0x0000\+FF00)}

DATAST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \Hypertarget{group___peripheral___registers___bits___definition_gaf1ec40c6360faeb133cb224a6789bb51}\label{group___peripheral___registers___bits___definition_gaf1ec40c6360faeb133cb224a6789bb51} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST\_0@{FSMC\_BWTR3\_DATAST\_0}}
\index{FSMC\_BWTR3\_DATAST\_0@{FSMC\_BWTR3\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_DATAST\_0}{FSMC\_BWTR3\_DATAST\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacaf23316e44d731620f0cbde29ae9a93}\label{group___peripheral___registers___bits___definition_gacaf23316e44d731620f0cbde29ae9a93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST\_1@{FSMC\_BWTR3\_DATAST\_1}}
\index{FSMC\_BWTR3\_DATAST\_1@{FSMC\_BWTR3\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_DATAST\_1}{FSMC\_BWTR3\_DATAST\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga31686e755ef0f98078d96c08891cf8f4}\label{group___peripheral___registers___bits___definition_ga31686e755ef0f98078d96c08891cf8f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST\_2@{FSMC\_BWTR3\_DATAST\_2}}
\index{FSMC\_BWTR3\_DATAST\_2@{FSMC\_BWTR3\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_DATAST\_2}{FSMC\_BWTR3\_DATAST\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5a291f74abf021a7fe66ce8afd714c39}\label{group___peripheral___registers___bits___definition_ga5a291f74abf021a7fe66ce8afd714c39} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST\_3@{FSMC\_BWTR3\_DATAST\_3}}
\index{FSMC\_BWTR3\_DATAST\_3@{FSMC\_BWTR3\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_DATAST\_3}{FSMC\_BWTR3\_DATAST\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga05b769f726e31038cfa6bf4897453088}\label{group___peripheral___registers___bits___definition_ga05b769f726e31038cfa6bf4897453088} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATLAT@{FSMC\_BWTR3\_DATLAT}}
\index{FSMC\_BWTR3\_DATLAT@{FSMC\_BWTR3\_DATLAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_DATLAT}{FSMC\_BWTR3\_DATLAT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT~((uint32\+\_\+t)0x0\+F000000)}

DATLA\mbox{[}3\+:0\mbox{]} bits (Data latency) \Hypertarget{group___peripheral___registers___bits___definition_ga900f347cf4b9debe88252ff1d453098e}\label{group___peripheral___registers___bits___definition_ga900f347cf4b9debe88252ff1d453098e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATLAT\_0@{FSMC\_BWTR3\_DATLAT\_0}}
\index{FSMC\_BWTR3\_DATLAT\_0@{FSMC\_BWTR3\_DATLAT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_DATLAT\_0}{FSMC\_BWTR3\_DATLAT\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafb44640d0ccf25b8c8ec4b24b3600d26}\label{group___peripheral___registers___bits___definition_gafb44640d0ccf25b8c8ec4b24b3600d26} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATLAT\_1@{FSMC\_BWTR3\_DATLAT\_1}}
\index{FSMC\_BWTR3\_DATLAT\_1@{FSMC\_BWTR3\_DATLAT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_DATLAT\_1}{FSMC\_BWTR3\_DATLAT\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4a6405794f28617802ba7bd3586a5f50}\label{group___peripheral___registers___bits___definition_ga4a6405794f28617802ba7bd3586a5f50} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATLAT\_2@{FSMC\_BWTR3\_DATLAT\_2}}
\index{FSMC\_BWTR3\_DATLAT\_2@{FSMC\_BWTR3\_DATLAT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_DATLAT\_2}{FSMC\_BWTR3\_DATLAT\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga974cf9ed84e54c78ee995b02cc605706}\label{group___peripheral___registers___bits___definition_ga974cf9ed84e54c78ee995b02cc605706} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATLAT\_3@{FSMC\_BWTR3\_DATLAT\_3}}
\index{FSMC\_BWTR3\_DATLAT\_3@{FSMC\_BWTR3\_DATLAT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR3\_DATLAT\_3}{FSMC\_BWTR3\_DATLAT\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga1d13f46a945d5daf6ec339781d3926a9}\label{group___peripheral___registers___bits___definition_ga1d13f46a945d5daf6ec339781d3926a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ACCMOD@{FSMC\_BWTR4\_ACCMOD}}
\index{FSMC\_BWTR4\_ACCMOD@{FSMC\_BWTR4\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ACCMOD}{FSMC\_BWTR4\_ACCMOD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD~((uint32\+\_\+t)0x30000000)}

ACCMOD\mbox{[}1\+:0\mbox{]} bits (Access mode) \Hypertarget{group___peripheral___registers___bits___definition_ga5e30f51c68b4ac4f9efee2cd5a45943c}\label{group___peripheral___registers___bits___definition_ga5e30f51c68b4ac4f9efee2cd5a45943c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ACCMOD\_0@{FSMC\_BWTR4\_ACCMOD\_0}}
\index{FSMC\_BWTR4\_ACCMOD\_0@{FSMC\_BWTR4\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ACCMOD\_0}{FSMC\_BWTR4\_ACCMOD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+0~((uint32\+\_\+t)0x10000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf7ba26fb09f035addbe1e4c3b0d093c9}\label{group___peripheral___registers___bits___definition_gaf7ba26fb09f035addbe1e4c3b0d093c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ACCMOD\_1@{FSMC\_BWTR4\_ACCMOD\_1}}
\index{FSMC\_BWTR4\_ACCMOD\_1@{FSMC\_BWTR4\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ACCMOD\_1}{FSMC\_BWTR4\_ACCMOD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+1~((uint32\+\_\+t)0x20000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaafe1198e70d843c883260d354b7ce7b5}\label{group___peripheral___registers___bits___definition_gaafe1198e70d843c883260d354b7ce7b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDHLD@{FSMC\_BWTR4\_ADDHLD}}
\index{FSMC\_BWTR4\_ADDHLD@{FSMC\_BWTR4\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ADDHLD}{FSMC\_BWTR4\_ADDHLD}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD~((uint32\+\_\+t)0x000000\+F0)}

ADDHLD\mbox{[}3\+:0\mbox{]} bits (Address-\/hold phase duration) \Hypertarget{group___peripheral___registers___bits___definition_gac62786f538820baa3f0f8edb17ef1b74}\label{group___peripheral___registers___bits___definition_gac62786f538820baa3f0f8edb17ef1b74} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDHLD\_0@{FSMC\_BWTR4\_ADDHLD\_0}}
\index{FSMC\_BWTR4\_ADDHLD\_0@{FSMC\_BWTR4\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ADDHLD\_0}{FSMC\_BWTR4\_ADDHLD\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa69aa2d9cafe8f952721c88083c8a94e}\label{group___peripheral___registers___bits___definition_gaa69aa2d9cafe8f952721c88083c8a94e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDHLD\_1@{FSMC\_BWTR4\_ADDHLD\_1}}
\index{FSMC\_BWTR4\_ADDHLD\_1@{FSMC\_BWTR4\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ADDHLD\_1}{FSMC\_BWTR4\_ADDHLD\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4c6d991498c385991b461832fb093399}\label{group___peripheral___registers___bits___definition_ga4c6d991498c385991b461832fb093399} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDHLD\_2@{FSMC\_BWTR4\_ADDHLD\_2}}
\index{FSMC\_BWTR4\_ADDHLD\_2@{FSMC\_BWTR4\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ADDHLD\_2}{FSMC\_BWTR4\_ADDHLD\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+2~((uint32\+\_\+t)0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac744bdeb5b9ae048b1fa1a07ce9ce9d1}\label{group___peripheral___registers___bits___definition_gac744bdeb5b9ae048b1fa1a07ce9ce9d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDHLD\_3@{FSMC\_BWTR4\_ADDHLD\_3}}
\index{FSMC\_BWTR4\_ADDHLD\_3@{FSMC\_BWTR4\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ADDHLD\_3}{FSMC\_BWTR4\_ADDHLD\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+3~((uint32\+\_\+t)0x00000080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaa8c3c14faf87768beced4e297edc7bfd}\label{group___peripheral___registers___bits___definition_gaa8c3c14faf87768beced4e297edc7bfd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDSET@{FSMC\_BWTR4\_ADDSET}}
\index{FSMC\_BWTR4\_ADDSET@{FSMC\_BWTR4\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ADDSET}{FSMC\_BWTR4\_ADDSET}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET~((uint32\+\_\+t)0x0000000F)}

ADDSET\mbox{[}3\+:0\mbox{]} bits (Address setup phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga65ba73495f6192e409cc00f3e26e27e0}\label{group___peripheral___registers___bits___definition_ga65ba73495f6192e409cc00f3e26e27e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDSET\_0@{FSMC\_BWTR4\_ADDSET\_0}}
\index{FSMC\_BWTR4\_ADDSET\_0@{FSMC\_BWTR4\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ADDSET\_0}{FSMC\_BWTR4\_ADDSET\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3cc9fa3c1ceae0724f5005bb1e101775}\label{group___peripheral___registers___bits___definition_ga3cc9fa3c1ceae0724f5005bb1e101775} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDSET\_1@{FSMC\_BWTR4\_ADDSET\_1}}
\index{FSMC\_BWTR4\_ADDSET\_1@{FSMC\_BWTR4\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ADDSET\_1}{FSMC\_BWTR4\_ADDSET\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad2007941f4869504bfef23edbcc18bfa}\label{group___peripheral___registers___bits___definition_gad2007941f4869504bfef23edbcc18bfa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDSET\_2@{FSMC\_BWTR4\_ADDSET\_2}}
\index{FSMC\_BWTR4\_ADDSET\_2@{FSMC\_BWTR4\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ADDSET\_2}{FSMC\_BWTR4\_ADDSET\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gabcde23639f64241d95b02f5b950ef3cc}\label{group___peripheral___registers___bits___definition_gabcde23639f64241d95b02f5b950ef3cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDSET\_3@{FSMC\_BWTR4\_ADDSET\_3}}
\index{FSMC\_BWTR4\_ADDSET\_3@{FSMC\_BWTR4\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_ADDSET\_3}{FSMC\_BWTR4\_ADDSET\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gace3c57c780586c96ef5756d642c3bd01}\label{group___peripheral___registers___bits___definition_gace3c57c780586c96ef5756d642c3bd01} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_CLKDIV@{FSMC\_BWTR4\_CLKDIV}}
\index{FSMC\_BWTR4\_CLKDIV@{FSMC\_BWTR4\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_CLKDIV}{FSMC\_BWTR4\_CLKDIV}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV~((uint32\+\_\+t)0x00\+F00000)}

CLKDIV\mbox{[}3\+:0\mbox{]} bits (Clock divide ratio) \Hypertarget{group___peripheral___registers___bits___definition_ga8eae837a65cdce995c6fc43afd196e76}\label{group___peripheral___registers___bits___definition_ga8eae837a65cdce995c6fc43afd196e76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_CLKDIV\_0@{FSMC\_BWTR4\_CLKDIV\_0}}
\index{FSMC\_BWTR4\_CLKDIV\_0@{FSMC\_BWTR4\_CLKDIV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_CLKDIV\_0}{FSMC\_BWTR4\_CLKDIV\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga265d50716e1b6ae2395f0da696b4d12a}\label{group___peripheral___registers___bits___definition_ga265d50716e1b6ae2395f0da696b4d12a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_CLKDIV\_1@{FSMC\_BWTR4\_CLKDIV\_1}}
\index{FSMC\_BWTR4\_CLKDIV\_1@{FSMC\_BWTR4\_CLKDIV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_CLKDIV\_1}{FSMC\_BWTR4\_CLKDIV\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga095f121a1739bcc61e40f2fbb5e8b6a0}\label{group___peripheral___registers___bits___definition_ga095f121a1739bcc61e40f2fbb5e8b6a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_CLKDIV\_2@{FSMC\_BWTR4\_CLKDIV\_2}}
\index{FSMC\_BWTR4\_CLKDIV\_2@{FSMC\_BWTR4\_CLKDIV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_CLKDIV\_2}{FSMC\_BWTR4\_CLKDIV\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+2~((uint32\+\_\+t)0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga11d5deb7f2aed21baeb4df3015440bc2}\label{group___peripheral___registers___bits___definition_ga11d5deb7f2aed21baeb4df3015440bc2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_CLKDIV\_3@{FSMC\_BWTR4\_CLKDIV\_3}}
\index{FSMC\_BWTR4\_CLKDIV\_3@{FSMC\_BWTR4\_CLKDIV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_CLKDIV\_3}{FSMC\_BWTR4\_CLKDIV\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+3~((uint32\+\_\+t)0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga6656c89aac87fc226c0e80f8f753abeb}\label{group___peripheral___registers___bits___definition_ga6656c89aac87fc226c0e80f8f753abeb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST@{FSMC\_BWTR4\_DATAST}}
\index{FSMC\_BWTR4\_DATAST@{FSMC\_BWTR4\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_DATAST}{FSMC\_BWTR4\_DATAST}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST~((uint32\+\_\+t)0x0000\+FF00)}

DATAST \mbox{[}3\+:0\mbox{]} bits (Data-\/phase duration) \Hypertarget{group___peripheral___registers___bits___definition_ga5636aaec144530e1c46e819b62c95f09}\label{group___peripheral___registers___bits___definition_ga5636aaec144530e1c46e819b62c95f09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST\_0@{FSMC\_BWTR4\_DATAST\_0}}
\index{FSMC\_BWTR4\_DATAST\_0@{FSMC\_BWTR4\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_DATAST\_0}{FSMC\_BWTR4\_DATAST\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga19eb9fccff444a00caf75b9d20a143ed}\label{group___peripheral___registers___bits___definition_ga19eb9fccff444a00caf75b9d20a143ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST\_1@{FSMC\_BWTR4\_DATAST\_1}}
\index{FSMC\_BWTR4\_DATAST\_1@{FSMC\_BWTR4\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_DATAST\_1}{FSMC\_BWTR4\_DATAST\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa40f9fa60ddb69fdcdcdface743f2c26}\label{group___peripheral___registers___bits___definition_gaa40f9fa60ddb69fdcdcdface743f2c26} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST\_2@{FSMC\_BWTR4\_DATAST\_2}}
\index{FSMC\_BWTR4\_DATAST\_2@{FSMC\_BWTR4\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_DATAST\_2}{FSMC\_BWTR4\_DATAST\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gafa173c5ff9a7d316cd67897f8e36dbf5}\label{group___peripheral___registers___bits___definition_gafa173c5ff9a7d316cd67897f8e36dbf5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST\_3@{FSMC\_BWTR4\_DATAST\_3}}
\index{FSMC\_BWTR4\_DATAST\_3@{FSMC\_BWTR4\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_DATAST\_3}{FSMC\_BWTR4\_DATAST\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaa6f7e16866ecede5f4258c05d95f571b}\label{group___peripheral___registers___bits___definition_gaa6f7e16866ecede5f4258c05d95f571b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATLAT@{FSMC\_BWTR4\_DATLAT}}
\index{FSMC\_BWTR4\_DATLAT@{FSMC\_BWTR4\_DATLAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_DATLAT}{FSMC\_BWTR4\_DATLAT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT~((uint32\+\_\+t)0x0\+F000000)}

DATLA\mbox{[}3\+:0\mbox{]} bits (Data latency) \Hypertarget{group___peripheral___registers___bits___definition_ga9841723700d2b9611be2e7a7b0f19c33}\label{group___peripheral___registers___bits___definition_ga9841723700d2b9611be2e7a7b0f19c33} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATLAT\_0@{FSMC\_BWTR4\_DATLAT\_0}}
\index{FSMC\_BWTR4\_DATLAT\_0@{FSMC\_BWTR4\_DATLAT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_DATLAT\_0}{FSMC\_BWTR4\_DATLAT\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad628c523ceee80e41c02dd4502baee2c}\label{group___peripheral___registers___bits___definition_gad628c523ceee80e41c02dd4502baee2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATLAT\_1@{FSMC\_BWTR4\_DATLAT\_1}}
\index{FSMC\_BWTR4\_DATLAT\_1@{FSMC\_BWTR4\_DATLAT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_DATLAT\_1}{FSMC\_BWTR4\_DATLAT\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gafee2951c0bea4329727767db1bb96a4f}\label{group___peripheral___registers___bits___definition_gafee2951c0bea4329727767db1bb96a4f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATLAT\_2@{FSMC\_BWTR4\_DATLAT\_2}}
\index{FSMC\_BWTR4\_DATLAT\_2@{FSMC\_BWTR4\_DATLAT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_DATLAT\_2}{FSMC\_BWTR4\_DATLAT\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1020e605f8a52d9fd857d3b91d23bf7a}\label{group___peripheral___registers___bits___definition_ga1020e605f8a52d9fd857d3b91d23bf7a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATLAT\_3@{FSMC\_BWTR4\_DATLAT\_3}}
\index{FSMC\_BWTR4\_DATLAT\_3@{FSMC\_BWTR4\_DATLAT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_BWTR4\_DATLAT\_3}{FSMC\_BWTR4\_DATLAT\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga43da355ad2eb7d974488a02921b1b2ba}\label{group___peripheral___registers___bits___definition_ga43da355ad2eb7d974488a02921b1b2ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_ECCR2\_ECC2@{FSMC\_ECCR2\_ECC2}}
\index{FSMC\_ECCR2\_ECC2@{FSMC\_ECCR2\_ECC2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_ECCR2\_ECC2}{FSMC\_ECCR2\_ECC2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+ECCR2\+\_\+\+ECC2~((uint32\+\_\+t)0x\+FFFFFFFF)}

ECC result \Hypertarget{group___peripheral___registers___bits___definition_ga798b288a17d84edc99ff1f5f81cf70be}\label{group___peripheral___registers___bits___definition_ga798b288a17d84edc99ff1f5f81cf70be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_ECCR3\_ECC3@{FSMC\_ECCR3\_ECC3}}
\index{FSMC\_ECCR3\_ECC3@{FSMC\_ECCR3\_ECC3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_ECCR3\_ECC3}{FSMC\_ECCR3\_ECC3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+ECCR3\+\_\+\+ECC3~((uint32\+\_\+t)0x\+FFFFFFFF)}

ECC result \Hypertarget{group___peripheral___registers___bits___definition_gae2726cd505612675158551fd9eed763f}\label{group___peripheral___registers___bits___definition_gae2726cd505612675158551fd9eed763f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2@{FSMC\_PATT2\_ATTHIZ2}}
\index{FSMC\_PATT2\_ATTHIZ2@{FSMC\_PATT2\_ATTHIZ2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHIZ2}{FSMC\_PATT2\_ATTHIZ2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2~((uint32\+\_\+t)0x\+FF000000)}

ATTHIZ2\mbox{[}7\+:0\mbox{]} bits (Attribute memory 2 databus HiZ time) \Hypertarget{group___peripheral___registers___bits___definition_gae1ff9b8faa8372116ca931826d18a9c7}\label{group___peripheral___registers___bits___definition_gae1ff9b8faa8372116ca931826d18a9c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_0@{FSMC\_PATT2\_ATTHIZ2\_0}}
\index{FSMC\_PATT2\_ATTHIZ2\_0@{FSMC\_PATT2\_ATTHIZ2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHIZ2\_0}{FSMC\_PATT2\_ATTHIZ2\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaac4081b55783073164985488c9d4d6b8}\label{group___peripheral___registers___bits___definition_gaac4081b55783073164985488c9d4d6b8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_1@{FSMC\_PATT2\_ATTHIZ2\_1}}
\index{FSMC\_PATT2\_ATTHIZ2\_1@{FSMC\_PATT2\_ATTHIZ2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHIZ2\_1}{FSMC\_PATT2\_ATTHIZ2\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa3cc10b4217452bae11c69ed9f6f1844}\label{group___peripheral___registers___bits___definition_gaa3cc10b4217452bae11c69ed9f6f1844} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_2@{FSMC\_PATT2\_ATTHIZ2\_2}}
\index{FSMC\_PATT2\_ATTHIZ2\_2@{FSMC\_PATT2\_ATTHIZ2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHIZ2\_2}{FSMC\_PATT2\_ATTHIZ2\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga93e2929a1bcde578f374bbebaa9482d1}\label{group___peripheral___registers___bits___definition_ga93e2929a1bcde578f374bbebaa9482d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_3@{FSMC\_PATT2\_ATTHIZ2\_3}}
\index{FSMC\_PATT2\_ATTHIZ2\_3@{FSMC\_PATT2\_ATTHIZ2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHIZ2\_3}{FSMC\_PATT2\_ATTHIZ2\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gac536419b5ef258fa3f9140387e2f134f}\label{group___peripheral___registers___bits___definition_gac536419b5ef258fa3f9140387e2f134f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_4@{FSMC\_PATT2\_ATTHIZ2\_4}}
\index{FSMC\_PATT2\_ATTHIZ2\_4@{FSMC\_PATT2\_ATTHIZ2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHIZ2\_4}{FSMC\_PATT2\_ATTHIZ2\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+4~((uint32\+\_\+t)0x10000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga5deab3153671ff06832dd651372f9ca7}\label{group___peripheral___registers___bits___definition_ga5deab3153671ff06832dd651372f9ca7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_5@{FSMC\_PATT2\_ATTHIZ2\_5}}
\index{FSMC\_PATT2\_ATTHIZ2\_5@{FSMC\_PATT2\_ATTHIZ2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHIZ2\_5}{FSMC\_PATT2\_ATTHIZ2\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+5~((uint32\+\_\+t)0x20000000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga047723a357976aca5bdf6575327986d2}\label{group___peripheral___registers___bits___definition_ga047723a357976aca5bdf6575327986d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_6@{FSMC\_PATT2\_ATTHIZ2\_6}}
\index{FSMC\_PATT2\_ATTHIZ2\_6@{FSMC\_PATT2\_ATTHIZ2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHIZ2\_6}{FSMC\_PATT2\_ATTHIZ2\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+6~((uint32\+\_\+t)0x40000000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga859a5af02e12a11e7548085e9e186547}\label{group___peripheral___registers___bits___definition_ga859a5af02e12a11e7548085e9e186547} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_7@{FSMC\_PATT2\_ATTHIZ2\_7}}
\index{FSMC\_PATT2\_ATTHIZ2\_7@{FSMC\_PATT2\_ATTHIZ2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHIZ2\_7}{FSMC\_PATT2\_ATTHIZ2\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+7~((uint32\+\_\+t)0x80000000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gad007c3c6fbef432a5e6bb08bd6e0b1ce}\label{group___peripheral___registers___bits___definition_gad007c3c6fbef432a5e6bb08bd6e0b1ce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2@{FSMC\_PATT2\_ATTHOLD2}}
\index{FSMC\_PATT2\_ATTHOLD2@{FSMC\_PATT2\_ATTHOLD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHOLD2}{FSMC\_PATT2\_ATTHOLD2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2~((uint32\+\_\+t)0x00\+FF0000)}

ATTHOLD2\mbox{[}7\+:0\mbox{]} bits (Attribute memory 2 hold time) \Hypertarget{group___peripheral___registers___bits___definition_ga5b5e19eb38592e84b9c0f3f57df51892}\label{group___peripheral___registers___bits___definition_ga5b5e19eb38592e84b9c0f3f57df51892} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_0@{FSMC\_PATT2\_ATTHOLD2\_0}}
\index{FSMC\_PATT2\_ATTHOLD2\_0@{FSMC\_PATT2\_ATTHOLD2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHOLD2\_0}{FSMC\_PATT2\_ATTHOLD2\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga13dface112bf1300689a4f00ba31abac}\label{group___peripheral___registers___bits___definition_ga13dface112bf1300689a4f00ba31abac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_1@{FSMC\_PATT2\_ATTHOLD2\_1}}
\index{FSMC\_PATT2\_ATTHOLD2\_1@{FSMC\_PATT2\_ATTHOLD2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHOLD2\_1}{FSMC\_PATT2\_ATTHOLD2\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaea0e1b34ac27f20c85db0f96eaeff994}\label{group___peripheral___registers___bits___definition_gaea0e1b34ac27f20c85db0f96eaeff994} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_2@{FSMC\_PATT2\_ATTHOLD2\_2}}
\index{FSMC\_PATT2\_ATTHOLD2\_2@{FSMC\_PATT2\_ATTHOLD2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHOLD2\_2}{FSMC\_PATT2\_ATTHOLD2\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1582860673c5e72f9441095d5af7b8ad}\label{group___peripheral___registers___bits___definition_ga1582860673c5e72f9441095d5af7b8ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_3@{FSMC\_PATT2\_ATTHOLD2\_3}}
\index{FSMC\_PATT2\_ATTHOLD2\_3@{FSMC\_PATT2\_ATTHOLD2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHOLD2\_3}{FSMC\_PATT2\_ATTHOLD2\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gacdd679f3b80617291639cafcdd8f77d1}\label{group___peripheral___registers___bits___definition_gacdd679f3b80617291639cafcdd8f77d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_4@{FSMC\_PATT2\_ATTHOLD2\_4}}
\index{FSMC\_PATT2\_ATTHOLD2\_4@{FSMC\_PATT2\_ATTHOLD2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHOLD2\_4}{FSMC\_PATT2\_ATTHOLD2\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+4~((uint32\+\_\+t)0x00100000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga34e89cd935ec26279bc9876d9dd07b07}\label{group___peripheral___registers___bits___definition_ga34e89cd935ec26279bc9876d9dd07b07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_5@{FSMC\_PATT2\_ATTHOLD2\_5}}
\index{FSMC\_PATT2\_ATTHOLD2\_5@{FSMC\_PATT2\_ATTHOLD2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHOLD2\_5}{FSMC\_PATT2\_ATTHOLD2\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+5~((uint32\+\_\+t)0x00200000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga12c42d6d5746ef8d763d36b04f6e4644}\label{group___peripheral___registers___bits___definition_ga12c42d6d5746ef8d763d36b04f6e4644} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_6@{FSMC\_PATT2\_ATTHOLD2\_6}}
\index{FSMC\_PATT2\_ATTHOLD2\_6@{FSMC\_PATT2\_ATTHOLD2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHOLD2\_6}{FSMC\_PATT2\_ATTHOLD2\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+6~((uint32\+\_\+t)0x00400000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga93558ba1372a3709316b4734160b3874}\label{group___peripheral___registers___bits___definition_ga93558ba1372a3709316b4734160b3874} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_7@{FSMC\_PATT2\_ATTHOLD2\_7}}
\index{FSMC\_PATT2\_ATTHOLD2\_7@{FSMC\_PATT2\_ATTHOLD2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTHOLD2\_7}{FSMC\_PATT2\_ATTHOLD2\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+7~((uint32\+\_\+t)0x00800000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gaab6cd1418de73ee3b214be589912e45f}\label{group___peripheral___registers___bits___definition_gaab6cd1418de73ee3b214be589912e45f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2@{FSMC\_PATT2\_ATTSET2}}
\index{FSMC\_PATT2\_ATTSET2@{FSMC\_PATT2\_ATTSET2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTSET2}{FSMC\_PATT2\_ATTSET2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2~((uint32\+\_\+t)0x000000\+FF)}

ATTSET2\mbox{[}7\+:0\mbox{]} bits (Attribute memory 2 setup time) \Hypertarget{group___peripheral___registers___bits___definition_gaab4718770edfb1b9b96df7410a58f79b}\label{group___peripheral___registers___bits___definition_gaab4718770edfb1b9b96df7410a58f79b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_0@{FSMC\_PATT2\_ATTSET2\_0}}
\index{FSMC\_PATT2\_ATTSET2\_0@{FSMC\_PATT2\_ATTSET2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTSET2\_0}{FSMC\_PATT2\_ATTSET2\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4cde8c8360b22a3fb63615b4274653c9}\label{group___peripheral___registers___bits___definition_ga4cde8c8360b22a3fb63615b4274653c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_1@{FSMC\_PATT2\_ATTSET2\_1}}
\index{FSMC\_PATT2\_ATTSET2\_1@{FSMC\_PATT2\_ATTSET2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTSET2\_1}{FSMC\_PATT2\_ATTSET2\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae80034b8760da9dd1faaf7e326b6002a}\label{group___peripheral___registers___bits___definition_gae80034b8760da9dd1faaf7e326b6002a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_2@{FSMC\_PATT2\_ATTSET2\_2}}
\index{FSMC\_PATT2\_ATTSET2\_2@{FSMC\_PATT2\_ATTSET2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTSET2\_2}{FSMC\_PATT2\_ATTSET2\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga11924ff951b3e939d2d20807901a82bf}\label{group___peripheral___registers___bits___definition_ga11924ff951b3e939d2d20807901a82bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_3@{FSMC\_PATT2\_ATTSET2\_3}}
\index{FSMC\_PATT2\_ATTSET2\_3@{FSMC\_PATT2\_ATTSET2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTSET2\_3}{FSMC\_PATT2\_ATTSET2\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gad1b81efbb998d5e86685075396fd83b0}\label{group___peripheral___registers___bits___definition_gad1b81efbb998d5e86685075396fd83b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_4@{FSMC\_PATT2\_ATTSET2\_4}}
\index{FSMC\_PATT2\_ATTSET2\_4@{FSMC\_PATT2\_ATTSET2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTSET2\_4}{FSMC\_PATT2\_ATTSET2\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+4~((uint32\+\_\+t)0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga3e89896b03049ad636484b44c7ecd670}\label{group___peripheral___registers___bits___definition_ga3e89896b03049ad636484b44c7ecd670} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_5@{FSMC\_PATT2\_ATTSET2\_5}}
\index{FSMC\_PATT2\_ATTSET2\_5@{FSMC\_PATT2\_ATTSET2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTSET2\_5}{FSMC\_PATT2\_ATTSET2\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+5~((uint32\+\_\+t)0x00000020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gac751391f5acb1f3229ca65a3424d316d}\label{group___peripheral___registers___bits___definition_gac751391f5acb1f3229ca65a3424d316d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_6@{FSMC\_PATT2\_ATTSET2\_6}}
\index{FSMC\_PATT2\_ATTSET2\_6@{FSMC\_PATT2\_ATTSET2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTSET2\_6}{FSMC\_PATT2\_ATTSET2\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+6~((uint32\+\_\+t)0x00000040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gabb0f3115642332e5aef5cfa1b6b719d8}\label{group___peripheral___registers___bits___definition_gabb0f3115642332e5aef5cfa1b6b719d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_7@{FSMC\_PATT2\_ATTSET2\_7}}
\index{FSMC\_PATT2\_ATTSET2\_7@{FSMC\_PATT2\_ATTSET2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTSET2\_7}{FSMC\_PATT2\_ATTSET2\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+7~((uint32\+\_\+t)0x00000080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga6fda97184969b04e909ac97d31da48e6}\label{group___peripheral___registers___bits___definition_ga6fda97184969b04e909ac97d31da48e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2@{FSMC\_PATT2\_ATTWAIT2}}
\index{FSMC\_PATT2\_ATTWAIT2@{FSMC\_PATT2\_ATTWAIT2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTWAIT2}{FSMC\_PATT2\_ATTWAIT2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2~((uint32\+\_\+t)0x0000\+FF00)}

ATTWAIT2\mbox{[}7\+:0\mbox{]} bits (Attribute memory 2 wait time) \Hypertarget{group___peripheral___registers___bits___definition_gaf43a2874230fbe9b87f9495a736b9363}\label{group___peripheral___registers___bits___definition_gaf43a2874230fbe9b87f9495a736b9363} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_0@{FSMC\_PATT2\_ATTWAIT2\_0}}
\index{FSMC\_PATT2\_ATTWAIT2\_0@{FSMC\_PATT2\_ATTWAIT2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTWAIT2\_0}{FSMC\_PATT2\_ATTWAIT2\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaad30fbb45343ced8deb9bbc062dba46b}\label{group___peripheral___registers___bits___definition_gaad30fbb45343ced8deb9bbc062dba46b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_1@{FSMC\_PATT2\_ATTWAIT2\_1}}
\index{FSMC\_PATT2\_ATTWAIT2\_1@{FSMC\_PATT2\_ATTWAIT2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTWAIT2\_1}{FSMC\_PATT2\_ATTWAIT2\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae78c7794f66cd2063464ab2e6ef2bd07}\label{group___peripheral___registers___bits___definition_gae78c7794f66cd2063464ab2e6ef2bd07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_2@{FSMC\_PATT2\_ATTWAIT2\_2}}
\index{FSMC\_PATT2\_ATTWAIT2\_2@{FSMC\_PATT2\_ATTWAIT2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTWAIT2\_2}{FSMC\_PATT2\_ATTWAIT2\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga82c2de9009c75560a342122937b25853}\label{group___peripheral___registers___bits___definition_ga82c2de9009c75560a342122937b25853} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_3@{FSMC\_PATT2\_ATTWAIT2\_3}}
\index{FSMC\_PATT2\_ATTWAIT2\_3@{FSMC\_PATT2\_ATTWAIT2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTWAIT2\_3}{FSMC\_PATT2\_ATTWAIT2\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gae80b6a2fc197435f6b50b4ba035fb5fe}\label{group___peripheral___registers___bits___definition_gae80b6a2fc197435f6b50b4ba035fb5fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_4@{FSMC\_PATT2\_ATTWAIT2\_4}}
\index{FSMC\_PATT2\_ATTWAIT2\_4@{FSMC\_PATT2\_ATTWAIT2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTWAIT2\_4}{FSMC\_PATT2\_ATTWAIT2\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+4~((uint32\+\_\+t)0x00001000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gac924773c5fcbee73186600247618d10b}\label{group___peripheral___registers___bits___definition_gac924773c5fcbee73186600247618d10b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_5@{FSMC\_PATT2\_ATTWAIT2\_5}}
\index{FSMC\_PATT2\_ATTWAIT2\_5@{FSMC\_PATT2\_ATTWAIT2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTWAIT2\_5}{FSMC\_PATT2\_ATTWAIT2\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+5~((uint32\+\_\+t)0x00002000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga70b22c0b9a32e473f0eb56952ba58d95}\label{group___peripheral___registers___bits___definition_ga70b22c0b9a32e473f0eb56952ba58d95} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_6@{FSMC\_PATT2\_ATTWAIT2\_6}}
\index{FSMC\_PATT2\_ATTWAIT2\_6@{FSMC\_PATT2\_ATTWAIT2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTWAIT2\_6}{FSMC\_PATT2\_ATTWAIT2\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+6~((uint32\+\_\+t)0x00004000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga2ade8feb15ddcef159ccf3ff55fb0c24}\label{group___peripheral___registers___bits___definition_ga2ade8feb15ddcef159ccf3ff55fb0c24} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_7@{FSMC\_PATT2\_ATTWAIT2\_7}}
\index{FSMC\_PATT2\_ATTWAIT2\_7@{FSMC\_PATT2\_ATTWAIT2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT2\_ATTWAIT2\_7}{FSMC\_PATT2\_ATTWAIT2\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+7~((uint32\+\_\+t)0x00008000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gaea9d34b131aa7db353eef060ca37788c}\label{group___peripheral___registers___bits___definition_gaea9d34b131aa7db353eef060ca37788c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3@{FSMC\_PATT3\_ATTHIZ3}}
\index{FSMC\_PATT3\_ATTHIZ3@{FSMC\_PATT3\_ATTHIZ3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHIZ3}{FSMC\_PATT3\_ATTHIZ3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3~((uint32\+\_\+t)0x\+FF000000)}

ATTHIZ3\mbox{[}7\+:0\mbox{]} bits (Attribute memory 3 databus HiZ time) \Hypertarget{group___peripheral___registers___bits___definition_ga5bc6736af23f6f033568e0085cd19964}\label{group___peripheral___registers___bits___definition_ga5bc6736af23f6f033568e0085cd19964} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_0@{FSMC\_PATT3\_ATTHIZ3\_0}}
\index{FSMC\_PATT3\_ATTHIZ3\_0@{FSMC\_PATT3\_ATTHIZ3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHIZ3\_0}{FSMC\_PATT3\_ATTHIZ3\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga41270d0ae8670f39b886b49e47e8195b}\label{group___peripheral___registers___bits___definition_ga41270d0ae8670f39b886b49e47e8195b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_1@{FSMC\_PATT3\_ATTHIZ3\_1}}
\index{FSMC\_PATT3\_ATTHIZ3\_1@{FSMC\_PATT3\_ATTHIZ3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHIZ3\_1}{FSMC\_PATT3\_ATTHIZ3\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga988ec453492aafacf205895c5398caf2}\label{group___peripheral___registers___bits___definition_ga988ec453492aafacf205895c5398caf2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_2@{FSMC\_PATT3\_ATTHIZ3\_2}}
\index{FSMC\_PATT3\_ATTHIZ3\_2@{FSMC\_PATT3\_ATTHIZ3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHIZ3\_2}{FSMC\_PATT3\_ATTHIZ3\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga48885375147c060687bbccc6a234ce39}\label{group___peripheral___registers___bits___definition_ga48885375147c060687bbccc6a234ce39} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_3@{FSMC\_PATT3\_ATTHIZ3\_3}}
\index{FSMC\_PATT3\_ATTHIZ3\_3@{FSMC\_PATT3\_ATTHIZ3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHIZ3\_3}{FSMC\_PATT3\_ATTHIZ3\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5ea193881223470d7b6a6ca3e3474a84}\label{group___peripheral___registers___bits___definition_ga5ea193881223470d7b6a6ca3e3474a84} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_4@{FSMC\_PATT3\_ATTHIZ3\_4}}
\index{FSMC\_PATT3\_ATTHIZ3\_4@{FSMC\_PATT3\_ATTHIZ3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHIZ3\_4}{FSMC\_PATT3\_ATTHIZ3\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+4~((uint32\+\_\+t)0x10000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga7ab1f4cb68cfb8717d2b29e3a84987b1}\label{group___peripheral___registers___bits___definition_ga7ab1f4cb68cfb8717d2b29e3a84987b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_5@{FSMC\_PATT3\_ATTHIZ3\_5}}
\index{FSMC\_PATT3\_ATTHIZ3\_5@{FSMC\_PATT3\_ATTHIZ3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHIZ3\_5}{FSMC\_PATT3\_ATTHIZ3\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+5~((uint32\+\_\+t)0x20000000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga44fd348b342ec248b821123f3310f475}\label{group___peripheral___registers___bits___definition_ga44fd348b342ec248b821123f3310f475} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_6@{FSMC\_PATT3\_ATTHIZ3\_6}}
\index{FSMC\_PATT3\_ATTHIZ3\_6@{FSMC\_PATT3\_ATTHIZ3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHIZ3\_6}{FSMC\_PATT3\_ATTHIZ3\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+6~((uint32\+\_\+t)0x40000000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga0ff1a3acc9bbab229000d48845ea1863}\label{group___peripheral___registers___bits___definition_ga0ff1a3acc9bbab229000d48845ea1863} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_7@{FSMC\_PATT3\_ATTHIZ3\_7}}
\index{FSMC\_PATT3\_ATTHIZ3\_7@{FSMC\_PATT3\_ATTHIZ3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHIZ3\_7}{FSMC\_PATT3\_ATTHIZ3\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+7~((uint32\+\_\+t)0x80000000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gab3a2e634d0f5e3c9716c0910e1efda60}\label{group___peripheral___registers___bits___definition_gab3a2e634d0f5e3c9716c0910e1efda60} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3@{FSMC\_PATT3\_ATTHOLD3}}
\index{FSMC\_PATT3\_ATTHOLD3@{FSMC\_PATT3\_ATTHOLD3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHOLD3}{FSMC\_PATT3\_ATTHOLD3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3~((uint32\+\_\+t)0x00\+FF0000)}

ATTHOLD3\mbox{[}7\+:0\mbox{]} bits (Attribute memory 3 hold time) \Hypertarget{group___peripheral___registers___bits___definition_gad34a9f1b84d670c4132c56fa30ca26f0}\label{group___peripheral___registers___bits___definition_gad34a9f1b84d670c4132c56fa30ca26f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_0@{FSMC\_PATT3\_ATTHOLD3\_0}}
\index{FSMC\_PATT3\_ATTHOLD3\_0@{FSMC\_PATT3\_ATTHOLD3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHOLD3\_0}{FSMC\_PATT3\_ATTHOLD3\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga5b2ed392d654694fc330c6721bed5728}\label{group___peripheral___registers___bits___definition_ga5b2ed392d654694fc330c6721bed5728} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_1@{FSMC\_PATT3\_ATTHOLD3\_1}}
\index{FSMC\_PATT3\_ATTHOLD3\_1@{FSMC\_PATT3\_ATTHOLD3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHOLD3\_1}{FSMC\_PATT3\_ATTHOLD3\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga679d3ea50788981dac810ec62bc372f0}\label{group___peripheral___registers___bits___definition_ga679d3ea50788981dac810ec62bc372f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_2@{FSMC\_PATT3\_ATTHOLD3\_2}}
\index{FSMC\_PATT3\_ATTHOLD3\_2@{FSMC\_PATT3\_ATTHOLD3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHOLD3\_2}{FSMC\_PATT3\_ATTHOLD3\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga75d74cf52f238826e87d3a3c27b52acc}\label{group___peripheral___registers___bits___definition_ga75d74cf52f238826e87d3a3c27b52acc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_3@{FSMC\_PATT3\_ATTHOLD3\_3}}
\index{FSMC\_PATT3\_ATTHOLD3\_3@{FSMC\_PATT3\_ATTHOLD3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHOLD3\_3}{FSMC\_PATT3\_ATTHOLD3\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaa8d656d40279e1655a6682dcc2762e92}\label{group___peripheral___registers___bits___definition_gaa8d656d40279e1655a6682dcc2762e92} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_4@{FSMC\_PATT3\_ATTHOLD3\_4}}
\index{FSMC\_PATT3\_ATTHOLD3\_4@{FSMC\_PATT3\_ATTHOLD3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHOLD3\_4}{FSMC\_PATT3\_ATTHOLD3\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+4~((uint32\+\_\+t)0x00100000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gafee75f2fcf37e20e983732f258f85371}\label{group___peripheral___registers___bits___definition_gafee75f2fcf37e20e983732f258f85371} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_5@{FSMC\_PATT3\_ATTHOLD3\_5}}
\index{FSMC\_PATT3\_ATTHOLD3\_5@{FSMC\_PATT3\_ATTHOLD3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHOLD3\_5}{FSMC\_PATT3\_ATTHOLD3\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+5~((uint32\+\_\+t)0x00200000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga777b93e1e3c802ede605644d3ff3bba7}\label{group___peripheral___registers___bits___definition_ga777b93e1e3c802ede605644d3ff3bba7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_6@{FSMC\_PATT3\_ATTHOLD3\_6}}
\index{FSMC\_PATT3\_ATTHOLD3\_6@{FSMC\_PATT3\_ATTHOLD3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHOLD3\_6}{FSMC\_PATT3\_ATTHOLD3\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+6~((uint32\+\_\+t)0x00400000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga39acada8d54a7a14d3838d042397bd74}\label{group___peripheral___registers___bits___definition_ga39acada8d54a7a14d3838d042397bd74} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_7@{FSMC\_PATT3\_ATTHOLD3\_7}}
\index{FSMC\_PATT3\_ATTHOLD3\_7@{FSMC\_PATT3\_ATTHOLD3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTHOLD3\_7}{FSMC\_PATT3\_ATTHOLD3\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+7~((uint32\+\_\+t)0x00800000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gae0487c57e948411f16c3a35927e60dd5}\label{group___peripheral___registers___bits___definition_gae0487c57e948411f16c3a35927e60dd5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3@{FSMC\_PATT3\_ATTSET3}}
\index{FSMC\_PATT3\_ATTSET3@{FSMC\_PATT3\_ATTSET3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTSET3}{FSMC\_PATT3\_ATTSET3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3~((uint32\+\_\+t)0x000000\+FF)}

ATTSET3\mbox{[}7\+:0\mbox{]} bits (Attribute memory 3 setup time) \Hypertarget{group___peripheral___registers___bits___definition_ga0e68a5b1bb5996422eac084d586359d4}\label{group___peripheral___registers___bits___definition_ga0e68a5b1bb5996422eac084d586359d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_0@{FSMC\_PATT3\_ATTSET3\_0}}
\index{FSMC\_PATT3\_ATTSET3\_0@{FSMC\_PATT3\_ATTSET3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTSET3\_0}{FSMC\_PATT3\_ATTSET3\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga2d8bd09ad36ab8cae67f87cb930ea428}\label{group___peripheral___registers___bits___definition_ga2d8bd09ad36ab8cae67f87cb930ea428} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_1@{FSMC\_PATT3\_ATTSET3\_1}}
\index{FSMC\_PATT3\_ATTSET3\_1@{FSMC\_PATT3\_ATTSET3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTSET3\_1}{FSMC\_PATT3\_ATTSET3\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga29b9389601899ce2731c612ad05d9a96}\label{group___peripheral___registers___bits___definition_ga29b9389601899ce2731c612ad05d9a96} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_2@{FSMC\_PATT3\_ATTSET3\_2}}
\index{FSMC\_PATT3\_ATTSET3\_2@{FSMC\_PATT3\_ATTSET3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTSET3\_2}{FSMC\_PATT3\_ATTSET3\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga97893656a7b65ec5420382de0b264a11}\label{group___peripheral___registers___bits___definition_ga97893656a7b65ec5420382de0b264a11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_3@{FSMC\_PATT3\_ATTSET3\_3}}
\index{FSMC\_PATT3\_ATTSET3\_3@{FSMC\_PATT3\_ATTSET3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTSET3\_3}{FSMC\_PATT3\_ATTSET3\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga9a6993a1cc304b9300bdc365c2827d43}\label{group___peripheral___registers___bits___definition_ga9a6993a1cc304b9300bdc365c2827d43} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_4@{FSMC\_PATT3\_ATTSET3\_4}}
\index{FSMC\_PATT3\_ATTSET3\_4@{FSMC\_PATT3\_ATTSET3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTSET3\_4}{FSMC\_PATT3\_ATTSET3\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+4~((uint32\+\_\+t)0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8cf65f61ce823183c3866607cab6bd09}\label{group___peripheral___registers___bits___definition_ga8cf65f61ce823183c3866607cab6bd09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_5@{FSMC\_PATT3\_ATTSET3\_5}}
\index{FSMC\_PATT3\_ATTSET3\_5@{FSMC\_PATT3\_ATTSET3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTSET3\_5}{FSMC\_PATT3\_ATTSET3\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+5~((uint32\+\_\+t)0x00000020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gab2d5a3dd16094a6279766692694aa16b}\label{group___peripheral___registers___bits___definition_gab2d5a3dd16094a6279766692694aa16b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_6@{FSMC\_PATT3\_ATTSET3\_6}}
\index{FSMC\_PATT3\_ATTSET3\_6@{FSMC\_PATT3\_ATTSET3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTSET3\_6}{FSMC\_PATT3\_ATTSET3\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+6~((uint32\+\_\+t)0x00000040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga7668853b7956cdb13fd73ed10faf4526}\label{group___peripheral___registers___bits___definition_ga7668853b7956cdb13fd73ed10faf4526} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_7@{FSMC\_PATT3\_ATTSET3\_7}}
\index{FSMC\_PATT3\_ATTSET3\_7@{FSMC\_PATT3\_ATTSET3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTSET3\_7}{FSMC\_PATT3\_ATTSET3\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+7~((uint32\+\_\+t)0x00000080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gad8aaf4c77a663cab07ac6c365a271599}\label{group___peripheral___registers___bits___definition_gad8aaf4c77a663cab07ac6c365a271599} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3@{FSMC\_PATT3\_ATTWAIT3}}
\index{FSMC\_PATT3\_ATTWAIT3@{FSMC\_PATT3\_ATTWAIT3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTWAIT3}{FSMC\_PATT3\_ATTWAIT3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3~((uint32\+\_\+t)0x0000\+FF00)}

ATTWAIT3\mbox{[}7\+:0\mbox{]} bits (Attribute memory 3 wait time) \Hypertarget{group___peripheral___registers___bits___definition_gac5c5500a07e7885de5c372c55f147836}\label{group___peripheral___registers___bits___definition_gac5c5500a07e7885de5c372c55f147836} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_0@{FSMC\_PATT3\_ATTWAIT3\_0}}
\index{FSMC\_PATT3\_ATTWAIT3\_0@{FSMC\_PATT3\_ATTWAIT3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTWAIT3\_0}{FSMC\_PATT3\_ATTWAIT3\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaddddbd0a403b2aeefcfdb28a7da56bf0}\label{group___peripheral___registers___bits___definition_gaddddbd0a403b2aeefcfdb28a7da56bf0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_1@{FSMC\_PATT3\_ATTWAIT3\_1}}
\index{FSMC\_PATT3\_ATTWAIT3\_1@{FSMC\_PATT3\_ATTWAIT3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTWAIT3\_1}{FSMC\_PATT3\_ATTWAIT3\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac34cbe7e282e1074e6c4b9645e48db2f}\label{group___peripheral___registers___bits___definition_gac34cbe7e282e1074e6c4b9645e48db2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_2@{FSMC\_PATT3\_ATTWAIT3\_2}}
\index{FSMC\_PATT3\_ATTWAIT3\_2@{FSMC\_PATT3\_ATTWAIT3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTWAIT3\_2}{FSMC\_PATT3\_ATTWAIT3\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga771f2a5acde98a9760eb8a1338f416a3}\label{group___peripheral___registers___bits___definition_ga771f2a5acde98a9760eb8a1338f416a3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_3@{FSMC\_PATT3\_ATTWAIT3\_3}}
\index{FSMC\_PATT3\_ATTWAIT3\_3@{FSMC\_PATT3\_ATTWAIT3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTWAIT3\_3}{FSMC\_PATT3\_ATTWAIT3\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga1bcc944836a379b2b878d5129ff94ddb}\label{group___peripheral___registers___bits___definition_ga1bcc944836a379b2b878d5129ff94ddb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_4@{FSMC\_PATT3\_ATTWAIT3\_4}}
\index{FSMC\_PATT3\_ATTWAIT3\_4@{FSMC\_PATT3\_ATTWAIT3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTWAIT3\_4}{FSMC\_PATT3\_ATTWAIT3\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+4~((uint32\+\_\+t)0x00001000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gacf722482193ca6a1bf90f17af567e019}\label{group___peripheral___registers___bits___definition_gacf722482193ca6a1bf90f17af567e019} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_5@{FSMC\_PATT3\_ATTWAIT3\_5}}
\index{FSMC\_PATT3\_ATTWAIT3\_5@{FSMC\_PATT3\_ATTWAIT3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTWAIT3\_5}{FSMC\_PATT3\_ATTWAIT3\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+5~((uint32\+\_\+t)0x00002000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gac2cc3ce135f309f7574f0c3d1a0ffe88}\label{group___peripheral___registers___bits___definition_gac2cc3ce135f309f7574f0c3d1a0ffe88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_6@{FSMC\_PATT3\_ATTWAIT3\_6}}
\index{FSMC\_PATT3\_ATTWAIT3\_6@{FSMC\_PATT3\_ATTWAIT3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTWAIT3\_6}{FSMC\_PATT3\_ATTWAIT3\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+6~((uint32\+\_\+t)0x00004000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaa66342cc1db5dcad99153b5a2f22140e}\label{group___peripheral___registers___bits___definition_gaa66342cc1db5dcad99153b5a2f22140e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_7@{FSMC\_PATT3\_ATTWAIT3\_7}}
\index{FSMC\_PATT3\_ATTWAIT3\_7@{FSMC\_PATT3\_ATTWAIT3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT3\_ATTWAIT3\_7}{FSMC\_PATT3\_ATTWAIT3\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+7~((uint32\+\_\+t)0x00008000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga35948e4e9e5ce9d674e9e70ca2aeafe3}\label{group___peripheral___registers___bits___definition_ga35948e4e9e5ce9d674e9e70ca2aeafe3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4@{FSMC\_PATT4\_ATTHIZ4}}
\index{FSMC\_PATT4\_ATTHIZ4@{FSMC\_PATT4\_ATTHIZ4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHIZ4}{FSMC\_PATT4\_ATTHIZ4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4~((uint32\+\_\+t)0x\+FF000000)}

ATTHIZ4\mbox{[}7\+:0\mbox{]} bits (Attribute memory 4 databus HiZ time) \Hypertarget{group___peripheral___registers___bits___definition_ga5b746d7b655f6379af4dd4d5ba842492}\label{group___peripheral___registers___bits___definition_ga5b746d7b655f6379af4dd4d5ba842492} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_0@{FSMC\_PATT4\_ATTHIZ4\_0}}
\index{FSMC\_PATT4\_ATTHIZ4\_0@{FSMC\_PATT4\_ATTHIZ4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHIZ4\_0}{FSMC\_PATT4\_ATTHIZ4\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac2dd87929111fc0c888dd7c311f8eba3}\label{group___peripheral___registers___bits___definition_gac2dd87929111fc0c888dd7c311f8eba3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_1@{FSMC\_PATT4\_ATTHIZ4\_1}}
\index{FSMC\_PATT4\_ATTHIZ4\_1@{FSMC\_PATT4\_ATTHIZ4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHIZ4\_1}{FSMC\_PATT4\_ATTHIZ4\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga353c0709e22a06998f05b908a597f525}\label{group___peripheral___registers___bits___definition_ga353c0709e22a06998f05b908a597f525} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_2@{FSMC\_PATT4\_ATTHIZ4\_2}}
\index{FSMC\_PATT4\_ATTHIZ4\_2@{FSMC\_PATT4\_ATTHIZ4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHIZ4\_2}{FSMC\_PATT4\_ATTHIZ4\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaa777a5d42ac1e36044d7b18ffdd61a21}\label{group___peripheral___registers___bits___definition_gaa777a5d42ac1e36044d7b18ffdd61a21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_3@{FSMC\_PATT4\_ATTHIZ4\_3}}
\index{FSMC\_PATT4\_ATTHIZ4\_3@{FSMC\_PATT4\_ATTHIZ4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHIZ4\_3}{FSMC\_PATT4\_ATTHIZ4\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga65c1778d08bfe2a40961f6acf023b9d4}\label{group___peripheral___registers___bits___definition_ga65c1778d08bfe2a40961f6acf023b9d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_4@{FSMC\_PATT4\_ATTHIZ4\_4}}
\index{FSMC\_PATT4\_ATTHIZ4\_4@{FSMC\_PATT4\_ATTHIZ4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHIZ4\_4}{FSMC\_PATT4\_ATTHIZ4\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+4~((uint32\+\_\+t)0x10000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaadb7001986c9a4c28052b46657ad7a7e}\label{group___peripheral___registers___bits___definition_gaadb7001986c9a4c28052b46657ad7a7e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_5@{FSMC\_PATT4\_ATTHIZ4\_5}}
\index{FSMC\_PATT4\_ATTHIZ4\_5@{FSMC\_PATT4\_ATTHIZ4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHIZ4\_5}{FSMC\_PATT4\_ATTHIZ4\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+5~((uint32\+\_\+t)0x20000000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaa11a8d896354bd1c6645ac096db8e065}\label{group___peripheral___registers___bits___definition_gaa11a8d896354bd1c6645ac096db8e065} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_6@{FSMC\_PATT4\_ATTHIZ4\_6}}
\index{FSMC\_PATT4\_ATTHIZ4\_6@{FSMC\_PATT4\_ATTHIZ4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHIZ4\_6}{FSMC\_PATT4\_ATTHIZ4\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+6~((uint32\+\_\+t)0x40000000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga1a054f48705ec3fef0686c576f414f29}\label{group___peripheral___registers___bits___definition_ga1a054f48705ec3fef0686c576f414f29} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_7@{FSMC\_PATT4\_ATTHIZ4\_7}}
\index{FSMC\_PATT4\_ATTHIZ4\_7@{FSMC\_PATT4\_ATTHIZ4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHIZ4\_7}{FSMC\_PATT4\_ATTHIZ4\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+7~((uint32\+\_\+t)0x80000000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga0bf06c395d55c775b4fbe202bac517a6}\label{group___peripheral___registers___bits___definition_ga0bf06c395d55c775b4fbe202bac517a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4@{FSMC\_PATT4\_ATTHOLD4}}
\index{FSMC\_PATT4\_ATTHOLD4@{FSMC\_PATT4\_ATTHOLD4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHOLD4}{FSMC\_PATT4\_ATTHOLD4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4~((uint32\+\_\+t)0x00\+FF0000)}

ATTHOLD4\mbox{[}7\+:0\mbox{]} bits (Attribute memory 4 hold time) \Hypertarget{group___peripheral___registers___bits___definition_gad5c97b102bd1f2b61dcfb793c0d61d66}\label{group___peripheral___registers___bits___definition_gad5c97b102bd1f2b61dcfb793c0d61d66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_0@{FSMC\_PATT4\_ATTHOLD4\_0}}
\index{FSMC\_PATT4\_ATTHOLD4\_0@{FSMC\_PATT4\_ATTHOLD4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHOLD4\_0}{FSMC\_PATT4\_ATTHOLD4\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga738c8d87ebcdff68725a54ff7f39675d}\label{group___peripheral___registers___bits___definition_ga738c8d87ebcdff68725a54ff7f39675d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_1@{FSMC\_PATT4\_ATTHOLD4\_1}}
\index{FSMC\_PATT4\_ATTHOLD4\_1@{FSMC\_PATT4\_ATTHOLD4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHOLD4\_1}{FSMC\_PATT4\_ATTHOLD4\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6d9610198e4710ca394e3aeb32aa229f}\label{group___peripheral___registers___bits___definition_ga6d9610198e4710ca394e3aeb32aa229f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_2@{FSMC\_PATT4\_ATTHOLD4\_2}}
\index{FSMC\_PATT4\_ATTHOLD4\_2@{FSMC\_PATT4\_ATTHOLD4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHOLD4\_2}{FSMC\_PATT4\_ATTHOLD4\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gadd14059e9f658f37b3a1f18786395717}\label{group___peripheral___registers___bits___definition_gadd14059e9f658f37b3a1f18786395717} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_3@{FSMC\_PATT4\_ATTHOLD4\_3}}
\index{FSMC\_PATT4\_ATTHOLD4\_3@{FSMC\_PATT4\_ATTHOLD4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHOLD4\_3}{FSMC\_PATT4\_ATTHOLD4\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7a39fa40e2d4990097e31b47ad85283a}\label{group___peripheral___registers___bits___definition_ga7a39fa40e2d4990097e31b47ad85283a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_4@{FSMC\_PATT4\_ATTHOLD4\_4}}
\index{FSMC\_PATT4\_ATTHOLD4\_4@{FSMC\_PATT4\_ATTHOLD4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHOLD4\_4}{FSMC\_PATT4\_ATTHOLD4\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+4~((uint32\+\_\+t)0x00100000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga239e412f20305d58416f10a79e253a87}\label{group___peripheral___registers___bits___definition_ga239e412f20305d58416f10a79e253a87} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_5@{FSMC\_PATT4\_ATTHOLD4\_5}}
\index{FSMC\_PATT4\_ATTHOLD4\_5@{FSMC\_PATT4\_ATTHOLD4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHOLD4\_5}{FSMC\_PATT4\_ATTHOLD4\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+5~((uint32\+\_\+t)0x00200000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaff1aac62acdf71077ee4a9e8e9e6d2d6}\label{group___peripheral___registers___bits___definition_gaff1aac62acdf71077ee4a9e8e9e6d2d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_6@{FSMC\_PATT4\_ATTHOLD4\_6}}
\index{FSMC\_PATT4\_ATTHOLD4\_6@{FSMC\_PATT4\_ATTHOLD4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHOLD4\_6}{FSMC\_PATT4\_ATTHOLD4\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+6~((uint32\+\_\+t)0x00400000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga836fd2ad42b0c9f6d0eb651589d04123}\label{group___peripheral___registers___bits___definition_ga836fd2ad42b0c9f6d0eb651589d04123} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_7@{FSMC\_PATT4\_ATTHOLD4\_7}}
\index{FSMC\_PATT4\_ATTHOLD4\_7@{FSMC\_PATT4\_ATTHOLD4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTHOLD4\_7}{FSMC\_PATT4\_ATTHOLD4\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+7~((uint32\+\_\+t)0x00800000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga7f4d8fb0d47b4a3fddf55c2532dd3159}\label{group___peripheral___registers___bits___definition_ga7f4d8fb0d47b4a3fddf55c2532dd3159} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4@{FSMC\_PATT4\_ATTSET4}}
\index{FSMC\_PATT4\_ATTSET4@{FSMC\_PATT4\_ATTSET4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTSET4}{FSMC\_PATT4\_ATTSET4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4~((uint32\+\_\+t)0x000000\+FF)}

ATTSET4\mbox{[}7\+:0\mbox{]} bits (Attribute memory 4 setup time) \Hypertarget{group___peripheral___registers___bits___definition_ga1dac8bcf03610eb2d43b557f4d81532a}\label{group___peripheral___registers___bits___definition_ga1dac8bcf03610eb2d43b557f4d81532a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_0@{FSMC\_PATT4\_ATTSET4\_0}}
\index{FSMC\_PATT4\_ATTSET4\_0@{FSMC\_PATT4\_ATTSET4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTSET4\_0}{FSMC\_PATT4\_ATTSET4\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaac2576c2a95871cbf9babd0778372571}\label{group___peripheral___registers___bits___definition_gaac2576c2a95871cbf9babd0778372571} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_1@{FSMC\_PATT4\_ATTSET4\_1}}
\index{FSMC\_PATT4\_ATTSET4\_1@{FSMC\_PATT4\_ATTSET4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTSET4\_1}{FSMC\_PATT4\_ATTSET4\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga88e760bbe9714ac07f381de3af0abc36}\label{group___peripheral___registers___bits___definition_ga88e760bbe9714ac07f381de3af0abc36} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_2@{FSMC\_PATT4\_ATTSET4\_2}}
\index{FSMC\_PATT4\_ATTSET4\_2@{FSMC\_PATT4\_ATTSET4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTSET4\_2}{FSMC\_PATT4\_ATTSET4\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga4b472fd4848733a921998f0305b5bc02}\label{group___peripheral___registers___bits___definition_ga4b472fd4848733a921998f0305b5bc02} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_3@{FSMC\_PATT4\_ATTSET4\_3}}
\index{FSMC\_PATT4\_ATTSET4\_3@{FSMC\_PATT4\_ATTSET4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTSET4\_3}{FSMC\_PATT4\_ATTSET4\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gae7d0c69190a0d78fedc875c3dc6b9037}\label{group___peripheral___registers___bits___definition_gae7d0c69190a0d78fedc875c3dc6b9037} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_4@{FSMC\_PATT4\_ATTSET4\_4}}
\index{FSMC\_PATT4\_ATTSET4\_4@{FSMC\_PATT4\_ATTSET4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTSET4\_4}{FSMC\_PATT4\_ATTSET4\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+4~((uint32\+\_\+t)0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga168c6f16be9721a5ea0e31230bd1939b}\label{group___peripheral___registers___bits___definition_ga168c6f16be9721a5ea0e31230bd1939b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_5@{FSMC\_PATT4\_ATTSET4\_5}}
\index{FSMC\_PATT4\_ATTSET4\_5@{FSMC\_PATT4\_ATTSET4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTSET4\_5}{FSMC\_PATT4\_ATTSET4\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+5~((uint32\+\_\+t)0x00000020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga72fe744c036b2acc4fff8733ac48b0ae}\label{group___peripheral___registers___bits___definition_ga72fe744c036b2acc4fff8733ac48b0ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_6@{FSMC\_PATT4\_ATTSET4\_6}}
\index{FSMC\_PATT4\_ATTSET4\_6@{FSMC\_PATT4\_ATTSET4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTSET4\_6}{FSMC\_PATT4\_ATTSET4\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+6~((uint32\+\_\+t)0x00000040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga4529b17de7cb4eeeff25496620978adc}\label{group___peripheral___registers___bits___definition_ga4529b17de7cb4eeeff25496620978adc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_7@{FSMC\_PATT4\_ATTSET4\_7}}
\index{FSMC\_PATT4\_ATTSET4\_7@{FSMC\_PATT4\_ATTSET4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTSET4\_7}{FSMC\_PATT4\_ATTSET4\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+7~((uint32\+\_\+t)0x00000080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga01edeaedc31867997a188fa89cab2ec0}\label{group___peripheral___registers___bits___definition_ga01edeaedc31867997a188fa89cab2ec0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4@{FSMC\_PATT4\_ATTWAIT4}}
\index{FSMC\_PATT4\_ATTWAIT4@{FSMC\_PATT4\_ATTWAIT4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTWAIT4}{FSMC\_PATT4\_ATTWAIT4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4~((uint32\+\_\+t)0x0000\+FF00)}

ATTWAIT4\mbox{[}7\+:0\mbox{]} bits (Attribute memory 4 wait time) \Hypertarget{group___peripheral___registers___bits___definition_ga5da7db34cd23f3126f224a0b845a66a8}\label{group___peripheral___registers___bits___definition_ga5da7db34cd23f3126f224a0b845a66a8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_0@{FSMC\_PATT4\_ATTWAIT4\_0}}
\index{FSMC\_PATT4\_ATTWAIT4\_0@{FSMC\_PATT4\_ATTWAIT4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTWAIT4\_0}{FSMC\_PATT4\_ATTWAIT4\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga14644aa2ed55afe2094015d74843a994}\label{group___peripheral___registers___bits___definition_ga14644aa2ed55afe2094015d74843a994} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_1@{FSMC\_PATT4\_ATTWAIT4\_1}}
\index{FSMC\_PATT4\_ATTWAIT4\_1@{FSMC\_PATT4\_ATTWAIT4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTWAIT4\_1}{FSMC\_PATT4\_ATTWAIT4\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf1023d5ae8fab70e7fdfbaff4ed46657}\label{group___peripheral___registers___bits___definition_gaf1023d5ae8fab70e7fdfbaff4ed46657} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_2@{FSMC\_PATT4\_ATTWAIT4\_2}}
\index{FSMC\_PATT4\_ATTWAIT4\_2@{FSMC\_PATT4\_ATTWAIT4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTWAIT4\_2}{FSMC\_PATT4\_ATTWAIT4\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga906c9684ffcd8f0f9222cbfd0e21885a}\label{group___peripheral___registers___bits___definition_ga906c9684ffcd8f0f9222cbfd0e21885a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_3@{FSMC\_PATT4\_ATTWAIT4\_3}}
\index{FSMC\_PATT4\_ATTWAIT4\_3@{FSMC\_PATT4\_ATTWAIT4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTWAIT4\_3}{FSMC\_PATT4\_ATTWAIT4\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gae8d341a7448f645a2f849e591515f020}\label{group___peripheral___registers___bits___definition_gae8d341a7448f645a2f849e591515f020} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_4@{FSMC\_PATT4\_ATTWAIT4\_4}}
\index{FSMC\_PATT4\_ATTWAIT4\_4@{FSMC\_PATT4\_ATTWAIT4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTWAIT4\_4}{FSMC\_PATT4\_ATTWAIT4\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+4~((uint32\+\_\+t)0x00001000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaf278272c5fdaa8fa7c84e1c095690632}\label{group___peripheral___registers___bits___definition_gaf278272c5fdaa8fa7c84e1c095690632} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_5@{FSMC\_PATT4\_ATTWAIT4\_5}}
\index{FSMC\_PATT4\_ATTWAIT4\_5@{FSMC\_PATT4\_ATTWAIT4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTWAIT4\_5}{FSMC\_PATT4\_ATTWAIT4\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+5~((uint32\+\_\+t)0x00002000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga3126347e126717a761af0b6e44b9d72d}\label{group___peripheral___registers___bits___definition_ga3126347e126717a761af0b6e44b9d72d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_6@{FSMC\_PATT4\_ATTWAIT4\_6}}
\index{FSMC\_PATT4\_ATTWAIT4\_6@{FSMC\_PATT4\_ATTWAIT4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTWAIT4\_6}{FSMC\_PATT4\_ATTWAIT4\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+6~((uint32\+\_\+t)0x00004000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga34afb78710ca450ac7065f0bc263075c}\label{group___peripheral___registers___bits___definition_ga34afb78710ca450ac7065f0bc263075c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_7@{FSMC\_PATT4\_ATTWAIT4\_7}}
\index{FSMC\_PATT4\_ATTWAIT4\_7@{FSMC\_PATT4\_ATTWAIT4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PATT4\_ATTWAIT4\_7}{FSMC\_PATT4\_ATTWAIT4\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+7~((uint32\+\_\+t)0x00008000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}\label{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_ECCEN@{FSMC\_PCR2\_ECCEN}}
\index{FSMC\_PCR2\_ECCEN@{FSMC\_PCR2\_ECCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_ECCEN}{FSMC\_PCR2\_ECCEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+ECCEN~((uint32\+\_\+t)0x00000040)}

ECC computation logic enable bit \Hypertarget{group___peripheral___registers___bits___definition_gaf2adbc7b4149193452b69bc55a968cd1}\label{group___peripheral___registers___bits___definition_gaf2adbc7b4149193452b69bc55a968cd1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_ECCPS@{FSMC\_PCR2\_ECCPS}}
\index{FSMC\_PCR2\_ECCPS@{FSMC\_PCR2\_ECCPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_ECCPS}{FSMC\_PCR2\_ECCPS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+ECCPS~((uint32\+\_\+t)0x000\+E0000)}

ECCPS\mbox{[}1\+:0\mbox{]} bits (ECC page size) \Hypertarget{group___peripheral___registers___bits___definition_gae0e06e76b0dd7cc1f6b765b4c3ecfacb}\label{group___peripheral___registers___bits___definition_gae0e06e76b0dd7cc1f6b765b4c3ecfacb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_ECCPS\_0@{FSMC\_PCR2\_ECCPS\_0}}
\index{FSMC\_PCR2\_ECCPS\_0@{FSMC\_PCR2\_ECCPS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_ECCPS\_0}{FSMC\_PCR2\_ECCPS\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+0~((uint32\+\_\+t)0x00020000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8b947299d05921085b531f12db860f41}\label{group___peripheral___registers___bits___definition_ga8b947299d05921085b531f12db860f41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_ECCPS\_1@{FSMC\_PCR2\_ECCPS\_1}}
\index{FSMC\_PCR2\_ECCPS\_1@{FSMC\_PCR2\_ECCPS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_ECCPS\_1}{FSMC\_PCR2\_ECCPS\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+1~((uint32\+\_\+t)0x00040000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga199db72eae8707aba0b22ff18bd8bcd0}\label{group___peripheral___registers___bits___definition_ga199db72eae8707aba0b22ff18bd8bcd0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_ECCPS\_2@{FSMC\_PCR2\_ECCPS\_2}}
\index{FSMC\_PCR2\_ECCPS\_2@{FSMC\_PCR2\_ECCPS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_ECCPS\_2}{FSMC\_PCR2\_ECCPS\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+2~((uint32\+\_\+t)0x00080000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2a2bfd8de14f8c726439ba8f494b38a1}\label{group___peripheral___registers___bits___definition_ga2a2bfd8de14f8c726439ba8f494b38a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_PBKEN@{FSMC\_PCR2\_PBKEN}}
\index{FSMC\_PCR2\_PBKEN@{FSMC\_PCR2\_PBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_PBKEN}{FSMC\_PCR2\_PBKEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+PBKEN~((uint32\+\_\+t)0x00000004)}

PC Card/\+NAND Flash memory bank enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga175ab8f61bbc0bb5692fb62691db1ce3}\label{group___peripheral___registers___bits___definition_ga175ab8f61bbc0bb5692fb62691db1ce3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_PTYP@{FSMC\_PCR2\_PTYP}}
\index{FSMC\_PCR2\_PTYP@{FSMC\_PCR2\_PTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_PTYP}{FSMC\_PCR2\_PTYP}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+PTYP~((uint32\+\_\+t)0x00000008)}

Memory type \Hypertarget{group___peripheral___registers___bits___definition_ga26f3ae80c9bbede6929c20004804476d}\label{group___peripheral___registers___bits___definition_ga26f3ae80c9bbede6929c20004804476d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_PWAITEN@{FSMC\_PCR2\_PWAITEN}}
\index{FSMC\_PCR2\_PWAITEN@{FSMC\_PCR2\_PWAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_PWAITEN}{FSMC\_PCR2\_PWAITEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+PWAITEN~((uint32\+\_\+t)0x00000002)}

Wait feature enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga656155275dc1c2f690687d07717e017a}\label{group___peripheral___registers___bits___definition_ga656155275dc1c2f690687d07717e017a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_PWID@{FSMC\_PCR2\_PWID}}
\index{FSMC\_PCR2\_PWID@{FSMC\_PCR2\_PWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_PWID}{FSMC\_PCR2\_PWID}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+PWID~((uint32\+\_\+t)0x00000030)}

PWID\mbox{[}1\+:0\mbox{]} bits (NAND Flash databus width) \Hypertarget{group___peripheral___registers___bits___definition_gae36f67be67a473c318fa937246c6de17}\label{group___peripheral___registers___bits___definition_gae36f67be67a473c318fa937246c6de17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_PWID\_0@{FSMC\_PCR2\_PWID\_0}}
\index{FSMC\_PCR2\_PWID\_0@{FSMC\_PCR2\_PWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_PWID\_0}{FSMC\_PCR2\_PWID\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6180d3899a37f7e518b1e4b8bf935baa}\label{group___peripheral___registers___bits___definition_ga6180d3899a37f7e518b1e4b8bf935baa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_PWID\_1@{FSMC\_PCR2\_PWID\_1}}
\index{FSMC\_PCR2\_PWID\_1@{FSMC\_PCR2\_PWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_PWID\_1}{FSMC\_PCR2\_PWID\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa6513b62e23afdbadc4b25697378a0f2}\label{group___peripheral___registers___bits___definition_gaa6513b62e23afdbadc4b25697378a0f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TAR@{FSMC\_PCR2\_TAR}}
\index{FSMC\_PCR2\_TAR@{FSMC\_PCR2\_TAR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_TAR}{FSMC\_PCR2\_TAR}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TAR~((uint32\+\_\+t)0x0001\+E000)}

TAR\mbox{[}3\+:0\mbox{]} bits (ALE to RE delay) \Hypertarget{group___peripheral___registers___bits___definition_gacd7e456c24f5978e8cb1078c633f0d23}\label{group___peripheral___registers___bits___definition_gacd7e456c24f5978e8cb1078c633f0d23} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TAR\_0@{FSMC\_PCR2\_TAR\_0}}
\index{FSMC\_PCR2\_TAR\_0@{FSMC\_PCR2\_TAR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_TAR\_0}{FSMC\_PCR2\_TAR\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+0~((uint32\+\_\+t)0x00002000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8f0b2191750ab21af10f009e1a97ca13}\label{group___peripheral___registers___bits___definition_ga8f0b2191750ab21af10f009e1a97ca13} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TAR\_1@{FSMC\_PCR2\_TAR\_1}}
\index{FSMC\_PCR2\_TAR\_1@{FSMC\_PCR2\_TAR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_TAR\_1}{FSMC\_PCR2\_TAR\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+1~((uint32\+\_\+t)0x00004000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3de27b9eb559156b7ed87407206b7a17}\label{group___peripheral___registers___bits___definition_ga3de27b9eb559156b7ed87407206b7a17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TAR\_2@{FSMC\_PCR2\_TAR\_2}}
\index{FSMC\_PCR2\_TAR\_2@{FSMC\_PCR2\_TAR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_TAR\_2}{FSMC\_PCR2\_TAR\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+2~((uint32\+\_\+t)0x00008000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1c70f852bb8809e8ea4800a7dd616266}\label{group___peripheral___registers___bits___definition_ga1c70f852bb8809e8ea4800a7dd616266} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TAR\_3@{FSMC\_PCR2\_TAR\_3}}
\index{FSMC\_PCR2\_TAR\_3@{FSMC\_PCR2\_TAR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_TAR\_3}{FSMC\_PCR2\_TAR\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+3~((uint32\+\_\+t)0x00010000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaa4f2c6c5ed8cd459a0822c35ea9e6800}\label{group___peripheral___registers___bits___definition_gaa4f2c6c5ed8cd459a0822c35ea9e6800} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TCLR@{FSMC\_PCR2\_TCLR}}
\index{FSMC\_PCR2\_TCLR@{FSMC\_PCR2\_TCLR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_TCLR}{FSMC\_PCR2\_TCLR}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TCLR~((uint32\+\_\+t)0x00001\+E00)}

TCLR\mbox{[}3\+:0\mbox{]} bits (CLE to RE delay) \Hypertarget{group___peripheral___registers___bits___definition_ga1edc7eec1b5a76a851175e5a7caa6c5c}\label{group___peripheral___registers___bits___definition_ga1edc7eec1b5a76a851175e5a7caa6c5c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TCLR\_0@{FSMC\_PCR2\_TCLR\_0}}
\index{FSMC\_PCR2\_TCLR\_0@{FSMC\_PCR2\_TCLR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_TCLR\_0}{FSMC\_PCR2\_TCLR\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+0~((uint32\+\_\+t)0x00000200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf8baae9949bd0f294a698721da24808f}\label{group___peripheral___registers___bits___definition_gaf8baae9949bd0f294a698721da24808f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TCLR\_1@{FSMC\_PCR2\_TCLR\_1}}
\index{FSMC\_PCR2\_TCLR\_1@{FSMC\_PCR2\_TCLR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_TCLR\_1}{FSMC\_PCR2\_TCLR\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+1~((uint32\+\_\+t)0x00000400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga01ba36d067efffcfe5ecea3af1411675}\label{group___peripheral___registers___bits___definition_ga01ba36d067efffcfe5ecea3af1411675} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TCLR\_2@{FSMC\_PCR2\_TCLR\_2}}
\index{FSMC\_PCR2\_TCLR\_2@{FSMC\_PCR2\_TCLR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_TCLR\_2}{FSMC\_PCR2\_TCLR\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+2~((uint32\+\_\+t)0x00000800)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga4999b81ed8783cca5f3b25500183ff9a}\label{group___peripheral___registers___bits___definition_ga4999b81ed8783cca5f3b25500183ff9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TCLR\_3@{FSMC\_PCR2\_TCLR\_3}}
\index{FSMC\_PCR2\_TCLR\_3@{FSMC\_PCR2\_TCLR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR2\_TCLR\_3}{FSMC\_PCR2\_TCLR\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+3~((uint32\+\_\+t)0x00001000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga723c4c8c3b97cd1ce18c3b5c888e5b4e}\label{group___peripheral___registers___bits___definition_ga723c4c8c3b97cd1ce18c3b5c888e5b4e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_ECCEN@{FSMC\_PCR3\_ECCEN}}
\index{FSMC\_PCR3\_ECCEN@{FSMC\_PCR3\_ECCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_ECCEN}{FSMC\_PCR3\_ECCEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+ECCEN~((uint32\+\_\+t)0x00000040)}

ECC computation logic enable bit \Hypertarget{group___peripheral___registers___bits___definition_gaf8d92853ca6f97f72682c2f53f686998}\label{group___peripheral___registers___bits___definition_gaf8d92853ca6f97f72682c2f53f686998} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_ECCPS@{FSMC\_PCR3\_ECCPS}}
\index{FSMC\_PCR3\_ECCPS@{FSMC\_PCR3\_ECCPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_ECCPS}{FSMC\_PCR3\_ECCPS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+ECCPS~((uint32\+\_\+t)0x000\+E0000)}

ECCPS\mbox{[}2\+:0\mbox{]} bits (ECC page size) \Hypertarget{group___peripheral___registers___bits___definition_ga506daa911151e1b9de3ed2b5030d1a5a}\label{group___peripheral___registers___bits___definition_ga506daa911151e1b9de3ed2b5030d1a5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_ECCPS\_0@{FSMC\_PCR3\_ECCPS\_0}}
\index{FSMC\_PCR3\_ECCPS\_0@{FSMC\_PCR3\_ECCPS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_ECCPS\_0}{FSMC\_PCR3\_ECCPS\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+0~((uint32\+\_\+t)0x00020000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6403c557bd93b5297fa7fbbf8dc49cc9}\label{group___peripheral___registers___bits___definition_ga6403c557bd93b5297fa7fbbf8dc49cc9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_ECCPS\_1@{FSMC\_PCR3\_ECCPS\_1}}
\index{FSMC\_PCR3\_ECCPS\_1@{FSMC\_PCR3\_ECCPS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_ECCPS\_1}{FSMC\_PCR3\_ECCPS\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+1~((uint32\+\_\+t)0x00040000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf041e921fb9af07e9c709d79bbfaec89}\label{group___peripheral___registers___bits___definition_gaf041e921fb9af07e9c709d79bbfaec89} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_ECCPS\_2@{FSMC\_PCR3\_ECCPS\_2}}
\index{FSMC\_PCR3\_ECCPS\_2@{FSMC\_PCR3\_ECCPS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_ECCPS\_2}{FSMC\_PCR3\_ECCPS\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+2~((uint32\+\_\+t)0x00080000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaac1334587ebb2f313078aab2c2f76cf7}\label{group___peripheral___registers___bits___definition_gaac1334587ebb2f313078aab2c2f76cf7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_PBKEN@{FSMC\_PCR3\_PBKEN}}
\index{FSMC\_PCR3\_PBKEN@{FSMC\_PCR3\_PBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_PBKEN}{FSMC\_PCR3\_PBKEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+PBKEN~((uint32\+\_\+t)0x00000004)}

PC Card/\+NAND Flash memory bank enable bit \Hypertarget{group___peripheral___registers___bits___definition_gade562589d0572ba223d2f6df265fe5b8}\label{group___peripheral___registers___bits___definition_gade562589d0572ba223d2f6df265fe5b8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_PTYP@{FSMC\_PCR3\_PTYP}}
\index{FSMC\_PCR3\_PTYP@{FSMC\_PCR3\_PTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_PTYP}{FSMC\_PCR3\_PTYP}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+PTYP~((uint32\+\_\+t)0x00000008)}

Memory type \Hypertarget{group___peripheral___registers___bits___definition_gaae3f15324eb8692ddf3f294f358b1d8c}\label{group___peripheral___registers___bits___definition_gaae3f15324eb8692ddf3f294f358b1d8c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_PWAITEN@{FSMC\_PCR3\_PWAITEN}}
\index{FSMC\_PCR3\_PWAITEN@{FSMC\_PCR3\_PWAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_PWAITEN}{FSMC\_PCR3\_PWAITEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+PWAITEN~((uint32\+\_\+t)0x00000002)}

Wait feature enable bit \Hypertarget{group___peripheral___registers___bits___definition_gac6f9b4e4449f105aa9bd3630f0466b9f}\label{group___peripheral___registers___bits___definition_gac6f9b4e4449f105aa9bd3630f0466b9f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_PWID@{FSMC\_PCR3\_PWID}}
\index{FSMC\_PCR3\_PWID@{FSMC\_PCR3\_PWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_PWID}{FSMC\_PCR3\_PWID}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+PWID~((uint32\+\_\+t)0x00000030)}

PWID\mbox{[}1\+:0\mbox{]} bits (NAND Flash databus width) \Hypertarget{group___peripheral___registers___bits___definition_gae07191f4d5e3c3ec38b271b30cd1ee07}\label{group___peripheral___registers___bits___definition_gae07191f4d5e3c3ec38b271b30cd1ee07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_PWID\_0@{FSMC\_PCR3\_PWID\_0}}
\index{FSMC\_PCR3\_PWID\_0@{FSMC\_PCR3\_PWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_PWID\_0}{FSMC\_PCR3\_PWID\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa8819a742324c0523f3dc6b8959bcdd5}\label{group___peripheral___registers___bits___definition_gaa8819a742324c0523f3dc6b8959bcdd5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_PWID\_1@{FSMC\_PCR3\_PWID\_1}}
\index{FSMC\_PCR3\_PWID\_1@{FSMC\_PCR3\_PWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_PWID\_1}{FSMC\_PCR3\_PWID\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga199c4b0e690f0da0de46e372183da642}\label{group___peripheral___registers___bits___definition_ga199c4b0e690f0da0de46e372183da642} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TAR@{FSMC\_PCR3\_TAR}}
\index{FSMC\_PCR3\_TAR@{FSMC\_PCR3\_TAR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_TAR}{FSMC\_PCR3\_TAR}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TAR~((uint32\+\_\+t)0x0001\+E000)}

TAR\mbox{[}3\+:0\mbox{]} bits (ALE to RE delay) \Hypertarget{group___peripheral___registers___bits___definition_gada0f17bcc683a5a6249348a63004e225}\label{group___peripheral___registers___bits___definition_gada0f17bcc683a5a6249348a63004e225} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TAR\_0@{FSMC\_PCR3\_TAR\_0}}
\index{FSMC\_PCR3\_TAR\_0@{FSMC\_PCR3\_TAR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_TAR\_0}{FSMC\_PCR3\_TAR\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+0~((uint32\+\_\+t)0x00002000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad4afb373f6f1cb1bedd653d8ea1dca78}\label{group___peripheral___registers___bits___definition_gad4afb373f6f1cb1bedd653d8ea1dca78} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TAR\_1@{FSMC\_PCR3\_TAR\_1}}
\index{FSMC\_PCR3\_TAR\_1@{FSMC\_PCR3\_TAR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_TAR\_1}{FSMC\_PCR3\_TAR\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+1~((uint32\+\_\+t)0x00004000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga597698c6059f70f61310456e83353738}\label{group___peripheral___registers___bits___definition_ga597698c6059f70f61310456e83353738} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TAR\_2@{FSMC\_PCR3\_TAR\_2}}
\index{FSMC\_PCR3\_TAR\_2@{FSMC\_PCR3\_TAR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_TAR\_2}{FSMC\_PCR3\_TAR\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+2~((uint32\+\_\+t)0x00008000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga4bd7aaf7ffcad9f4477ac4f2927a0912}\label{group___peripheral___registers___bits___definition_ga4bd7aaf7ffcad9f4477ac4f2927a0912} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TAR\_3@{FSMC\_PCR3\_TAR\_3}}
\index{FSMC\_PCR3\_TAR\_3@{FSMC\_PCR3\_TAR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_TAR\_3}{FSMC\_PCR3\_TAR\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+3~((uint32\+\_\+t)0x00010000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga478e4371d8baf2a0b2675b3113edb071}\label{group___peripheral___registers___bits___definition_ga478e4371d8baf2a0b2675b3113edb071} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TCLR@{FSMC\_PCR3\_TCLR}}
\index{FSMC\_PCR3\_TCLR@{FSMC\_PCR3\_TCLR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_TCLR}{FSMC\_PCR3\_TCLR}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TCLR~((uint32\+\_\+t)0x00001\+E00)}

TCLR\mbox{[}3\+:0\mbox{]} bits (CLE to RE delay) \Hypertarget{group___peripheral___registers___bits___definition_gadedb0d10b5b53656dc152b9264faffbd}\label{group___peripheral___registers___bits___definition_gadedb0d10b5b53656dc152b9264faffbd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TCLR\_0@{FSMC\_PCR3\_TCLR\_0}}
\index{FSMC\_PCR3\_TCLR\_0@{FSMC\_PCR3\_TCLR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_TCLR\_0}{FSMC\_PCR3\_TCLR\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+0~((uint32\+\_\+t)0x00000200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab5536285f03b1732aed999d20c0e25aa}\label{group___peripheral___registers___bits___definition_gab5536285f03b1732aed999d20c0e25aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TCLR\_1@{FSMC\_PCR3\_TCLR\_1}}
\index{FSMC\_PCR3\_TCLR\_1@{FSMC\_PCR3\_TCLR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_TCLR\_1}{FSMC\_PCR3\_TCLR\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+1~((uint32\+\_\+t)0x00000400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae7d40ba9c0f0da58948ee2cc546b634c}\label{group___peripheral___registers___bits___definition_gae7d40ba9c0f0da58948ee2cc546b634c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TCLR\_2@{FSMC\_PCR3\_TCLR\_2}}
\index{FSMC\_PCR3\_TCLR\_2@{FSMC\_PCR3\_TCLR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_TCLR\_2}{FSMC\_PCR3\_TCLR\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+2~((uint32\+\_\+t)0x00000800)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga63f96a640afa85d7521b05458f590a19}\label{group___peripheral___registers___bits___definition_ga63f96a640afa85d7521b05458f590a19} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TCLR\_3@{FSMC\_PCR3\_TCLR\_3}}
\index{FSMC\_PCR3\_TCLR\_3@{FSMC\_PCR3\_TCLR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR3\_TCLR\_3}{FSMC\_PCR3\_TCLR\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+3~((uint32\+\_\+t)0x00001000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga646509f8bebb0d662c730ed4cabe741f}\label{group___peripheral___registers___bits___definition_ga646509f8bebb0d662c730ed4cabe741f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_ECCEN@{FSMC\_PCR4\_ECCEN}}
\index{FSMC\_PCR4\_ECCEN@{FSMC\_PCR4\_ECCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_ECCEN}{FSMC\_PCR4\_ECCEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+ECCEN~((uint32\+\_\+t)0x00000040)}

ECC computation logic enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga2308baba97f307b8beb6239702471038}\label{group___peripheral___registers___bits___definition_ga2308baba97f307b8beb6239702471038} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_ECCPS@{FSMC\_PCR4\_ECCPS}}
\index{FSMC\_PCR4\_ECCPS@{FSMC\_PCR4\_ECCPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_ECCPS}{FSMC\_PCR4\_ECCPS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+ECCPS~((uint32\+\_\+t)0x000\+E0000)}

ECCPS\mbox{[}2\+:0\mbox{]} bits (ECC page size) \Hypertarget{group___peripheral___registers___bits___definition_ga76514698225c0734c1e9be46b6dbd298}\label{group___peripheral___registers___bits___definition_ga76514698225c0734c1e9be46b6dbd298} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_ECCPS\_0@{FSMC\_PCR4\_ECCPS\_0}}
\index{FSMC\_PCR4\_ECCPS\_0@{FSMC\_PCR4\_ECCPS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_ECCPS\_0}{FSMC\_PCR4\_ECCPS\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+0~((uint32\+\_\+t)0x00020000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1c43076003bbf01f95765125e19ab94d}\label{group___peripheral___registers___bits___definition_ga1c43076003bbf01f95765125e19ab94d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_ECCPS\_1@{FSMC\_PCR4\_ECCPS\_1}}
\index{FSMC\_PCR4\_ECCPS\_1@{FSMC\_PCR4\_ECCPS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_ECCPS\_1}{FSMC\_PCR4\_ECCPS\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+1~((uint32\+\_\+t)0x00040000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac4ba96304e6618d4eb7672cdc3bd8f01}\label{group___peripheral___registers___bits___definition_gac4ba96304e6618d4eb7672cdc3bd8f01} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_ECCPS\_2@{FSMC\_PCR4\_ECCPS\_2}}
\index{FSMC\_PCR4\_ECCPS\_2@{FSMC\_PCR4\_ECCPS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_ECCPS\_2}{FSMC\_PCR4\_ECCPS\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+2~((uint32\+\_\+t)0x00080000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2f4a72bae5da27f8da23c13a54fe9622}\label{group___peripheral___registers___bits___definition_ga2f4a72bae5da27f8da23c13a54fe9622} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_PBKEN@{FSMC\_PCR4\_PBKEN}}
\index{FSMC\_PCR4\_PBKEN@{FSMC\_PCR4\_PBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_PBKEN}{FSMC\_PCR4\_PBKEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+PBKEN~((uint32\+\_\+t)0x00000004)}

PC Card/\+NAND Flash memory bank enable bit \Hypertarget{group___peripheral___registers___bits___definition_gabe2d6f4e9bdef35436d521ebbdca5e40}\label{group___peripheral___registers___bits___definition_gabe2d6f4e9bdef35436d521ebbdca5e40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_PTYP@{FSMC\_PCR4\_PTYP}}
\index{FSMC\_PCR4\_PTYP@{FSMC\_PCR4\_PTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_PTYP}{FSMC\_PCR4\_PTYP}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+PTYP~((uint32\+\_\+t)0x00000008)}

Memory type \Hypertarget{group___peripheral___registers___bits___definition_gab07ce7c785eb296a615b2c50415de21b}\label{group___peripheral___registers___bits___definition_gab07ce7c785eb296a615b2c50415de21b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_PWAITEN@{FSMC\_PCR4\_PWAITEN}}
\index{FSMC\_PCR4\_PWAITEN@{FSMC\_PCR4\_PWAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_PWAITEN}{FSMC\_PCR4\_PWAITEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+PWAITEN~((uint32\+\_\+t)0x00000002)}

Wait feature enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga9486b2b7346570ecc5715f1d551c168a}\label{group___peripheral___registers___bits___definition_ga9486b2b7346570ecc5715f1d551c168a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_PWID@{FSMC\_PCR4\_PWID}}
\index{FSMC\_PCR4\_PWID@{FSMC\_PCR4\_PWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_PWID}{FSMC\_PCR4\_PWID}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+PWID~((uint32\+\_\+t)0x00000030)}

PWID\mbox{[}1\+:0\mbox{]} bits (NAND Flash databus width) \Hypertarget{group___peripheral___registers___bits___definition_ga0995cb320e6293ea435df275ce67359f}\label{group___peripheral___registers___bits___definition_ga0995cb320e6293ea435df275ce67359f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_PWID\_0@{FSMC\_PCR4\_PWID\_0}}
\index{FSMC\_PCR4\_PWID\_0@{FSMC\_PCR4\_PWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_PWID\_0}{FSMC\_PCR4\_PWID\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8b6be32b3844a299a2c92089e81e27e9}\label{group___peripheral___registers___bits___definition_ga8b6be32b3844a299a2c92089e81e27e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_PWID\_1@{FSMC\_PCR4\_PWID\_1}}
\index{FSMC\_PCR4\_PWID\_1@{FSMC\_PCR4\_PWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_PWID\_1}{FSMC\_PCR4\_PWID\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga0c583f305906f19b15ce3dc177fa21bd}\label{group___peripheral___registers___bits___definition_ga0c583f305906f19b15ce3dc177fa21bd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TAR@{FSMC\_PCR4\_TAR}}
\index{FSMC\_PCR4\_TAR@{FSMC\_PCR4\_TAR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_TAR}{FSMC\_PCR4\_TAR}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TAR~((uint32\+\_\+t)0x0001\+E000)}

TAR\mbox{[}3\+:0\mbox{]} bits (ALE to RE delay) \Hypertarget{group___peripheral___registers___bits___definition_ga62fe4ede4c658b788596e8ea6f325c9f}\label{group___peripheral___registers___bits___definition_ga62fe4ede4c658b788596e8ea6f325c9f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TAR\_0@{FSMC\_PCR4\_TAR\_0}}
\index{FSMC\_PCR4\_TAR\_0@{FSMC\_PCR4\_TAR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_TAR\_0}{FSMC\_PCR4\_TAR\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+0~((uint32\+\_\+t)0x00002000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga2a9958cbf815ac97c3500a46aaf573f5}\label{group___peripheral___registers___bits___definition_ga2a9958cbf815ac97c3500a46aaf573f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TAR\_1@{FSMC\_PCR4\_TAR\_1}}
\index{FSMC\_PCR4\_TAR\_1@{FSMC\_PCR4\_TAR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_TAR\_1}{FSMC\_PCR4\_TAR\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+1~((uint32\+\_\+t)0x00004000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga669e16ecd48c92f65bd66f2da63fe53f}\label{group___peripheral___registers___bits___definition_ga669e16ecd48c92f65bd66f2da63fe53f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TAR\_2@{FSMC\_PCR4\_TAR\_2}}
\index{FSMC\_PCR4\_TAR\_2@{FSMC\_PCR4\_TAR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_TAR\_2}{FSMC\_PCR4\_TAR\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+2~((uint32\+\_\+t)0x00008000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gad298ef64d36721696517ed0d4ac12d32}\label{group___peripheral___registers___bits___definition_gad298ef64d36721696517ed0d4ac12d32} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TAR\_3@{FSMC\_PCR4\_TAR\_3}}
\index{FSMC\_PCR4\_TAR\_3@{FSMC\_PCR4\_TAR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_TAR\_3}{FSMC\_PCR4\_TAR\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+3~((uint32\+\_\+t)0x00010000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7c7164974019263cacbc7dda2fc14126}\label{group___peripheral___registers___bits___definition_ga7c7164974019263cacbc7dda2fc14126} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TCLR@{FSMC\_PCR4\_TCLR}}
\index{FSMC\_PCR4\_TCLR@{FSMC\_PCR4\_TCLR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_TCLR}{FSMC\_PCR4\_TCLR}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TCLR~((uint32\+\_\+t)0x00001\+E00)}

TCLR\mbox{[}3\+:0\mbox{]} bits (CLE to RE delay) \Hypertarget{group___peripheral___registers___bits___definition_ga0dd78ad0c755190a69b37ebac75a11dd}\label{group___peripheral___registers___bits___definition_ga0dd78ad0c755190a69b37ebac75a11dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TCLR\_0@{FSMC\_PCR4\_TCLR\_0}}
\index{FSMC\_PCR4\_TCLR\_0@{FSMC\_PCR4\_TCLR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_TCLR\_0}{FSMC\_PCR4\_TCLR\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+0~((uint32\+\_\+t)0x00000200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf0ea2e2287999d3c7d6583aab492514d}\label{group___peripheral___registers___bits___definition_gaf0ea2e2287999d3c7d6583aab492514d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TCLR\_1@{FSMC\_PCR4\_TCLR\_1}}
\index{FSMC\_PCR4\_TCLR\_1@{FSMC\_PCR4\_TCLR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_TCLR\_1}{FSMC\_PCR4\_TCLR\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+1~((uint32\+\_\+t)0x00000400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga34dd56ee892fc187e105e4d820ce3b9a}\label{group___peripheral___registers___bits___definition_ga34dd56ee892fc187e105e4d820ce3b9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TCLR\_2@{FSMC\_PCR4\_TCLR\_2}}
\index{FSMC\_PCR4\_TCLR\_2@{FSMC\_PCR4\_TCLR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_TCLR\_2}{FSMC\_PCR4\_TCLR\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+2~((uint32\+\_\+t)0x00000800)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0eb8dc60a469cfa96b3b3b7fad25ac92}\label{group___peripheral___registers___bits___definition_ga0eb8dc60a469cfa96b3b3b7fad25ac92} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TCLR\_3@{FSMC\_PCR4\_TCLR\_3}}
\index{FSMC\_PCR4\_TCLR\_3@{FSMC\_PCR4\_TCLR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PCR4\_TCLR\_3}{FSMC\_PCR4\_TCLR\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+3~((uint32\+\_\+t)0x00001000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga4cce93379430df64fd697ad772bc477d}\label{group___peripheral___registers___bits___definition_ga4cce93379430df64fd697ad772bc477d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4@{FSMC\_PIO4\_IOHIZ4}}
\index{FSMC\_PIO4\_IOHIZ4@{FSMC\_PIO4\_IOHIZ4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHIZ4}{FSMC\_PIO4\_IOHIZ4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4~((uint32\+\_\+t)0x\+FF000000)}

IOHIZ4\mbox{[}7\+:0\mbox{]} bits (I/O 4 databus HiZ time) \Hypertarget{group___peripheral___registers___bits___definition_gaaf3b5c59e3eb4e259ddb722b1e536e5c}\label{group___peripheral___registers___bits___definition_gaaf3b5c59e3eb4e259ddb722b1e536e5c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_0@{FSMC\_PIO4\_IOHIZ4\_0}}
\index{FSMC\_PIO4\_IOHIZ4\_0@{FSMC\_PIO4\_IOHIZ4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHIZ4\_0}{FSMC\_PIO4\_IOHIZ4\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3e8c66264d4ec7b69de613cb528cfee2}\label{group___peripheral___registers___bits___definition_ga3e8c66264d4ec7b69de613cb528cfee2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_1@{FSMC\_PIO4\_IOHIZ4\_1}}
\index{FSMC\_PIO4\_IOHIZ4\_1@{FSMC\_PIO4\_IOHIZ4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHIZ4\_1}{FSMC\_PIO4\_IOHIZ4\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab943b8acd274a8892e691ffab36a6a21}\label{group___peripheral___registers___bits___definition_gab943b8acd274a8892e691ffab36a6a21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_2@{FSMC\_PIO4\_IOHIZ4\_2}}
\index{FSMC\_PIO4\_IOHIZ4\_2@{FSMC\_PIO4\_IOHIZ4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHIZ4\_2}{FSMC\_PIO4\_IOHIZ4\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga4184c40fd57a850605ac12c73553b6ba}\label{group___peripheral___registers___bits___definition_ga4184c40fd57a850605ac12c73553b6ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_3@{FSMC\_PIO4\_IOHIZ4\_3}}
\index{FSMC\_PIO4\_IOHIZ4\_3@{FSMC\_PIO4\_IOHIZ4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHIZ4\_3}{FSMC\_PIO4\_IOHIZ4\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga9f966bdf26f7fa0f52076438219df7ee}\label{group___peripheral___registers___bits___definition_ga9f966bdf26f7fa0f52076438219df7ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_4@{FSMC\_PIO4\_IOHIZ4\_4}}
\index{FSMC\_PIO4\_IOHIZ4\_4@{FSMC\_PIO4\_IOHIZ4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHIZ4\_4}{FSMC\_PIO4\_IOHIZ4\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+4~((uint32\+\_\+t)0x10000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga9ba68883e73a331543a2990a76d1e91a}\label{group___peripheral___registers___bits___definition_ga9ba68883e73a331543a2990a76d1e91a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_5@{FSMC\_PIO4\_IOHIZ4\_5}}
\index{FSMC\_PIO4\_IOHIZ4\_5@{FSMC\_PIO4\_IOHIZ4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHIZ4\_5}{FSMC\_PIO4\_IOHIZ4\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+5~((uint32\+\_\+t)0x20000000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga8b2c084a1dfbf7fb7bd922faa48bad8a}\label{group___peripheral___registers___bits___definition_ga8b2c084a1dfbf7fb7bd922faa48bad8a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_6@{FSMC\_PIO4\_IOHIZ4\_6}}
\index{FSMC\_PIO4\_IOHIZ4\_6@{FSMC\_PIO4\_IOHIZ4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHIZ4\_6}{FSMC\_PIO4\_IOHIZ4\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+6~((uint32\+\_\+t)0x40000000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gabc8aef29e6eaecd3ff2c13bae143b8b4}\label{group___peripheral___registers___bits___definition_gabc8aef29e6eaecd3ff2c13bae143b8b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_7@{FSMC\_PIO4\_IOHIZ4\_7}}
\index{FSMC\_PIO4\_IOHIZ4\_7@{FSMC\_PIO4\_IOHIZ4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHIZ4\_7}{FSMC\_PIO4\_IOHIZ4\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+7~((uint32\+\_\+t)0x80000000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gab55064df0d9fab8a072da6baa7b85878}\label{group___peripheral___registers___bits___definition_gab55064df0d9fab8a072da6baa7b85878} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4@{FSMC\_PIO4\_IOHOLD4}}
\index{FSMC\_PIO4\_IOHOLD4@{FSMC\_PIO4\_IOHOLD4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHOLD4}{FSMC\_PIO4\_IOHOLD4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4~((uint32\+\_\+t)0x00\+FF0000)}

IOHOLD4\mbox{[}7\+:0\mbox{]} bits (I/O 4 hold time) \Hypertarget{group___peripheral___registers___bits___definition_gadc1a288b385fcf83bfa95da479d387a4}\label{group___peripheral___registers___bits___definition_gadc1a288b385fcf83bfa95da479d387a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_0@{FSMC\_PIO4\_IOHOLD4\_0}}
\index{FSMC\_PIO4\_IOHOLD4\_0@{FSMC\_PIO4\_IOHOLD4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHOLD4\_0}{FSMC\_PIO4\_IOHOLD4\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga402d7221ee27ce71d1b8bb18539d8307}\label{group___peripheral___registers___bits___definition_ga402d7221ee27ce71d1b8bb18539d8307} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_1@{FSMC\_PIO4\_IOHOLD4\_1}}
\index{FSMC\_PIO4\_IOHOLD4\_1@{FSMC\_PIO4\_IOHOLD4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHOLD4\_1}{FSMC\_PIO4\_IOHOLD4\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga274c5b835ec95c97c4f1c6ebbf72a096}\label{group___peripheral___registers___bits___definition_ga274c5b835ec95c97c4f1c6ebbf72a096} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_2@{FSMC\_PIO4\_IOHOLD4\_2}}
\index{FSMC\_PIO4\_IOHOLD4\_2@{FSMC\_PIO4\_IOHOLD4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHOLD4\_2}{FSMC\_PIO4\_IOHOLD4\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga519b9b4ae5b136769278eb98eb10c3a6}\label{group___peripheral___registers___bits___definition_ga519b9b4ae5b136769278eb98eb10c3a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_3@{FSMC\_PIO4\_IOHOLD4\_3}}
\index{FSMC\_PIO4\_IOHOLD4\_3@{FSMC\_PIO4\_IOHOLD4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHOLD4\_3}{FSMC\_PIO4\_IOHOLD4\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gab2d013be2823d9ea9b81f8f76331c11d}\label{group___peripheral___registers___bits___definition_gab2d013be2823d9ea9b81f8f76331c11d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_4@{FSMC\_PIO4\_IOHOLD4\_4}}
\index{FSMC\_PIO4\_IOHOLD4\_4@{FSMC\_PIO4\_IOHOLD4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHOLD4\_4}{FSMC\_PIO4\_IOHOLD4\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+4~((uint32\+\_\+t)0x00100000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga5a14c965f1ff993e0976aaefe638e2f6}\label{group___peripheral___registers___bits___definition_ga5a14c965f1ff993e0976aaefe638e2f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_5@{FSMC\_PIO4\_IOHOLD4\_5}}
\index{FSMC\_PIO4\_IOHOLD4\_5@{FSMC\_PIO4\_IOHOLD4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHOLD4\_5}{FSMC\_PIO4\_IOHOLD4\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+5~((uint32\+\_\+t)0x00200000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga49411f21445032ad8eaca19e89d204bc}\label{group___peripheral___registers___bits___definition_ga49411f21445032ad8eaca19e89d204bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_6@{FSMC\_PIO4\_IOHOLD4\_6}}
\index{FSMC\_PIO4\_IOHOLD4\_6@{FSMC\_PIO4\_IOHOLD4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHOLD4\_6}{FSMC\_PIO4\_IOHOLD4\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+6~((uint32\+\_\+t)0x00400000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga323dcc3be986d57d14b794cca0038953}\label{group___peripheral___registers___bits___definition_ga323dcc3be986d57d14b794cca0038953} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_7@{FSMC\_PIO4\_IOHOLD4\_7}}
\index{FSMC\_PIO4\_IOHOLD4\_7@{FSMC\_PIO4\_IOHOLD4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOHOLD4\_7}{FSMC\_PIO4\_IOHOLD4\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+7~((uint32\+\_\+t)0x00800000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gaf14b77f09f496a1325b5384eef54dd4a}\label{group___peripheral___registers___bits___definition_gaf14b77f09f496a1325b5384eef54dd4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4@{FSMC\_PIO4\_IOSET4}}
\index{FSMC\_PIO4\_IOSET4@{FSMC\_PIO4\_IOSET4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOSET4}{FSMC\_PIO4\_IOSET4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4~((uint32\+\_\+t)0x000000\+FF)}

IOSET4\mbox{[}7\+:0\mbox{]} bits (I/O 4 setup time) \Hypertarget{group___peripheral___registers___bits___definition_ga29c07a816f3065ae0c9287b6e3e0e967}\label{group___peripheral___registers___bits___definition_ga29c07a816f3065ae0c9287b6e3e0e967} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_0@{FSMC\_PIO4\_IOSET4\_0}}
\index{FSMC\_PIO4\_IOSET4\_0@{FSMC\_PIO4\_IOSET4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOSET4\_0}{FSMC\_PIO4\_IOSET4\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac31898a52e172935f354819c50d3ef8d}\label{group___peripheral___registers___bits___definition_gac31898a52e172935f354819c50d3ef8d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_1@{FSMC\_PIO4\_IOSET4\_1}}
\index{FSMC\_PIO4\_IOSET4\_1@{FSMC\_PIO4\_IOSET4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOSET4\_1}{FSMC\_PIO4\_IOSET4\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf35797347825725faef495c676269927}\label{group___peripheral___registers___bits___definition_gaf35797347825725faef495c676269927} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_2@{FSMC\_PIO4\_IOSET4\_2}}
\index{FSMC\_PIO4\_IOSET4\_2@{FSMC\_PIO4\_IOSET4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOSET4\_2}{FSMC\_PIO4\_IOSET4\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gae45109e3dcc3c3a15efd13eddffdd8c9}\label{group___peripheral___registers___bits___definition_gae45109e3dcc3c3a15efd13eddffdd8c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_3@{FSMC\_PIO4\_IOSET4\_3}}
\index{FSMC\_PIO4\_IOSET4\_3@{FSMC\_PIO4\_IOSET4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOSET4\_3}{FSMC\_PIO4\_IOSET4\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga349e3a58f832fbc9de16955521355c29}\label{group___peripheral___registers___bits___definition_ga349e3a58f832fbc9de16955521355c29} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_4@{FSMC\_PIO4\_IOSET4\_4}}
\index{FSMC\_PIO4\_IOSET4\_4@{FSMC\_PIO4\_IOSET4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOSET4\_4}{FSMC\_PIO4\_IOSET4\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+4~((uint32\+\_\+t)0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaf3304545838a6e20742b0203e0cb023a}\label{group___peripheral___registers___bits___definition_gaf3304545838a6e20742b0203e0cb023a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_5@{FSMC\_PIO4\_IOSET4\_5}}
\index{FSMC\_PIO4\_IOSET4\_5@{FSMC\_PIO4\_IOSET4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOSET4\_5}{FSMC\_PIO4\_IOSET4\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+5~((uint32\+\_\+t)0x00000020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga800ab779078734ca86eedb6c9e77bc57}\label{group___peripheral___registers___bits___definition_ga800ab779078734ca86eedb6c9e77bc57} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_6@{FSMC\_PIO4\_IOSET4\_6}}
\index{FSMC\_PIO4\_IOSET4\_6@{FSMC\_PIO4\_IOSET4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOSET4\_6}{FSMC\_PIO4\_IOSET4\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+6~((uint32\+\_\+t)0x00000040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga7e29b066726c486c6503d417d18904b1}\label{group___peripheral___registers___bits___definition_ga7e29b066726c486c6503d417d18904b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_7@{FSMC\_PIO4\_IOSET4\_7}}
\index{FSMC\_PIO4\_IOSET4\_7@{FSMC\_PIO4\_IOSET4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOSET4\_7}{FSMC\_PIO4\_IOSET4\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+7~((uint32\+\_\+t)0x00000080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga035a0645caab3851714123302dd0af1c}\label{group___peripheral___registers___bits___definition_ga035a0645caab3851714123302dd0af1c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4@{FSMC\_PIO4\_IOWAIT4}}
\index{FSMC\_PIO4\_IOWAIT4@{FSMC\_PIO4\_IOWAIT4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOWAIT4}{FSMC\_PIO4\_IOWAIT4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4~((uint32\+\_\+t)0x0000\+FF00)}

IOWAIT4\mbox{[}7\+:0\mbox{]} bits (I/O 4 wait time) \Hypertarget{group___peripheral___registers___bits___definition_gafb868a5bf3d33997c782f296440cabf7}\label{group___peripheral___registers___bits___definition_gafb868a5bf3d33997c782f296440cabf7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_0@{FSMC\_PIO4\_IOWAIT4\_0}}
\index{FSMC\_PIO4\_IOWAIT4\_0@{FSMC\_PIO4\_IOWAIT4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOWAIT4\_0}{FSMC\_PIO4\_IOWAIT4\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaaa48c96fedf31c6ab444828d60e471da}\label{group___peripheral___registers___bits___definition_gaaa48c96fedf31c6ab444828d60e471da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_1@{FSMC\_PIO4\_IOWAIT4\_1}}
\index{FSMC\_PIO4\_IOWAIT4\_1@{FSMC\_PIO4\_IOWAIT4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOWAIT4\_1}{FSMC\_PIO4\_IOWAIT4\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga342e42235a123ea11544b1a230b07a75}\label{group___peripheral___registers___bits___definition_ga342e42235a123ea11544b1a230b07a75} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_2@{FSMC\_PIO4\_IOWAIT4\_2}}
\index{FSMC\_PIO4\_IOWAIT4\_2@{FSMC\_PIO4\_IOWAIT4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOWAIT4\_2}{FSMC\_PIO4\_IOWAIT4\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9c012d7c41f51516580766d6ac36d82f}\label{group___peripheral___registers___bits___definition_ga9c012d7c41f51516580766d6ac36d82f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_3@{FSMC\_PIO4\_IOWAIT4\_3}}
\index{FSMC\_PIO4\_IOWAIT4\_3@{FSMC\_PIO4\_IOWAIT4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOWAIT4\_3}{FSMC\_PIO4\_IOWAIT4\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5331b528505a31a2b39deca7a5ddba02}\label{group___peripheral___registers___bits___definition_ga5331b528505a31a2b39deca7a5ddba02} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_4@{FSMC\_PIO4\_IOWAIT4\_4}}
\index{FSMC\_PIO4\_IOWAIT4\_4@{FSMC\_PIO4\_IOWAIT4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOWAIT4\_4}{FSMC\_PIO4\_IOWAIT4\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+4~((uint32\+\_\+t)0x00001000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaabbfbc377efde5170ac484795a0a4215}\label{group___peripheral___registers___bits___definition_gaabbfbc377efde5170ac484795a0a4215} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_5@{FSMC\_PIO4\_IOWAIT4\_5}}
\index{FSMC\_PIO4\_IOWAIT4\_5@{FSMC\_PIO4\_IOWAIT4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOWAIT4\_5}{FSMC\_PIO4\_IOWAIT4\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+5~((uint32\+\_\+t)0x00002000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga0be64ff24a6ccb7eef471ad2ad0e283b}\label{group___peripheral___registers___bits___definition_ga0be64ff24a6ccb7eef471ad2ad0e283b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_6@{FSMC\_PIO4\_IOWAIT4\_6}}
\index{FSMC\_PIO4\_IOWAIT4\_6@{FSMC\_PIO4\_IOWAIT4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOWAIT4\_6}{FSMC\_PIO4\_IOWAIT4\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+6~((uint32\+\_\+t)0x00004000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga3e3fc1b8cfa57116c0521cafd7e733cc}\label{group___peripheral___registers___bits___definition_ga3e3fc1b8cfa57116c0521cafd7e733cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_7@{FSMC\_PIO4\_IOWAIT4\_7}}
\index{FSMC\_PIO4\_IOWAIT4\_7@{FSMC\_PIO4\_IOWAIT4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PIO4\_IOWAIT4\_7}{FSMC\_PIO4\_IOWAIT4\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+7~((uint32\+\_\+t)0x00008000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga8a7783e155a688bf79e68ebf570421c4}\label{group___peripheral___registers___bits___definition_ga8a7783e155a688bf79e68ebf570421c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2@{FSMC\_PMEM2\_MEMHIZ2}}
\index{FSMC\_PMEM2\_MEMHIZ2@{FSMC\_PMEM2\_MEMHIZ2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHIZ2}{FSMC\_PMEM2\_MEMHIZ2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2~((uint32\+\_\+t)0x\+FF000000)}

MEMHIZ2\mbox{[}7\+:0\mbox{]} bits (Common memory 2 databus HiZ time) \Hypertarget{group___peripheral___registers___bits___definition_ga8bb51ecefa94c1ab3b91c7a14705b8c8}\label{group___peripheral___registers___bits___definition_ga8bb51ecefa94c1ab3b91c7a14705b8c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_0@{FSMC\_PMEM2\_MEMHIZ2\_0}}
\index{FSMC\_PMEM2\_MEMHIZ2\_0@{FSMC\_PMEM2\_MEMHIZ2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHIZ2\_0}{FSMC\_PMEM2\_MEMHIZ2\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4c0d8bf861d9918763b7391d4ad287b0}\label{group___peripheral___registers___bits___definition_ga4c0d8bf861d9918763b7391d4ad287b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_1@{FSMC\_PMEM2\_MEMHIZ2\_1}}
\index{FSMC\_PMEM2\_MEMHIZ2\_1@{FSMC\_PMEM2\_MEMHIZ2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHIZ2\_1}{FSMC\_PMEM2\_MEMHIZ2\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaebd6a4457fa0ac4f1b98fdc58bef9999}\label{group___peripheral___registers___bits___definition_gaebd6a4457fa0ac4f1b98fdc58bef9999} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_2@{FSMC\_PMEM2\_MEMHIZ2\_2}}
\index{FSMC\_PMEM2\_MEMHIZ2\_2@{FSMC\_PMEM2\_MEMHIZ2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHIZ2\_2}{FSMC\_PMEM2\_MEMHIZ2\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaded9a6b1b516fa2595988c84c5465f9b}\label{group___peripheral___registers___bits___definition_gaded9a6b1b516fa2595988c84c5465f9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_3@{FSMC\_PMEM2\_MEMHIZ2\_3}}
\index{FSMC\_PMEM2\_MEMHIZ2\_3@{FSMC\_PMEM2\_MEMHIZ2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHIZ2\_3}{FSMC\_PMEM2\_MEMHIZ2\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gad9b1831fb25422c7a126a7d029223394}\label{group___peripheral___registers___bits___definition_gad9b1831fb25422c7a126a7d029223394} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_4@{FSMC\_PMEM2\_MEMHIZ2\_4}}
\index{FSMC\_PMEM2\_MEMHIZ2\_4@{FSMC\_PMEM2\_MEMHIZ2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHIZ2\_4}{FSMC\_PMEM2\_MEMHIZ2\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+4~((uint32\+\_\+t)0x10000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gae828a4dde56e15f78ab156feeb329af9}\label{group___peripheral___registers___bits___definition_gae828a4dde56e15f78ab156feeb329af9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_5@{FSMC\_PMEM2\_MEMHIZ2\_5}}
\index{FSMC\_PMEM2\_MEMHIZ2\_5@{FSMC\_PMEM2\_MEMHIZ2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHIZ2\_5}{FSMC\_PMEM2\_MEMHIZ2\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+5~((uint32\+\_\+t)0x20000000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gacf5464a2e8aeec6eb06c58283168ef97}\label{group___peripheral___registers___bits___definition_gacf5464a2e8aeec6eb06c58283168ef97} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_6@{FSMC\_PMEM2\_MEMHIZ2\_6}}
\index{FSMC\_PMEM2\_MEMHIZ2\_6@{FSMC\_PMEM2\_MEMHIZ2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHIZ2\_6}{FSMC\_PMEM2\_MEMHIZ2\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+6~((uint32\+\_\+t)0x40000000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga3c5ca1880a516478e1b8f1142066c004}\label{group___peripheral___registers___bits___definition_ga3c5ca1880a516478e1b8f1142066c004} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_7@{FSMC\_PMEM2\_MEMHIZ2\_7}}
\index{FSMC\_PMEM2\_MEMHIZ2\_7@{FSMC\_PMEM2\_MEMHIZ2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHIZ2\_7}{FSMC\_PMEM2\_MEMHIZ2\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+7~((uint32\+\_\+t)0x80000000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gaad2c79ef9df8b619e93c15b506f4fd7d}\label{group___peripheral___registers___bits___definition_gaad2c79ef9df8b619e93c15b506f4fd7d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2@{FSMC\_PMEM2\_MEMHOLD2}}
\index{FSMC\_PMEM2\_MEMHOLD2@{FSMC\_PMEM2\_MEMHOLD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHOLD2}{FSMC\_PMEM2\_MEMHOLD2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2~((uint32\+\_\+t)0x00\+FF0000)}

MEMHOLD2\mbox{[}7\+:0\mbox{]} bits (Common memory 2 hold time) \Hypertarget{group___peripheral___registers___bits___definition_gadd16a720c69fcac1f6b798cf6f9bbb7e}\label{group___peripheral___registers___bits___definition_gadd16a720c69fcac1f6b798cf6f9bbb7e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_0@{FSMC\_PMEM2\_MEMHOLD2\_0}}
\index{FSMC\_PMEM2\_MEMHOLD2\_0@{FSMC\_PMEM2\_MEMHOLD2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHOLD2\_0}{FSMC\_PMEM2\_MEMHOLD2\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4630e2bdb842914d0f7b53d4ed610122}\label{group___peripheral___registers___bits___definition_ga4630e2bdb842914d0f7b53d4ed610122} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_1@{FSMC\_PMEM2\_MEMHOLD2\_1}}
\index{FSMC\_PMEM2\_MEMHOLD2\_1@{FSMC\_PMEM2\_MEMHOLD2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHOLD2\_1}{FSMC\_PMEM2\_MEMHOLD2\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacf699fd414971d0c52159c21652f5e58}\label{group___peripheral___registers___bits___definition_gacf699fd414971d0c52159c21652f5e58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_2@{FSMC\_PMEM2\_MEMHOLD2\_2}}
\index{FSMC\_PMEM2\_MEMHOLD2\_2@{FSMC\_PMEM2\_MEMHOLD2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHOLD2\_2}{FSMC\_PMEM2\_MEMHOLD2\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gad3e1f50389b82f8737a12ef6d1683c4f}\label{group___peripheral___registers___bits___definition_gad3e1f50389b82f8737a12ef6d1683c4f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_3@{FSMC\_PMEM2\_MEMHOLD2\_3}}
\index{FSMC\_PMEM2\_MEMHOLD2\_3@{FSMC\_PMEM2\_MEMHOLD2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHOLD2\_3}{FSMC\_PMEM2\_MEMHOLD2\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga00c7b1a8cbcbcbcc0495ebd7c877ca9e}\label{group___peripheral___registers___bits___definition_ga00c7b1a8cbcbcbcc0495ebd7c877ca9e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_4@{FSMC\_PMEM2\_MEMHOLD2\_4}}
\index{FSMC\_PMEM2\_MEMHOLD2\_4@{FSMC\_PMEM2\_MEMHOLD2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHOLD2\_4}{FSMC\_PMEM2\_MEMHOLD2\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+4~((uint32\+\_\+t)0x00100000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga9cd7c5637824522c2bd0f2cd165ca218}\label{group___peripheral___registers___bits___definition_ga9cd7c5637824522c2bd0f2cd165ca218} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_5@{FSMC\_PMEM2\_MEMHOLD2\_5}}
\index{FSMC\_PMEM2\_MEMHOLD2\_5@{FSMC\_PMEM2\_MEMHOLD2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHOLD2\_5}{FSMC\_PMEM2\_MEMHOLD2\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+5~((uint32\+\_\+t)0x00200000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga52ee3806d174025ab98d6c9148f17ae2}\label{group___peripheral___registers___bits___definition_ga52ee3806d174025ab98d6c9148f17ae2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_6@{FSMC\_PMEM2\_MEMHOLD2\_6}}
\index{FSMC\_PMEM2\_MEMHOLD2\_6@{FSMC\_PMEM2\_MEMHOLD2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHOLD2\_6}{FSMC\_PMEM2\_MEMHOLD2\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+6~((uint32\+\_\+t)0x00400000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gad1afae5788b827aebc3df92c74754b38}\label{group___peripheral___registers___bits___definition_gad1afae5788b827aebc3df92c74754b38} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_7@{FSMC\_PMEM2\_MEMHOLD2\_7}}
\index{FSMC\_PMEM2\_MEMHOLD2\_7@{FSMC\_PMEM2\_MEMHOLD2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMHOLD2\_7}{FSMC\_PMEM2\_MEMHOLD2\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+7~((uint32\+\_\+t)0x00800000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga50a34195ddb7ab7aebc2acac39b27536}\label{group___peripheral___registers___bits___definition_ga50a34195ddb7ab7aebc2acac39b27536} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2@{FSMC\_PMEM2\_MEMSET2}}
\index{FSMC\_PMEM2\_MEMSET2@{FSMC\_PMEM2\_MEMSET2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMSET2}{FSMC\_PMEM2\_MEMSET2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2~((uint32\+\_\+t)0x000000\+FF)}

MEMSET2\mbox{[}7\+:0\mbox{]} bits (Common memory 2 setup time) \Hypertarget{group___peripheral___registers___bits___definition_ga529858550113070878ce680da0a6bf7d}\label{group___peripheral___registers___bits___definition_ga529858550113070878ce680da0a6bf7d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_0@{FSMC\_PMEM2\_MEMSET2\_0}}
\index{FSMC\_PMEM2\_MEMSET2\_0@{FSMC\_PMEM2\_MEMSET2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMSET2\_0}{FSMC\_PMEM2\_MEMSET2\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga28517c1f5aeded21b3f0326247b0bbe1}\label{group___peripheral___registers___bits___definition_ga28517c1f5aeded21b3f0326247b0bbe1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_1@{FSMC\_PMEM2\_MEMSET2\_1}}
\index{FSMC\_PMEM2\_MEMSET2\_1@{FSMC\_PMEM2\_MEMSET2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMSET2\_1}{FSMC\_PMEM2\_MEMSET2\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1f59339df091ad8a00d75c32b335b711}\label{group___peripheral___registers___bits___definition_ga1f59339df091ad8a00d75c32b335b711} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_2@{FSMC\_PMEM2\_MEMSET2\_2}}
\index{FSMC\_PMEM2\_MEMSET2\_2@{FSMC\_PMEM2\_MEMSET2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMSET2\_2}{FSMC\_PMEM2\_MEMSET2\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga7715c089272c9709e8f94590b46be609}\label{group___peripheral___registers___bits___definition_ga7715c089272c9709e8f94590b46be609} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_3@{FSMC\_PMEM2\_MEMSET2\_3}}
\index{FSMC\_PMEM2\_MEMSET2\_3@{FSMC\_PMEM2\_MEMSET2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMSET2\_3}{FSMC\_PMEM2\_MEMSET2\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga31a0e44106c1ec87375054be15b1cb84}\label{group___peripheral___registers___bits___definition_ga31a0e44106c1ec87375054be15b1cb84} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_4@{FSMC\_PMEM2\_MEMSET2\_4}}
\index{FSMC\_PMEM2\_MEMSET2\_4@{FSMC\_PMEM2\_MEMSET2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMSET2\_4}{FSMC\_PMEM2\_MEMSET2\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+4~((uint32\+\_\+t)0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga221edf50060c5dad91de3c0b877fdbfc}\label{group___peripheral___registers___bits___definition_ga221edf50060c5dad91de3c0b877fdbfc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_5@{FSMC\_PMEM2\_MEMSET2\_5}}
\index{FSMC\_PMEM2\_MEMSET2\_5@{FSMC\_PMEM2\_MEMSET2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMSET2\_5}{FSMC\_PMEM2\_MEMSET2\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+5~((uint32\+\_\+t)0x00000020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga5dc6beefe3ea22a84dbc44fd30843778}\label{group___peripheral___registers___bits___definition_ga5dc6beefe3ea22a84dbc44fd30843778} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_6@{FSMC\_PMEM2\_MEMSET2\_6}}
\index{FSMC\_PMEM2\_MEMSET2\_6@{FSMC\_PMEM2\_MEMSET2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMSET2\_6}{FSMC\_PMEM2\_MEMSET2\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+6~((uint32\+\_\+t)0x00000040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gae14181cbd85100c2b3b104525c42ee6c}\label{group___peripheral___registers___bits___definition_gae14181cbd85100c2b3b104525c42ee6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_7@{FSMC\_PMEM2\_MEMSET2\_7}}
\index{FSMC\_PMEM2\_MEMSET2\_7@{FSMC\_PMEM2\_MEMSET2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMSET2\_7}{FSMC\_PMEM2\_MEMSET2\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+7~((uint32\+\_\+t)0x00000080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga7affee760cfe5d04a58bda9cd7fc5f72}\label{group___peripheral___registers___bits___definition_ga7affee760cfe5d04a58bda9cd7fc5f72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2@{FSMC\_PMEM2\_MEMWAIT2}}
\index{FSMC\_PMEM2\_MEMWAIT2@{FSMC\_PMEM2\_MEMWAIT2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMWAIT2}{FSMC\_PMEM2\_MEMWAIT2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2~((uint32\+\_\+t)0x0000\+FF00)}

MEMWAIT2\mbox{[}7\+:0\mbox{]} bits (Common memory 2 wait time) \Hypertarget{group___peripheral___registers___bits___definition_ga7ee1c7f3347678dff204e6ac8c6eaf4f}\label{group___peripheral___registers___bits___definition_ga7ee1c7f3347678dff204e6ac8c6eaf4f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_0@{FSMC\_PMEM2\_MEMWAIT2\_0}}
\index{FSMC\_PMEM2\_MEMWAIT2\_0@{FSMC\_PMEM2\_MEMWAIT2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMWAIT2\_0}{FSMC\_PMEM2\_MEMWAIT2\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga56de464fa3f895e75f0ec2ff3f9e1e1e}\label{group___peripheral___registers___bits___definition_ga56de464fa3f895e75f0ec2ff3f9e1e1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_1@{FSMC\_PMEM2\_MEMWAIT2\_1}}
\index{FSMC\_PMEM2\_MEMWAIT2\_1@{FSMC\_PMEM2\_MEMWAIT2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMWAIT2\_1}{FSMC\_PMEM2\_MEMWAIT2\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga922a823292054746923fb13b8f4c1b5c}\label{group___peripheral___registers___bits___definition_ga922a823292054746923fb13b8f4c1b5c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_2@{FSMC\_PMEM2\_MEMWAIT2\_2}}
\index{FSMC\_PMEM2\_MEMWAIT2\_2@{FSMC\_PMEM2\_MEMWAIT2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMWAIT2\_2}{FSMC\_PMEM2\_MEMWAIT2\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga44f9c0141f457b0ef0ff42c1645d7337}\label{group___peripheral___registers___bits___definition_ga44f9c0141f457b0ef0ff42c1645d7337} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_3@{FSMC\_PMEM2\_MEMWAIT2\_3}}
\index{FSMC\_PMEM2\_MEMWAIT2\_3@{FSMC\_PMEM2\_MEMWAIT2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMWAIT2\_3}{FSMC\_PMEM2\_MEMWAIT2\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga8d15645ffe422f3e35cc03efd93361cb}\label{group___peripheral___registers___bits___definition_ga8d15645ffe422f3e35cc03efd93361cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_4@{FSMC\_PMEM2\_MEMWAIT2\_4}}
\index{FSMC\_PMEM2\_MEMWAIT2\_4@{FSMC\_PMEM2\_MEMWAIT2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMWAIT2\_4}{FSMC\_PMEM2\_MEMWAIT2\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+4~((uint32\+\_\+t)0x00001000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga640d5866b22b11924b7e4c9bfc608624}\label{group___peripheral___registers___bits___definition_ga640d5866b22b11924b7e4c9bfc608624} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_5@{FSMC\_PMEM2\_MEMWAIT2\_5}}
\index{FSMC\_PMEM2\_MEMWAIT2\_5@{FSMC\_PMEM2\_MEMWAIT2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMWAIT2\_5}{FSMC\_PMEM2\_MEMWAIT2\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+5~((uint32\+\_\+t)0x00002000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga51d69f501306eae03db719cb52065b3c}\label{group___peripheral___registers___bits___definition_ga51d69f501306eae03db719cb52065b3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_6@{FSMC\_PMEM2\_MEMWAIT2\_6}}
\index{FSMC\_PMEM2\_MEMWAIT2\_6@{FSMC\_PMEM2\_MEMWAIT2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMWAIT2\_6}{FSMC\_PMEM2\_MEMWAIT2\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+6~((uint32\+\_\+t)0x00004000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga127b0e01d15f1007cfa67247a99da26f}\label{group___peripheral___registers___bits___definition_ga127b0e01d15f1007cfa67247a99da26f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_7@{FSMC\_PMEM2\_MEMWAIT2\_7}}
\index{FSMC\_PMEM2\_MEMWAIT2\_7@{FSMC\_PMEM2\_MEMWAIT2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM2\_MEMWAIT2\_7}{FSMC\_PMEM2\_MEMWAIT2\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+7~((uint32\+\_\+t)0x00008000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga3a77d54c66589f233792d30fc83e7f12}\label{group___peripheral___registers___bits___definition_ga3a77d54c66589f233792d30fc83e7f12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3@{FSMC\_PMEM3\_MEMHIZ3}}
\index{FSMC\_PMEM3\_MEMHIZ3@{FSMC\_PMEM3\_MEMHIZ3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHIZ3}{FSMC\_PMEM3\_MEMHIZ3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3~((uint32\+\_\+t)0x\+FF000000)}

MEMHIZ3\mbox{[}7\+:0\mbox{]} bits (Common memory 3 databus HiZ time) \Hypertarget{group___peripheral___registers___bits___definition_ga2d8453ab8a7488ff13c681154bfd293c}\label{group___peripheral___registers___bits___definition_ga2d8453ab8a7488ff13c681154bfd293c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_0@{FSMC\_PMEM3\_MEMHIZ3\_0}}
\index{FSMC\_PMEM3\_MEMHIZ3\_0@{FSMC\_PMEM3\_MEMHIZ3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHIZ3\_0}{FSMC\_PMEM3\_MEMHIZ3\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf023951ad4fd31a691cc26fc3c27ec46}\label{group___peripheral___registers___bits___definition_gaf023951ad4fd31a691cc26fc3c27ec46} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_1@{FSMC\_PMEM3\_MEMHIZ3\_1}}
\index{FSMC\_PMEM3\_MEMHIZ3\_1@{FSMC\_PMEM3\_MEMHIZ3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHIZ3\_1}{FSMC\_PMEM3\_MEMHIZ3\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaaf8d790834161e0224c878cd8eab190e}\label{group___peripheral___registers___bits___definition_gaaf8d790834161e0224c878cd8eab190e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_2@{FSMC\_PMEM3\_MEMHIZ3\_2}}
\index{FSMC\_PMEM3\_MEMHIZ3\_2@{FSMC\_PMEM3\_MEMHIZ3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHIZ3\_2}{FSMC\_PMEM3\_MEMHIZ3\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga26daeb039123824e2de5fdd64cb3a1ff}\label{group___peripheral___registers___bits___definition_ga26daeb039123824e2de5fdd64cb3a1ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_3@{FSMC\_PMEM3\_MEMHIZ3\_3}}
\index{FSMC\_PMEM3\_MEMHIZ3\_3@{FSMC\_PMEM3\_MEMHIZ3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHIZ3\_3}{FSMC\_PMEM3\_MEMHIZ3\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gafd06d96e44933ce665b2af8c2a4098e4}\label{group___peripheral___registers___bits___definition_gafd06d96e44933ce665b2af8c2a4098e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_4@{FSMC\_PMEM3\_MEMHIZ3\_4}}
\index{FSMC\_PMEM3\_MEMHIZ3\_4@{FSMC\_PMEM3\_MEMHIZ3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHIZ3\_4}{FSMC\_PMEM3\_MEMHIZ3\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+4~((uint32\+\_\+t)0x10000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaef1254b2e2251da2b30aa297d1d0a1f8}\label{group___peripheral___registers___bits___definition_gaef1254b2e2251da2b30aa297d1d0a1f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_5@{FSMC\_PMEM3\_MEMHIZ3\_5}}
\index{FSMC\_PMEM3\_MEMHIZ3\_5@{FSMC\_PMEM3\_MEMHIZ3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHIZ3\_5}{FSMC\_PMEM3\_MEMHIZ3\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+5~((uint32\+\_\+t)0x20000000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaf33c72c5ab0747d587a801835cf1a897}\label{group___peripheral___registers___bits___definition_gaf33c72c5ab0747d587a801835cf1a897} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_6@{FSMC\_PMEM3\_MEMHIZ3\_6}}
\index{FSMC\_PMEM3\_MEMHIZ3\_6@{FSMC\_PMEM3\_MEMHIZ3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHIZ3\_6}{FSMC\_PMEM3\_MEMHIZ3\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+6~((uint32\+\_\+t)0x40000000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaa7304d0d28edd32a70be474e656fbf8e}\label{group___peripheral___registers___bits___definition_gaa7304d0d28edd32a70be474e656fbf8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_7@{FSMC\_PMEM3\_MEMHIZ3\_7}}
\index{FSMC\_PMEM3\_MEMHIZ3\_7@{FSMC\_PMEM3\_MEMHIZ3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHIZ3\_7}{FSMC\_PMEM3\_MEMHIZ3\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+7~((uint32\+\_\+t)0x80000000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gac8ef1e0f4db1e2792b0939f9058a149b}\label{group___peripheral___registers___bits___definition_gac8ef1e0f4db1e2792b0939f9058a149b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3@{FSMC\_PMEM3\_MEMHOLD3}}
\index{FSMC\_PMEM3\_MEMHOLD3@{FSMC\_PMEM3\_MEMHOLD3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHOLD3}{FSMC\_PMEM3\_MEMHOLD3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3~((uint32\+\_\+t)0x00\+FF0000)}

MEMHOLD3\mbox{[}7\+:0\mbox{]} bits (Common memory 3 hold time) \Hypertarget{group___peripheral___registers___bits___definition_gaa1abd4698bb45c784b23b8d431eb90f1}\label{group___peripheral___registers___bits___definition_gaa1abd4698bb45c784b23b8d431eb90f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_0@{FSMC\_PMEM3\_MEMHOLD3\_0}}
\index{FSMC\_PMEM3\_MEMHOLD3\_0@{FSMC\_PMEM3\_MEMHOLD3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHOLD3\_0}{FSMC\_PMEM3\_MEMHOLD3\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0a93e71d784bdb1cd115805feac42d6b}\label{group___peripheral___registers___bits___definition_ga0a93e71d784bdb1cd115805feac42d6b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_1@{FSMC\_PMEM3\_MEMHOLD3\_1}}
\index{FSMC\_PMEM3\_MEMHOLD3\_1@{FSMC\_PMEM3\_MEMHOLD3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHOLD3\_1}{FSMC\_PMEM3\_MEMHOLD3\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga20a5443b5236e71b8dfe0620abffbd68}\label{group___peripheral___registers___bits___definition_ga20a5443b5236e71b8dfe0620abffbd68} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_2@{FSMC\_PMEM3\_MEMHOLD3\_2}}
\index{FSMC\_PMEM3\_MEMHOLD3\_2@{FSMC\_PMEM3\_MEMHOLD3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHOLD3\_2}{FSMC\_PMEM3\_MEMHOLD3\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3b330eabb266b26cf6aa93b12bfe7b38}\label{group___peripheral___registers___bits___definition_ga3b330eabb266b26cf6aa93b12bfe7b38} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_3@{FSMC\_PMEM3\_MEMHOLD3\_3}}
\index{FSMC\_PMEM3\_MEMHOLD3\_3@{FSMC\_PMEM3\_MEMHOLD3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHOLD3\_3}{FSMC\_PMEM3\_MEMHOLD3\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gac6d1864268bb87124d127d92e8db54dc}\label{group___peripheral___registers___bits___definition_gac6d1864268bb87124d127d92e8db54dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_4@{FSMC\_PMEM3\_MEMHOLD3\_4}}
\index{FSMC\_PMEM3\_MEMHOLD3\_4@{FSMC\_PMEM3\_MEMHOLD3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHOLD3\_4}{FSMC\_PMEM3\_MEMHOLD3\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+4~((uint32\+\_\+t)0x00100000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8968569a91c0b5d6c456074ddfc98aa3}\label{group___peripheral___registers___bits___definition_ga8968569a91c0b5d6c456074ddfc98aa3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_5@{FSMC\_PMEM3\_MEMHOLD3\_5}}
\index{FSMC\_PMEM3\_MEMHOLD3\_5@{FSMC\_PMEM3\_MEMHOLD3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHOLD3\_5}{FSMC\_PMEM3\_MEMHOLD3\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+5~((uint32\+\_\+t)0x00200000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaf40967f9e19b41e2692b7fe1177b8629}\label{group___peripheral___registers___bits___definition_gaf40967f9e19b41e2692b7fe1177b8629} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_6@{FSMC\_PMEM3\_MEMHOLD3\_6}}
\index{FSMC\_PMEM3\_MEMHOLD3\_6@{FSMC\_PMEM3\_MEMHOLD3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHOLD3\_6}{FSMC\_PMEM3\_MEMHOLD3\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+6~((uint32\+\_\+t)0x00400000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaf0da29e1e300e47aebb0bd47bf5f0563}\label{group___peripheral___registers___bits___definition_gaf0da29e1e300e47aebb0bd47bf5f0563} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_7@{FSMC\_PMEM3\_MEMHOLD3\_7}}
\index{FSMC\_PMEM3\_MEMHOLD3\_7@{FSMC\_PMEM3\_MEMHOLD3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMHOLD3\_7}{FSMC\_PMEM3\_MEMHOLD3\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+7~((uint32\+\_\+t)0x00800000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gaf69ac574f9be3c11ada1e2dc4c3abe4f}\label{group___peripheral___registers___bits___definition_gaf69ac574f9be3c11ada1e2dc4c3abe4f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3@{FSMC\_PMEM3\_MEMSET3}}
\index{FSMC\_PMEM3\_MEMSET3@{FSMC\_PMEM3\_MEMSET3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMSET3}{FSMC\_PMEM3\_MEMSET3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3~((uint32\+\_\+t)0x000000\+FF)}

MEMSET3\mbox{[}7\+:0\mbox{]} bits (Common memory 3 setup time) \Hypertarget{group___peripheral___registers___bits___definition_gaee68bc7ff3e4cf11c2ca826541858c6a}\label{group___peripheral___registers___bits___definition_gaee68bc7ff3e4cf11c2ca826541858c6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_0@{FSMC\_PMEM3\_MEMSET3\_0}}
\index{FSMC\_PMEM3\_MEMSET3\_0@{FSMC\_PMEM3\_MEMSET3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMSET3\_0}{FSMC\_PMEM3\_MEMSET3\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafa10132605ec4a4be1ab48ee6b36080e}\label{group___peripheral___registers___bits___definition_gafa10132605ec4a4be1ab48ee6b36080e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_1@{FSMC\_PMEM3\_MEMSET3\_1}}
\index{FSMC\_PMEM3\_MEMSET3\_1@{FSMC\_PMEM3\_MEMSET3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMSET3\_1}{FSMC\_PMEM3\_MEMSET3\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacd867b06de7c7a49244b6a35570d2cd2}\label{group___peripheral___registers___bits___definition_gacd867b06de7c7a49244b6a35570d2cd2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_2@{FSMC\_PMEM3\_MEMSET3\_2}}
\index{FSMC\_PMEM3\_MEMSET3\_2@{FSMC\_PMEM3\_MEMSET3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMSET3\_2}{FSMC\_PMEM3\_MEMSET3\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga292a8826723614aa2504a376f4a2e5d5}\label{group___peripheral___registers___bits___definition_ga292a8826723614aa2504a376f4a2e5d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_3@{FSMC\_PMEM3\_MEMSET3\_3}}
\index{FSMC\_PMEM3\_MEMSET3\_3@{FSMC\_PMEM3\_MEMSET3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMSET3\_3}{FSMC\_PMEM3\_MEMSET3\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga98703fee6465ba580b052ef76f2c63f2}\label{group___peripheral___registers___bits___definition_ga98703fee6465ba580b052ef76f2c63f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_4@{FSMC\_PMEM3\_MEMSET3\_4}}
\index{FSMC\_PMEM3\_MEMSET3\_4@{FSMC\_PMEM3\_MEMSET3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMSET3\_4}{FSMC\_PMEM3\_MEMSET3\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+4~((uint32\+\_\+t)0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaaea28a64fc9a7e0df35826b4ec372361}\label{group___peripheral___registers___bits___definition_gaaea28a64fc9a7e0df35826b4ec372361} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_5@{FSMC\_PMEM3\_MEMSET3\_5}}
\index{FSMC\_PMEM3\_MEMSET3\_5@{FSMC\_PMEM3\_MEMSET3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMSET3\_5}{FSMC\_PMEM3\_MEMSET3\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+5~((uint32\+\_\+t)0x00000020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaea51bbe866574be10bdc1d2d16bb9810}\label{group___peripheral___registers___bits___definition_gaea51bbe866574be10bdc1d2d16bb9810} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_6@{FSMC\_PMEM3\_MEMSET3\_6}}
\index{FSMC\_PMEM3\_MEMSET3\_6@{FSMC\_PMEM3\_MEMSET3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMSET3\_6}{FSMC\_PMEM3\_MEMSET3\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+6~((uint32\+\_\+t)0x00000040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga702eeb8c3930ea564af728cc3bb9044b}\label{group___peripheral___registers___bits___definition_ga702eeb8c3930ea564af728cc3bb9044b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_7@{FSMC\_PMEM3\_MEMSET3\_7}}
\index{FSMC\_PMEM3\_MEMSET3\_7@{FSMC\_PMEM3\_MEMSET3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMSET3\_7}{FSMC\_PMEM3\_MEMSET3\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+7~((uint32\+\_\+t)0x00000080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga4243cb8b53a10143621872c0d0ed318b}\label{group___peripheral___registers___bits___definition_ga4243cb8b53a10143621872c0d0ed318b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3@{FSMC\_PMEM3\_MEMWAIT3}}
\index{FSMC\_PMEM3\_MEMWAIT3@{FSMC\_PMEM3\_MEMWAIT3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMWAIT3}{FSMC\_PMEM3\_MEMWAIT3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3~((uint32\+\_\+t)0x0000\+FF00)}

MEMWAIT3\mbox{[}7\+:0\mbox{]} bits (Common memory 3 wait time) \Hypertarget{group___peripheral___registers___bits___definition_ga30d8aad77f584d1c380b6d04d4984ac5}\label{group___peripheral___registers___bits___definition_ga30d8aad77f584d1c380b6d04d4984ac5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_0@{FSMC\_PMEM3\_MEMWAIT3\_0}}
\index{FSMC\_PMEM3\_MEMWAIT3\_0@{FSMC\_PMEM3\_MEMWAIT3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMWAIT3\_0}{FSMC\_PMEM3\_MEMWAIT3\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaacf4638838e3cf2dfa076ef795596967}\label{group___peripheral___registers___bits___definition_gaacf4638838e3cf2dfa076ef795596967} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_1@{FSMC\_PMEM3\_MEMWAIT3\_1}}
\index{FSMC\_PMEM3\_MEMWAIT3\_1@{FSMC\_PMEM3\_MEMWAIT3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMWAIT3\_1}{FSMC\_PMEM3\_MEMWAIT3\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa1c65a1027062f3fff04dfdd24c33e64}\label{group___peripheral___registers___bits___definition_gaa1c65a1027062f3fff04dfdd24c33e64} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_2@{FSMC\_PMEM3\_MEMWAIT3\_2}}
\index{FSMC\_PMEM3\_MEMWAIT3\_2@{FSMC\_PMEM3\_MEMWAIT3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMWAIT3\_2}{FSMC\_PMEM3\_MEMWAIT3\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gae23146168ddc8e06defd6e75390dde1d}\label{group___peripheral___registers___bits___definition_gae23146168ddc8e06defd6e75390dde1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_3@{FSMC\_PMEM3\_MEMWAIT3\_3}}
\index{FSMC\_PMEM3\_MEMWAIT3\_3@{FSMC\_PMEM3\_MEMWAIT3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMWAIT3\_3}{FSMC\_PMEM3\_MEMWAIT3\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga79640d63c03f94bd4f38859c46bad820}\label{group___peripheral___registers___bits___definition_ga79640d63c03f94bd4f38859c46bad820} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_4@{FSMC\_PMEM3\_MEMWAIT3\_4}}
\index{FSMC\_PMEM3\_MEMWAIT3\_4@{FSMC\_PMEM3\_MEMWAIT3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMWAIT3\_4}{FSMC\_PMEM3\_MEMWAIT3\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+4~((uint32\+\_\+t)0x00001000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8d36841fa1730bbbc825278cffd623f3}\label{group___peripheral___registers___bits___definition_ga8d36841fa1730bbbc825278cffd623f3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_5@{FSMC\_PMEM3\_MEMWAIT3\_5}}
\index{FSMC\_PMEM3\_MEMWAIT3\_5@{FSMC\_PMEM3\_MEMWAIT3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMWAIT3\_5}{FSMC\_PMEM3\_MEMWAIT3\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+5~((uint32\+\_\+t)0x00002000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga2bd34f98ee23b7a58ac63cd195c00d70}\label{group___peripheral___registers___bits___definition_ga2bd34f98ee23b7a58ac63cd195c00d70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_6@{FSMC\_PMEM3\_MEMWAIT3\_6}}
\index{FSMC\_PMEM3\_MEMWAIT3\_6@{FSMC\_PMEM3\_MEMWAIT3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMWAIT3\_6}{FSMC\_PMEM3\_MEMWAIT3\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+6~((uint32\+\_\+t)0x00004000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga0f485579592b7fdf2e480523ee220418}\label{group___peripheral___registers___bits___definition_ga0f485579592b7fdf2e480523ee220418} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_7@{FSMC\_PMEM3\_MEMWAIT3\_7}}
\index{FSMC\_PMEM3\_MEMWAIT3\_7@{FSMC\_PMEM3\_MEMWAIT3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM3\_MEMWAIT3\_7}{FSMC\_PMEM3\_MEMWAIT3\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+7~((uint32\+\_\+t)0x00008000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga6b194500112e61e5dd41ded843bb08c6}\label{group___peripheral___registers___bits___definition_ga6b194500112e61e5dd41ded843bb08c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4@{FSMC\_PMEM4\_MEMHIZ4}}
\index{FSMC\_PMEM4\_MEMHIZ4@{FSMC\_PMEM4\_MEMHIZ4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHIZ4}{FSMC\_PMEM4\_MEMHIZ4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4~((uint32\+\_\+t)0x\+FF000000)}

MEMHIZ4\mbox{[}7\+:0\mbox{]} bits (Common memory 4 databus HiZ time) \Hypertarget{group___peripheral___registers___bits___definition_ga9298e847d13d24cbe87a3c477af9f02c}\label{group___peripheral___registers___bits___definition_ga9298e847d13d24cbe87a3c477af9f02c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_0@{FSMC\_PMEM4\_MEMHIZ4\_0}}
\index{FSMC\_PMEM4\_MEMHIZ4\_0@{FSMC\_PMEM4\_MEMHIZ4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHIZ4\_0}{FSMC\_PMEM4\_MEMHIZ4\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga591eb0822bbb91c4ba12f80d35424c4c}\label{group___peripheral___registers___bits___definition_ga591eb0822bbb91c4ba12f80d35424c4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_1@{FSMC\_PMEM4\_MEMHIZ4\_1}}
\index{FSMC\_PMEM4\_MEMHIZ4\_1@{FSMC\_PMEM4\_MEMHIZ4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHIZ4\_1}{FSMC\_PMEM4\_MEMHIZ4\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6db858408154b3694bb1fdc995f7e069}\label{group___peripheral___registers___bits___definition_ga6db858408154b3694bb1fdc995f7e069} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_2@{FSMC\_PMEM4\_MEMHIZ4\_2}}
\index{FSMC\_PMEM4\_MEMHIZ4\_2@{FSMC\_PMEM4\_MEMHIZ4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHIZ4\_2}{FSMC\_PMEM4\_MEMHIZ4\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0e38ef7ec628928bea867de00af9b206}\label{group___peripheral___registers___bits___definition_ga0e38ef7ec628928bea867de00af9b206} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_3@{FSMC\_PMEM4\_MEMHIZ4\_3}}
\index{FSMC\_PMEM4\_MEMHIZ4\_3@{FSMC\_PMEM4\_MEMHIZ4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHIZ4\_3}{FSMC\_PMEM4\_MEMHIZ4\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+3~((uint32\+\_\+t)0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga81a86c24f41bd5363793953df972d941}\label{group___peripheral___registers___bits___definition_ga81a86c24f41bd5363793953df972d941} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_4@{FSMC\_PMEM4\_MEMHIZ4\_4}}
\index{FSMC\_PMEM4\_MEMHIZ4\_4@{FSMC\_PMEM4\_MEMHIZ4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHIZ4\_4}{FSMC\_PMEM4\_MEMHIZ4\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+4~((uint32\+\_\+t)0x10000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga08a6ec2df1aa20cfcfacaed7e60417a0}\label{group___peripheral___registers___bits___definition_ga08a6ec2df1aa20cfcfacaed7e60417a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_5@{FSMC\_PMEM4\_MEMHIZ4\_5}}
\index{FSMC\_PMEM4\_MEMHIZ4\_5@{FSMC\_PMEM4\_MEMHIZ4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHIZ4\_5}{FSMC\_PMEM4\_MEMHIZ4\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+5~((uint32\+\_\+t)0x20000000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga443fff9e0a661cce0d3fe96886eceb0b}\label{group___peripheral___registers___bits___definition_ga443fff9e0a661cce0d3fe96886eceb0b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_6@{FSMC\_PMEM4\_MEMHIZ4\_6}}
\index{FSMC\_PMEM4\_MEMHIZ4\_6@{FSMC\_PMEM4\_MEMHIZ4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHIZ4\_6}{FSMC\_PMEM4\_MEMHIZ4\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+6~((uint32\+\_\+t)0x40000000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga90cf92af2475f9f7cadbb9553225260d}\label{group___peripheral___registers___bits___definition_ga90cf92af2475f9f7cadbb9553225260d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_7@{FSMC\_PMEM4\_MEMHIZ4\_7}}
\index{FSMC\_PMEM4\_MEMHIZ4\_7@{FSMC\_PMEM4\_MEMHIZ4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHIZ4\_7}{FSMC\_PMEM4\_MEMHIZ4\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+7~((uint32\+\_\+t)0x80000000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga5028f0c2a642b7faedf602f0b2c0d64c}\label{group___peripheral___registers___bits___definition_ga5028f0c2a642b7faedf602f0b2c0d64c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4@{FSMC\_PMEM4\_MEMHOLD4}}
\index{FSMC\_PMEM4\_MEMHOLD4@{FSMC\_PMEM4\_MEMHOLD4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHOLD4}{FSMC\_PMEM4\_MEMHOLD4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4~((uint32\+\_\+t)0x00\+FF0000)}

MEMHOLD4\mbox{[}7\+:0\mbox{]} bits (Common memory 4 hold time) \Hypertarget{group___peripheral___registers___bits___definition_gaf07eef15a372886fda3182f49e2e912e}\label{group___peripheral___registers___bits___definition_gaf07eef15a372886fda3182f49e2e912e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_0@{FSMC\_PMEM4\_MEMHOLD4\_0}}
\index{FSMC\_PMEM4\_MEMHOLD4\_0@{FSMC\_PMEM4\_MEMHOLD4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHOLD4\_0}{FSMC\_PMEM4\_MEMHOLD4\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa05a691ca81b6fe6df07adb1c5142597}\label{group___peripheral___registers___bits___definition_gaa05a691ca81b6fe6df07adb1c5142597} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_1@{FSMC\_PMEM4\_MEMHOLD4\_1}}
\index{FSMC\_PMEM4\_MEMHOLD4\_1@{FSMC\_PMEM4\_MEMHOLD4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHOLD4\_1}{FSMC\_PMEM4\_MEMHOLD4\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaafd4f50c33f4ec69e878983fb6065c73}\label{group___peripheral___registers___bits___definition_gaafd4f50c33f4ec69e878983fb6065c73} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_2@{FSMC\_PMEM4\_MEMHOLD4\_2}}
\index{FSMC\_PMEM4\_MEMHOLD4\_2@{FSMC\_PMEM4\_MEMHOLD4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHOLD4\_2}{FSMC\_PMEM4\_MEMHOLD4\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+2~((uint32\+\_\+t)0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac3cf67d6699d41fc042aed2be6d6aef0}\label{group___peripheral___registers___bits___definition_gac3cf67d6699d41fc042aed2be6d6aef0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_3@{FSMC\_PMEM4\_MEMHOLD4\_3}}
\index{FSMC\_PMEM4\_MEMHOLD4\_3@{FSMC\_PMEM4\_MEMHOLD4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHOLD4\_3}{FSMC\_PMEM4\_MEMHOLD4\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+3~((uint32\+\_\+t)0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga963acb8aef1a1e3f7f369421a3f9bfd9}\label{group___peripheral___registers___bits___definition_ga963acb8aef1a1e3f7f369421a3f9bfd9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_4@{FSMC\_PMEM4\_MEMHOLD4\_4}}
\index{FSMC\_PMEM4\_MEMHOLD4\_4@{FSMC\_PMEM4\_MEMHOLD4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHOLD4\_4}{FSMC\_PMEM4\_MEMHOLD4\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+4~((uint32\+\_\+t)0x00100000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gac3ca8c6eb5fde2be7d38bde8aedb5522}\label{group___peripheral___registers___bits___definition_gac3ca8c6eb5fde2be7d38bde8aedb5522} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_5@{FSMC\_PMEM4\_MEMHOLD4\_5}}
\index{FSMC\_PMEM4\_MEMHOLD4\_5@{FSMC\_PMEM4\_MEMHOLD4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHOLD4\_5}{FSMC\_PMEM4\_MEMHOLD4\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+5~((uint32\+\_\+t)0x00200000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gae0352f9aa02c4037d690b516d7385d27}\label{group___peripheral___registers___bits___definition_gae0352f9aa02c4037d690b516d7385d27} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_6@{FSMC\_PMEM4\_MEMHOLD4\_6}}
\index{FSMC\_PMEM4\_MEMHOLD4\_6@{FSMC\_PMEM4\_MEMHOLD4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHOLD4\_6}{FSMC\_PMEM4\_MEMHOLD4\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+6~((uint32\+\_\+t)0x00400000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga880aa86c933687f7565b7ab79776923e}\label{group___peripheral___registers___bits___definition_ga880aa86c933687f7565b7ab79776923e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_7@{FSMC\_PMEM4\_MEMHOLD4\_7}}
\index{FSMC\_PMEM4\_MEMHOLD4\_7@{FSMC\_PMEM4\_MEMHOLD4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMHOLD4\_7}{FSMC\_PMEM4\_MEMHOLD4\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+7~((uint32\+\_\+t)0x00800000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga3b5cb5385ce2cef772ee4493c25617aa}\label{group___peripheral___registers___bits___definition_ga3b5cb5385ce2cef772ee4493c25617aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4@{FSMC\_PMEM4\_MEMSET4}}
\index{FSMC\_PMEM4\_MEMSET4@{FSMC\_PMEM4\_MEMSET4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMSET4}{FSMC\_PMEM4\_MEMSET4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4~((uint32\+\_\+t)0x000000\+FF)}

MEMSET4\mbox{[}7\+:0\mbox{]} bits (Common memory 4 setup time) \Hypertarget{group___peripheral___registers___bits___definition_ga6df1a1190522593b71da113c7ea8cfab}\label{group___peripheral___registers___bits___definition_ga6df1a1190522593b71da113c7ea8cfab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_0@{FSMC\_PMEM4\_MEMSET4\_0}}
\index{FSMC\_PMEM4\_MEMSET4\_0@{FSMC\_PMEM4\_MEMSET4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMSET4\_0}{FSMC\_PMEM4\_MEMSET4\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6fa76a9c077f40e973df8fe6903c69c4}\label{group___peripheral___registers___bits___definition_ga6fa76a9c077f40e973df8fe6903c69c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_1@{FSMC\_PMEM4\_MEMSET4\_1}}
\index{FSMC\_PMEM4\_MEMSET4\_1@{FSMC\_PMEM4\_MEMSET4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMSET4\_1}{FSMC\_PMEM4\_MEMSET4\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga03ddc1ecb61313593976bf70aec06e9f}\label{group___peripheral___registers___bits___definition_ga03ddc1ecb61313593976bf70aec06e9f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_2@{FSMC\_PMEM4\_MEMSET4\_2}}
\index{FSMC\_PMEM4\_MEMSET4\_2@{FSMC\_PMEM4\_MEMSET4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMSET4\_2}{FSMC\_PMEM4\_MEMSET4\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+2~((uint32\+\_\+t)0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga4280253a6049c7739c6b70a6d7940998}\label{group___peripheral___registers___bits___definition_ga4280253a6049c7739c6b70a6d7940998} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_3@{FSMC\_PMEM4\_MEMSET4\_3}}
\index{FSMC\_PMEM4\_MEMSET4\_3@{FSMC\_PMEM4\_MEMSET4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMSET4\_3}{FSMC\_PMEM4\_MEMSET4\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+3~((uint32\+\_\+t)0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga153d7b557dc40b797f93bf5593808279}\label{group___peripheral___registers___bits___definition_ga153d7b557dc40b797f93bf5593808279} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_4@{FSMC\_PMEM4\_MEMSET4\_4}}
\index{FSMC\_PMEM4\_MEMSET4\_4@{FSMC\_PMEM4\_MEMSET4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMSET4\_4}{FSMC\_PMEM4\_MEMSET4\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+4~((uint32\+\_\+t)0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gabc8fc6eadc2e952227c121b6d6114834}\label{group___peripheral___registers___bits___definition_gabc8fc6eadc2e952227c121b6d6114834} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_5@{FSMC\_PMEM4\_MEMSET4\_5}}
\index{FSMC\_PMEM4\_MEMSET4\_5@{FSMC\_PMEM4\_MEMSET4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMSET4\_5}{FSMC\_PMEM4\_MEMSET4\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+5~((uint32\+\_\+t)0x00000020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaecce633b6da6db82000f1d39dc23bb3b}\label{group___peripheral___registers___bits___definition_gaecce633b6da6db82000f1d39dc23bb3b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_6@{FSMC\_PMEM4\_MEMSET4\_6}}
\index{FSMC\_PMEM4\_MEMSET4\_6@{FSMC\_PMEM4\_MEMSET4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMSET4\_6}{FSMC\_PMEM4\_MEMSET4\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+6~((uint32\+\_\+t)0x00000040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga04c68698ff6f47551244ae5a26893059}\label{group___peripheral___registers___bits___definition_ga04c68698ff6f47551244ae5a26893059} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_7@{FSMC\_PMEM4\_MEMSET4\_7}}
\index{FSMC\_PMEM4\_MEMSET4\_7@{FSMC\_PMEM4\_MEMSET4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMSET4\_7}{FSMC\_PMEM4\_MEMSET4\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+7~((uint32\+\_\+t)0x00000080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga9673f81abf15ad70d09520db9ddfc58d}\label{group___peripheral___registers___bits___definition_ga9673f81abf15ad70d09520db9ddfc58d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4@{FSMC\_PMEM4\_MEMWAIT4}}
\index{FSMC\_PMEM4\_MEMWAIT4@{FSMC\_PMEM4\_MEMWAIT4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMWAIT4}{FSMC\_PMEM4\_MEMWAIT4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4~((uint32\+\_\+t)0x0000\+FF00)}

MEMWAIT4\mbox{[}7\+:0\mbox{]} bits (Common memory 4 wait time) \Hypertarget{group___peripheral___registers___bits___definition_ga9c88b294c963e5be76da4bf3048af411}\label{group___peripheral___registers___bits___definition_ga9c88b294c963e5be76da4bf3048af411} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_0@{FSMC\_PMEM4\_MEMWAIT4\_0}}
\index{FSMC\_PMEM4\_MEMWAIT4\_0@{FSMC\_PMEM4\_MEMWAIT4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMWAIT4\_0}{FSMC\_PMEM4\_MEMWAIT4\_0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga24d45891fa0a503d81f68f62f5fd18e5}\label{group___peripheral___registers___bits___definition_ga24d45891fa0a503d81f68f62f5fd18e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_1@{FSMC\_PMEM4\_MEMWAIT4\_1}}
\index{FSMC\_PMEM4\_MEMWAIT4\_1@{FSMC\_PMEM4\_MEMWAIT4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMWAIT4\_1}{FSMC\_PMEM4\_MEMWAIT4\_1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf1fa35a7722b6339a7cef85b5be2280d}\label{group___peripheral___registers___bits___definition_gaf1fa35a7722b6339a7cef85b5be2280d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_2@{FSMC\_PMEM4\_MEMWAIT4\_2}}
\index{FSMC\_PMEM4\_MEMWAIT4\_2@{FSMC\_PMEM4\_MEMWAIT4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMWAIT4\_2}{FSMC\_PMEM4\_MEMWAIT4\_2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga929f7f1066e3f2d69c72126615d06cb0}\label{group___peripheral___registers___bits___definition_ga929f7f1066e3f2d69c72126615d06cb0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_3@{FSMC\_PMEM4\_MEMWAIT4\_3}}
\index{FSMC\_PMEM4\_MEMWAIT4\_3@{FSMC\_PMEM4\_MEMWAIT4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMWAIT4\_3}{FSMC\_PMEM4\_MEMWAIT4\_3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+3~((uint32\+\_\+t)0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5282e3d9205f778b67ef00c27beb2918}\label{group___peripheral___registers___bits___definition_ga5282e3d9205f778b67ef00c27beb2918} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_4@{FSMC\_PMEM4\_MEMWAIT4\_4}}
\index{FSMC\_PMEM4\_MEMWAIT4\_4@{FSMC\_PMEM4\_MEMWAIT4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMWAIT4\_4}{FSMC\_PMEM4\_MEMWAIT4\_4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+4~((uint32\+\_\+t)0x00001000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga1eed44a0b89a9f14b08c4ab2578ca5cc}\label{group___peripheral___registers___bits___definition_ga1eed44a0b89a9f14b08c4ab2578ca5cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_5@{FSMC\_PMEM4\_MEMWAIT4\_5}}
\index{FSMC\_PMEM4\_MEMWAIT4\_5@{FSMC\_PMEM4\_MEMWAIT4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMWAIT4\_5}{FSMC\_PMEM4\_MEMWAIT4\_5}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+5~((uint32\+\_\+t)0x00002000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gab2429913d3b7993dfda75413f0a72bf4}\label{group___peripheral___registers___bits___definition_gab2429913d3b7993dfda75413f0a72bf4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_6@{FSMC\_PMEM4\_MEMWAIT4\_6}}
\index{FSMC\_PMEM4\_MEMWAIT4\_6@{FSMC\_PMEM4\_MEMWAIT4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMWAIT4\_6}{FSMC\_PMEM4\_MEMWAIT4\_6}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+6~((uint32\+\_\+t)0x00004000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga247eb296ad16d1c7f2ebea0ca85619f9}\label{group___peripheral___registers___bits___definition_ga247eb296ad16d1c7f2ebea0ca85619f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_7@{FSMC\_PMEM4\_MEMWAIT4\_7}}
\index{FSMC\_PMEM4\_MEMWAIT4\_7@{FSMC\_PMEM4\_MEMWAIT4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_PMEM4\_MEMWAIT4\_7}{FSMC\_PMEM4\_MEMWAIT4\_7}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+7~((uint32\+\_\+t)0x00008000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga6ae2e544a4a515303f49815cdbd5ebbb}\label{group___peripheral___registers___bits___definition_ga6ae2e544a4a515303f49815cdbd5ebbb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_FEMPT@{FSMC\_SR2\_FEMPT}}
\index{FSMC\_SR2\_FEMPT@{FSMC\_SR2\_FEMPT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR2\_FEMPT}{FSMC\_SR2\_FEMPT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+FEMPT~((uint8\+\_\+t)0x40)}

FIFO empty \Hypertarget{group___peripheral___registers___bits___definition_ga755c088c58b27f79108675f56ea9d196}\label{group___peripheral___registers___bits___definition_ga755c088c58b27f79108675f56ea9d196} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_IFEN@{FSMC\_SR2\_IFEN}}
\index{FSMC\_SR2\_IFEN@{FSMC\_SR2\_IFEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR2\_IFEN}{FSMC\_SR2\_IFEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+IFEN~((uint8\+\_\+t)0x20)}

Interrupt Falling Edge detection Enable bit \Hypertarget{group___peripheral___registers___bits___definition_gad6492ad6afe175283d07de38978936dc}\label{group___peripheral___registers___bits___definition_gad6492ad6afe175283d07de38978936dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_IFS@{FSMC\_SR2\_IFS}}
\index{FSMC\_SR2\_IFS@{FSMC\_SR2\_IFS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR2\_IFS}{FSMC\_SR2\_IFS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+IFS~((uint8\+\_\+t)0x04)}

Interrupt Falling Edge status \Hypertarget{group___peripheral___registers___bits___definition_ga1e9df0edd35d0ad6a35ff3a3b045b47c}\label{group___peripheral___registers___bits___definition_ga1e9df0edd35d0ad6a35ff3a3b045b47c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_ILEN@{FSMC\_SR2\_ILEN}}
\index{FSMC\_SR2\_ILEN@{FSMC\_SR2\_ILEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR2\_ILEN}{FSMC\_SR2\_ILEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+ILEN~((uint8\+\_\+t)0x10)}

Interrupt Level detection Enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga664d6e1440c12e76dfa34f716af85ed1}\label{group___peripheral___registers___bits___definition_ga664d6e1440c12e76dfa34f716af85ed1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_ILS@{FSMC\_SR2\_ILS}}
\index{FSMC\_SR2\_ILS@{FSMC\_SR2\_ILS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR2\_ILS}{FSMC\_SR2\_ILS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+ILS~((uint8\+\_\+t)0x02)}

Interrupt Level status \Hypertarget{group___peripheral___registers___bits___definition_ga3216bd665a118239e6ef0b58ec5e8a8e}\label{group___peripheral___registers___bits___definition_ga3216bd665a118239e6ef0b58ec5e8a8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_IREN@{FSMC\_SR2\_IREN}}
\index{FSMC\_SR2\_IREN@{FSMC\_SR2\_IREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR2\_IREN}{FSMC\_SR2\_IREN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+IREN~((uint8\+\_\+t)0x08)}

Interrupt Rising Edge detection Enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga19f1b90b2da89b68aa754d0a89d60de9}\label{group___peripheral___registers___bits___definition_ga19f1b90b2da89b68aa754d0a89d60de9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_IRS@{FSMC\_SR2\_IRS}}
\index{FSMC\_SR2\_IRS@{FSMC\_SR2\_IRS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR2\_IRS}{FSMC\_SR2\_IRS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+IRS~((uint8\+\_\+t)0x01)}

Interrupt Rising Edge status \Hypertarget{group___peripheral___registers___bits___definition_ga230562cf231dc79cd9354933b39ae7de}\label{group___peripheral___registers___bits___definition_ga230562cf231dc79cd9354933b39ae7de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_FEMPT@{FSMC\_SR3\_FEMPT}}
\index{FSMC\_SR3\_FEMPT@{FSMC\_SR3\_FEMPT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR3\_FEMPT}{FSMC\_SR3\_FEMPT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+FEMPT~((uint8\+\_\+t)0x40)}

FIFO empty \Hypertarget{group___peripheral___registers___bits___definition_gaa7355e5368013759dbfabfec8b609ca8}\label{group___peripheral___registers___bits___definition_gaa7355e5368013759dbfabfec8b609ca8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_IFEN@{FSMC\_SR3\_IFEN}}
\index{FSMC\_SR3\_IFEN@{FSMC\_SR3\_IFEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR3\_IFEN}{FSMC\_SR3\_IFEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+IFEN~((uint8\+\_\+t)0x20)}

Interrupt Falling Edge detection Enable bit \Hypertarget{group___peripheral___registers___bits___definition_gafadff6b6f9e6430ada2f56bc9921dd7d}\label{group___peripheral___registers___bits___definition_gafadff6b6f9e6430ada2f56bc9921dd7d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_IFS@{FSMC\_SR3\_IFS}}
\index{FSMC\_SR3\_IFS@{FSMC\_SR3\_IFS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR3\_IFS}{FSMC\_SR3\_IFS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+IFS~((uint8\+\_\+t)0x04)}

Interrupt Falling Edge status \Hypertarget{group___peripheral___registers___bits___definition_ga86ac8f1f9f99c81a26fb54b597b57f12}\label{group___peripheral___registers___bits___definition_ga86ac8f1f9f99c81a26fb54b597b57f12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_ILEN@{FSMC\_SR3\_ILEN}}
\index{FSMC\_SR3\_ILEN@{FSMC\_SR3\_ILEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR3\_ILEN}{FSMC\_SR3\_ILEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+ILEN~((uint8\+\_\+t)0x10)}

Interrupt Level detection Enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga9803b4ab5b8cce213a80abc11c751d21}\label{group___peripheral___registers___bits___definition_ga9803b4ab5b8cce213a80abc11c751d21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_ILS@{FSMC\_SR3\_ILS}}
\index{FSMC\_SR3\_ILS@{FSMC\_SR3\_ILS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR3\_ILS}{FSMC\_SR3\_ILS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+ILS~((uint8\+\_\+t)0x02)}

Interrupt Level status \Hypertarget{group___peripheral___registers___bits___definition_ga12baad15533ecbc57db95ea4939bc782}\label{group___peripheral___registers___bits___definition_ga12baad15533ecbc57db95ea4939bc782} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_IREN@{FSMC\_SR3\_IREN}}
\index{FSMC\_SR3\_IREN@{FSMC\_SR3\_IREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR3\_IREN}{FSMC\_SR3\_IREN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+IREN~((uint8\+\_\+t)0x08)}

Interrupt Rising Edge detection Enable bit \Hypertarget{group___peripheral___registers___bits___definition_gad929e4a8c1fdb49ee6f690121336afea}\label{group___peripheral___registers___bits___definition_gad929e4a8c1fdb49ee6f690121336afea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_IRS@{FSMC\_SR3\_IRS}}
\index{FSMC\_SR3\_IRS@{FSMC\_SR3\_IRS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR3\_IRS}{FSMC\_SR3\_IRS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+IRS~((uint8\+\_\+t)0x01)}

Interrupt Rising Edge status \Hypertarget{group___peripheral___registers___bits___definition_gaae7081cdf26e75bccfac1b6a29c04124}\label{group___peripheral___registers___bits___definition_gaae7081cdf26e75bccfac1b6a29c04124} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_FEMPT@{FSMC\_SR4\_FEMPT}}
\index{FSMC\_SR4\_FEMPT@{FSMC\_SR4\_FEMPT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR4\_FEMPT}{FSMC\_SR4\_FEMPT}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+FEMPT~((uint8\+\_\+t)0x40)}

FIFO empty \Hypertarget{group___peripheral___registers___bits___definition_gaf97394e42be634cb441204f6bfffb504}\label{group___peripheral___registers___bits___definition_gaf97394e42be634cb441204f6bfffb504} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_IFEN@{FSMC\_SR4\_IFEN}}
\index{FSMC\_SR4\_IFEN@{FSMC\_SR4\_IFEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR4\_IFEN}{FSMC\_SR4\_IFEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+IFEN~((uint8\+\_\+t)0x20)}

Interrupt Falling Edge detection Enable bit \Hypertarget{group___peripheral___registers___bits___definition_gaf1e7d71b32a0b70d772fbdc85f7053fc}\label{group___peripheral___registers___bits___definition_gaf1e7d71b32a0b70d772fbdc85f7053fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_IFS@{FSMC\_SR4\_IFS}}
\index{FSMC\_SR4\_IFS@{FSMC\_SR4\_IFS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR4\_IFS}{FSMC\_SR4\_IFS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+IFS~((uint8\+\_\+t)0x04)}

Interrupt Falling Edge status \Hypertarget{group___peripheral___registers___bits___definition_gac9b8d7c7b68723a4ef01843d547d95bc}\label{group___peripheral___registers___bits___definition_gac9b8d7c7b68723a4ef01843d547d95bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_ILEN@{FSMC\_SR4\_ILEN}}
\index{FSMC\_SR4\_ILEN@{FSMC\_SR4\_ILEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR4\_ILEN}{FSMC\_SR4\_ILEN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+ILEN~((uint8\+\_\+t)0x10)}

Interrupt Level detection Enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga0e19feccd1553911d08be673c4af72ad}\label{group___peripheral___registers___bits___definition_ga0e19feccd1553911d08be673c4af72ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_ILS@{FSMC\_SR4\_ILS}}
\index{FSMC\_SR4\_ILS@{FSMC\_SR4\_ILS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR4\_ILS}{FSMC\_SR4\_ILS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+ILS~((uint8\+\_\+t)0x02)}

Interrupt Level status \Hypertarget{group___peripheral___registers___bits___definition_ga6f5f17d22e07bb6674cbd68740b9708a}\label{group___peripheral___registers___bits___definition_ga6f5f17d22e07bb6674cbd68740b9708a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_IREN@{FSMC\_SR4\_IREN}}
\index{FSMC\_SR4\_IREN@{FSMC\_SR4\_IREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR4\_IREN}{FSMC\_SR4\_IREN}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+IREN~((uint8\+\_\+t)0x08)}

Interrupt Rising Edge detection Enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga163f7143d51b516af0d46b142222957f}\label{group___peripheral___registers___bits___definition_ga163f7143d51b516af0d46b142222957f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_IRS@{FSMC\_SR4\_IRS}}
\index{FSMC\_SR4\_IRS@{FSMC\_SR4\_IRS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FSMC\_SR4\_IRS}{FSMC\_SR4\_IRS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+IRS~((uint8\+\_\+t)0x01)}

Interrupt Rising Edge status \Hypertarget{group___peripheral___registers___bits___definition_gad8acd11feb4223a7ca438effb3d926fc}\label{group___peripheral___registers___bits___definition_gad8acd11feb4223a7ca438effb3d926fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR0@{GPIO\_BRR\_BR0}}
\index{GPIO\_BRR\_BR0@{GPIO\_BRR\_BR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR0}{GPIO\_BRR\_BR0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR0~((uint16\+\_\+t)0x0001)}

Port x Reset bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga68f94e96c502467ad528983494cb6645}\label{group___peripheral___registers___bits___definition_ga68f94e96c502467ad528983494cb6645} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR1@{GPIO\_BRR\_BR1}}
\index{GPIO\_BRR\_BR1@{GPIO\_BRR\_BR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR1}{GPIO\_BRR\_BR1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR1~((uint16\+\_\+t)0x0002)}

Port x Reset bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8fe20398333e9f7e5c247e0bcfcd1d31}\label{group___peripheral___registers___bits___definition_ga8fe20398333e9f7e5c247e0bcfcd1d31} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR10@{GPIO\_BRR\_BR10}}
\index{GPIO\_BRR\_BR10@{GPIO\_BRR\_BR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR10}{GPIO\_BRR\_BR10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR10~((uint16\+\_\+t)0x0400)}

Port x Reset bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gac65c4bf495800254168edce220f12294}\label{group___peripheral___registers___bits___definition_gac65c4bf495800254168edce220f12294} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR11@{GPIO\_BRR\_BR11}}
\index{GPIO\_BRR\_BR11@{GPIO\_BRR\_BR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR11}{GPIO\_BRR\_BR11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR11~((uint16\+\_\+t)0x0800)}

Port x Reset bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga443c4943581f7590d706b183fb47250e}\label{group___peripheral___registers___bits___definition_ga443c4943581f7590d706b183fb47250e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR12@{GPIO\_BRR\_BR12}}
\index{GPIO\_BRR\_BR12@{GPIO\_BRR\_BR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR12}{GPIO\_BRR\_BR12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR12~((uint16\+\_\+t)0x1000)}

Port x Reset bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga41f1e586a459fe54089921daed6b99cc}\label{group___peripheral___registers___bits___definition_ga41f1e586a459fe54089921daed6b99cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR13@{GPIO\_BRR\_BR13}}
\index{GPIO\_BRR\_BR13@{GPIO\_BRR\_BR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR13}{GPIO\_BRR\_BR13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR13~((uint16\+\_\+t)0x2000)}

Port x Reset bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga4a77aa07922b7541f1e1c936a6651713}\label{group___peripheral___registers___bits___definition_ga4a77aa07922b7541f1e1c936a6651713} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR14@{GPIO\_BRR\_BR14}}
\index{GPIO\_BRR\_BR14@{GPIO\_BRR\_BR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR14}{GPIO\_BRR\_BR14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR14~((uint16\+\_\+t)0x4000)}

Port x Reset bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gab2ab1e0d0902e871836ae13d70c566df}\label{group___peripheral___registers___bits___definition_gab2ab1e0d0902e871836ae13d70c566df} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR15@{GPIO\_BRR\_BR15}}
\index{GPIO\_BRR\_BR15@{GPIO\_BRR\_BR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR15}{GPIO\_BRR\_BR15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR15~((uint16\+\_\+t)0x8000)}

Port x Reset bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gaeebe4dddede0f14e00885b70c09bbd09}\label{group___peripheral___registers___bits___definition_gaeebe4dddede0f14e00885b70c09bbd09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR2@{GPIO\_BRR\_BR2}}
\index{GPIO\_BRR\_BR2@{GPIO\_BRR\_BR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR2}{GPIO\_BRR\_BR2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR2~((uint16\+\_\+t)0x0004)}

Port x Reset bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga95b3047fcdfe9269f5a94b6412ec6a3c}\label{group___peripheral___registers___bits___definition_ga95b3047fcdfe9269f5a94b6412ec6a3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR3@{GPIO\_BRR\_BR3}}
\index{GPIO\_BRR\_BR3@{GPIO\_BRR\_BR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR3}{GPIO\_BRR\_BR3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR3~((uint16\+\_\+t)0x0008)}

Port x Reset bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga8fc7d79f0103f892f8c3a87d8038525a}\label{group___peripheral___registers___bits___definition_ga8fc7d79f0103f892f8c3a87d8038525a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR4@{GPIO\_BRR\_BR4}}
\index{GPIO\_BRR\_BR4@{GPIO\_BRR\_BR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR4}{GPIO\_BRR\_BR4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR4~((uint16\+\_\+t)0x0010)}

Port x Reset bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga6cc7663eaa1496185041af93b4ff808b}\label{group___peripheral___registers___bits___definition_ga6cc7663eaa1496185041af93b4ff808b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR5@{GPIO\_BRR\_BR5}}
\index{GPIO\_BRR\_BR5@{GPIO\_BRR\_BR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR5}{GPIO\_BRR\_BR5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR5~((uint16\+\_\+t)0x0020)}

Port x Reset bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gafa84d5cb9d0a0a945389ad0fef07eb2a}\label{group___peripheral___registers___bits___definition_gafa84d5cb9d0a0a945389ad0fef07eb2a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR6@{GPIO\_BRR\_BR6}}
\index{GPIO\_BRR\_BR6@{GPIO\_BRR\_BR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR6}{GPIO\_BRR\_BR6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR6~((uint16\+\_\+t)0x0040)}

Port x Reset bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga5110afe1f5bda4fde7983b447ce162c4}\label{group___peripheral___registers___bits___definition_ga5110afe1f5bda4fde7983b447ce162c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR7@{GPIO\_BRR\_BR7}}
\index{GPIO\_BRR\_BR7@{GPIO\_BRR\_BR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR7}{GPIO\_BRR\_BR7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR7~((uint16\+\_\+t)0x0080)}

Port x Reset bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gae1560a3457fcec47c6f1871cf225557e}\label{group___peripheral___registers___bits___definition_gae1560a3457fcec47c6f1871cf225557e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR8@{GPIO\_BRR\_BR8}}
\index{GPIO\_BRR\_BR8@{GPIO\_BRR\_BR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR8}{GPIO\_BRR\_BR8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR8~((uint16\+\_\+t)0x0100)}

Port x Reset bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga248ac798aa8fdd42573fa6ff4762ba58}\label{group___peripheral___registers___bits___definition_ga248ac798aa8fdd42573fa6ff4762ba58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BRR\_BR9@{GPIO\_BRR\_BR9}}
\index{GPIO\_BRR\_BR9@{GPIO\_BRR\_BR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BRR\_BR9}{GPIO\_BRR\_BR9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BRR\+\_\+\+BR9~((uint16\+\_\+t)0x0200)}

Port x Reset bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga44316fb208a551d63550ab435a65faaf}\label{group___peripheral___registers___bits___definition_ga44316fb208a551d63550ab435a65faaf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR0@{GPIO\_BSRR\_BR0}}
\index{GPIO\_BSRR\_BR0@{GPIO\_BSRR\_BR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR0}{GPIO\_BSRR\_BR0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR0~((uint32\+\_\+t)0x00010000)}

Port x Reset bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga855ce6a1019d453bd1fbe9f61b5531b8}\label{group___peripheral___registers___bits___definition_ga855ce6a1019d453bd1fbe9f61b5531b8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR1@{GPIO\_BSRR\_BR1}}
\index{GPIO\_BSRR\_BR1@{GPIO\_BSRR\_BR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR1}{GPIO\_BSRR\_BR1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR1~((uint32\+\_\+t)0x00020000)}

Port x Reset bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga98581ac23be9f4fa003686d2ea523a81}\label{group___peripheral___registers___bits___definition_ga98581ac23be9f4fa003686d2ea523a81} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR10@{GPIO\_BSRR\_BR10}}
\index{GPIO\_BSRR\_BR10@{GPIO\_BSRR\_BR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR10}{GPIO\_BSRR\_BR10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR10~((uint32\+\_\+t)0x04000000)}

Port x Reset bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gacedacd6c3e840a8172269cac3dbb550b}\label{group___peripheral___registers___bits___definition_gacedacd6c3e840a8172269cac3dbb550b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR11@{GPIO\_BSRR\_BR11}}
\index{GPIO\_BSRR\_BR11@{GPIO\_BSRR\_BR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR11}{GPIO\_BSRR\_BR11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR11~((uint32\+\_\+t)0x08000000)}

Port x Reset bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga4622e78de418b59cd4199928801b6958}\label{group___peripheral___registers___bits___definition_ga4622e78de418b59cd4199928801b6958} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR12@{GPIO\_BSRR\_BR12}}
\index{GPIO\_BSRR\_BR12@{GPIO\_BSRR\_BR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR12}{GPIO\_BSRR\_BR12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR12~((uint32\+\_\+t)0x10000000)}

Port x Reset bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga292c1d0172620e0454ccc36f91f0c6ea}\label{group___peripheral___registers___bits___definition_ga292c1d0172620e0454ccc36f91f0c6ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR13@{GPIO\_BSRR\_BR13}}
\index{GPIO\_BSRR\_BR13@{GPIO\_BSRR\_BR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR13}{GPIO\_BSRR\_BR13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR13~((uint32\+\_\+t)0x20000000)}

Port x Reset bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga32477ac5ab4f5c7257ca332bb691b7cf}\label{group___peripheral___registers___bits___definition_ga32477ac5ab4f5c7257ca332bb691b7cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR14@{GPIO\_BSRR\_BR14}}
\index{GPIO\_BSRR\_BR14@{GPIO\_BSRR\_BR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR14}{GPIO\_BSRR\_BR14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR14~((uint32\+\_\+t)0x40000000)}

Port x Reset bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}\label{group___peripheral___registers___bits___definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR15@{GPIO\_BSRR\_BR15}}
\index{GPIO\_BSRR\_BR15@{GPIO\_BSRR\_BR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR15}{GPIO\_BSRR\_BR15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR15~((uint32\+\_\+t)0x80000000)}

Port x Reset bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}\label{group___peripheral___registers___bits___definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR2@{GPIO\_BSRR\_BR2}}
\index{GPIO\_BSRR\_BR2@{GPIO\_BSRR\_BR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR2}{GPIO\_BSRR\_BR2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR2~((uint32\+\_\+t)0x00040000)}

Port x Reset bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaf256a26094e33026f7f575f04d0e05c9}\label{group___peripheral___registers___bits___definition_gaf256a26094e33026f7f575f04d0e05c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR3@{GPIO\_BSRR\_BR3}}
\index{GPIO\_BSRR\_BR3@{GPIO\_BSRR\_BR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR3}{GPIO\_BSRR\_BR3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR3~((uint32\+\_\+t)0x00080000)}

Port x Reset bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gac84f66118397bb661ad9edfdd50432f0}\label{group___peripheral___registers___bits___definition_gac84f66118397bb661ad9edfdd50432f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR4@{GPIO\_BSRR\_BR4}}
\index{GPIO\_BSRR\_BR4@{GPIO\_BSRR\_BR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR4}{GPIO\_BSRR\_BR4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR4~((uint32\+\_\+t)0x00100000)}

Port x Reset bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga09a777f006ef68641e80110f20117a8d}\label{group___peripheral___registers___bits___definition_ga09a777f006ef68641e80110f20117a8d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR5@{GPIO\_BSRR\_BR5}}
\index{GPIO\_BSRR\_BR5@{GPIO\_BSRR\_BR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR5}{GPIO\_BSRR\_BR5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR5~((uint32\+\_\+t)0x00200000)}

Port x Reset bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga8695c8bfcc32bda2806805339db1e8ce}\label{group___peripheral___registers___bits___definition_ga8695c8bfcc32bda2806805339db1e8ce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR6@{GPIO\_BSRR\_BR6}}
\index{GPIO\_BSRR\_BR6@{GPIO\_BSRR\_BR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR6}{GPIO\_BSRR\_BR6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR6~((uint32\+\_\+t)0x00400000)}

Port x Reset bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaba577e8f2650976f219ad7ad93244f8a}\label{group___peripheral___registers___bits___definition_gaba577e8f2650976f219ad7ad93244f8a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR7@{GPIO\_BSRR\_BR7}}
\index{GPIO\_BSRR\_BR7@{GPIO\_BSRR\_BR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR7}{GPIO\_BSRR\_BR7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR7~((uint32\+\_\+t)0x00800000)}

Port x Reset bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gaaedbc146cc7659d51bc5f472d3a405ee}\label{group___peripheral___registers___bits___definition_gaaedbc146cc7659d51bc5f472d3a405ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR8@{GPIO\_BSRR\_BR8}}
\index{GPIO\_BSRR\_BR8@{GPIO\_BSRR\_BR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR8}{GPIO\_BSRR\_BR8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR8~((uint32\+\_\+t)0x01000000)}

Port x Reset bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gaa3e0c779115c59cb98e021ede5605df3}\label{group___peripheral___registers___bits___definition_gaa3e0c779115c59cb98e021ede5605df3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR9@{GPIO\_BSRR\_BR9}}
\index{GPIO\_BSRR\_BR9@{GPIO\_BSRR\_BR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR9}{GPIO\_BSRR\_BR9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR9~((uint32\+\_\+t)0x02000000)}

Port x Reset bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga4bdfbe2a618de42c420de923b2f8507d}\label{group___peripheral___registers___bits___definition_ga4bdfbe2a618de42c420de923b2f8507d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS0@{GPIO\_BSRR\_BS0}}
\index{GPIO\_BSRR\_BS0@{GPIO\_BSRR\_BS0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS0}{GPIO\_BSRR\_BS0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS0~((uint32\+\_\+t)0x00000001)}

Port x Set bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga316604d9223fee0c0591b58bd42b5f51}\label{group___peripheral___registers___bits___definition_ga316604d9223fee0c0591b58bd42b5f51} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS1@{GPIO\_BSRR\_BS1}}
\index{GPIO\_BSRR\_BS1@{GPIO\_BSRR\_BS1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS1}{GPIO\_BSRR\_BS1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS1~((uint32\+\_\+t)0x00000002)}

Port x Set bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gadbe42933da56edaa62f89d6fb5093b32}\label{group___peripheral___registers___bits___definition_gadbe42933da56edaa62f89d6fb5093b32} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS10@{GPIO\_BSRR\_BS10}}
\index{GPIO\_BSRR\_BS10@{GPIO\_BSRR\_BS10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS10}{GPIO\_BSRR\_BS10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS10~((uint32\+\_\+t)0x00000400)}

Port x Set bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga71b06aba868da67827335c823cde772c}\label{group___peripheral___registers___bits___definition_ga71b06aba868da67827335c823cde772c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS11@{GPIO\_BSRR\_BS11}}
\index{GPIO\_BSRR\_BS11@{GPIO\_BSRR\_BS11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS11}{GPIO\_BSRR\_BS11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS11~((uint32\+\_\+t)0x00000800)}

Port x Set bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga34dec3bc91096fccb3339f2d6d181846}\label{group___peripheral___registers___bits___definition_ga34dec3bc91096fccb3339f2d6d181846} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS12@{GPIO\_BSRR\_BS12}}
\index{GPIO\_BSRR\_BS12@{GPIO\_BSRR\_BS12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS12}{GPIO\_BSRR\_BS12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS12~((uint32\+\_\+t)0x00001000)}

Port x Set bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c}\label{group___peripheral___registers___bits___definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS13@{GPIO\_BSRR\_BS13}}
\index{GPIO\_BSRR\_BS13@{GPIO\_BSRR\_BS13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS13}{GPIO\_BSRR\_BS13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS13~((uint32\+\_\+t)0x00002000)}

Port x Set bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga24e32d8f8af43a171ed1a4c7eb202d17}\label{group___peripheral___registers___bits___definition_ga24e32d8f8af43a171ed1a4c7eb202d17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS14@{GPIO\_BSRR\_BS14}}
\index{GPIO\_BSRR\_BS14@{GPIO\_BSRR\_BS14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS14}{GPIO\_BSRR\_BS14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS14~((uint32\+\_\+t)0x00004000)}

Port x Set bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gad8427fb5c9074e51fbf27480a6a65a80}\label{group___peripheral___registers___bits___definition_gad8427fb5c9074e51fbf27480a6a65a80} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS15@{GPIO\_BSRR\_BS15}}
\index{GPIO\_BSRR\_BS15@{GPIO\_BSRR\_BS15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS15}{GPIO\_BSRR\_BS15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS15~((uint32\+\_\+t)0x00008000)}

Port x Set bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gacc89617a25217236b94eec1fd93891cb}\label{group___peripheral___registers___bits___definition_gacc89617a25217236b94eec1fd93891cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS2@{GPIO\_BSRR\_BS2}}
\index{GPIO\_BSRR\_BS2@{GPIO\_BSRR\_BS2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS2}{GPIO\_BSRR\_BS2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS2~((uint32\+\_\+t)0x00000004)}

Port x Set bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f}\label{group___peripheral___registers___bits___definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS3@{GPIO\_BSRR\_BS3}}
\index{GPIO\_BSRR\_BS3@{GPIO\_BSRR\_BS3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS3}{GPIO\_BSRR\_BS3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS3~((uint32\+\_\+t)0x00000008)}

Port x Set bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga692f3966c5260fd55f3bb09829f69e75}\label{group___peripheral___registers___bits___definition_ga692f3966c5260fd55f3bb09829f69e75} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS4@{GPIO\_BSRR\_BS4}}
\index{GPIO\_BSRR\_BS4@{GPIO\_BSRR\_BS4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS4}{GPIO\_BSRR\_BS4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS4~((uint32\+\_\+t)0x00000010)}

Port x Set bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga5ea824455e136eee60ec17f42dabab0b}\label{group___peripheral___registers___bits___definition_ga5ea824455e136eee60ec17f42dabab0b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS5@{GPIO\_BSRR\_BS5}}
\index{GPIO\_BSRR\_BS5@{GPIO\_BSRR\_BS5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS5}{GPIO\_BSRR\_BS5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS5~((uint32\+\_\+t)0x00000020)}

Port x Set bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga69b3333e39824fde00bc36b181de3929}\label{group___peripheral___registers___bits___definition_ga69b3333e39824fde00bc36b181de3929} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS6@{GPIO\_BSRR\_BS6}}
\index{GPIO\_BSRR\_BS6@{GPIO\_BSRR\_BS6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS6}{GPIO\_BSRR\_BS6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS6~((uint32\+\_\+t)0x00000040)}

Port x Set bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaf9836771d1c021b9b7350fd3c3d544b0}\label{group___peripheral___registers___bits___definition_gaf9836771d1c021b9b7350fd3c3d544b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS7@{GPIO\_BSRR\_BS7}}
\index{GPIO\_BSRR\_BS7@{GPIO\_BSRR\_BS7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS7}{GPIO\_BSRR\_BS7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS7~((uint32\+\_\+t)0x00000080)}

Port x Set bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga2c295b6482aa91ef51198e570166f60f}\label{group___peripheral___registers___bits___definition_ga2c295b6482aa91ef51198e570166f60f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS8@{GPIO\_BSRR\_BS8}}
\index{GPIO\_BSRR\_BS8@{GPIO\_BSRR\_BS8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS8}{GPIO\_BSRR\_BS8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS8~((uint32\+\_\+t)0x00000100)}

Port x Set bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga49258fbb201ec8e332b248bbd0370b07}\label{group___peripheral___registers___bits___definition_ga49258fbb201ec8e332b248bbd0370b07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS9@{GPIO\_BSRR\_BS9}}
\index{GPIO\_BSRR\_BS9@{GPIO\_BSRR\_BS9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS9}{GPIO\_BSRR\_BS9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS9~((uint32\+\_\+t)0x00000200)}

Port x Set bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga59019c41cf8244eab80bb023686c68a2}\label{group___peripheral___registers___bits___definition_ga59019c41cf8244eab80bb023686c68a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF@{GPIO\_CRH\_CNF}}
\index{GPIO\_CRH\_CNF@{GPIO\_CRH\_CNF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF}{GPIO\_CRH\_CNF}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF~((uint32\+\_\+t)0x\+CCCCCCCC)}

Port x configuration bits \Hypertarget{group___peripheral___registers___bits___definition_gafd9d14adc37b5e47c9c62f2ad7f5d800}\label{group___peripheral___registers___bits___definition_gafd9d14adc37b5e47c9c62f2ad7f5d800} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF10@{GPIO\_CRH\_CNF10}}
\index{GPIO\_CRH\_CNF10@{GPIO\_CRH\_CNF10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF10}{GPIO\_CRH\_CNF10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF10~((uint32\+\_\+t)0x00000\+C00)}

CNF10\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 10) \Hypertarget{group___peripheral___registers___bits___definition_ga36572f76f92f081a7353689019c560fb}\label{group___peripheral___registers___bits___definition_ga36572f76f92f081a7353689019c560fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF10\_0@{GPIO\_CRH\_CNF10\_0}}
\index{GPIO\_CRH\_CNF10\_0@{GPIO\_CRH\_CNF10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF10\_0}{GPIO\_CRH\_CNF10\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1878a0c7076953418f89ef3986eefa4a}\label{group___peripheral___registers___bits___definition_ga1878a0c7076953418f89ef3986eefa4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF10\_1@{GPIO\_CRH\_CNF10\_1}}
\index{GPIO\_CRH\_CNF10\_1@{GPIO\_CRH\_CNF10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF10\_1}{GPIO\_CRH\_CNF10\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gafdda3fcbd9a508bdfc2133bca746a563}\label{group___peripheral___registers___bits___definition_gafdda3fcbd9a508bdfc2133bca746a563} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF11@{GPIO\_CRH\_CNF11}}
\index{GPIO\_CRH\_CNF11@{GPIO\_CRH\_CNF11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF11}{GPIO\_CRH\_CNF11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF11~((uint32\+\_\+t)0x0000\+C000)}

CNF11\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 11) \Hypertarget{group___peripheral___registers___bits___definition_ga4b4db43bf530fbc40071bc55afdb8a12}\label{group___peripheral___registers___bits___definition_ga4b4db43bf530fbc40071bc55afdb8a12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF11\_0@{GPIO\_CRH\_CNF11\_0}}
\index{GPIO\_CRH\_CNF11\_0@{GPIO\_CRH\_CNF11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF11\_0}{GPIO\_CRH\_CNF11\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+0~((uint32\+\_\+t)0x00004000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga611063f86356e4bb141166e9714d09a6}\label{group___peripheral___registers___bits___definition_ga611063f86356e4bb141166e9714d09a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF11\_1@{GPIO\_CRH\_CNF11\_1}}
\index{GPIO\_CRH\_CNF11\_1@{GPIO\_CRH\_CNF11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF11\_1}{GPIO\_CRH\_CNF11\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+1~((uint32\+\_\+t)0x00008000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga7df966bbe464e265539646deca04f936}\label{group___peripheral___registers___bits___definition_ga7df966bbe464e265539646deca04f936} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF12@{GPIO\_CRH\_CNF12}}
\index{GPIO\_CRH\_CNF12@{GPIO\_CRH\_CNF12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF12}{GPIO\_CRH\_CNF12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF12~((uint32\+\_\+t)0x000\+C0000)}

CNF12\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 12) \Hypertarget{group___peripheral___registers___bits___definition_gaa088520031f81f5d31377a438154160b}\label{group___peripheral___registers___bits___definition_gaa088520031f81f5d31377a438154160b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF12\_0@{GPIO\_CRH\_CNF12\_0}}
\index{GPIO\_CRH\_CNF12\_0@{GPIO\_CRH\_CNF12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF12\_0}{GPIO\_CRH\_CNF12\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+0~((uint32\+\_\+t)0x00040000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga96f2bdaf714b96bb2ff0fca5828ad328}\label{group___peripheral___registers___bits___definition_ga96f2bdaf714b96bb2ff0fca5828ad328} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF12\_1@{GPIO\_CRH\_CNF12\_1}}
\index{GPIO\_CRH\_CNF12\_1@{GPIO\_CRH\_CNF12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF12\_1}{GPIO\_CRH\_CNF12\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+1~((uint32\+\_\+t)0x00080000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaeaf717ae90411d43f184214af6ba48c1}\label{group___peripheral___registers___bits___definition_gaeaf717ae90411d43f184214af6ba48c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF13@{GPIO\_CRH\_CNF13}}
\index{GPIO\_CRH\_CNF13@{GPIO\_CRH\_CNF13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF13}{GPIO\_CRH\_CNF13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF13~((uint32\+\_\+t)0x00\+C00000)}

CNF13\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 13) \Hypertarget{group___peripheral___registers___bits___definition_gafd4f7c84833863dc528f4ebfdf2033ee}\label{group___peripheral___registers___bits___definition_gafd4f7c84833863dc528f4ebfdf2033ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF13\_0@{GPIO\_CRH\_CNF13\_0}}
\index{GPIO\_CRH\_CNF13\_0@{GPIO\_CRH\_CNF13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF13\_0}{GPIO\_CRH\_CNF13\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+0~((uint32\+\_\+t)0x00400000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4087c56a3b179f61cb2bb207236bbc0e}\label{group___peripheral___registers___bits___definition_ga4087c56a3b179f61cb2bb207236bbc0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF13\_1@{GPIO\_CRH\_CNF13\_1}}
\index{GPIO\_CRH\_CNF13\_1@{GPIO\_CRH\_CNF13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF13\_1}{GPIO\_CRH\_CNF13\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+1~((uint32\+\_\+t)0x00800000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga675b06b78f03c59517257ed709d0714a}\label{group___peripheral___registers___bits___definition_ga675b06b78f03c59517257ed709d0714a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF14@{GPIO\_CRH\_CNF14}}
\index{GPIO\_CRH\_CNF14@{GPIO\_CRH\_CNF14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF14}{GPIO\_CRH\_CNF14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF14~((uint32\+\_\+t)0x0\+C000000)}

CNF14\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 14) \Hypertarget{group___peripheral___registers___bits___definition_gaa9c3bc0232af0e0ae1e4146320048109}\label{group___peripheral___registers___bits___definition_gaa9c3bc0232af0e0ae1e4146320048109} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF14\_0@{GPIO\_CRH\_CNF14\_0}}
\index{GPIO\_CRH\_CNF14\_0@{GPIO\_CRH\_CNF14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF14\_0}{GPIO\_CRH\_CNF14\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+0~((uint32\+\_\+t)0x04000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga39b7deb9a6f017ac1f554dae003c3d6b}\label{group___peripheral___registers___bits___definition_ga39b7deb9a6f017ac1f554dae003c3d6b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF14\_1@{GPIO\_CRH\_CNF14\_1}}
\index{GPIO\_CRH\_CNF14\_1@{GPIO\_CRH\_CNF14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF14\_1}{GPIO\_CRH\_CNF14\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+1~((uint32\+\_\+t)0x08000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga778bedf9e530d780496a427f3f7239a9}\label{group___peripheral___registers___bits___definition_ga778bedf9e530d780496a427f3f7239a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF15@{GPIO\_CRH\_CNF15}}
\index{GPIO\_CRH\_CNF15@{GPIO\_CRH\_CNF15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF15}{GPIO\_CRH\_CNF15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF15~((uint32\+\_\+t)0x\+C0000000)}

CNF15\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 15) \Hypertarget{group___peripheral___registers___bits___definition_ga76f6ebf102a5788df027573b13a6438c}\label{group___peripheral___registers___bits___definition_ga76f6ebf102a5788df027573b13a6438c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF15\_0@{GPIO\_CRH\_CNF15\_0}}
\index{GPIO\_CRH\_CNF15\_0@{GPIO\_CRH\_CNF15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF15\_0}{GPIO\_CRH\_CNF15\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+0~((uint32\+\_\+t)0x40000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafd696e9e854d83886aa713bcad9fcf8d}\label{group___peripheral___registers___bits___definition_gafd696e9e854d83886aa713bcad9fcf8d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF15\_1@{GPIO\_CRH\_CNF15\_1}}
\index{GPIO\_CRH\_CNF15\_1@{GPIO\_CRH\_CNF15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF15\_1}{GPIO\_CRH\_CNF15\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+1~((uint32\+\_\+t)0x80000000)}

Bit 1 \texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*} Bit definition for GPIO\+\_\+\+IDR register ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gace87ab29a8ba8aa75ed31f2482d93a16}\label{group___peripheral___registers___bits___definition_gace87ab29a8ba8aa75ed31f2482d93a16} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF8@{GPIO\_CRH\_CNF8}}
\index{GPIO\_CRH\_CNF8@{GPIO\_CRH\_CNF8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF8}{GPIO\_CRH\_CNF8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF8~((uint32\+\_\+t)0x0000000C)}

CNF8\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 8) \Hypertarget{group___peripheral___registers___bits___definition_ga76f35602ac8a9be36425faf6d68ecafb}\label{group___peripheral___registers___bits___definition_ga76f35602ac8a9be36425faf6d68ecafb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF8\_0@{GPIO\_CRH\_CNF8\_0}}
\index{GPIO\_CRH\_CNF8\_0@{GPIO\_CRH\_CNF8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF8\_0}{GPIO\_CRH\_CNF8\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+0~((uint32\+\_\+t)0x00000004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga5e200a5a3b500ef22782e2a6267a2a63}\label{group___peripheral___registers___bits___definition_ga5e200a5a3b500ef22782e2a6267a2a63} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF8\_1@{GPIO\_CRH\_CNF8\_1}}
\index{GPIO\_CRH\_CNF8\_1@{GPIO\_CRH\_CNF8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF8\_1}{GPIO\_CRH\_CNF8\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+1~((uint32\+\_\+t)0x00000008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa1884160084a2e83912cdd1ef9ee8378}\label{group___peripheral___registers___bits___definition_gaa1884160084a2e83912cdd1ef9ee8378} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF9@{GPIO\_CRH\_CNF9}}
\index{GPIO\_CRH\_CNF9@{GPIO\_CRH\_CNF9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF9}{GPIO\_CRH\_CNF9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF9~((uint32\+\_\+t)0x000000\+C0)}

CNF9\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 9) \Hypertarget{group___peripheral___registers___bits___definition_gac8152db5db71a40d79ae2a01cc826f9d}\label{group___peripheral___registers___bits___definition_gac8152db5db71a40d79ae2a01cc826f9d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF9\_0@{GPIO\_CRH\_CNF9\_0}}
\index{GPIO\_CRH\_CNF9\_0@{GPIO\_CRH\_CNF9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF9\_0}{GPIO\_CRH\_CNF9\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+0~((uint32\+\_\+t)0x00000040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4db7c6d54edcef8a714417c426966ad0}\label{group___peripheral___registers___bits___definition_ga4db7c6d54edcef8a714417c426966ad0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_CNF9\_1@{GPIO\_CRH\_CNF9\_1}}
\index{GPIO\_CRH\_CNF9\_1@{GPIO\_CRH\_CNF9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_CNF9\_1}{GPIO\_CRH\_CNF9\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+1~((uint32\+\_\+t)0x00000080)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac114257ba9f8d812b8a18da30e4b9e07}\label{group___peripheral___registers___bits___definition_gac114257ba9f8d812b8a18da30e4b9e07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE@{GPIO\_CRH\_MODE}}
\index{GPIO\_CRH\_MODE@{GPIO\_CRH\_MODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE}{GPIO\_CRH\_MODE}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE~((uint32\+\_\+t)0x33333333)}

Port x mode bits \Hypertarget{group___peripheral___registers___bits___definition_ga1ac3791e8f42fa3d53d9d0f122feb76b}\label{group___peripheral___registers___bits___definition_ga1ac3791e8f42fa3d53d9d0f122feb76b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE10@{GPIO\_CRH\_MODE10}}
\index{GPIO\_CRH\_MODE10@{GPIO\_CRH\_MODE10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE10}{GPIO\_CRH\_MODE10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE10~((uint32\+\_\+t)0x00000300)}

MODE10\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 10) \Hypertarget{group___peripheral___registers___bits___definition_gad0ffaef25716156e25dc268af778969a}\label{group___peripheral___registers___bits___definition_gad0ffaef25716156e25dc268af778969a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE10\_0@{GPIO\_CRH\_MODE10\_0}}
\index{GPIO\_CRH\_MODE10\_0@{GPIO\_CRH\_MODE10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE10\_0}{GPIO\_CRH\_MODE10\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga331c724df71676215d0090c9123628cd}\label{group___peripheral___registers___bits___definition_ga331c724df71676215d0090c9123628cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE10\_1@{GPIO\_CRH\_MODE10\_1}}
\index{GPIO\_CRH\_MODE10\_1@{GPIO\_CRH\_MODE10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE10\_1}{GPIO\_CRH\_MODE10\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae99de91066740ee08d4a1f1e5bd3ee69}\label{group___peripheral___registers___bits___definition_gae99de91066740ee08d4a1f1e5bd3ee69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE11@{GPIO\_CRH\_MODE11}}
\index{GPIO\_CRH\_MODE11@{GPIO\_CRH\_MODE11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE11}{GPIO\_CRH\_MODE11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE11~((uint32\+\_\+t)0x00003000)}

MODE11\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 11) \Hypertarget{group___peripheral___registers___bits___definition_ga5933c89958d25223e8b88b00a4dc522a}\label{group___peripheral___registers___bits___definition_ga5933c89958d25223e8b88b00a4dc522a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE11\_0@{GPIO\_CRH\_MODE11\_0}}
\index{GPIO\_CRH\_MODE11\_0@{GPIO\_CRH\_MODE11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE11\_0}{GPIO\_CRH\_MODE11\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+0~((uint32\+\_\+t)0x00001000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga52a6803a7c23e649416cb25942e0d113}\label{group___peripheral___registers___bits___definition_ga52a6803a7c23e649416cb25942e0d113} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE11\_1@{GPIO\_CRH\_MODE11\_1}}
\index{GPIO\_CRH\_MODE11\_1@{GPIO\_CRH\_MODE11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE11\_1}{GPIO\_CRH\_MODE11\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+1~((uint32\+\_\+t)0x00002000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9282af7b7fa56285cc805784ba0126dd}\label{group___peripheral___registers___bits___definition_ga9282af7b7fa56285cc805784ba0126dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE12@{GPIO\_CRH\_MODE12}}
\index{GPIO\_CRH\_MODE12@{GPIO\_CRH\_MODE12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE12}{GPIO\_CRH\_MODE12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE12~((uint32\+\_\+t)0x00030000)}

MODE12\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 12) \Hypertarget{group___peripheral___registers___bits___definition_ga20adb71ffdd8dad9f2ae2b1e42b4809c}\label{group___peripheral___registers___bits___definition_ga20adb71ffdd8dad9f2ae2b1e42b4809c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE12\_0@{GPIO\_CRH\_MODE12\_0}}
\index{GPIO\_CRH\_MODE12\_0@{GPIO\_CRH\_MODE12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE12\_0}{GPIO\_CRH\_MODE12\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6fd15ab3ae38aa1ad96c6361c5c24531}\label{group___peripheral___registers___bits___definition_ga6fd15ab3ae38aa1ad96c6361c5c24531} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE12\_1@{GPIO\_CRH\_MODE12\_1}}
\index{GPIO\_CRH\_MODE12\_1@{GPIO\_CRH\_MODE12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE12\_1}{GPIO\_CRH\_MODE12\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4b20c047a004488b23e24d581935146c}\label{group___peripheral___registers___bits___definition_ga4b20c047a004488b23e24d581935146c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE13@{GPIO\_CRH\_MODE13}}
\index{GPIO\_CRH\_MODE13@{GPIO\_CRH\_MODE13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE13}{GPIO\_CRH\_MODE13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE13~((uint32\+\_\+t)0x00300000)}

MODE13\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 13) \Hypertarget{group___peripheral___registers___bits___definition_gabcd514c53d9095c26b47e5206b734c24}\label{group___peripheral___registers___bits___definition_gabcd514c53d9095c26b47e5206b734c24} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE13\_0@{GPIO\_CRH\_MODE13\_0}}
\index{GPIO\_CRH\_MODE13\_0@{GPIO\_CRH\_MODE13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE13\_0}{GPIO\_CRH\_MODE13\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8a07c5b52a5caa565c8eb8988c2f5b9c}\label{group___peripheral___registers___bits___definition_ga8a07c5b52a5caa565c8eb8988c2f5b9c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE13\_1@{GPIO\_CRH\_MODE13\_1}}
\index{GPIO\_CRH\_MODE13\_1@{GPIO\_CRH\_MODE13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE13\_1}{GPIO\_CRH\_MODE13\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga167bc46193971870fa4f3717f04e8299}\label{group___peripheral___registers___bits___definition_ga167bc46193971870fa4f3717f04e8299} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE14@{GPIO\_CRH\_MODE14}}
\index{GPIO\_CRH\_MODE14@{GPIO\_CRH\_MODE14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE14}{GPIO\_CRH\_MODE14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE14~((uint32\+\_\+t)0x03000000)}

MODE14\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 14) \Hypertarget{group___peripheral___registers___bits___definition_gac343dc334e140a60b4e46332c733336b}\label{group___peripheral___registers___bits___definition_gac343dc334e140a60b4e46332c733336b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE14\_0@{GPIO\_CRH\_MODE14\_0}}
\index{GPIO\_CRH\_MODE14\_0@{GPIO\_CRH\_MODE14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE14\_0}{GPIO\_CRH\_MODE14\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga15154111d901547358f87c767958e3a2}\label{group___peripheral___registers___bits___definition_ga15154111d901547358f87c767958e3a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE14\_1@{GPIO\_CRH\_MODE14\_1}}
\index{GPIO\_CRH\_MODE14\_1@{GPIO\_CRH\_MODE14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE14\_1}{GPIO\_CRH\_MODE14\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gafa7713e0cfe0e94c8435e4a537e77f14}\label{group___peripheral___registers___bits___definition_gafa7713e0cfe0e94c8435e4a537e77f14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE15@{GPIO\_CRH\_MODE15}}
\index{GPIO\_CRH\_MODE15@{GPIO\_CRH\_MODE15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE15}{GPIO\_CRH\_MODE15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE15~((uint32\+\_\+t)0x30000000)}

MODE15\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 15) \Hypertarget{group___peripheral___registers___bits___definition_ga0f79bf2c41499678dcba5a72eb4183e1}\label{group___peripheral___registers___bits___definition_ga0f79bf2c41499678dcba5a72eb4183e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE15\_0@{GPIO\_CRH\_MODE15\_0}}
\index{GPIO\_CRH\_MODE15\_0@{GPIO\_CRH\_MODE15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE15\_0}{GPIO\_CRH\_MODE15\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+0~((uint32\+\_\+t)0x10000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaebad3a6ac2874e7cd38cba27369da7d8}\label{group___peripheral___registers___bits___definition_gaebad3a6ac2874e7cd38cba27369da7d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE15\_1@{GPIO\_CRH\_MODE15\_1}}
\index{GPIO\_CRH\_MODE15\_1@{GPIO\_CRH\_MODE15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE15\_1}{GPIO\_CRH\_MODE15\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+1~((uint32\+\_\+t)0x20000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga989e5974697fe08359d1bcd9f76624a1}\label{group___peripheral___registers___bits___definition_ga989e5974697fe08359d1bcd9f76624a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE8@{GPIO\_CRH\_MODE8}}
\index{GPIO\_CRH\_MODE8@{GPIO\_CRH\_MODE8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE8}{GPIO\_CRH\_MODE8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE8~((uint32\+\_\+t)0x00000003)}

MODE8\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 8) \Hypertarget{group___peripheral___registers___bits___definition_ga52b1bd12a10cafb51a9e4090f2826b78}\label{group___peripheral___registers___bits___definition_ga52b1bd12a10cafb51a9e4090f2826b78} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE8\_0@{GPIO\_CRH\_MODE8\_0}}
\index{GPIO\_CRH\_MODE8\_0@{GPIO\_CRH\_MODE8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE8\_0}{GPIO\_CRH\_MODE8\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3756f19dcfb0be9f377d1335b716d8b6}\label{group___peripheral___registers___bits___definition_ga3756f19dcfb0be9f377d1335b716d8b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE8\_1@{GPIO\_CRH\_MODE8\_1}}
\index{GPIO\_CRH\_MODE8\_1@{GPIO\_CRH\_MODE8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE8\_1}{GPIO\_CRH\_MODE8\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga950066b5b6fc68f7373bbcdd70ed28e1}\label{group___peripheral___registers___bits___definition_ga950066b5b6fc68f7373bbcdd70ed28e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE9@{GPIO\_CRH\_MODE9}}
\index{GPIO\_CRH\_MODE9@{GPIO\_CRH\_MODE9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE9}{GPIO\_CRH\_MODE9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE9~((uint32\+\_\+t)0x00000030)}

MODE9\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 9) \Hypertarget{group___peripheral___registers___bits___definition_ga9bd8c2c6db28e9905cb7a9b8798e7b56}\label{group___peripheral___registers___bits___definition_ga9bd8c2c6db28e9905cb7a9b8798e7b56} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE9\_0@{GPIO\_CRH\_MODE9\_0}}
\index{GPIO\_CRH\_MODE9\_0@{GPIO\_CRH\_MODE9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE9\_0}{GPIO\_CRH\_MODE9\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7ea120b509cb127a36ccd5658b1f88b1}\label{group___peripheral___registers___bits___definition_ga7ea120b509cb127a36ccd5658b1f88b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRH\_MODE9\_1@{GPIO\_CRH\_MODE9\_1}}
\index{GPIO\_CRH\_MODE9\_1@{GPIO\_CRH\_MODE9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRH\_MODE9\_1}{GPIO\_CRH\_MODE9\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4b71e50e58307256aad81040c855f66c}\label{group___peripheral___registers___bits___definition_ga4b71e50e58307256aad81040c855f66c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF@{GPIO\_CRL\_CNF}}
\index{GPIO\_CRL\_CNF@{GPIO\_CRL\_CNF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF}{GPIO\_CRL\_CNF}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF~((uint32\+\_\+t)0x\+CCCCCCCC)}

Port x configuration bits \Hypertarget{group___peripheral___registers___bits___definition_ga58c66290c450d7078597125c0e127903}\label{group___peripheral___registers___bits___definition_ga58c66290c450d7078597125c0e127903} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF0@{GPIO\_CRL\_CNF0}}
\index{GPIO\_CRL\_CNF0@{GPIO\_CRL\_CNF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF0}{GPIO\_CRL\_CNF0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF0~((uint32\+\_\+t)0x0000000C)}

CNF0\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 0) \Hypertarget{group___peripheral___registers___bits___definition_ga0bf8a6e162d564a0f69b580d417acae8}\label{group___peripheral___registers___bits___definition_ga0bf8a6e162d564a0f69b580d417acae8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF0\_0@{GPIO\_CRL\_CNF0\_0}}
\index{GPIO\_CRL\_CNF0\_0@{GPIO\_CRL\_CNF0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF0\_0}{GPIO\_CRL\_CNF0\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+0~((uint32\+\_\+t)0x00000004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga5291190c37de6ae57e06e8586a393a59}\label{group___peripheral___registers___bits___definition_ga5291190c37de6ae57e06e8586a393a59} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF0\_1@{GPIO\_CRL\_CNF0\_1}}
\index{GPIO\_CRL\_CNF0\_1@{GPIO\_CRL\_CNF0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF0\_1}{GPIO\_CRL\_CNF0\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+1~((uint32\+\_\+t)0x00000008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf9ca2d3a0f7587608aba569acde3317b}\label{group___peripheral___registers___bits___definition_gaf9ca2d3a0f7587608aba569acde3317b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF1@{GPIO\_CRL\_CNF1}}
\index{GPIO\_CRL\_CNF1@{GPIO\_CRL\_CNF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF1}{GPIO\_CRL\_CNF1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF1~((uint32\+\_\+t)0x000000\+C0)}

CNF1\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 1) \Hypertarget{group___peripheral___registers___bits___definition_ga7a3173c39ee01b0389024f8612469cf2}\label{group___peripheral___registers___bits___definition_ga7a3173c39ee01b0389024f8612469cf2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF1\_0@{GPIO\_CRL\_CNF1\_0}}
\index{GPIO\_CRL\_CNF1\_0@{GPIO\_CRL\_CNF1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF1\_0}{GPIO\_CRL\_CNF1\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+0~((uint32\+\_\+t)0x00000040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga32d35220984bf84c5eaae064e3defc3a}\label{group___peripheral___registers___bits___definition_ga32d35220984bf84c5eaae064e3defc3a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF1\_1@{GPIO\_CRL\_CNF1\_1}}
\index{GPIO\_CRL\_CNF1\_1@{GPIO\_CRL\_CNF1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF1\_1}{GPIO\_CRL\_CNF1\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+1~((uint32\+\_\+t)0x00000080)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga63db6056280880a85b6103195d6d43ac}\label{group___peripheral___registers___bits___definition_ga63db6056280880a85b6103195d6d43ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF2@{GPIO\_CRL\_CNF2}}
\index{GPIO\_CRL\_CNF2@{GPIO\_CRL\_CNF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF2}{GPIO\_CRL\_CNF2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF2~((uint32\+\_\+t)0x00000\+C00)}

CNF2\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 2) \Hypertarget{group___peripheral___registers___bits___definition_gad5a2a2770e852c94f4b75c4ca0e6a89e}\label{group___peripheral___registers___bits___definition_gad5a2a2770e852c94f4b75c4ca0e6a89e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF2\_0@{GPIO\_CRL\_CNF2\_0}}
\index{GPIO\_CRL\_CNF2\_0@{GPIO\_CRL\_CNF2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF2\_0}{GPIO\_CRL\_CNF2\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaae7c1604bc9d187e8d339385b6be7c05}\label{group___peripheral___registers___bits___definition_gaae7c1604bc9d187e8d339385b6be7c05} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF2\_1@{GPIO\_CRL\_CNF2\_1}}
\index{GPIO\_CRL\_CNF2\_1@{GPIO\_CRL\_CNF2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF2\_1}{GPIO\_CRL\_CNF2\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5b201ed339a417f4a6b16c75ad473ff2}\label{group___peripheral___registers___bits___definition_ga5b201ed339a417f4a6b16c75ad473ff2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF3@{GPIO\_CRL\_CNF3}}
\index{GPIO\_CRL\_CNF3@{GPIO\_CRL\_CNF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF3}{GPIO\_CRL\_CNF3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF3~((uint32\+\_\+t)0x0000\+C000)}

CNF3\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 3) \Hypertarget{group___peripheral___registers___bits___definition_gab8ee38d349593c64ca11c3b901289fd6}\label{group___peripheral___registers___bits___definition_gab8ee38d349593c64ca11c3b901289fd6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF3\_0@{GPIO\_CRL\_CNF3\_0}}
\index{GPIO\_CRL\_CNF3\_0@{GPIO\_CRL\_CNF3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF3\_0}{GPIO\_CRL\_CNF3\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+0~((uint32\+\_\+t)0x00004000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3fc2aa63cf9d1e41e90e83686efac0be}\label{group___peripheral___registers___bits___definition_ga3fc2aa63cf9d1e41e90e83686efac0be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF3\_1@{GPIO\_CRL\_CNF3\_1}}
\index{GPIO\_CRL\_CNF3\_1@{GPIO\_CRL\_CNF3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF3\_1}{GPIO\_CRL\_CNF3\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+1~((uint32\+\_\+t)0x00008000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad2ae25542ecc928b5be2efa02cb65a7d}\label{group___peripheral___registers___bits___definition_gad2ae25542ecc928b5be2efa02cb65a7d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF4@{GPIO\_CRL\_CNF4}}
\index{GPIO\_CRL\_CNF4@{GPIO\_CRL\_CNF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF4}{GPIO\_CRL\_CNF4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF4~((uint32\+\_\+t)0x000\+C0000)}

CNF4\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 4) \Hypertarget{group___peripheral___registers___bits___definition_ga7c8e19f954197c54c587df29aad5047e}\label{group___peripheral___registers___bits___definition_ga7c8e19f954197c54c587df29aad5047e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF4\_0@{GPIO\_CRL\_CNF4\_0}}
\index{GPIO\_CRL\_CNF4\_0@{GPIO\_CRL\_CNF4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF4\_0}{GPIO\_CRL\_CNF4\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+0~((uint32\+\_\+t)0x00040000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6cabe5a2a5ee896d7abf4471d48b4591}\label{group___peripheral___registers___bits___definition_ga6cabe5a2a5ee896d7abf4471d48b4591} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF4\_1@{GPIO\_CRL\_CNF4\_1}}
\index{GPIO\_CRL\_CNF4\_1@{GPIO\_CRL\_CNF4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF4\_1}{GPIO\_CRL\_CNF4\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+1~((uint32\+\_\+t)0x00080000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga36bc3cc93deb6d6223f5868e73b70115}\label{group___peripheral___registers___bits___definition_ga36bc3cc93deb6d6223f5868e73b70115} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF5@{GPIO\_CRL\_CNF5}}
\index{GPIO\_CRL\_CNF5@{GPIO\_CRL\_CNF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF5}{GPIO\_CRL\_CNF5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF5~((uint32\+\_\+t)0x00\+C00000)}

CNF5\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 5) \Hypertarget{group___peripheral___registers___bits___definition_gad5aa19ce2af8682762cccaa141ec2949}\label{group___peripheral___registers___bits___definition_gad5aa19ce2af8682762cccaa141ec2949} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF5\_0@{GPIO\_CRL\_CNF5\_0}}
\index{GPIO\_CRL\_CNF5\_0@{GPIO\_CRL\_CNF5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF5\_0}{GPIO\_CRL\_CNF5\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+0~((uint32\+\_\+t)0x00400000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gadae9d028c9c08feab521de69344ef2bb}\label{group___peripheral___registers___bits___definition_gadae9d028c9c08feab521de69344ef2bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF5\_1@{GPIO\_CRL\_CNF5\_1}}
\index{GPIO\_CRL\_CNF5\_1@{GPIO\_CRL\_CNF5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF5\_1}{GPIO\_CRL\_CNF5\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+1~((uint32\+\_\+t)0x00800000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab14aa5957aba048d58b8eecf7afd331a}\label{group___peripheral___registers___bits___definition_gab14aa5957aba048d58b8eecf7afd331a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF6@{GPIO\_CRL\_CNF6}}
\index{GPIO\_CRL\_CNF6@{GPIO\_CRL\_CNF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF6}{GPIO\_CRL\_CNF6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF6~((uint32\+\_\+t)0x0\+C000000)}

CNF6\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 6) \Hypertarget{group___peripheral___registers___bits___definition_ga363316a6d179a6b19f7742e6e976f30c}\label{group___peripheral___registers___bits___definition_ga363316a6d179a6b19f7742e6e976f30c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF6\_0@{GPIO\_CRL\_CNF6\_0}}
\index{GPIO\_CRL\_CNF6\_0@{GPIO\_CRL\_CNF6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF6\_0}{GPIO\_CRL\_CNF6\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+0~((uint32\+\_\+t)0x04000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0b03c0d4a3e05113f0e9315bffd522f6}\label{group___peripheral___registers___bits___definition_ga0b03c0d4a3e05113f0e9315bffd522f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF6\_1@{GPIO\_CRL\_CNF6\_1}}
\index{GPIO\_CRL\_CNF6\_1@{GPIO\_CRL\_CNF6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF6\_1}{GPIO\_CRL\_CNF6\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+1~((uint32\+\_\+t)0x08000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga7ce116816638e3ef36b5a94e2fad38dd}\label{group___peripheral___registers___bits___definition_ga7ce116816638e3ef36b5a94e2fad38dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF7@{GPIO\_CRL\_CNF7}}
\index{GPIO\_CRL\_CNF7@{GPIO\_CRL\_CNF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF7}{GPIO\_CRL\_CNF7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF7~((uint32\+\_\+t)0x\+C0000000)}

CNF7\mbox{[}1\+:0\mbox{]} bits (Port x configuration bits, pin 7) \Hypertarget{group___peripheral___registers___bits___definition_gab9a0556440a284e54f5d6f94e4fabed6}\label{group___peripheral___registers___bits___definition_gab9a0556440a284e54f5d6f94e4fabed6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF7\_0@{GPIO\_CRL\_CNF7\_0}}
\index{GPIO\_CRL\_CNF7\_0@{GPIO\_CRL\_CNF7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF7\_0}{GPIO\_CRL\_CNF7\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+0~((uint32\+\_\+t)0x40000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gabb42794f5eb4dfef4df5bb9e73275347}\label{group___peripheral___registers___bits___definition_gabb42794f5eb4dfef4df5bb9e73275347} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_CNF7\_1@{GPIO\_CRL\_CNF7\_1}}
\index{GPIO\_CRL\_CNF7\_1@{GPIO\_CRL\_CNF7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_CNF7\_1}{GPIO\_CRL\_CNF7\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+1~((uint32\+\_\+t)0x80000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga423aaaebb1846603eaf2b91f7d2b9fa1}\label{group___peripheral___registers___bits___definition_ga423aaaebb1846603eaf2b91f7d2b9fa1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE@{GPIO\_CRL\_MODE}}
\index{GPIO\_CRL\_MODE@{GPIO\_CRL\_MODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE}{GPIO\_CRL\_MODE}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE~((uint32\+\_\+t)0x33333333)}

Port x mode bits \Hypertarget{group___peripheral___registers___bits___definition_ga2cdd3f5cad389fbe7c96458fb115035b}\label{group___peripheral___registers___bits___definition_ga2cdd3f5cad389fbe7c96458fb115035b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE0@{GPIO\_CRL\_MODE0}}
\index{GPIO\_CRL\_MODE0@{GPIO\_CRL\_MODE0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE0}{GPIO\_CRL\_MODE0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE0~((uint32\+\_\+t)0x00000003)}

MODE0\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 0) \Hypertarget{group___peripheral___registers___bits___definition_ga1facefbe58e0198f424d1e4487af72f6}\label{group___peripheral___registers___bits___definition_ga1facefbe58e0198f424d1e4487af72f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE0\_0@{GPIO\_CRL\_MODE0\_0}}
\index{GPIO\_CRL\_MODE0\_0@{GPIO\_CRL\_MODE0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE0\_0}{GPIO\_CRL\_MODE0\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8e03107c8dbdeb512d612bb52d88014e}\label{group___peripheral___registers___bits___definition_ga8e03107c8dbdeb512d612bb52d88014e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE0\_1@{GPIO\_CRL\_MODE0\_1}}
\index{GPIO\_CRL\_MODE0\_1@{GPIO\_CRL\_MODE0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE0\_1}{GPIO\_CRL\_MODE0\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3ba5b9f5ed5a0ed429893f9cf0425328}\label{group___peripheral___registers___bits___definition_ga3ba5b9f5ed5a0ed429893f9cf0425328} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE1@{GPIO\_CRL\_MODE1}}
\index{GPIO\_CRL\_MODE1@{GPIO\_CRL\_MODE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE1}{GPIO\_CRL\_MODE1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE1~((uint32\+\_\+t)0x00000030)}

MODE1\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 1) \Hypertarget{group___peripheral___registers___bits___definition_gae58972b411ad8d1f9ac4de980bde84d6}\label{group___peripheral___registers___bits___definition_gae58972b411ad8d1f9ac4de980bde84d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE1\_0@{GPIO\_CRL\_MODE1\_0}}
\index{GPIO\_CRL\_MODE1\_0@{GPIO\_CRL\_MODE1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE1\_0}{GPIO\_CRL\_MODE1\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga321825c44a1d436fa483fdf363791ebc}\label{group___peripheral___registers___bits___definition_ga321825c44a1d436fa483fdf363791ebc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE1\_1@{GPIO\_CRL\_MODE1\_1}}
\index{GPIO\_CRL\_MODE1\_1@{GPIO\_CRL\_MODE1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE1\_1}{GPIO\_CRL\_MODE1\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga97a6c37c1f5fc8e89ae2cb017c4f545b}\label{group___peripheral___registers___bits___definition_ga97a6c37c1f5fc8e89ae2cb017c4f545b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE2@{GPIO\_CRL\_MODE2}}
\index{GPIO\_CRL\_MODE2@{GPIO\_CRL\_MODE2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE2}{GPIO\_CRL\_MODE2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE2~((uint32\+\_\+t)0x00000300)}

MODE2\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 2) \Hypertarget{group___peripheral___registers___bits___definition_ga1acdc817f1d3a0ceedbe13f4ce625a2d}\label{group___peripheral___registers___bits___definition_ga1acdc817f1d3a0ceedbe13f4ce625a2d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE2\_0@{GPIO\_CRL\_MODE2\_0}}
\index{GPIO\_CRL\_MODE2\_0@{GPIO\_CRL\_MODE2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE2\_0}{GPIO\_CRL\_MODE2\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga5ed274efc4fbcb5a6b9e733fc23f6343}\label{group___peripheral___registers___bits___definition_ga5ed274efc4fbcb5a6b9e733fc23f6343} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE2\_1@{GPIO\_CRL\_MODE2\_1}}
\index{GPIO\_CRL\_MODE2\_1@{GPIO\_CRL\_MODE2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE2\_1}{GPIO\_CRL\_MODE2\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac4f6e7d1dcc681e79e3ec70f3c13dff7}\label{group___peripheral___registers___bits___definition_gac4f6e7d1dcc681e79e3ec70f3c13dff7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE3@{GPIO\_CRL\_MODE3}}
\index{GPIO\_CRL\_MODE3@{GPIO\_CRL\_MODE3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE3}{GPIO\_CRL\_MODE3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE3~((uint32\+\_\+t)0x00003000)}

MODE3\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 3) \Hypertarget{group___peripheral___registers___bits___definition_ga7894b794fc3568954dcd0bf4ce97f291}\label{group___peripheral___registers___bits___definition_ga7894b794fc3568954dcd0bf4ce97f291} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE3\_0@{GPIO\_CRL\_MODE3\_0}}
\index{GPIO\_CRL\_MODE3\_0@{GPIO\_CRL\_MODE3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE3\_0}{GPIO\_CRL\_MODE3\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+0~((uint32\+\_\+t)0x00001000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae2e0d4d691512704d52c9a4d94921a37}\label{group___peripheral___registers___bits___definition_gae2e0d4d691512704d52c9a4d94921a37} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE3\_1@{GPIO\_CRL\_MODE3\_1}}
\index{GPIO\_CRL\_MODE3\_1@{GPIO\_CRL\_MODE3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE3\_1}{GPIO\_CRL\_MODE3\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+1~((uint32\+\_\+t)0x00002000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga88c0d876b6305cbf60ec6b3add96658b}\label{group___peripheral___registers___bits___definition_ga88c0d876b6305cbf60ec6b3add96658b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE4@{GPIO\_CRL\_MODE4}}
\index{GPIO\_CRL\_MODE4@{GPIO\_CRL\_MODE4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE4}{GPIO\_CRL\_MODE4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE4~((uint32\+\_\+t)0x00030000)}

MODE4\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 4) \Hypertarget{group___peripheral___registers___bits___definition_gae110cd4ac6cc9ad00eec9089ab08a43e}\label{group___peripheral___registers___bits___definition_gae110cd4ac6cc9ad00eec9089ab08a43e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE4\_0@{GPIO\_CRL\_MODE4\_0}}
\index{GPIO\_CRL\_MODE4\_0@{GPIO\_CRL\_MODE4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE4\_0}{GPIO\_CRL\_MODE4\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+0~((uint32\+\_\+t)0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga78534f019846a3c2a541c346798a480b}\label{group___peripheral___registers___bits___definition_ga78534f019846a3c2a541c346798a480b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE4\_1@{GPIO\_CRL\_MODE4\_1}}
\index{GPIO\_CRL\_MODE4\_1@{GPIO\_CRL\_MODE4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE4\_1}{GPIO\_CRL\_MODE4\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+1~((uint32\+\_\+t)0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6baa7197a06e539323e0d551a19500d9}\label{group___peripheral___registers___bits___definition_ga6baa7197a06e539323e0d551a19500d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE5@{GPIO\_CRL\_MODE5}}
\index{GPIO\_CRL\_MODE5@{GPIO\_CRL\_MODE5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE5}{GPIO\_CRL\_MODE5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE5~((uint32\+\_\+t)0x00300000)}

MODE5\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 5) \Hypertarget{group___peripheral___registers___bits___definition_ga4264ac5999e94bb3807ea2078fa2b7a6}\label{group___peripheral___registers___bits___definition_ga4264ac5999e94bb3807ea2078fa2b7a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE5\_0@{GPIO\_CRL\_MODE5\_0}}
\index{GPIO\_CRL\_MODE5\_0@{GPIO\_CRL\_MODE5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE5\_0}{GPIO\_CRL\_MODE5\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+0~((uint32\+\_\+t)0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga13de7f1f4a2b6db8afc28785e30d32c7}\label{group___peripheral___registers___bits___definition_ga13de7f1f4a2b6db8afc28785e30d32c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE5\_1@{GPIO\_CRL\_MODE5\_1}}
\index{GPIO\_CRL\_MODE5\_1@{GPIO\_CRL\_MODE5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE5\_1}{GPIO\_CRL\_MODE5\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+1~((uint32\+\_\+t)0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4b353c5507b6cc8575a89a4f445dafd6}\label{group___peripheral___registers___bits___definition_ga4b353c5507b6cc8575a89a4f445dafd6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE6@{GPIO\_CRL\_MODE6}}
\index{GPIO\_CRL\_MODE6@{GPIO\_CRL\_MODE6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE6}{GPIO\_CRL\_MODE6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE6~((uint32\+\_\+t)0x03000000)}

MODE6\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 6) \Hypertarget{group___peripheral___registers___bits___definition_gaeda9df54fcfbcb8ee978785b08b0b0e6}\label{group___peripheral___registers___bits___definition_gaeda9df54fcfbcb8ee978785b08b0b0e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE6\_0@{GPIO\_CRL\_MODE6\_0}}
\index{GPIO\_CRL\_MODE6\_0@{GPIO\_CRL\_MODE6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE6\_0}{GPIO\_CRL\_MODE6\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9c5ba2cfc5febb76210d8cc10a815cd0}\label{group___peripheral___registers___bits___definition_ga9c5ba2cfc5febb76210d8cc10a815cd0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE6\_1@{GPIO\_CRL\_MODE6\_1}}
\index{GPIO\_CRL\_MODE6\_1@{GPIO\_CRL\_MODE6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE6\_1}{GPIO\_CRL\_MODE6\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9050a4d57b9ed8190d730a98bdf4d3f1}\label{group___peripheral___registers___bits___definition_ga9050a4d57b9ed8190d730a98bdf4d3f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE7@{GPIO\_CRL\_MODE7}}
\index{GPIO\_CRL\_MODE7@{GPIO\_CRL\_MODE7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE7}{GPIO\_CRL\_MODE7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE7~((uint32\+\_\+t)0x30000000)}

MODE7\mbox{[}1\+:0\mbox{]} bits (Port x mode bits, pin 7) \Hypertarget{group___peripheral___registers___bits___definition_ga441dd58c2652fdd2787c827165a7f052}\label{group___peripheral___registers___bits___definition_ga441dd58c2652fdd2787c827165a7f052} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE7\_0@{GPIO\_CRL\_MODE7\_0}}
\index{GPIO\_CRL\_MODE7\_0@{GPIO\_CRL\_MODE7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE7\_0}{GPIO\_CRL\_MODE7\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+0~((uint32\+\_\+t)0x10000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae043168c37d4a1c133a9da8cdd94080e}\label{group___peripheral___registers___bits___definition_gae043168c37d4a1c133a9da8cdd94080e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_CRL\_MODE7\_1@{GPIO\_CRL\_MODE7\_1}}
\index{GPIO\_CRL\_MODE7\_1@{GPIO\_CRL\_MODE7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_CRL\_MODE7\_1}{GPIO\_CRL\_MODE7\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+1~((uint32\+\_\+t)0x20000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac7a850e3aa5c1543380ef3ac4136cc11}\label{group___peripheral___registers___bits___definition_gac7a850e3aa5c1543380ef3ac4136cc11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR0@{GPIO\_IDR\_IDR0}}
\index{GPIO\_IDR\_IDR0@{GPIO\_IDR\_IDR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR0}{GPIO\_IDR\_IDR0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR0~((uint16\+\_\+t)0x0001)}

Port input data, bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaba8fd128cd05bfd794c8cdcde0881019}\label{group___peripheral___registers___bits___definition_gaba8fd128cd05bfd794c8cdcde0881019} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR1@{GPIO\_IDR\_IDR1}}
\index{GPIO\_IDR\_IDR1@{GPIO\_IDR\_IDR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR1}{GPIO\_IDR\_IDR1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR1~((uint16\+\_\+t)0x0002)}

Port input data, bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa7d58438899588f2a4eeeb7d1f9607d9}\label{group___peripheral___registers___bits___definition_gaa7d58438899588f2a4eeeb7d1f9607d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR10@{GPIO\_IDR\_IDR10}}
\index{GPIO\_IDR\_IDR10@{GPIO\_IDR\_IDR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR10}{GPIO\_IDR\_IDR10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR10~((uint16\+\_\+t)0x0400)}

Port input data, bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga4b8c6e2fcd0bf5b5284008e1b4d72fb8}\label{group___peripheral___registers___bits___definition_ga4b8c6e2fcd0bf5b5284008e1b4d72fb8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR11@{GPIO\_IDR\_IDR11}}
\index{GPIO\_IDR\_IDR11@{GPIO\_IDR\_IDR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR11}{GPIO\_IDR\_IDR11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR11~((uint16\+\_\+t)0x0800)}

Port input data, bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga56777a4d0c73a16970b2b7d7ca7dda18}\label{group___peripheral___registers___bits___definition_ga56777a4d0c73a16970b2b7d7ca7dda18} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR12@{GPIO\_IDR\_IDR12}}
\index{GPIO\_IDR\_IDR12@{GPIO\_IDR\_IDR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR12}{GPIO\_IDR\_IDR12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR12~((uint16\+\_\+t)0x1000)}

Port input data, bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga45d488afaf42e3a447b274f73486ad00}\label{group___peripheral___registers___bits___definition_ga45d488afaf42e3a447b274f73486ad00} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR13@{GPIO\_IDR\_IDR13}}
\index{GPIO\_IDR\_IDR13@{GPIO\_IDR\_IDR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR13}{GPIO\_IDR\_IDR13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR13~((uint16\+\_\+t)0x2000)}

Port input data, bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga811118b05ed3aff70264813823a69851}\label{group___peripheral___registers___bits___definition_ga811118b05ed3aff70264813823a69851} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR14@{GPIO\_IDR\_IDR14}}
\index{GPIO\_IDR\_IDR14@{GPIO\_IDR\_IDR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR14}{GPIO\_IDR\_IDR14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR14~((uint16\+\_\+t)0x4000)}

Port input data, bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gabccccbeaa1672daedf0837b60dfd5b45}\label{group___peripheral___registers___bits___definition_gabccccbeaa1672daedf0837b60dfd5b45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR15@{GPIO\_IDR\_IDR15}}
\index{GPIO\_IDR\_IDR15@{GPIO\_IDR\_IDR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR15}{GPIO\_IDR\_IDR15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR15~((uint16\+\_\+t)0x8000)}

Port input data, bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gae9784fabf7bbd2ebdb5f7e2630234fb4}\label{group___peripheral___registers___bits___definition_gae9784fabf7bbd2ebdb5f7e2630234fb4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR2@{GPIO\_IDR\_IDR2}}
\index{GPIO\_IDR\_IDR2@{GPIO\_IDR\_IDR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR2}{GPIO\_IDR\_IDR2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR2~((uint16\+\_\+t)0x0004)}

Port input data, bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0a6d373ac7af05410cfbc4d35d996ca8}\label{group___peripheral___registers___bits___definition_ga0a6d373ac7af05410cfbc4d35d996ca8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR3@{GPIO\_IDR\_IDR3}}
\index{GPIO\_IDR\_IDR3@{GPIO\_IDR\_IDR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR3}{GPIO\_IDR\_IDR3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR3~((uint16\+\_\+t)0x0008)}

Port input data, bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga478dccec7de2abcbd927ed6923ef32c7}\label{group___peripheral___registers___bits___definition_ga478dccec7de2abcbd927ed6923ef32c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR4@{GPIO\_IDR\_IDR4}}
\index{GPIO\_IDR\_IDR4@{GPIO\_IDR\_IDR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR4}{GPIO\_IDR\_IDR4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR4~((uint16\+\_\+t)0x0010)}

Port input data, bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gac20a373bc5a5869e3ce5c87a26cc5c26}\label{group___peripheral___registers___bits___definition_gac20a373bc5a5869e3ce5c87a26cc5c26} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR5@{GPIO\_IDR\_IDR5}}
\index{GPIO\_IDR\_IDR5@{GPIO\_IDR\_IDR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR5}{GPIO\_IDR\_IDR5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR5~((uint16\+\_\+t)0x0020)}

Port input data, bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga9c647c0fa98de3db7abe16149e56b912}\label{group___peripheral___registers___bits___definition_ga9c647c0fa98de3db7abe16149e56b912} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR6@{GPIO\_IDR\_IDR6}}
\index{GPIO\_IDR\_IDR6@{GPIO\_IDR\_IDR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR6}{GPIO\_IDR\_IDR6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR6~((uint16\+\_\+t)0x0040)}

Port input data, bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga21781c5e4e74462c4d48b0619f3735f2}\label{group___peripheral___registers___bits___definition_ga21781c5e4e74462c4d48b0619f3735f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR7@{GPIO\_IDR\_IDR7}}
\index{GPIO\_IDR\_IDR7@{GPIO\_IDR\_IDR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR7}{GPIO\_IDR\_IDR7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR7~((uint16\+\_\+t)0x0080)}

Port input data, bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gae6cd32d3b32f70f4d0e7a7635fb22969}\label{group___peripheral___registers___bits___definition_gae6cd32d3b32f70f4d0e7a7635fb22969} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR8@{GPIO\_IDR\_IDR8}}
\index{GPIO\_IDR\_IDR8@{GPIO\_IDR\_IDR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR8}{GPIO\_IDR\_IDR8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR8~((uint16\+\_\+t)0x0100)}

Port input data, bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga2c804c5fca2b891e63c691872c440253}\label{group___peripheral___registers___bits___definition_ga2c804c5fca2b891e63c691872c440253} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR9@{GPIO\_IDR\_IDR9}}
\index{GPIO\_IDR\_IDR9@{GPIO\_IDR\_IDR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR9}{GPIO\_IDR\_IDR9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR9~((uint16\+\_\+t)0x0200)}

Port input data, bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}\label{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK0@{GPIO\_LCKR\_LCK0}}
\index{GPIO\_LCKR\_LCK0@{GPIO\_LCKR\_LCK0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK0}{GPIO\_LCKR\_LCK0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK0~((uint32\+\_\+t)0x00000001)}

Port x Lock bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}\label{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK1@{GPIO\_LCKR\_LCK1}}
\index{GPIO\_LCKR\_LCK1@{GPIO\_LCKR\_LCK1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK1}{GPIO\_LCKR\_LCK1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK1~((uint32\+\_\+t)0x00000002)}

Port x Lock bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}\label{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK10@{GPIO\_LCKR\_LCK10}}
\index{GPIO\_LCKR\_LCK10@{GPIO\_LCKR\_LCK10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK10}{GPIO\_LCKR\_LCK10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK10~((uint32\+\_\+t)0x00000400)}

Port x Lock bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}\label{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK11@{GPIO\_LCKR\_LCK11}}
\index{GPIO\_LCKR\_LCK11@{GPIO\_LCKR\_LCK11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK11}{GPIO\_LCKR\_LCK11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK11~((uint32\+\_\+t)0x00000800)}

Port x Lock bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}\label{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK12@{GPIO\_LCKR\_LCK12}}
\index{GPIO\_LCKR\_LCK12@{GPIO\_LCKR\_LCK12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK12}{GPIO\_LCKR\_LCK12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK12~((uint32\+\_\+t)0x00001000)}

Port x Lock bit 12 \Hypertarget{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}\label{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK13@{GPIO\_LCKR\_LCK13}}
\index{GPIO\_LCKR\_LCK13@{GPIO\_LCKR\_LCK13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK13}{GPIO\_LCKR\_LCK13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK13~((uint32\+\_\+t)0x00002000)}

Port x Lock bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}\label{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK14@{GPIO\_LCKR\_LCK14}}
\index{GPIO\_LCKR\_LCK14@{GPIO\_LCKR\_LCK14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK14}{GPIO\_LCKR\_LCK14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK14~((uint32\+\_\+t)0x00004000)}

Port x Lock bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}\label{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK15@{GPIO\_LCKR\_LCK15}}
\index{GPIO\_LCKR\_LCK15@{GPIO\_LCKR\_LCK15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK15}{GPIO\_LCKR\_LCK15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK15~((uint32\+\_\+t)0x00008000)}

Port x Lock bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}\label{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK2@{GPIO\_LCKR\_LCK2}}
\index{GPIO\_LCKR\_LCK2@{GPIO\_LCKR\_LCK2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK2}{GPIO\_LCKR\_LCK2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK2~((uint32\+\_\+t)0x00000004)}

Port x Lock bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}\label{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK3@{GPIO\_LCKR\_LCK3}}
\index{GPIO\_LCKR\_LCK3@{GPIO\_LCKR\_LCK3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK3}{GPIO\_LCKR\_LCK3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK3~((uint32\+\_\+t)0x00000008)}

Port x Lock bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}\label{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK4@{GPIO\_LCKR\_LCK4}}
\index{GPIO\_LCKR\_LCK4@{GPIO\_LCKR\_LCK4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK4}{GPIO\_LCKR\_LCK4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK4~((uint32\+\_\+t)0x00000010)}

Port x Lock bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}\label{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK5@{GPIO\_LCKR\_LCK5}}
\index{GPIO\_LCKR\_LCK5@{GPIO\_LCKR\_LCK5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK5}{GPIO\_LCKR\_LCK5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK5~((uint32\+\_\+t)0x00000020)}

Port x Lock bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}\label{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK6@{GPIO\_LCKR\_LCK6}}
\index{GPIO\_LCKR\_LCK6@{GPIO\_LCKR\_LCK6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK6}{GPIO\_LCKR\_LCK6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK6~((uint32\+\_\+t)0x00000040)}

Port x Lock bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}\label{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK7@{GPIO\_LCKR\_LCK7}}
\index{GPIO\_LCKR\_LCK7@{GPIO\_LCKR\_LCK7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK7}{GPIO\_LCKR\_LCK7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK7~((uint32\+\_\+t)0x00000080)}

Port x Lock bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}\label{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK8@{GPIO\_LCKR\_LCK8}}
\index{GPIO\_LCKR\_LCK8@{GPIO\_LCKR\_LCK8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK8}{GPIO\_LCKR\_LCK8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK8~((uint32\+\_\+t)0x00000100)}

Port x Lock bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}\label{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK9@{GPIO\_LCKR\_LCK9}}
\index{GPIO\_LCKR\_LCK9@{GPIO\_LCKR\_LCK9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK9}{GPIO\_LCKR\_LCK9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK9~((uint32\+\_\+t)0x00000200)}

Port x Lock bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}\label{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCKK@{GPIO\_LCKR\_LCKK}}
\index{GPIO\_LCKR\_LCKK@{GPIO\_LCKR\_LCKK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCKK}{GPIO\_LCKR\_LCKK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCKK~((uint32\+\_\+t)0x00010000)}

Lock key \Hypertarget{group___peripheral___registers___bits___definition_ga3fdb4b0764d21e748916ea683a9c2d51}\label{group___peripheral___registers___bits___definition_ga3fdb4b0764d21e748916ea683a9c2d51} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR0@{GPIO\_ODR\_ODR0}}
\index{GPIO\_ODR\_ODR0@{GPIO\_ODR\_ODR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR0}{GPIO\_ODR\_ODR0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR0~((uint16\+\_\+t)0x0001)}

Port output data, bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga410ccbcd45e0c2a52f4785bf931f447e}\label{group___peripheral___registers___bits___definition_ga410ccbcd45e0c2a52f4785bf931f447e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR1@{GPIO\_ODR\_ODR1}}
\index{GPIO\_ODR\_ODR1@{GPIO\_ODR\_ODR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR1}{GPIO\_ODR\_ODR1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR1~((uint16\+\_\+t)0x0002)}

Port output data, bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab32f8a517f25bcae7b60330523ff878a}\label{group___peripheral___registers___bits___definition_gab32f8a517f25bcae7b60330523ff878a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR10@{GPIO\_ODR\_ODR10}}
\index{GPIO\_ODR\_ODR10@{GPIO\_ODR\_ODR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR10}{GPIO\_ODR\_ODR10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR10~((uint16\+\_\+t)0x0400)}

Port output data, bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga3133087355e6c2f73db21065f74b8254}\label{group___peripheral___registers___bits___definition_ga3133087355e6c2f73db21065f74b8254} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR11@{GPIO\_ODR\_ODR11}}
\index{GPIO\_ODR\_ODR11@{GPIO\_ODR\_ODR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR11}{GPIO\_ODR\_ODR11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR11~((uint16\+\_\+t)0x0800)}

Port output data, bit 11 \Hypertarget{group___peripheral___registers___bits___definition_gaf62ec1e54fb8b76bd2f31aa4c32852f0}\label{group___peripheral___registers___bits___definition_gaf62ec1e54fb8b76bd2f31aa4c32852f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR12@{GPIO\_ODR\_ODR12}}
\index{GPIO\_ODR\_ODR12@{GPIO\_ODR\_ODR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR12}{GPIO\_ODR\_ODR12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR12~((uint16\+\_\+t)0x1000)}

Port output data, bit 12 \Hypertarget{group___peripheral___registers___bits___definition_gae15416db0d5f54d03e101d7a84bafd0d}\label{group___peripheral___registers___bits___definition_gae15416db0d5f54d03e101d7a84bafd0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR13@{GPIO\_ODR\_ODR13}}
\index{GPIO\_ODR\_ODR13@{GPIO\_ODR\_ODR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR13}{GPIO\_ODR\_ODR13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR13~((uint16\+\_\+t)0x2000)}

Port output data, bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga93c550f614a85b6f7889559010c4f0b3}\label{group___peripheral___registers___bits___definition_ga93c550f614a85b6f7889559010c4f0b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR14@{GPIO\_ODR\_ODR14}}
\index{GPIO\_ODR\_ODR14@{GPIO\_ODR\_ODR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR14}{GPIO\_ODR\_ODR14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR14~((uint16\+\_\+t)0x4000)}

Port output data, bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gaf788434fb27537f1a3f508b1cedbfbab}\label{group___peripheral___registers___bits___definition_gaf788434fb27537f1a3f508b1cedbfbab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR15@{GPIO\_ODR\_ODR15}}
\index{GPIO\_ODR\_ODR15@{GPIO\_ODR\_ODR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR15}{GPIO\_ODR\_ODR15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR15~((uint16\+\_\+t)0x8000)}

Port output data, bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gaa7065029983e1d4b3e5d29c39c806fcb}\label{group___peripheral___registers___bits___definition_gaa7065029983e1d4b3e5d29c39c806fcb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR2@{GPIO\_ODR\_ODR2}}
\index{GPIO\_ODR\_ODR2@{GPIO\_ODR\_ODR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR2}{GPIO\_ODR\_ODR2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR2~((uint16\+\_\+t)0x0004)}

Port output data, bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gae76bac33647c09342ce6aa992546f7a2}\label{group___peripheral___registers___bits___definition_gae76bac33647c09342ce6aa992546f7a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR3@{GPIO\_ODR\_ODR3}}
\index{GPIO\_ODR\_ODR3@{GPIO\_ODR\_ODR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR3}{GPIO\_ODR\_ODR3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR3~((uint16\+\_\+t)0x0008)}

Port output data, bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gafa23bde84b70b480e5348394cee5d8f2}\label{group___peripheral___registers___bits___definition_gafa23bde84b70b480e5348394cee5d8f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR4@{GPIO\_ODR\_ODR4}}
\index{GPIO\_ODR\_ODR4@{GPIO\_ODR\_ODR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR4}{GPIO\_ODR\_ODR4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR4~((uint16\+\_\+t)0x0010)}

Port output data, bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gad3a874859723b3e8fe7ce1a68afa9afd}\label{group___peripheral___registers___bits___definition_gad3a874859723b3e8fe7ce1a68afa9afd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR5@{GPIO\_ODR\_ODR5}}
\index{GPIO\_ODR\_ODR5@{GPIO\_ODR\_ODR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR5}{GPIO\_ODR\_ODR5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR5~((uint16\+\_\+t)0x0020)}

Port output data, bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga00ae0b0c4bc32f9b21b1bc1cea174230}\label{group___peripheral___registers___bits___definition_ga00ae0b0c4bc32f9b21b1bc1cea174230} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR6@{GPIO\_ODR\_ODR6}}
\index{GPIO\_ODR\_ODR6@{GPIO\_ODR\_ODR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR6}{GPIO\_ODR\_ODR6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR6~((uint16\+\_\+t)0x0040)}

Port output data, bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga12b634cee6d6e10f6cf464e28e164b3c}\label{group___peripheral___registers___bits___definition_ga12b634cee6d6e10f6cf464e28e164b3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR7@{GPIO\_ODR\_ODR7}}
\index{GPIO\_ODR\_ODR7@{GPIO\_ODR\_ODR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR7}{GPIO\_ODR\_ODR7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR7~((uint16\+\_\+t)0x0080)}

Port output data, bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga9280b6d2fc7b12bd6fe91e82b9feb377}\label{group___peripheral___registers___bits___definition_ga9280b6d2fc7b12bd6fe91e82b9feb377} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR8@{GPIO\_ODR\_ODR8}}
\index{GPIO\_ODR\_ODR8@{GPIO\_ODR\_ODR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR8}{GPIO\_ODR\_ODR8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR8~((uint16\+\_\+t)0x0100)}

Port output data, bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga2ec739eff617930cb7c60ef7aab6ba58}\label{group___peripheral___registers___bits___definition_ga2ec739eff617930cb7c60ef7aab6ba58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR9@{GPIO\_ODR\_ODR9}}
\index{GPIO\_ODR\_ODR9@{GPIO\_ODR\_ODR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR9}{GPIO\_ODR\_ODR9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR9~((uint16\+\_\+t)0x0200)}

Port output data, bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}\label{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CCR\_CCR@{I2C\_CCR\_CCR}}
\index{I2C\_CCR\_CCR@{I2C\_CCR\_CCR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CCR\_CCR}{I2C\_CCR\_CCR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+CCR~((uint16\+\_\+t)0x0\+FFF)}

Clock Control Register in Fast/\+Standard mode (Master mode) \Hypertarget{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}\label{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CCR\_DUTY@{I2C\_CCR\_DUTY}}
\index{I2C\_CCR\_DUTY@{I2C\_CCR\_DUTY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CCR\_DUTY}{I2C\_CCR\_DUTY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+DUTY~((uint16\+\_\+t)0x4000)}

Fast Mode Duty Cycle \Hypertarget{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}\label{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CCR\_FS@{I2C\_CCR\_FS}}
\index{I2C\_CCR\_FS@{I2C\_CCR\_FS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CCR\_FS}{I2C\_CCR\_FS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+FS~((uint16\+\_\+t)0x8000)}

I2C Master Mode Selection \Hypertarget{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}\label{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ACK@{I2C\_CR1\_ACK}}
\index{I2C\_CR1\_ACK@{I2C\_CR1\_ACK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_ACK}{I2C\_CR1\_ACK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ACK~((uint16\+\_\+t)0x0400)}

Acknowledge Enable \Hypertarget{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}\label{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ALERT@{I2C\_CR1\_ALERT}}
\index{I2C\_CR1\_ALERT@{I2C\_CR1\_ALERT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_ALERT}{I2C\_CR1\_ALERT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ALERT~((uint16\+\_\+t)0x2000)}

SMBus Alert \Hypertarget{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}\label{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ENARP@{I2C\_CR1\_ENARP}}
\index{I2C\_CR1\_ENARP@{I2C\_CR1\_ENARP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_ENARP}{I2C\_CR1\_ENARP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENARP~((uint16\+\_\+t)0x0010)}

ARP Enable \Hypertarget{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}\label{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ENGC@{I2C\_CR1\_ENGC}}
\index{I2C\_CR1\_ENGC@{I2C\_CR1\_ENGC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_ENGC}{I2C\_CR1\_ENGC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENGC~((uint16\+\_\+t)0x0040)}

General Call Enable \Hypertarget{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}\label{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ENPEC@{I2C\_CR1\_ENPEC}}
\index{I2C\_CR1\_ENPEC@{I2C\_CR1\_ENPEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_ENPEC}{I2C\_CR1\_ENPEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENPEC~((uint16\+\_\+t)0x0020)}

PEC Enable \Hypertarget{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}\label{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_NOSTRETCH@{I2C\_CR1\_NOSTRETCH}}
\index{I2C\_CR1\_NOSTRETCH@{I2C\_CR1\_NOSTRETCH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_NOSTRETCH}{I2C\_CR1\_NOSTRETCH}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH~((uint16\+\_\+t)0x0080)}

Clock Stretching Disable (Slave mode) \Hypertarget{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}\label{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_PE@{I2C\_CR1\_PE}}
\index{I2C\_CR1\_PE@{I2C\_CR1\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_PE}{I2C\_CR1\_PE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PE~((uint16\+\_\+t)0x0001)}

Peripheral Enable \Hypertarget{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}\label{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_PEC@{I2C\_CR1\_PEC}}
\index{I2C\_CR1\_PEC@{I2C\_CR1\_PEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_PEC}{I2C\_CR1\_PEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PEC~((uint16\+\_\+t)0x1000)}

Packet Error Checking \Hypertarget{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}\label{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_POS@{I2C\_CR1\_POS}}
\index{I2C\_CR1\_POS@{I2C\_CR1\_POS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_POS}{I2C\_CR1\_POS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+POS~((uint16\+\_\+t)0x0800)}

Acknowledge/\+PEC Position (for data reception) \Hypertarget{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}\label{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_SMBTYPE@{I2C\_CR1\_SMBTYPE}}
\index{I2C\_CR1\_SMBTYPE@{I2C\_CR1\_SMBTYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_SMBTYPE}{I2C\_CR1\_SMBTYPE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE~((uint16\+\_\+t)0x0008)}

SMBus Type \Hypertarget{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}\label{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_SMBUS@{I2C\_CR1\_SMBUS}}
\index{I2C\_CR1\_SMBUS@{I2C\_CR1\_SMBUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_SMBUS}{I2C\_CR1\_SMBUS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBUS~((uint16\+\_\+t)0x0002)}

SMBus Mode \Hypertarget{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}\label{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_START@{I2C\_CR1\_START}}
\index{I2C\_CR1\_START@{I2C\_CR1\_START}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_START}{I2C\_CR1\_START}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+START~((uint16\+\_\+t)0x0100)}

Start Generation \Hypertarget{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}\label{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_STOP@{I2C\_CR1\_STOP}}
\index{I2C\_CR1\_STOP@{I2C\_CR1\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_STOP}{I2C\_CR1\_STOP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+STOP~((uint16\+\_\+t)0x0200)}

Stop Generation \Hypertarget{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}\label{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_SWRST@{I2C\_CR1\_SWRST}}
\index{I2C\_CR1\_SWRST@{I2C\_CR1\_SWRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_SWRST}{I2C\_CR1\_SWRST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SWRST~((uint16\+\_\+t)0x8000)}

Software Reset \Hypertarget{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}\label{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_DMAEN@{I2C\_CR2\_DMAEN}}
\index{I2C\_CR2\_DMAEN@{I2C\_CR2\_DMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_DMAEN}{I2C\_CR2\_DMAEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+DMAEN~((uint16\+\_\+t)0x0800)}

DMA Requests Enable \Hypertarget{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}\label{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ@{I2C\_CR2\_FREQ}}
\index{I2C\_CR2\_FREQ@{I2C\_CR2\_FREQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ}{I2C\_CR2\_FREQ}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ~((uint16\+\_\+t)0x003F)}

FREQ\mbox{[}5\+:0\mbox{]} bits (Peripheral Clock Frequency) \Hypertarget{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}\label{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_0@{I2C\_CR2\_FREQ\_0}}
\index{I2C\_CR2\_FREQ\_0@{I2C\_CR2\_FREQ\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_0}{I2C\_CR2\_FREQ\_0}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0~((uint16\+\_\+t)0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}\label{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_1@{I2C\_CR2\_FREQ\_1}}
\index{I2C\_CR2\_FREQ\_1@{I2C\_CR2\_FREQ\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_1}{I2C\_CR2\_FREQ\_1}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1~((uint16\+\_\+t)0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}\label{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_2@{I2C\_CR2\_FREQ\_2}}
\index{I2C\_CR2\_FREQ\_2@{I2C\_CR2\_FREQ\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_2}{I2C\_CR2\_FREQ\_2}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2~((uint16\+\_\+t)0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}\label{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_3@{I2C\_CR2\_FREQ\_3}}
\index{I2C\_CR2\_FREQ\_3@{I2C\_CR2\_FREQ\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_3}{I2C\_CR2\_FREQ\_3}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3~((uint16\+\_\+t)0x0008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}\label{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_4@{I2C\_CR2\_FREQ\_4}}
\index{I2C\_CR2\_FREQ\_4@{I2C\_CR2\_FREQ\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_4}{I2C\_CR2\_FREQ\_4}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4~((uint16\+\_\+t)0x0010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}\label{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_5@{I2C\_CR2\_FREQ\_5}}
\index{I2C\_CR2\_FREQ\_5@{I2C\_CR2\_FREQ\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_5}{I2C\_CR2\_FREQ\_5}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5~((uint16\+\_\+t)0x0020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}\label{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_ITBUFEN@{I2C\_CR2\_ITBUFEN}}
\index{I2C\_CR2\_ITBUFEN@{I2C\_CR2\_ITBUFEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_ITBUFEN}{I2C\_CR2\_ITBUFEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN~((uint16\+\_\+t)0x0400)}

Buffer Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}\label{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_ITERREN@{I2C\_CR2\_ITERREN}}
\index{I2C\_CR2\_ITERREN@{I2C\_CR2\_ITERREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_ITERREN}{I2C\_CR2\_ITERREN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITERREN~((uint16\+\_\+t)0x0100)}

Error Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}\label{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_ITEVTEN@{I2C\_CR2\_ITEVTEN}}
\index{I2C\_CR2\_ITEVTEN@{I2C\_CR2\_ITEVTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_ITEVTEN}{I2C\_CR2\_ITEVTEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN~((uint16\+\_\+t)0x0200)}

Event Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}\label{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_LAST@{I2C\_CR2\_LAST}}
\index{I2C\_CR2\_LAST@{I2C\_CR2\_LAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_LAST}{I2C\_CR2\_LAST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+LAST~((uint16\+\_\+t)0x1000)}

DMA Last Transfer \Hypertarget{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}\label{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_DR\_DR@{I2C\_DR\_DR}}
\index{I2C\_DR\_DR@{I2C\_DR\_DR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_DR\_DR}{I2C\_DR\_DR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+DR\+\_\+\+DR~((uint8\+\_\+t)0x\+FF)}

8-\/bit Data Register \Hypertarget{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}\label{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD0@{I2C\_OAR1\_ADD0}}
\index{I2C\_OAR1\_ADD0@{I2C\_OAR1\_ADD0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD0}{I2C\_OAR1\_ADD0}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD0~((uint16\+\_\+t)0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}\label{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD1@{I2C\_OAR1\_ADD1}}
\index{I2C\_OAR1\_ADD1@{I2C\_OAR1\_ADD1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD1}{I2C\_OAR1\_ADD1}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD1~((uint16\+\_\+t)0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}\label{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD1\_7@{I2C\_OAR1\_ADD1\_7}}
\index{I2C\_OAR1\_ADD1\_7@{I2C\_OAR1\_ADD1\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD1\_7}{I2C\_OAR1\_ADD1\_7}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7~((uint16\+\_\+t)0x00\+FE)}

Interface Address \Hypertarget{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}\label{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD2@{I2C\_OAR1\_ADD2}}
\index{I2C\_OAR1\_ADD2@{I2C\_OAR1\_ADD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD2}{I2C\_OAR1\_ADD2}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD2~((uint16\+\_\+t)0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}\label{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD3@{I2C\_OAR1\_ADD3}}
\index{I2C\_OAR1\_ADD3@{I2C\_OAR1\_ADD3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD3}{I2C\_OAR1\_ADD3}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD3~((uint16\+\_\+t)0x0008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}\label{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD4@{I2C\_OAR1\_ADD4}}
\index{I2C\_OAR1\_ADD4@{I2C\_OAR1\_ADD4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD4}{I2C\_OAR1\_ADD4}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD4~((uint16\+\_\+t)0x0010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}\label{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD5@{I2C\_OAR1\_ADD5}}
\index{I2C\_OAR1\_ADD5@{I2C\_OAR1\_ADD5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD5}{I2C\_OAR1\_ADD5}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD5~((uint16\+\_\+t)0x0020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}\label{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD6@{I2C\_OAR1\_ADD6}}
\index{I2C\_OAR1\_ADD6@{I2C\_OAR1\_ADD6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD6}{I2C\_OAR1\_ADD6}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD6~((uint16\+\_\+t)0x0040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}\label{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD7@{I2C\_OAR1\_ADD7}}
\index{I2C\_OAR1\_ADD7@{I2C\_OAR1\_ADD7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD7}{I2C\_OAR1\_ADD7}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD7~((uint16\+\_\+t)0x0080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}\label{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD8@{I2C\_OAR1\_ADD8}}
\index{I2C\_OAR1\_ADD8@{I2C\_OAR1\_ADD8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD8}{I2C\_OAR1\_ADD8}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD8~((uint16\+\_\+t)0x0100)}

Bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}\label{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD8\_9@{I2C\_OAR1\_ADD8\_9}}
\index{I2C\_OAR1\_ADD8\_9@{I2C\_OAR1\_ADD8\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD8\_9}{I2C\_OAR1\_ADD8\_9}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9~((uint16\+\_\+t)0x0300)}

Interface Address \Hypertarget{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}\label{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD9@{I2C\_OAR1\_ADD9}}
\index{I2C\_OAR1\_ADD9@{I2C\_OAR1\_ADD9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD9}{I2C\_OAR1\_ADD9}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD9~((uint16\+\_\+t)0x0200)}

Bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}\label{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADDMODE@{I2C\_OAR1\_ADDMODE}}
\index{I2C\_OAR1\_ADDMODE@{I2C\_OAR1\_ADDMODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADDMODE}{I2C\_OAR1\_ADDMODE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE~((uint16\+\_\+t)0x8000)}

Addressing Mode (Slave mode) \Hypertarget{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}\label{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR2\_ADD2@{I2C\_OAR2\_ADD2}}
\index{I2C\_OAR2\_ADD2@{I2C\_OAR2\_ADD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR2\_ADD2}{I2C\_OAR2\_ADD2}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR2\+\_\+\+ADD2~((uint8\+\_\+t)0x\+FE)}

Interface address \Hypertarget{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}\label{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR2\_ENDUAL@{I2C\_OAR2\_ENDUAL}}
\index{I2C\_OAR2\_ENDUAL@{I2C\_OAR2\_ENDUAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR2\_ENDUAL}{I2C\_OAR2\_ENDUAL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL~((uint8\+\_\+t)0x01)}

Dual addressing mode enable \Hypertarget{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}\label{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_ADD10@{I2C\_SR1\_ADD10}}
\index{I2C\_SR1\_ADD10@{I2C\_SR1\_ADD10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_ADD10}{I2C\_SR1\_ADD10}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADD10~((uint16\+\_\+t)0x0008)}

10-\/bit header sent (Master mode) \Hypertarget{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}\label{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_ADDR@{I2C\_SR1\_ADDR}}
\index{I2C\_SR1\_ADDR@{I2C\_SR1\_ADDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_ADDR}{I2C\_SR1\_ADDR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADDR~((uint16\+\_\+t)0x0002)}

Address sent (master mode)/matched (slave mode) \Hypertarget{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}\label{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_AF@{I2C\_SR1\_AF}}
\index{I2C\_SR1\_AF@{I2C\_SR1\_AF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_AF}{I2C\_SR1\_AF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+AF~((uint16\+\_\+t)0x0400)}

Acknowledge Failure \Hypertarget{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}\label{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_ARLO@{I2C\_SR1\_ARLO}}
\index{I2C\_SR1\_ARLO@{I2C\_SR1\_ARLO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_ARLO}{I2C\_SR1\_ARLO}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ARLO~((uint16\+\_\+t)0x0200)}

Arbitration Lost (master mode) \Hypertarget{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}\label{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_BERR@{I2C\_SR1\_BERR}}
\index{I2C\_SR1\_BERR@{I2C\_SR1\_BERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_BERR}{I2C\_SR1\_BERR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BERR~((uint16\+\_\+t)0x0100)}

Bus Error \Hypertarget{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}\label{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_BTF@{I2C\_SR1\_BTF}}
\index{I2C\_SR1\_BTF@{I2C\_SR1\_BTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_BTF}{I2C\_SR1\_BTF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BTF~((uint16\+\_\+t)0x0004)}

Byte Transfer Finished \Hypertarget{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}\label{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_OVR@{I2C\_SR1\_OVR}}
\index{I2C\_SR1\_OVR@{I2C\_SR1\_OVR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_OVR}{I2C\_SR1\_OVR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+OVR~((uint16\+\_\+t)0x0800)}

Overrun/\+Underrun \Hypertarget{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}\label{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_PECERR@{I2C\_SR1\_PECERR}}
\index{I2C\_SR1\_PECERR@{I2C\_SR1\_PECERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_PECERR}{I2C\_SR1\_PECERR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+PECERR~((uint16\+\_\+t)0x1000)}

PEC Error in reception \Hypertarget{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}\label{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_RXNE@{I2C\_SR1\_RXNE}}
\index{I2C\_SR1\_RXNE@{I2C\_SR1\_RXNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_RXNE}{I2C\_SR1\_RXNE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+RXNE~((uint16\+\_\+t)0x0040)}

Data Register not Empty (receivers) \Hypertarget{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}\label{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_SB@{I2C\_SR1\_SB}}
\index{I2C\_SR1\_SB@{I2C\_SR1\_SB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_SB}{I2C\_SR1\_SB}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SB~((uint16\+\_\+t)0x0001)}

Start Bit (Master mode) \Hypertarget{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}\label{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_SMBALERT@{I2C\_SR1\_SMBALERT}}
\index{I2C\_SR1\_SMBALERT@{I2C\_SR1\_SMBALERT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_SMBALERT}{I2C\_SR1\_SMBALERT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT~((uint16\+\_\+t)0x8000)}

SMBus Alert \Hypertarget{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}\label{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_STOPF@{I2C\_SR1\_STOPF}}
\index{I2C\_SR1\_STOPF@{I2C\_SR1\_STOPF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_STOPF}{I2C\_SR1\_STOPF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+STOPF~((uint16\+\_\+t)0x0010)}

Stop detection (Slave mode) \Hypertarget{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}\label{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_TIMEOUT@{I2C\_SR1\_TIMEOUT}}
\index{I2C\_SR1\_TIMEOUT@{I2C\_SR1\_TIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_TIMEOUT}{I2C\_SR1\_TIMEOUT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT~((uint16\+\_\+t)0x4000)}

Timeout or Tlow Error \Hypertarget{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}\label{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_TXE@{I2C\_SR1\_TXE}}
\index{I2C\_SR1\_TXE@{I2C\_SR1\_TXE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_TXE}{I2C\_SR1\_TXE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TXE~((uint16\+\_\+t)0x0080)}

Data Register Empty (transmitters) \Hypertarget{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}\label{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_BUSY@{I2C\_SR2\_BUSY}}
\index{I2C\_SR2\_BUSY@{I2C\_SR2\_BUSY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_BUSY}{I2C\_SR2\_BUSY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+BUSY~((uint16\+\_\+t)0x0002)}

Bus Busy \Hypertarget{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}\label{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_DUALF@{I2C\_SR2\_DUALF}}
\index{I2C\_SR2\_DUALF@{I2C\_SR2\_DUALF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_DUALF}{I2C\_SR2\_DUALF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+DUALF~((uint16\+\_\+t)0x0080)}

Dual Flag (Slave mode) \Hypertarget{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}\label{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_GENCALL@{I2C\_SR2\_GENCALL}}
\index{I2C\_SR2\_GENCALL@{I2C\_SR2\_GENCALL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_GENCALL}{I2C\_SR2\_GENCALL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+GENCALL~((uint16\+\_\+t)0x0010)}

General Call Address (Slave mode) \Hypertarget{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}\label{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_MSL@{I2C\_SR2\_MSL}}
\index{I2C\_SR2\_MSL@{I2C\_SR2\_MSL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_MSL}{I2C\_SR2\_MSL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+MSL~((uint16\+\_\+t)0x0001)}

Master/\+Slave \Hypertarget{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}\label{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_PEC@{I2C\_SR2\_PEC}}
\index{I2C\_SR2\_PEC@{I2C\_SR2\_PEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_PEC}{I2C\_SR2\_PEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+PEC~((uint16\+\_\+t)0x\+FF00)}

Packet Error Checking Register \Hypertarget{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}\label{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_SMBDEFAULT@{I2C\_SR2\_SMBDEFAULT}}
\index{I2C\_SR2\_SMBDEFAULT@{I2C\_SR2\_SMBDEFAULT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_SMBDEFAULT}{I2C\_SR2\_SMBDEFAULT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT~((uint16\+\_\+t)0x0020)}

SMBus Device Default Address (Slave mode) \Hypertarget{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}\label{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_SMBHOST@{I2C\_SR2\_SMBHOST}}
\index{I2C\_SR2\_SMBHOST@{I2C\_SR2\_SMBHOST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_SMBHOST}{I2C\_SR2\_SMBHOST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST~((uint16\+\_\+t)0x0040)}

SMBus Host Header (Slave mode) \Hypertarget{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}\label{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_TRA@{I2C\_SR2\_TRA}}
\index{I2C\_SR2\_TRA@{I2C\_SR2\_TRA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_TRA}{I2C\_SR2\_TRA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+TRA~((uint16\+\_\+t)0x0004)}

Transmitter/\+Receiver \Hypertarget{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}\label{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_TRISE\_TRISE@{I2C\_TRISE\_TRISE}}
\index{I2C\_TRISE\_TRISE@{I2C\_TRISE\_TRISE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_TRISE\_TRISE}{I2C\_TRISE\_TRISE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TRISE\+\_\+\+TRISE~((uint8\+\_\+t)0x3F)}

Maximum Rise Time in Fast/\+Standard mode (Master mode) \Hypertarget{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}\label{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_KR\_KEY@{IWDG\_KR\_KEY}}
\index{IWDG\_KR\_KEY@{IWDG\_KR\_KEY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_KR\_KEY}{IWDG\_KR\_KEY}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+KR\+\_\+\+KEY~((uint16\+\_\+t)0x\+FFFF)}

Key value (write only, read 0000h) \Hypertarget{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}\label{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_PR\_PR@{IWDG\_PR\_PR}}
\index{IWDG\_PR\_PR@{IWDG\_PR\_PR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_PR\_PR}{IWDG\_PR\_PR}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+PR\+\_\+\+PR~((uint8\+\_\+t)0x07)}

PR\mbox{[}2\+:0\mbox{]} (Prescaler divider) \Hypertarget{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}\label{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_PR\_PR\_0@{IWDG\_PR\_PR\_0}}
\index{IWDG\_PR\_PR\_0@{IWDG\_PR\_PR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_PR\_PR\_0}{IWDG\_PR\_PR\_0}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0~((uint8\+\_\+t)0x01)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}\label{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_PR\_PR\_1@{IWDG\_PR\_PR\_1}}
\index{IWDG\_PR\_PR\_1@{IWDG\_PR\_PR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_PR\_PR\_1}{IWDG\_PR\_PR\_1}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1~((uint8\+\_\+t)0x02)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}\label{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_PR\_PR\_2@{IWDG\_PR\_PR\_2}}
\index{IWDG\_PR\_PR\_2@{IWDG\_PR\_PR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_PR\_PR\_2}{IWDG\_PR\_PR\_2}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2~((uint8\+\_\+t)0x04)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}\label{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_RLR\_RL@{IWDG\_RLR\_RL}}
\index{IWDG\_RLR\_RL@{IWDG\_RLR\_RL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_RLR\_RL}{IWDG\_RLR\_RL}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+RLR\+\_\+\+RL~((uint16\+\_\+t)0x0\+FFF)}

Watchdog counter reload value \Hypertarget{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}\label{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_SR\_PVU@{IWDG\_SR\_PVU}}
\index{IWDG\_SR\_PVU@{IWDG\_SR\_PVU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_SR\_PVU}{IWDG\_SR\_PVU}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+SR\+\_\+\+PVU~((uint8\+\_\+t)0x01)}

Watchdog prescaler value update \Hypertarget{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}\label{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_SR\_RVU@{IWDG\_SR\_RVU}}
\index{IWDG\_SR\_RVU@{IWDG\_SR\_RVU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_SR\_RVU}{IWDG\_SR\_RVU}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+SR\+\_\+\+RVU~((uint8\+\_\+t)0x02)}

Watchdog counter reload value update \Hypertarget{group___peripheral___registers___bits___definition_ga00015005adbb6e281ac05f29b862772b}\label{group___peripheral___registers___bits___definition_ga00015005adbb6e281ac05f29b862772b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE@{NVIC\_IABR\_ACTIVE}}
\index{NVIC\_IABR\_ACTIVE@{NVIC\_IABR\_ACTIVE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE}{NVIC\_IABR\_ACTIVE}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE~((uint32\+\_\+t)0x\+FFFFFFFF)}

Interrupt active flags \Hypertarget{group___peripheral___registers___bits___definition_gaf96b2c2bf18a5845f65c23761f35c20c}\label{group___peripheral___registers___bits___definition_gaf96b2c2bf18a5845f65c23761f35c20c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_0@{NVIC\_IABR\_ACTIVE\_0}}
\index{NVIC\_IABR\_ACTIVE\_0@{NVIC\_IABR\_ACTIVE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_0}{NVIC\_IABR\_ACTIVE\_0}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+0~((uint32\+\_\+t)0x00000001)}

bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga29b032782f6ee599b3e6c67a915f2a77}\label{group___peripheral___registers___bits___definition_ga29b032782f6ee599b3e6c67a915f2a77} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_1@{NVIC\_IABR\_ACTIVE\_1}}
\index{NVIC\_IABR\_ACTIVE\_1@{NVIC\_IABR\_ACTIVE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_1}{NVIC\_IABR\_ACTIVE\_1}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+1~((uint32\+\_\+t)0x00000002)}

bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1c29cb59542e009f5908814bc73f699a}\label{group___peripheral___registers___bits___definition_ga1c29cb59542e009f5908814bc73f699a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_10@{NVIC\_IABR\_ACTIVE\_10}}
\index{NVIC\_IABR\_ACTIVE\_10@{NVIC\_IABR\_ACTIVE\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_10}{NVIC\_IABR\_ACTIVE\_10}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+10~((uint32\+\_\+t)0x00000400)}

bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gaae3ac5a2c4b87dc781facd9f0ab2faa9}\label{group___peripheral___registers___bits___definition_gaae3ac5a2c4b87dc781facd9f0ab2faa9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_11@{NVIC\_IABR\_ACTIVE\_11}}
\index{NVIC\_IABR\_ACTIVE\_11@{NVIC\_IABR\_ACTIVE\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_11}{NVIC\_IABR\_ACTIVE\_11}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+11~((uint32\+\_\+t)0x00000800)}

bit 11 \Hypertarget{group___peripheral___registers___bits___definition_gaf67765093e4ee4b2911e5f29b011e1a1}\label{group___peripheral___registers___bits___definition_gaf67765093e4ee4b2911e5f29b011e1a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_12@{NVIC\_IABR\_ACTIVE\_12}}
\index{NVIC\_IABR\_ACTIVE\_12@{NVIC\_IABR\_ACTIVE\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_12}{NVIC\_IABR\_ACTIVE\_12}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+12~((uint32\+\_\+t)0x00001000)}

bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga29b52deba459b2a9a6d2379c9b0b0c26}\label{group___peripheral___registers___bits___definition_ga29b52deba459b2a9a6d2379c9b0b0c26} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_13@{NVIC\_IABR\_ACTIVE\_13}}
\index{NVIC\_IABR\_ACTIVE\_13@{NVIC\_IABR\_ACTIVE\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_13}{NVIC\_IABR\_ACTIVE\_13}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+13~((uint32\+\_\+t)0x00002000)}

bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga393379d79019d81602dbc4311edc21fe}\label{group___peripheral___registers___bits___definition_ga393379d79019d81602dbc4311edc21fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_14@{NVIC\_IABR\_ACTIVE\_14}}
\index{NVIC\_IABR\_ACTIVE\_14@{NVIC\_IABR\_ACTIVE\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_14}{NVIC\_IABR\_ACTIVE\_14}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+14~((uint32\+\_\+t)0x00004000)}

bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gab9abe638115ec30e599c34c839515dd4}\label{group___peripheral___registers___bits___definition_gab9abe638115ec30e599c34c839515dd4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_15@{NVIC\_IABR\_ACTIVE\_15}}
\index{NVIC\_IABR\_ACTIVE\_15@{NVIC\_IABR\_ACTIVE\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_15}{NVIC\_IABR\_ACTIVE\_15}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+15~((uint32\+\_\+t)0x00008000)}

bit 15 \Hypertarget{group___peripheral___registers___bits___definition_gadac87de01e114b011a900bca17e7b729}\label{group___peripheral___registers___bits___definition_gadac87de01e114b011a900bca17e7b729} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_16@{NVIC\_IABR\_ACTIVE\_16}}
\index{NVIC\_IABR\_ACTIVE\_16@{NVIC\_IABR\_ACTIVE\_16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_16}{NVIC\_IABR\_ACTIVE\_16}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+16~((uint32\+\_\+t)0x00010000)}

bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gac7a870327f07feef53199fe4befb2464}\label{group___peripheral___registers___bits___definition_gac7a870327f07feef53199fe4befb2464} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_17@{NVIC\_IABR\_ACTIVE\_17}}
\index{NVIC\_IABR\_ACTIVE\_17@{NVIC\_IABR\_ACTIVE\_17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_17}{NVIC\_IABR\_ACTIVE\_17}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+17~((uint32\+\_\+t)0x00020000)}

bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga16bd00a6c07b193fa07761bc4c68cf1a}\label{group___peripheral___registers___bits___definition_ga16bd00a6c07b193fa07761bc4c68cf1a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_18@{NVIC\_IABR\_ACTIVE\_18}}
\index{NVIC\_IABR\_ACTIVE\_18@{NVIC\_IABR\_ACTIVE\_18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_18}{NVIC\_IABR\_ACTIVE\_18}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+18~((uint32\+\_\+t)0x00040000)}

bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga5368786bfb44b9d31c62c180cf089b77}\label{group___peripheral___registers___bits___definition_ga5368786bfb44b9d31c62c180cf089b77} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_19@{NVIC\_IABR\_ACTIVE\_19}}
\index{NVIC\_IABR\_ACTIVE\_19@{NVIC\_IABR\_ACTIVE\_19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_19}{NVIC\_IABR\_ACTIVE\_19}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+19~((uint32\+\_\+t)0x00080000)}

bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga87128e17a9e614347d5b27f2e53c92cc}\label{group___peripheral___registers___bits___definition_ga87128e17a9e614347d5b27f2e53c92cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_2@{NVIC\_IABR\_ACTIVE\_2}}
\index{NVIC\_IABR\_ACTIVE\_2@{NVIC\_IABR\_ACTIVE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_2}{NVIC\_IABR\_ACTIVE\_2}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+2~((uint32\+\_\+t)0x00000004)}

bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaad1a8c8e757e6d7a30c4dc2073693724}\label{group___peripheral___registers___bits___definition_gaad1a8c8e757e6d7a30c4dc2073693724} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_20@{NVIC\_IABR\_ACTIVE\_20}}
\index{NVIC\_IABR\_ACTIVE\_20@{NVIC\_IABR\_ACTIVE\_20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_20}{NVIC\_IABR\_ACTIVE\_20}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+20~((uint32\+\_\+t)0x00100000)}

bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga89fc27cdcb3a0291dcb03b8d2537b566}\label{group___peripheral___registers___bits___definition_ga89fc27cdcb3a0291dcb03b8d2537b566} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_21@{NVIC\_IABR\_ACTIVE\_21}}
\index{NVIC\_IABR\_ACTIVE\_21@{NVIC\_IABR\_ACTIVE\_21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_21}{NVIC\_IABR\_ACTIVE\_21}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+21~((uint32\+\_\+t)0x00200000)}

bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga1a1e16e90060fae9442e54a02aade2c3}\label{group___peripheral___registers___bits___definition_ga1a1e16e90060fae9442e54a02aade2c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_22@{NVIC\_IABR\_ACTIVE\_22}}
\index{NVIC\_IABR\_ACTIVE\_22@{NVIC\_IABR\_ACTIVE\_22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_22}{NVIC\_IABR\_ACTIVE\_22}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+22~((uint32\+\_\+t)0x00400000)}

bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga423a9b1f0e4d06137bceaea3d482d7f9}\label{group___peripheral___registers___bits___definition_ga423a9b1f0e4d06137bceaea3d482d7f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_23@{NVIC\_IABR\_ACTIVE\_23}}
\index{NVIC\_IABR\_ACTIVE\_23@{NVIC\_IABR\_ACTIVE\_23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_23}{NVIC\_IABR\_ACTIVE\_23}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+23~((uint32\+\_\+t)0x00800000)}

bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga2a7cb5ecc8420bde213d4e25d698bad0}\label{group___peripheral___registers___bits___definition_ga2a7cb5ecc8420bde213d4e25d698bad0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_24@{NVIC\_IABR\_ACTIVE\_24}}
\index{NVIC\_IABR\_ACTIVE\_24@{NVIC\_IABR\_ACTIVE\_24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_24}{NVIC\_IABR\_ACTIVE\_24}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+24~((uint32\+\_\+t)0x01000000)}

bit 24 \Hypertarget{group___peripheral___registers___bits___definition_ga3be82eac5db87b085ced6424940e36d7}\label{group___peripheral___registers___bits___definition_ga3be82eac5db87b085ced6424940e36d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_25@{NVIC\_IABR\_ACTIVE\_25}}
\index{NVIC\_IABR\_ACTIVE\_25@{NVIC\_IABR\_ACTIVE\_25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_25}{NVIC\_IABR\_ACTIVE\_25}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+25~((uint32\+\_\+t)0x02000000)}

bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga5b17346a5573c34ca0d8fc3e8ebee702}\label{group___peripheral___registers___bits___definition_ga5b17346a5573c34ca0d8fc3e8ebee702} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_26@{NVIC\_IABR\_ACTIVE\_26}}
\index{NVIC\_IABR\_ACTIVE\_26@{NVIC\_IABR\_ACTIVE\_26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_26}{NVIC\_IABR\_ACTIVE\_26}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+26~((uint32\+\_\+t)0x04000000)}

bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga2a42e366c56ce09eb944c8f20c520004}\label{group___peripheral___registers___bits___definition_ga2a42e366c56ce09eb944c8f20c520004} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_27@{NVIC\_IABR\_ACTIVE\_27}}
\index{NVIC\_IABR\_ACTIVE\_27@{NVIC\_IABR\_ACTIVE\_27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_27}{NVIC\_IABR\_ACTIVE\_27}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+27~((uint32\+\_\+t)0x08000000)}

bit 27 \Hypertarget{group___peripheral___registers___bits___definition_gad2736661ca2d3411bede3dfdbe51edbb}\label{group___peripheral___registers___bits___definition_gad2736661ca2d3411bede3dfdbe51edbb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_28@{NVIC\_IABR\_ACTIVE\_28}}
\index{NVIC\_IABR\_ACTIVE\_28@{NVIC\_IABR\_ACTIVE\_28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_28}{NVIC\_IABR\_ACTIVE\_28}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+28~((uint32\+\_\+t)0x10000000)}

bit 28 \Hypertarget{group___peripheral___registers___bits___definition_ga9e2b52a462248fe00401170951e51e10}\label{group___peripheral___registers___bits___definition_ga9e2b52a462248fe00401170951e51e10} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_29@{NVIC\_IABR\_ACTIVE\_29}}
\index{NVIC\_IABR\_ACTIVE\_29@{NVIC\_IABR\_ACTIVE\_29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_29}{NVIC\_IABR\_ACTIVE\_29}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+29~((uint32\+\_\+t)0x20000000)}

bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga0b70628725abd184e4f3258f25552ad4}\label{group___peripheral___registers___bits___definition_ga0b70628725abd184e4f3258f25552ad4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_3@{NVIC\_IABR\_ACTIVE\_3}}
\index{NVIC\_IABR\_ACTIVE\_3@{NVIC\_IABR\_ACTIVE\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_3}{NVIC\_IABR\_ACTIVE\_3}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+3~((uint32\+\_\+t)0x00000008)}

bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga41ab2699910a3c837f177b81e5c40d33}\label{group___peripheral___registers___bits___definition_ga41ab2699910a3c837f177b81e5c40d33} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_30@{NVIC\_IABR\_ACTIVE\_30}}
\index{NVIC\_IABR\_ACTIVE\_30@{NVIC\_IABR\_ACTIVE\_30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_30}{NVIC\_IABR\_ACTIVE\_30}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+30~((uint32\+\_\+t)0x40000000)}

bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga7816041fba7d83cd8b3dd1ba10f80c4a}\label{group___peripheral___registers___bits___definition_ga7816041fba7d83cd8b3dd1ba10f80c4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_31@{NVIC\_IABR\_ACTIVE\_31}}
\index{NVIC\_IABR\_ACTIVE\_31@{NVIC\_IABR\_ACTIVE\_31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_31}{NVIC\_IABR\_ACTIVE\_31}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+31~((uint32\+\_\+t)0x80000000)}

bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gad31486ae04d73eace12011a850855ffc}\label{group___peripheral___registers___bits___definition_gad31486ae04d73eace12011a850855ffc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_4@{NVIC\_IABR\_ACTIVE\_4}}
\index{NVIC\_IABR\_ACTIVE\_4@{NVIC\_IABR\_ACTIVE\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_4}{NVIC\_IABR\_ACTIVE\_4}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+4~((uint32\+\_\+t)0x00000010)}

bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaabdfde449fc6a3c5c6bf5236ebbd14e5}\label{group___peripheral___registers___bits___definition_gaabdfde449fc6a3c5c6bf5236ebbd14e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_5@{NVIC\_IABR\_ACTIVE\_5}}
\index{NVIC\_IABR\_ACTIVE\_5@{NVIC\_IABR\_ACTIVE\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_5}{NVIC\_IABR\_ACTIVE\_5}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+5~((uint32\+\_\+t)0x00000020)}

bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga9888c42aada7bd962b44a207954f7209}\label{group___peripheral___registers___bits___definition_ga9888c42aada7bd962b44a207954f7209} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_6@{NVIC\_IABR\_ACTIVE\_6}}
\index{NVIC\_IABR\_ACTIVE\_6@{NVIC\_IABR\_ACTIVE\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_6}{NVIC\_IABR\_ACTIVE\_6}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+6~((uint32\+\_\+t)0x00000040)}

bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga9028f6886fca410cb526352999f4911a}\label{group___peripheral___registers___bits___definition_ga9028f6886fca410cb526352999f4911a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_7@{NVIC\_IABR\_ACTIVE\_7}}
\index{NVIC\_IABR\_ACTIVE\_7@{NVIC\_IABR\_ACTIVE\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_7}{NVIC\_IABR\_ACTIVE\_7}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+7~((uint32\+\_\+t)0x00000080)}

bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga101fc66c184d311ee995db2c8c82ef95}\label{group___peripheral___registers___bits___definition_ga101fc66c184d311ee995db2c8c82ef95} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_8@{NVIC\_IABR\_ACTIVE\_8}}
\index{NVIC\_IABR\_ACTIVE\_8@{NVIC\_IABR\_ACTIVE\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_8}{NVIC\_IABR\_ACTIVE\_8}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+8~((uint32\+\_\+t)0x00000100)}

bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gaed6521600ff1bccc832e252b1b5676dd}\label{group___peripheral___registers___bits___definition_gaed6521600ff1bccc832e252b1b5676dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IABR\_ACTIVE\_9@{NVIC\_IABR\_ACTIVE\_9}}
\index{NVIC\_IABR\_ACTIVE\_9@{NVIC\_IABR\_ACTIVE\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IABR\_ACTIVE\_9}{NVIC\_IABR\_ACTIVE\_9}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IABR\+\_\+\+ACTIVE\+\_\+9~((uint32\+\_\+t)0x00000200)}

bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gabb8048ac27c64c34aef747eb3845f07d}\label{group___peripheral___registers___bits___definition_gabb8048ac27c64c34aef747eb3845f07d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA@{NVIC\_ICER\_CLRENA}}
\index{NVIC\_ICER\_CLRENA@{NVIC\_ICER\_CLRENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA}{NVIC\_ICER\_CLRENA}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Interrupt clear-\/enable bits \Hypertarget{group___peripheral___registers___bits___definition_gad7c0e8d7ead740fbbc6efe1b44336c4d}\label{group___peripheral___registers___bits___definition_gad7c0e8d7ead740fbbc6efe1b44336c4d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_0@{NVIC\_ICER\_CLRENA\_0}}
\index{NVIC\_ICER\_CLRENA\_0@{NVIC\_ICER\_CLRENA\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_0}{NVIC\_ICER\_CLRENA\_0}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+0~((uint32\+\_\+t)0x00000001)}

bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga701dd2c4365790c5a9506ecc41f9fe3c}\label{group___peripheral___registers___bits___definition_ga701dd2c4365790c5a9506ecc41f9fe3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_1@{NVIC\_ICER\_CLRENA\_1}}
\index{NVIC\_ICER\_CLRENA\_1@{NVIC\_ICER\_CLRENA\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_1}{NVIC\_ICER\_CLRENA\_1}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+1~((uint32\+\_\+t)0x00000002)}

bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad9b17e9837b0b1ccf28f7309afba8aa7}\label{group___peripheral___registers___bits___definition_gad9b17e9837b0b1ccf28f7309afba8aa7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_10@{NVIC\_ICER\_CLRENA\_10}}
\index{NVIC\_ICER\_CLRENA\_10@{NVIC\_ICER\_CLRENA\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_10}{NVIC\_ICER\_CLRENA\_10}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+10~((uint32\+\_\+t)0x00000400)}

bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gae1e4b35a58a123c2e8fa4edb7e81aaeb}\label{group___peripheral___registers___bits___definition_gae1e4b35a58a123c2e8fa4edb7e81aaeb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_11@{NVIC\_ICER\_CLRENA\_11}}
\index{NVIC\_ICER\_CLRENA\_11@{NVIC\_ICER\_CLRENA\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_11}{NVIC\_ICER\_CLRENA\_11}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+11~((uint32\+\_\+t)0x00000800)}

bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga521ef47669c32ba4b6fb34cdee181115}\label{group___peripheral___registers___bits___definition_ga521ef47669c32ba4b6fb34cdee181115} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_12@{NVIC\_ICER\_CLRENA\_12}}
\index{NVIC\_ICER\_CLRENA\_12@{NVIC\_ICER\_CLRENA\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_12}{NVIC\_ICER\_CLRENA\_12}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+12~((uint32\+\_\+t)0x00001000)}

bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga6f787e52461b5e3f777290ac4b8ff6fc}\label{group___peripheral___registers___bits___definition_ga6f787e52461b5e3f777290ac4b8ff6fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_13@{NVIC\_ICER\_CLRENA\_13}}
\index{NVIC\_ICER\_CLRENA\_13@{NVIC\_ICER\_CLRENA\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_13}{NVIC\_ICER\_CLRENA\_13}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+13~((uint32\+\_\+t)0x00002000)}

bit 13 \Hypertarget{group___peripheral___registers___bits___definition_gac937ce62879648e947d70a4db16727f0}\label{group___peripheral___registers___bits___definition_gac937ce62879648e947d70a4db16727f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_14@{NVIC\_ICER\_CLRENA\_14}}
\index{NVIC\_ICER\_CLRENA\_14@{NVIC\_ICER\_CLRENA\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_14}{NVIC\_ICER\_CLRENA\_14}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+14~((uint32\+\_\+t)0x00004000)}

bit 14 \Hypertarget{group___peripheral___registers___bits___definition_gaa6a88004a2ac9b270d73ab1ff53300bb}\label{group___peripheral___registers___bits___definition_gaa6a88004a2ac9b270d73ab1ff53300bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_15@{NVIC\_ICER\_CLRENA\_15}}
\index{NVIC\_ICER\_CLRENA\_15@{NVIC\_ICER\_CLRENA\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_15}{NVIC\_ICER\_CLRENA\_15}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+15~((uint32\+\_\+t)0x00008000)}

bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga73de40429d453b0a63ea4ed788e949f0}\label{group___peripheral___registers___bits___definition_ga73de40429d453b0a63ea4ed788e949f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_16@{NVIC\_ICER\_CLRENA\_16}}
\index{NVIC\_ICER\_CLRENA\_16@{NVIC\_ICER\_CLRENA\_16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_16}{NVIC\_ICER\_CLRENA\_16}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+16~((uint32\+\_\+t)0x00010000)}

bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga393cfbe5e1ce46220aa5ebd9a1891d97}\label{group___peripheral___registers___bits___definition_ga393cfbe5e1ce46220aa5ebd9a1891d97} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_17@{NVIC\_ICER\_CLRENA\_17}}
\index{NVIC\_ICER\_CLRENA\_17@{NVIC\_ICER\_CLRENA\_17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_17}{NVIC\_ICER\_CLRENA\_17}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+17~((uint32\+\_\+t)0x00020000)}

bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga7fa2d0859938af8374b0ee52c7acb04b}\label{group___peripheral___registers___bits___definition_ga7fa2d0859938af8374b0ee52c7acb04b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_18@{NVIC\_ICER\_CLRENA\_18}}
\index{NVIC\_ICER\_CLRENA\_18@{NVIC\_ICER\_CLRENA\_18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_18}{NVIC\_ICER\_CLRENA\_18}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+18~((uint32\+\_\+t)0x00040000)}

bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga02572a777aeac75a01c94f56e23ff07b}\label{group___peripheral___registers___bits___definition_ga02572a777aeac75a01c94f56e23ff07b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_19@{NVIC\_ICER\_CLRENA\_19}}
\index{NVIC\_ICER\_CLRENA\_19@{NVIC\_ICER\_CLRENA\_19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_19}{NVIC\_ICER\_CLRENA\_19}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+19~((uint32\+\_\+t)0x00080000)}

bit 19 \Hypertarget{group___peripheral___registers___bits___definition_gace5cb2478698a64c214d63d79aeeed75}\label{group___peripheral___registers___bits___definition_gace5cb2478698a64c214d63d79aeeed75} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_2@{NVIC\_ICER\_CLRENA\_2}}
\index{NVIC\_ICER\_CLRENA\_2@{NVIC\_ICER\_CLRENA\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_2}{NVIC\_ICER\_CLRENA\_2}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+2~((uint32\+\_\+t)0x00000004)}

bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga8df2313e7432cabddba0b974b8f4f020}\label{group___peripheral___registers___bits___definition_ga8df2313e7432cabddba0b974b8f4f020} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_20@{NVIC\_ICER\_CLRENA\_20}}
\index{NVIC\_ICER\_CLRENA\_20@{NVIC\_ICER\_CLRENA\_20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_20}{NVIC\_ICER\_CLRENA\_20}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+20~((uint32\+\_\+t)0x00100000)}

bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga16c4599364e72b2d88ac386144a3fe7e}\label{group___peripheral___registers___bits___definition_ga16c4599364e72b2d88ac386144a3fe7e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_21@{NVIC\_ICER\_CLRENA\_21}}
\index{NVIC\_ICER\_CLRENA\_21@{NVIC\_ICER\_CLRENA\_21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_21}{NVIC\_ICER\_CLRENA\_21}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+21~((uint32\+\_\+t)0x00200000)}

bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga16b9bade4bebc1c058325e1aafc3fd8f}\label{group___peripheral___registers___bits___definition_ga16b9bade4bebc1c058325e1aafc3fd8f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_22@{NVIC\_ICER\_CLRENA\_22}}
\index{NVIC\_ICER\_CLRENA\_22@{NVIC\_ICER\_CLRENA\_22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_22}{NVIC\_ICER\_CLRENA\_22}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+22~((uint32\+\_\+t)0x00400000)}

bit 22 \Hypertarget{group___peripheral___registers___bits___definition_gaa92531bd55ca6aa771993210d485c0f7}\label{group___peripheral___registers___bits___definition_gaa92531bd55ca6aa771993210d485c0f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_23@{NVIC\_ICER\_CLRENA\_23}}
\index{NVIC\_ICER\_CLRENA\_23@{NVIC\_ICER\_CLRENA\_23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_23}{NVIC\_ICER\_CLRENA\_23}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+23~((uint32\+\_\+t)0x00800000)}

bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gab41766a9f4345819d8eea33b8753b9f6}\label{group___peripheral___registers___bits___definition_gab41766a9f4345819d8eea33b8753b9f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_24@{NVIC\_ICER\_CLRENA\_24}}
\index{NVIC\_ICER\_CLRENA\_24@{NVIC\_ICER\_CLRENA\_24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_24}{NVIC\_ICER\_CLRENA\_24}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+24~((uint32\+\_\+t)0x01000000)}

bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gac1bb79682735090f6c1bbf2b298f6c5b}\label{group___peripheral___registers___bits___definition_gac1bb79682735090f6c1bbf2b298f6c5b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_25@{NVIC\_ICER\_CLRENA\_25}}
\index{NVIC\_ICER\_CLRENA\_25@{NVIC\_ICER\_CLRENA\_25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_25}{NVIC\_ICER\_CLRENA\_25}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+25~((uint32\+\_\+t)0x02000000)}

bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga0e63dfa3c37961071f48a76fd34e92e9}\label{group___peripheral___registers___bits___definition_ga0e63dfa3c37961071f48a76fd34e92e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_26@{NVIC\_ICER\_CLRENA\_26}}
\index{NVIC\_ICER\_CLRENA\_26@{NVIC\_ICER\_CLRENA\_26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_26}{NVIC\_ICER\_CLRENA\_26}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+26~((uint32\+\_\+t)0x04000000)}

bit 26 \Hypertarget{group___peripheral___registers___bits___definition_gada1793fa80d1a517c94dc975dc1270bc}\label{group___peripheral___registers___bits___definition_gada1793fa80d1a517c94dc975dc1270bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_27@{NVIC\_ICER\_CLRENA\_27}}
\index{NVIC\_ICER\_CLRENA\_27@{NVIC\_ICER\_CLRENA\_27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_27}{NVIC\_ICER\_CLRENA\_27}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+27~((uint32\+\_\+t)0x08000000)}

bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga9b389b9803af7187df08ab3031be9509}\label{group___peripheral___registers___bits___definition_ga9b389b9803af7187df08ab3031be9509} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_28@{NVIC\_ICER\_CLRENA\_28}}
\index{NVIC\_ICER\_CLRENA\_28@{NVIC\_ICER\_CLRENA\_28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_28}{NVIC\_ICER\_CLRENA\_28}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+28~((uint32\+\_\+t)0x10000000)}

bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gacac7e634d9726387b9026c9504e52582}\label{group___peripheral___registers___bits___definition_gacac7e634d9726387b9026c9504e52582} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_29@{NVIC\_ICER\_CLRENA\_29}}
\index{NVIC\_ICER\_CLRENA\_29@{NVIC\_ICER\_CLRENA\_29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_29}{NVIC\_ICER\_CLRENA\_29}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+29~((uint32\+\_\+t)0x20000000)}

bit 29 \Hypertarget{group___peripheral___registers___bits___definition_gaff9f3ef9ac99c1b266ab1d8963b36560}\label{group___peripheral___registers___bits___definition_gaff9f3ef9ac99c1b266ab1d8963b36560} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_3@{NVIC\_ICER\_CLRENA\_3}}
\index{NVIC\_ICER\_CLRENA\_3@{NVIC\_ICER\_CLRENA\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_3}{NVIC\_ICER\_CLRENA\_3}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+3~((uint32\+\_\+t)0x00000008)}

bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga11d39e1daa7b9c636fe16951745b011d}\label{group___peripheral___registers___bits___definition_ga11d39e1daa7b9c636fe16951745b011d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_30@{NVIC\_ICER\_CLRENA\_30}}
\index{NVIC\_ICER\_CLRENA\_30@{NVIC\_ICER\_CLRENA\_30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_30}{NVIC\_ICER\_CLRENA\_30}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+30~((uint32\+\_\+t)0x40000000)}

bit 30 \Hypertarget{group___peripheral___registers___bits___definition_gafb10af18569712590c4db5476292cf6f}\label{group___peripheral___registers___bits___definition_gafb10af18569712590c4db5476292cf6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_31@{NVIC\_ICER\_CLRENA\_31}}
\index{NVIC\_ICER\_CLRENA\_31@{NVIC\_ICER\_CLRENA\_31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_31}{NVIC\_ICER\_CLRENA\_31}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+31~((uint32\+\_\+t)0x80000000)}

bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga892fafa00274551ee17971c5f419138b}\label{group___peripheral___registers___bits___definition_ga892fafa00274551ee17971c5f419138b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_4@{NVIC\_ICER\_CLRENA\_4}}
\index{NVIC\_ICER\_CLRENA\_4@{NVIC\_ICER\_CLRENA\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_4}{NVIC\_ICER\_CLRENA\_4}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+4~((uint32\+\_\+t)0x00000010)}

bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gadfd48066d81ddc85be2cb4dd71ddcb60}\label{group___peripheral___registers___bits___definition_gadfd48066d81ddc85be2cb4dd71ddcb60} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_5@{NVIC\_ICER\_CLRENA\_5}}
\index{NVIC\_ICER\_CLRENA\_5@{NVIC\_ICER\_CLRENA\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_5}{NVIC\_ICER\_CLRENA\_5}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+5~((uint32\+\_\+t)0x00000020)}

bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga6a92307738d1730bd21d55c6c065b526}\label{group___peripheral___registers___bits___definition_ga6a92307738d1730bd21d55c6c065b526} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_6@{NVIC\_ICER\_CLRENA\_6}}
\index{NVIC\_ICER\_CLRENA\_6@{NVIC\_ICER\_CLRENA\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_6}{NVIC\_ICER\_CLRENA\_6}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+6~((uint32\+\_\+t)0x00000040)}

bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gad7132ff32947d90bf2f537591e77823c}\label{group___peripheral___registers___bits___definition_gad7132ff32947d90bf2f537591e77823c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_7@{NVIC\_ICER\_CLRENA\_7}}
\index{NVIC\_ICER\_CLRENA\_7@{NVIC\_ICER\_CLRENA\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_7}{NVIC\_ICER\_CLRENA\_7}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+7~((uint32\+\_\+t)0x00000080)}

bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga08b4758eebf43cc2bfc8183a3517c8c0}\label{group___peripheral___registers___bits___definition_ga08b4758eebf43cc2bfc8183a3517c8c0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_8@{NVIC\_ICER\_CLRENA\_8}}
\index{NVIC\_ICER\_CLRENA\_8@{NVIC\_ICER\_CLRENA\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_8}{NVIC\_ICER\_CLRENA\_8}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+8~((uint32\+\_\+t)0x00000100)}

bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga5f11ecc81c128ad3ef27899cd2a048dd}\label{group___peripheral___registers___bits___definition_ga5f11ecc81c128ad3ef27899cd2a048dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICER\_CLRENA\_9@{NVIC\_ICER\_CLRENA\_9}}
\index{NVIC\_ICER\_CLRENA\_9@{NVIC\_ICER\_CLRENA\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICER\_CLRENA\_9}{NVIC\_ICER\_CLRENA\_9}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICER\+\_\+\+CLRENA\+\_\+9~((uint32\+\_\+t)0x00000200)}

bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gae3c6a7e54654b4873816afad7984fbb0}\label{group___peripheral___registers___bits___definition_gae3c6a7e54654b4873816afad7984fbb0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND@{NVIC\_ICPR\_CLRPEND}}
\index{NVIC\_ICPR\_CLRPEND@{NVIC\_ICPR\_CLRPEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND}{NVIC\_ICPR\_CLRPEND}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND~((uint32\+\_\+t)0x\+FFFFFFFF)}

Interrupt clear-\/pending bits \Hypertarget{group___peripheral___registers___bits___definition_gafecd77abe8ff78b4679c965b11e31ac3}\label{group___peripheral___registers___bits___definition_gafecd77abe8ff78b4679c965b11e31ac3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_0@{NVIC\_ICPR\_CLRPEND\_0}}
\index{NVIC\_ICPR\_CLRPEND\_0@{NVIC\_ICPR\_CLRPEND\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_0}{NVIC\_ICPR\_CLRPEND\_0}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+0~((uint32\+\_\+t)0x00000001)}

bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad1a68ba7be8374cbedfe18c15a852100}\label{group___peripheral___registers___bits___definition_gad1a68ba7be8374cbedfe18c15a852100} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_1@{NVIC\_ICPR\_CLRPEND\_1}}
\index{NVIC\_ICPR\_CLRPEND\_1@{NVIC\_ICPR\_CLRPEND\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_1}{NVIC\_ICPR\_CLRPEND\_1}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+1~((uint32\+\_\+t)0x00000002)}

bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae9631ca376fd2fb30ca9fba782dbcebc}\label{group___peripheral___registers___bits___definition_gae9631ca376fd2fb30ca9fba782dbcebc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_10@{NVIC\_ICPR\_CLRPEND\_10}}
\index{NVIC\_ICPR\_CLRPEND\_10@{NVIC\_ICPR\_CLRPEND\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_10}{NVIC\_ICPR\_CLRPEND\_10}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+10~((uint32\+\_\+t)0x00000400)}

bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga65a8a83be00f68acd6d3a6d8dcd81c73}\label{group___peripheral___registers___bits___definition_ga65a8a83be00f68acd6d3a6d8dcd81c73} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_11@{NVIC\_ICPR\_CLRPEND\_11}}
\index{NVIC\_ICPR\_CLRPEND\_11@{NVIC\_ICPR\_CLRPEND\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_11}{NVIC\_ICPR\_CLRPEND\_11}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+11~((uint32\+\_\+t)0x00000800)}

bit 11 \Hypertarget{group___peripheral___registers___bits___definition_gac1535690e1151004707902cc49f280d2}\label{group___peripheral___registers___bits___definition_gac1535690e1151004707902cc49f280d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_12@{NVIC\_ICPR\_CLRPEND\_12}}
\index{NVIC\_ICPR\_CLRPEND\_12@{NVIC\_ICPR\_CLRPEND\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_12}{NVIC\_ICPR\_CLRPEND\_12}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+12~((uint32\+\_\+t)0x00001000)}

bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga704f098169cbfd48746e6fdb647cb139}\label{group___peripheral___registers___bits___definition_ga704f098169cbfd48746e6fdb647cb139} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_13@{NVIC\_ICPR\_CLRPEND\_13}}
\index{NVIC\_ICPR\_CLRPEND\_13@{NVIC\_ICPR\_CLRPEND\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_13}{NVIC\_ICPR\_CLRPEND\_13}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+13~((uint32\+\_\+t)0x00002000)}

bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga764a5bb88ee730049cdaa9823238e4eb}\label{group___peripheral___registers___bits___definition_ga764a5bb88ee730049cdaa9823238e4eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_14@{NVIC\_ICPR\_CLRPEND\_14}}
\index{NVIC\_ICPR\_CLRPEND\_14@{NVIC\_ICPR\_CLRPEND\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_14}{NVIC\_ICPR\_CLRPEND\_14}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+14~((uint32\+\_\+t)0x00004000)}

bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga641b9f2fc8a75d9a0f08ee9e764ae67e}\label{group___peripheral___registers___bits___definition_ga641b9f2fc8a75d9a0f08ee9e764ae67e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_15@{NVIC\_ICPR\_CLRPEND\_15}}
\index{NVIC\_ICPR\_CLRPEND\_15@{NVIC\_ICPR\_CLRPEND\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_15}{NVIC\_ICPR\_CLRPEND\_15}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+15~((uint32\+\_\+t)0x00008000)}

bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga9563b3bc48251e3048bba95dcd8ce2ed}\label{group___peripheral___registers___bits___definition_ga9563b3bc48251e3048bba95dcd8ce2ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_16@{NVIC\_ICPR\_CLRPEND\_16}}
\index{NVIC\_ICPR\_CLRPEND\_16@{NVIC\_ICPR\_CLRPEND\_16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_16}{NVIC\_ICPR\_CLRPEND\_16}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+16~((uint32\+\_\+t)0x00010000)}

bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gacafd4aa7dbd587713c5f8460021ffbbf}\label{group___peripheral___registers___bits___definition_gacafd4aa7dbd587713c5f8460021ffbbf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_17@{NVIC\_ICPR\_CLRPEND\_17}}
\index{NVIC\_ICPR\_CLRPEND\_17@{NVIC\_ICPR\_CLRPEND\_17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_17}{NVIC\_ICPR\_CLRPEND\_17}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+17~((uint32\+\_\+t)0x00020000)}

bit 17 \Hypertarget{group___peripheral___registers___bits___definition_gacb158cb09839a27399daaec82596bdae}\label{group___peripheral___registers___bits___definition_gacb158cb09839a27399daaec82596bdae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_18@{NVIC\_ICPR\_CLRPEND\_18}}
\index{NVIC\_ICPR\_CLRPEND\_18@{NVIC\_ICPR\_CLRPEND\_18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_18}{NVIC\_ICPR\_CLRPEND\_18}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+18~((uint32\+\_\+t)0x00040000)}

bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga4fa77e3164f76f55c8b65716f7e78b3c}\label{group___peripheral___registers___bits___definition_ga4fa77e3164f76f55c8b65716f7e78b3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_19@{NVIC\_ICPR\_CLRPEND\_19}}
\index{NVIC\_ICPR\_CLRPEND\_19@{NVIC\_ICPR\_CLRPEND\_19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_19}{NVIC\_ICPR\_CLRPEND\_19}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+19~((uint32\+\_\+t)0x00080000)}

bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga3ad0271ce6eb2fd787881a526acc9ecf}\label{group___peripheral___registers___bits___definition_ga3ad0271ce6eb2fd787881a526acc9ecf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_2@{NVIC\_ICPR\_CLRPEND\_2}}
\index{NVIC\_ICPR\_CLRPEND\_2@{NVIC\_ICPR\_CLRPEND\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_2}{NVIC\_ICPR\_CLRPEND\_2}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+2~((uint32\+\_\+t)0x00000004)}

bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga913321e79e4566f2589d0cf0cbc69951}\label{group___peripheral___registers___bits___definition_ga913321e79e4566f2589d0cf0cbc69951} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_20@{NVIC\_ICPR\_CLRPEND\_20}}
\index{NVIC\_ICPR\_CLRPEND\_20@{NVIC\_ICPR\_CLRPEND\_20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_20}{NVIC\_ICPR\_CLRPEND\_20}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+20~((uint32\+\_\+t)0x00100000)}

bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga82b95b5d83cfed1dc8e93252f350738f}\label{group___peripheral___registers___bits___definition_ga82b95b5d83cfed1dc8e93252f350738f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_21@{NVIC\_ICPR\_CLRPEND\_21}}
\index{NVIC\_ICPR\_CLRPEND\_21@{NVIC\_ICPR\_CLRPEND\_21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_21}{NVIC\_ICPR\_CLRPEND\_21}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+21~((uint32\+\_\+t)0x00200000)}

bit 21 \Hypertarget{group___peripheral___registers___bits___definition_gaa48498de37ce0e3630539a40e9748ac8}\label{group___peripheral___registers___bits___definition_gaa48498de37ce0e3630539a40e9748ac8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_22@{NVIC\_ICPR\_CLRPEND\_22}}
\index{NVIC\_ICPR\_CLRPEND\_22@{NVIC\_ICPR\_CLRPEND\_22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_22}{NVIC\_ICPR\_CLRPEND\_22}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+22~((uint32\+\_\+t)0x00400000)}

bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga7976e3ca5e53e365b2d5fe622f738800}\label{group___peripheral___registers___bits___definition_ga7976e3ca5e53e365b2d5fe622f738800} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_23@{NVIC\_ICPR\_CLRPEND\_23}}
\index{NVIC\_ICPR\_CLRPEND\_23@{NVIC\_ICPR\_CLRPEND\_23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_23}{NVIC\_ICPR\_CLRPEND\_23}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+23~((uint32\+\_\+t)0x00800000)}

bit 23 \Hypertarget{group___peripheral___registers___bits___definition_ga2a5aa740ee8b8ddcc9e28cad9cc2e287}\label{group___peripheral___registers___bits___definition_ga2a5aa740ee8b8ddcc9e28cad9cc2e287} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_24@{NVIC\_ICPR\_CLRPEND\_24}}
\index{NVIC\_ICPR\_CLRPEND\_24@{NVIC\_ICPR\_CLRPEND\_24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_24}{NVIC\_ICPR\_CLRPEND\_24}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+24~((uint32\+\_\+t)0x01000000)}

bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gae71fd6b864214fc20cda783f983a3b99}\label{group___peripheral___registers___bits___definition_gae71fd6b864214fc20cda783f983a3b99} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_25@{NVIC\_ICPR\_CLRPEND\_25}}
\index{NVIC\_ICPR\_CLRPEND\_25@{NVIC\_ICPR\_CLRPEND\_25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_25}{NVIC\_ICPR\_CLRPEND\_25}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+25~((uint32\+\_\+t)0x02000000)}

bit 25 \Hypertarget{group___peripheral___registers___bits___definition_gae5d5368aef48a813695090fd367ec4a6}\label{group___peripheral___registers___bits___definition_gae5d5368aef48a813695090fd367ec4a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_26@{NVIC\_ICPR\_CLRPEND\_26}}
\index{NVIC\_ICPR\_CLRPEND\_26@{NVIC\_ICPR\_CLRPEND\_26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_26}{NVIC\_ICPR\_CLRPEND\_26}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+26~((uint32\+\_\+t)0x04000000)}

bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga8092ee7e81ecfa33294e8dc972e736a1}\label{group___peripheral___registers___bits___definition_ga8092ee7e81ecfa33294e8dc972e736a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_27@{NVIC\_ICPR\_CLRPEND\_27}}
\index{NVIC\_ICPR\_CLRPEND\_27@{NVIC\_ICPR\_CLRPEND\_27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_27}{NVIC\_ICPR\_CLRPEND\_27}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+27~((uint32\+\_\+t)0x08000000)}

bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga0e05fe155495b02aa07f086600d362af}\label{group___peripheral___registers___bits___definition_ga0e05fe155495b02aa07f086600d362af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_28@{NVIC\_ICPR\_CLRPEND\_28}}
\index{NVIC\_ICPR\_CLRPEND\_28@{NVIC\_ICPR\_CLRPEND\_28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_28}{NVIC\_ICPR\_CLRPEND\_28}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+28~((uint32\+\_\+t)0x10000000)}

bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gacd72eea853122e43a77db5d11cf189b2}\label{group___peripheral___registers___bits___definition_gacd72eea853122e43a77db5d11cf189b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_29@{NVIC\_ICPR\_CLRPEND\_29}}
\index{NVIC\_ICPR\_CLRPEND\_29@{NVIC\_ICPR\_CLRPEND\_29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_29}{NVIC\_ICPR\_CLRPEND\_29}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+29~((uint32\+\_\+t)0x20000000)}

bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga601ded5d1439ded3a734b80ae3d9ac42}\label{group___peripheral___registers___bits___definition_ga601ded5d1439ded3a734b80ae3d9ac42} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_3@{NVIC\_ICPR\_CLRPEND\_3}}
\index{NVIC\_ICPR\_CLRPEND\_3@{NVIC\_ICPR\_CLRPEND\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_3}{NVIC\_ICPR\_CLRPEND\_3}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+3~((uint32\+\_\+t)0x00000008)}

bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga3482d26f4a66f2e345f5877e5b7d4f59}\label{group___peripheral___registers___bits___definition_ga3482d26f4a66f2e345f5877e5b7d4f59} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_30@{NVIC\_ICPR\_CLRPEND\_30}}
\index{NVIC\_ICPR\_CLRPEND\_30@{NVIC\_ICPR\_CLRPEND\_30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_30}{NVIC\_ICPR\_CLRPEND\_30}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+30~((uint32\+\_\+t)0x40000000)}

bit 30 \Hypertarget{group___peripheral___registers___bits___definition_gabfb29b21f8ac81d048b70b6ae17518ee}\label{group___peripheral___registers___bits___definition_gabfb29b21f8ac81d048b70b6ae17518ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_31@{NVIC\_ICPR\_CLRPEND\_31}}
\index{NVIC\_ICPR\_CLRPEND\_31@{NVIC\_ICPR\_CLRPEND\_31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_31}{NVIC\_ICPR\_CLRPEND\_31}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+31~((uint32\+\_\+t)0x80000000)}

bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga8fa186cf67d658dae40dd70cd0b55456}\label{group___peripheral___registers___bits___definition_ga8fa186cf67d658dae40dd70cd0b55456} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_4@{NVIC\_ICPR\_CLRPEND\_4}}
\index{NVIC\_ICPR\_CLRPEND\_4@{NVIC\_ICPR\_CLRPEND\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_4}{NVIC\_ICPR\_CLRPEND\_4}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+4~((uint32\+\_\+t)0x00000010)}

bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga0560ad9cc66e9a4d3b6d918745752350}\label{group___peripheral___registers___bits___definition_ga0560ad9cc66e9a4d3b6d918745752350} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_5@{NVIC\_ICPR\_CLRPEND\_5}}
\index{NVIC\_ICPR\_CLRPEND\_5@{NVIC\_ICPR\_CLRPEND\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_5}{NVIC\_ICPR\_CLRPEND\_5}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+5~((uint32\+\_\+t)0x00000020)}

bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga81743f1b0f020b023cd627dc6b46eed0}\label{group___peripheral___registers___bits___definition_ga81743f1b0f020b023cd627dc6b46eed0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_6@{NVIC\_ICPR\_CLRPEND\_6}}
\index{NVIC\_ICPR\_CLRPEND\_6@{NVIC\_ICPR\_CLRPEND\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_6}{NVIC\_ICPR\_CLRPEND\_6}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+6~((uint32\+\_\+t)0x00000040)}

bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga167cc46ce9628e5cbc971f9248fadbc9}\label{group___peripheral___registers___bits___definition_ga167cc46ce9628e5cbc971f9248fadbc9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_7@{NVIC\_ICPR\_CLRPEND\_7}}
\index{NVIC\_ICPR\_CLRPEND\_7@{NVIC\_ICPR\_CLRPEND\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_7}{NVIC\_ICPR\_CLRPEND\_7}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+7~((uint32\+\_\+t)0x00000080)}

bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga19da2023fbcc3856feb1c5e8143d3126}\label{group___peripheral___registers___bits___definition_ga19da2023fbcc3856feb1c5e8143d3126} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_8@{NVIC\_ICPR\_CLRPEND\_8}}
\index{NVIC\_ICPR\_CLRPEND\_8@{NVIC\_ICPR\_CLRPEND\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_8}{NVIC\_ICPR\_CLRPEND\_8}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+8~((uint32\+\_\+t)0x00000100)}

bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga8047a8411c6e505edab25c0c7db179df}\label{group___peripheral___registers___bits___definition_ga8047a8411c6e505edab25c0c7db179df} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ICPR\_CLRPEND\_9@{NVIC\_ICPR\_CLRPEND\_9}}
\index{NVIC\_ICPR\_CLRPEND\_9@{NVIC\_ICPR\_CLRPEND\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ICPR\_CLRPEND\_9}{NVIC\_ICPR\_CLRPEND\_9}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ICPR\+\_\+\+CLRPEND\+\_\+9~((uint32\+\_\+t)0x00000200)}

bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga7a3b08d85a1acb7ceb1e099323dcccab}\label{group___peripheral___registers___bits___definition_ga7a3b08d85a1acb7ceb1e099323dcccab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR0\_PRI\_0@{NVIC\_IPR0\_PRI\_0}}
\index{NVIC\_IPR0\_PRI\_0@{NVIC\_IPR0\_PRI\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR0\_PRI\_0}{NVIC\_IPR0\_PRI\_0}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+0~((uint32\+\_\+t)0x000000\+FF)}

Priority of interrupt 0 \Hypertarget{group___peripheral___registers___bits___definition_ga23faf79e734bfdb5799fac5916ff10cb}\label{group___peripheral___registers___bits___definition_ga23faf79e734bfdb5799fac5916ff10cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR0\_PRI\_1@{NVIC\_IPR0\_PRI\_1}}
\index{NVIC\_IPR0\_PRI\_1@{NVIC\_IPR0\_PRI\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR0\_PRI\_1}{NVIC\_IPR0\_PRI\_1}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+1~((uint32\+\_\+t)0x0000\+FF00)}

Priority of interrupt 1 \Hypertarget{group___peripheral___registers___bits___definition_ga80ea52e5abb18a63bd4c7578e47a1446}\label{group___peripheral___registers___bits___definition_ga80ea52e5abb18a63bd4c7578e47a1446} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR0\_PRI\_2@{NVIC\_IPR0\_PRI\_2}}
\index{NVIC\_IPR0\_PRI\_2@{NVIC\_IPR0\_PRI\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR0\_PRI\_2}{NVIC\_IPR0\_PRI\_2}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+2~((uint32\+\_\+t)0x00\+FF0000)}

Priority of interrupt 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9104db3d83a6c566e8bfd2a4b33a7145}\label{group___peripheral___registers___bits___definition_ga9104db3d83a6c566e8bfd2a4b33a7145} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR0\_PRI\_3@{NVIC\_IPR0\_PRI\_3}}
\index{NVIC\_IPR0\_PRI\_3@{NVIC\_IPR0\_PRI\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR0\_PRI\_3}{NVIC\_IPR0\_PRI\_3}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR0\+\_\+\+PRI\+\_\+3~((uint32\+\_\+t)0x\+FF000000)}

Priority of interrupt 3 \Hypertarget{group___peripheral___registers___bits___definition_ga1282075e5142524bb85e3d2df0102501}\label{group___peripheral___registers___bits___definition_ga1282075e5142524bb85e3d2df0102501} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR1\_PRI\_4@{NVIC\_IPR1\_PRI\_4}}
\index{NVIC\_IPR1\_PRI\_4@{NVIC\_IPR1\_PRI\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR1\_PRI\_4}{NVIC\_IPR1\_PRI\_4}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+4~((uint32\+\_\+t)0x000000\+FF)}

Priority of interrupt 4 \Hypertarget{group___peripheral___registers___bits___definition_gaa63b4e9a76d033470c30e0858306ddb2}\label{group___peripheral___registers___bits___definition_gaa63b4e9a76d033470c30e0858306ddb2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR1\_PRI\_5@{NVIC\_IPR1\_PRI\_5}}
\index{NVIC\_IPR1\_PRI\_5@{NVIC\_IPR1\_PRI\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR1\_PRI\_5}{NVIC\_IPR1\_PRI\_5}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+5~((uint32\+\_\+t)0x0000\+FF00)}

Priority of interrupt 5 \Hypertarget{group___peripheral___registers___bits___definition_ga8b2966818c404ea29e2db4667a3a6f41}\label{group___peripheral___registers___bits___definition_ga8b2966818c404ea29e2db4667a3a6f41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR1\_PRI\_6@{NVIC\_IPR1\_PRI\_6}}
\index{NVIC\_IPR1\_PRI\_6@{NVIC\_IPR1\_PRI\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR1\_PRI\_6}{NVIC\_IPR1\_PRI\_6}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+6~((uint32\+\_\+t)0x00\+FF0000)}

Priority of interrupt 6 \Hypertarget{group___peripheral___registers___bits___definition_ga96c1da5dac82bf4644b0a11c3a39cb2d}\label{group___peripheral___registers___bits___definition_ga96c1da5dac82bf4644b0a11c3a39cb2d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR1\_PRI\_7@{NVIC\_IPR1\_PRI\_7}}
\index{NVIC\_IPR1\_PRI\_7@{NVIC\_IPR1\_PRI\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR1\_PRI\_7}{NVIC\_IPR1\_PRI\_7}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR1\+\_\+\+PRI\+\_\+7~((uint32\+\_\+t)0x\+FF000000)}

Priority of interrupt 7 \Hypertarget{group___peripheral___registers___bits___definition_gad2498ad6390c001f5520f17600935041}\label{group___peripheral___registers___bits___definition_gad2498ad6390c001f5520f17600935041} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR2\_PRI\_10@{NVIC\_IPR2\_PRI\_10}}
\index{NVIC\_IPR2\_PRI\_10@{NVIC\_IPR2\_PRI\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR2\_PRI\_10}{NVIC\_IPR2\_PRI\_10}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+10~((uint32\+\_\+t)0x00\+FF0000)}

Priority of interrupt 10 \Hypertarget{group___peripheral___registers___bits___definition_ga33f3bb417d3518b39303b9523c1461c1}\label{group___peripheral___registers___bits___definition_ga33f3bb417d3518b39303b9523c1461c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR2\_PRI\_11@{NVIC\_IPR2\_PRI\_11}}
\index{NVIC\_IPR2\_PRI\_11@{NVIC\_IPR2\_PRI\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR2\_PRI\_11}{NVIC\_IPR2\_PRI\_11}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+11~((uint32\+\_\+t)0x\+FF000000)}

Priority of interrupt 11 \Hypertarget{group___peripheral___registers___bits___definition_gad02b1193affeeae87f9b1e8af4feded1}\label{group___peripheral___registers___bits___definition_gad02b1193affeeae87f9b1e8af4feded1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR2\_PRI\_8@{NVIC\_IPR2\_PRI\_8}}
\index{NVIC\_IPR2\_PRI\_8@{NVIC\_IPR2\_PRI\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR2\_PRI\_8}{NVIC\_IPR2\_PRI\_8}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+8~((uint32\+\_\+t)0x000000\+FF)}

Priority of interrupt 8 \Hypertarget{group___peripheral___registers___bits___definition_ga98647b92f40858b03174d73fa9aa50e2}\label{group___peripheral___registers___bits___definition_ga98647b92f40858b03174d73fa9aa50e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR2\_PRI\_9@{NVIC\_IPR2\_PRI\_9}}
\index{NVIC\_IPR2\_PRI\_9@{NVIC\_IPR2\_PRI\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR2\_PRI\_9}{NVIC\_IPR2\_PRI\_9}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR2\+\_\+\+PRI\+\_\+9~((uint32\+\_\+t)0x0000\+FF00)}

Priority of interrupt 9 \Hypertarget{group___peripheral___registers___bits___definition_ga1a5871dc95a2ca809773a1dde818c63c}\label{group___peripheral___registers___bits___definition_ga1a5871dc95a2ca809773a1dde818c63c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR3\_PRI\_12@{NVIC\_IPR3\_PRI\_12}}
\index{NVIC\_IPR3\_PRI\_12@{NVIC\_IPR3\_PRI\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR3\_PRI\_12}{NVIC\_IPR3\_PRI\_12}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+12~((uint32\+\_\+t)0x000000\+FF)}

Priority of interrupt 12 \Hypertarget{group___peripheral___registers___bits___definition_gada03b8dae40bf704e4bf523d1aa22496}\label{group___peripheral___registers___bits___definition_gada03b8dae40bf704e4bf523d1aa22496} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR3\_PRI\_13@{NVIC\_IPR3\_PRI\_13}}
\index{NVIC\_IPR3\_PRI\_13@{NVIC\_IPR3\_PRI\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR3\_PRI\_13}{NVIC\_IPR3\_PRI\_13}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+13~((uint32\+\_\+t)0x0000\+FF00)}

Priority of interrupt 13 \Hypertarget{group___peripheral___registers___bits___definition_ga966d733853ca1b07d12b7c66bfe7eb3c}\label{group___peripheral___registers___bits___definition_ga966d733853ca1b07d12b7c66bfe7eb3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR3\_PRI\_14@{NVIC\_IPR3\_PRI\_14}}
\index{NVIC\_IPR3\_PRI\_14@{NVIC\_IPR3\_PRI\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR3\_PRI\_14}{NVIC\_IPR3\_PRI\_14}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+14~((uint32\+\_\+t)0x00\+FF0000)}

Priority of interrupt 14 \Hypertarget{group___peripheral___registers___bits___definition_ga9bd3de39c1d0c6c9efbb9fab3b62d094}\label{group___peripheral___registers___bits___definition_ga9bd3de39c1d0c6c9efbb9fab3b62d094} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR3\_PRI\_15@{NVIC\_IPR3\_PRI\_15}}
\index{NVIC\_IPR3\_PRI\_15@{NVIC\_IPR3\_PRI\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR3\_PRI\_15}{NVIC\_IPR3\_PRI\_15}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR3\+\_\+\+PRI\+\_\+15~((uint32\+\_\+t)0x\+FF000000)}

Priority of interrupt 15 \Hypertarget{group___peripheral___registers___bits___definition_gacbc57da3ac7ef9d6de3b0a1ad84a35c3}\label{group___peripheral___registers___bits___definition_gacbc57da3ac7ef9d6de3b0a1ad84a35c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR4\_PRI\_16@{NVIC\_IPR4\_PRI\_16}}
\index{NVIC\_IPR4\_PRI\_16@{NVIC\_IPR4\_PRI\_16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR4\_PRI\_16}{NVIC\_IPR4\_PRI\_16}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+16~((uint32\+\_\+t)0x000000\+FF)}

Priority of interrupt 16 \Hypertarget{group___peripheral___registers___bits___definition_ga8fbcf647ec5f3b88447c40d82cbba784}\label{group___peripheral___registers___bits___definition_ga8fbcf647ec5f3b88447c40d82cbba784} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR4\_PRI\_17@{NVIC\_IPR4\_PRI\_17}}
\index{NVIC\_IPR4\_PRI\_17@{NVIC\_IPR4\_PRI\_17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR4\_PRI\_17}{NVIC\_IPR4\_PRI\_17}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+17~((uint32\+\_\+t)0x0000\+FF00)}

Priority of interrupt 17 \Hypertarget{group___peripheral___registers___bits___definition_ga5980ea116aae6400b74fcbb7ab69db05}\label{group___peripheral___registers___bits___definition_ga5980ea116aae6400b74fcbb7ab69db05} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR4\_PRI\_18@{NVIC\_IPR4\_PRI\_18}}
\index{NVIC\_IPR4\_PRI\_18@{NVIC\_IPR4\_PRI\_18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR4\_PRI\_18}{NVIC\_IPR4\_PRI\_18}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+18~((uint32\+\_\+t)0x00\+FF0000)}

Priority of interrupt 18 \Hypertarget{group___peripheral___registers___bits___definition_ga5d53e0b085d3151bead07fae93f507b8}\label{group___peripheral___registers___bits___definition_ga5d53e0b085d3151bead07fae93f507b8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR4\_PRI\_19@{NVIC\_IPR4\_PRI\_19}}
\index{NVIC\_IPR4\_PRI\_19@{NVIC\_IPR4\_PRI\_19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR4\_PRI\_19}{NVIC\_IPR4\_PRI\_19}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR4\+\_\+\+PRI\+\_\+19~((uint32\+\_\+t)0x\+FF000000)}

Priority of interrupt 19 \Hypertarget{group___peripheral___registers___bits___definition_gaa03b60b41f202d008226bc4a9596a833}\label{group___peripheral___registers___bits___definition_gaa03b60b41f202d008226bc4a9596a833} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR5\_PRI\_20@{NVIC\_IPR5\_PRI\_20}}
\index{NVIC\_IPR5\_PRI\_20@{NVIC\_IPR5\_PRI\_20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR5\_PRI\_20}{NVIC\_IPR5\_PRI\_20}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+20~((uint32\+\_\+t)0x000000\+FF)}

Priority of interrupt 20 \Hypertarget{group___peripheral___registers___bits___definition_gac98a9cb7398fba35957f0d9a39451506}\label{group___peripheral___registers___bits___definition_gac98a9cb7398fba35957f0d9a39451506} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR5\_PRI\_21@{NVIC\_IPR5\_PRI\_21}}
\index{NVIC\_IPR5\_PRI\_21@{NVIC\_IPR5\_PRI\_21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR5\_PRI\_21}{NVIC\_IPR5\_PRI\_21}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+21~((uint32\+\_\+t)0x0000\+FF00)}

Priority of interrupt 21 \Hypertarget{group___peripheral___registers___bits___definition_gab8b37a77e86e910e5f16fec4c1bac200}\label{group___peripheral___registers___bits___definition_gab8b37a77e86e910e5f16fec4c1bac200} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR5\_PRI\_22@{NVIC\_IPR5\_PRI\_22}}
\index{NVIC\_IPR5\_PRI\_22@{NVIC\_IPR5\_PRI\_22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR5\_PRI\_22}{NVIC\_IPR5\_PRI\_22}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+22~((uint32\+\_\+t)0x00\+FF0000)}

Priority of interrupt 22 \Hypertarget{group___peripheral___registers___bits___definition_gabc2bc84f21dc418ebca068a7a74fbf13}\label{group___peripheral___registers___bits___definition_gabc2bc84f21dc418ebca068a7a74fbf13} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR5\_PRI\_23@{NVIC\_IPR5\_PRI\_23}}
\index{NVIC\_IPR5\_PRI\_23@{NVIC\_IPR5\_PRI\_23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR5\_PRI\_23}{NVIC\_IPR5\_PRI\_23}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR5\+\_\+\+PRI\+\_\+23~((uint32\+\_\+t)0x\+FF000000)}

Priority of interrupt 23 \Hypertarget{group___peripheral___registers___bits___definition_gac35639332d0dd2169659dacb334be746}\label{group___peripheral___registers___bits___definition_gac35639332d0dd2169659dacb334be746} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR6\_PRI\_24@{NVIC\_IPR6\_PRI\_24}}
\index{NVIC\_IPR6\_PRI\_24@{NVIC\_IPR6\_PRI\_24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR6\_PRI\_24}{NVIC\_IPR6\_PRI\_24}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+24~((uint32\+\_\+t)0x000000\+FF)}

Priority of interrupt 24 \Hypertarget{group___peripheral___registers___bits___definition_ga31813e988f709143c47b376411b63be3}\label{group___peripheral___registers___bits___definition_ga31813e988f709143c47b376411b63be3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR6\_PRI\_25@{NVIC\_IPR6\_PRI\_25}}
\index{NVIC\_IPR6\_PRI\_25@{NVIC\_IPR6\_PRI\_25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR6\_PRI\_25}{NVIC\_IPR6\_PRI\_25}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+25~((uint32\+\_\+t)0x0000\+FF00)}

Priority of interrupt 25 \Hypertarget{group___peripheral___registers___bits___definition_gae874a405758adfc16a21ab2492cc01aa}\label{group___peripheral___registers___bits___definition_gae874a405758adfc16a21ab2492cc01aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR6\_PRI\_26@{NVIC\_IPR6\_PRI\_26}}
\index{NVIC\_IPR6\_PRI\_26@{NVIC\_IPR6\_PRI\_26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR6\_PRI\_26}{NVIC\_IPR6\_PRI\_26}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+26~((uint32\+\_\+t)0x00\+FF0000)}

Priority of interrupt 26 \Hypertarget{group___peripheral___registers___bits___definition_ga6cc988dabd555381a1e8546e8b0d4152}\label{group___peripheral___registers___bits___definition_ga6cc988dabd555381a1e8546e8b0d4152} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR6\_PRI\_27@{NVIC\_IPR6\_PRI\_27}}
\index{NVIC\_IPR6\_PRI\_27@{NVIC\_IPR6\_PRI\_27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR6\_PRI\_27}{NVIC\_IPR6\_PRI\_27}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR6\+\_\+\+PRI\+\_\+27~((uint32\+\_\+t)0x\+FF000000)}

Priority of interrupt 27 \Hypertarget{group___peripheral___registers___bits___definition_ga8c01a412ea1d6b0659e53f23edaa42b9}\label{group___peripheral___registers___bits___definition_ga8c01a412ea1d6b0659e53f23edaa42b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR7\_PRI\_28@{NVIC\_IPR7\_PRI\_28}}
\index{NVIC\_IPR7\_PRI\_28@{NVIC\_IPR7\_PRI\_28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_28}{NVIC\_IPR7\_PRI\_28}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+28~((uint32\+\_\+t)0x000000\+FF)}

Priority of interrupt 28 \Hypertarget{group___peripheral___registers___bits___definition_gab867187fcd218881e0309938fe902674}\label{group___peripheral___registers___bits___definition_gab867187fcd218881e0309938fe902674} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR7\_PRI\_29@{NVIC\_IPR7\_PRI\_29}}
\index{NVIC\_IPR7\_PRI\_29@{NVIC\_IPR7\_PRI\_29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_29}{NVIC\_IPR7\_PRI\_29}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+29~((uint32\+\_\+t)0x0000\+FF00)}

Priority of interrupt 29 \Hypertarget{group___peripheral___registers___bits___definition_gabe7e7058f4cf233a7b220bfeb1048443}\label{group___peripheral___registers___bits___definition_gabe7e7058f4cf233a7b220bfeb1048443} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR7\_PRI\_30@{NVIC\_IPR7\_PRI\_30}}
\index{NVIC\_IPR7\_PRI\_30@{NVIC\_IPR7\_PRI\_30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_30}{NVIC\_IPR7\_PRI\_30}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+30~((uint32\+\_\+t)0x00\+FF0000)}

Priority of interrupt 30 \Hypertarget{group___peripheral___registers___bits___definition_ga8df57e06dd24110f7a228efa85131bbe}\label{group___peripheral___registers___bits___definition_ga8df57e06dd24110f7a228efa85131bbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_IPR7\_PRI\_31@{NVIC\_IPR7\_PRI\_31}}
\index{NVIC\_IPR7\_PRI\_31@{NVIC\_IPR7\_PRI\_31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_IPR7\_PRI\_31}{NVIC\_IPR7\_PRI\_31}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+IPR7\+\_\+\+PRI\+\_\+31~((uint32\+\_\+t)0x\+FF000000)}

Priority of interrupt 31 \Hypertarget{group___peripheral___registers___bits___definition_ga524d6bb507267b757f54a89b89a8b7b2}\label{group___peripheral___registers___bits___definition_ga524d6bb507267b757f54a89b89a8b7b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA@{NVIC\_ISER\_SETENA}}
\index{NVIC\_ISER\_SETENA@{NVIC\_ISER\_SETENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA}{NVIC\_ISER\_SETENA}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Interrupt set enable bits \Hypertarget{group___peripheral___registers___bits___definition_ga4682204947d21842495025382e45a8fb}\label{group___peripheral___registers___bits___definition_ga4682204947d21842495025382e45a8fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_0@{NVIC\_ISER\_SETENA\_0}}
\index{NVIC\_ISER\_SETENA\_0@{NVIC\_ISER\_SETENA\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_0}{NVIC\_ISER\_SETENA\_0}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+0~((uint32\+\_\+t)0x00000001)}

bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3f31ee863432615256b137741793a77a}\label{group___peripheral___registers___bits___definition_ga3f31ee863432615256b137741793a77a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_1@{NVIC\_ISER\_SETENA\_1}}
\index{NVIC\_ISER\_SETENA\_1@{NVIC\_ISER\_SETENA\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_1}{NVIC\_ISER\_SETENA\_1}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+1~((uint32\+\_\+t)0x00000002)}

bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa9a05a01f82e832e6da3452d39a7a6e2}\label{group___peripheral___registers___bits___definition_gaa9a05a01f82e832e6da3452d39a7a6e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_10@{NVIC\_ISER\_SETENA\_10}}
\index{NVIC\_ISER\_SETENA\_10@{NVIC\_ISER\_SETENA\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_10}{NVIC\_ISER\_SETENA\_10}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+10~((uint32\+\_\+t)0x00000400)}

bit 10 \Hypertarget{group___peripheral___registers___bits___definition_ga3b78aa3c425d86301dc148de43115b48}\label{group___peripheral___registers___bits___definition_ga3b78aa3c425d86301dc148de43115b48} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_11@{NVIC\_ISER\_SETENA\_11}}
\index{NVIC\_ISER\_SETENA\_11@{NVIC\_ISER\_SETENA\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_11}{NVIC\_ISER\_SETENA\_11}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+11~((uint32\+\_\+t)0x00000800)}

bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga447fc01ce241d2ae3cdb631498587efd}\label{group___peripheral___registers___bits___definition_ga447fc01ce241d2ae3cdb631498587efd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_12@{NVIC\_ISER\_SETENA\_12}}
\index{NVIC\_ISER\_SETENA\_12@{NVIC\_ISER\_SETENA\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_12}{NVIC\_ISER\_SETENA\_12}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+12~((uint32\+\_\+t)0x00001000)}

bit 12 \Hypertarget{group___peripheral___registers___bits___definition_ga320d26a7e0e94b3f459bec4c90a3559a}\label{group___peripheral___registers___bits___definition_ga320d26a7e0e94b3f459bec4c90a3559a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_13@{NVIC\_ISER\_SETENA\_13}}
\index{NVIC\_ISER\_SETENA\_13@{NVIC\_ISER\_SETENA\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_13}{NVIC\_ISER\_SETENA\_13}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+13~((uint32\+\_\+t)0x00002000)}

bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga3dcc230344b6e3401962a260e9ad7d45}\label{group___peripheral___registers___bits___definition_ga3dcc230344b6e3401962a260e9ad7d45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_14@{NVIC\_ISER\_SETENA\_14}}
\index{NVIC\_ISER\_SETENA\_14@{NVIC\_ISER\_SETENA\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_14}{NVIC\_ISER\_SETENA\_14}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+14~((uint32\+\_\+t)0x00004000)}

bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga4c792f54013ef2bf46392c813a9f966e}\label{group___peripheral___registers___bits___definition_ga4c792f54013ef2bf46392c813a9f966e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_15@{NVIC\_ISER\_SETENA\_15}}
\index{NVIC\_ISER\_SETENA\_15@{NVIC\_ISER\_SETENA\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_15}{NVIC\_ISER\_SETENA\_15}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+15~((uint32\+\_\+t)0x00008000)}

bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga574e2c400afa40e90866dec2746b6e3a}\label{group___peripheral___registers___bits___definition_ga574e2c400afa40e90866dec2746b6e3a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_16@{NVIC\_ISER\_SETENA\_16}}
\index{NVIC\_ISER\_SETENA\_16@{NVIC\_ISER\_SETENA\_16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_16}{NVIC\_ISER\_SETENA\_16}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+16~((uint32\+\_\+t)0x00010000)}

bit 16 \Hypertarget{group___peripheral___registers___bits___definition_ga5e6e7ac573075a189cafae29dee4af3e}\label{group___peripheral___registers___bits___definition_ga5e6e7ac573075a189cafae29dee4af3e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_17@{NVIC\_ISER\_SETENA\_17}}
\index{NVIC\_ISER\_SETENA\_17@{NVIC\_ISER\_SETENA\_17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_17}{NVIC\_ISER\_SETENA\_17}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+17~((uint32\+\_\+t)0x00020000)}

bit 17 \Hypertarget{group___peripheral___registers___bits___definition_ga79519b08aa1fbf9449d754f03eaa49d6}\label{group___peripheral___registers___bits___definition_ga79519b08aa1fbf9449d754f03eaa49d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_18@{NVIC\_ISER\_SETENA\_18}}
\index{NVIC\_ISER\_SETENA\_18@{NVIC\_ISER\_SETENA\_18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_18}{NVIC\_ISER\_SETENA\_18}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+18~((uint32\+\_\+t)0x00040000)}

bit 18 \Hypertarget{group___peripheral___registers___bits___definition_gaf92a4a2157b8a53c07d0f13f6acc9d6b}\label{group___peripheral___registers___bits___definition_gaf92a4a2157b8a53c07d0f13f6acc9d6b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_19@{NVIC\_ISER\_SETENA\_19}}
\index{NVIC\_ISER\_SETENA\_19@{NVIC\_ISER\_SETENA\_19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_19}{NVIC\_ISER\_SETENA\_19}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+19~((uint32\+\_\+t)0x00080000)}

bit 19 \Hypertarget{group___peripheral___registers___bits___definition_ga95058dbce83ff1339536029665d216e8}\label{group___peripheral___registers___bits___definition_ga95058dbce83ff1339536029665d216e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_2@{NVIC\_ISER\_SETENA\_2}}
\index{NVIC\_ISER\_SETENA\_2@{NVIC\_ISER\_SETENA\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_2}{NVIC\_ISER\_SETENA\_2}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+2~((uint32\+\_\+t)0x00000004)}

bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga765aebd3b4d179659c11212754d495d4}\label{group___peripheral___registers___bits___definition_ga765aebd3b4d179659c11212754d495d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_20@{NVIC\_ISER\_SETENA\_20}}
\index{NVIC\_ISER\_SETENA\_20@{NVIC\_ISER\_SETENA\_20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_20}{NVIC\_ISER\_SETENA\_20}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+20~((uint32\+\_\+t)0x00100000)}

bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga8b78a46bbcf70086a2cd26973f7420cd}\label{group___peripheral___registers___bits___definition_ga8b78a46bbcf70086a2cd26973f7420cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_21@{NVIC\_ISER\_SETENA\_21}}
\index{NVIC\_ISER\_SETENA\_21@{NVIC\_ISER\_SETENA\_21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_21}{NVIC\_ISER\_SETENA\_21}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+21~((uint32\+\_\+t)0x00200000)}

bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga2166c96acab924d0cc6e84c019046a78}\label{group___peripheral___registers___bits___definition_ga2166c96acab924d0cc6e84c019046a78} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_22@{NVIC\_ISER\_SETENA\_22}}
\index{NVIC\_ISER\_SETENA\_22@{NVIC\_ISER\_SETENA\_22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_22}{NVIC\_ISER\_SETENA\_22}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+22~((uint32\+\_\+t)0x00400000)}

bit 22 \Hypertarget{group___peripheral___registers___bits___definition_ga37a1543e4b66f8662a130e44811d63e8}\label{group___peripheral___registers___bits___definition_ga37a1543e4b66f8662a130e44811d63e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_23@{NVIC\_ISER\_SETENA\_23}}
\index{NVIC\_ISER\_SETENA\_23@{NVIC\_ISER\_SETENA\_23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_23}{NVIC\_ISER\_SETENA\_23}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+23~((uint32\+\_\+t)0x00800000)}

bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gacbac420cda087473b34c86e110b5de0a}\label{group___peripheral___registers___bits___definition_gacbac420cda087473b34c86e110b5de0a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_24@{NVIC\_ISER\_SETENA\_24}}
\index{NVIC\_ISER\_SETENA\_24@{NVIC\_ISER\_SETENA\_24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_24}{NVIC\_ISER\_SETENA\_24}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+24~((uint32\+\_\+t)0x01000000)}

bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gaf75bfd414772f29ac8d7eb20000cbe94}\label{group___peripheral___registers___bits___definition_gaf75bfd414772f29ac8d7eb20000cbe94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_25@{NVIC\_ISER\_SETENA\_25}}
\index{NVIC\_ISER\_SETENA\_25@{NVIC\_ISER\_SETENA\_25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_25}{NVIC\_ISER\_SETENA\_25}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+25~((uint32\+\_\+t)0x02000000)}

bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga9bda2dc8c0afc0b29f8b5ad13ec6fa43}\label{group___peripheral___registers___bits___definition_ga9bda2dc8c0afc0b29f8b5ad13ec6fa43} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_26@{NVIC\_ISER\_SETENA\_26}}
\index{NVIC\_ISER\_SETENA\_26@{NVIC\_ISER\_SETENA\_26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_26}{NVIC\_ISER\_SETENA\_26}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+26~((uint32\+\_\+t)0x04000000)}

bit 26 \Hypertarget{group___peripheral___registers___bits___definition_ga5ed656de3e29c9870541b3c47041f0e2}\label{group___peripheral___registers___bits___definition_ga5ed656de3e29c9870541b3c47041f0e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_27@{NVIC\_ISER\_SETENA\_27}}
\index{NVIC\_ISER\_SETENA\_27@{NVIC\_ISER\_SETENA\_27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_27}{NVIC\_ISER\_SETENA\_27}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+27~((uint32\+\_\+t)0x08000000)}

bit 27 \Hypertarget{group___peripheral___registers___bits___definition_ga565ddf52fd22e6d5aa9d606da5bfbb96}\label{group___peripheral___registers___bits___definition_ga565ddf52fd22e6d5aa9d606da5bfbb96} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_28@{NVIC\_ISER\_SETENA\_28}}
\index{NVIC\_ISER\_SETENA\_28@{NVIC\_ISER\_SETENA\_28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_28}{NVIC\_ISER\_SETENA\_28}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+28~((uint32\+\_\+t)0x10000000)}

bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gafd010353bce4fed442e08ea918a6642a}\label{group___peripheral___registers___bits___definition_gafd010353bce4fed442e08ea918a6642a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_29@{NVIC\_ISER\_SETENA\_29}}
\index{NVIC\_ISER\_SETENA\_29@{NVIC\_ISER\_SETENA\_29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_29}{NVIC\_ISER\_SETENA\_29}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+29~((uint32\+\_\+t)0x20000000)}

bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga8bb1cf3d86f49f6785d125fa18352039}\label{group___peripheral___registers___bits___definition_ga8bb1cf3d86f49f6785d125fa18352039} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_3@{NVIC\_ISER\_SETENA\_3}}
\index{NVIC\_ISER\_SETENA\_3@{NVIC\_ISER\_SETENA\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_3}{NVIC\_ISER\_SETENA\_3}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+3~((uint32\+\_\+t)0x00000008)}

bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gad1134b329f5284ae7b3e429cb905fa4f}\label{group___peripheral___registers___bits___definition_gad1134b329f5284ae7b3e429cb905fa4f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_30@{NVIC\_ISER\_SETENA\_30}}
\index{NVIC\_ISER\_SETENA\_30@{NVIC\_ISER\_SETENA\_30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_30}{NVIC\_ISER\_SETENA\_30}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+30~((uint32\+\_\+t)0x40000000)}

bit 30 \Hypertarget{group___peripheral___registers___bits___definition_gab197009ecc0031bc0a8b62bcdbaff37b}\label{group___peripheral___registers___bits___definition_gab197009ecc0031bc0a8b62bcdbaff37b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_31@{NVIC\_ISER\_SETENA\_31}}
\index{NVIC\_ISER\_SETENA\_31@{NVIC\_ISER\_SETENA\_31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_31}{NVIC\_ISER\_SETENA\_31}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+31~((uint32\+\_\+t)0x80000000)}

bit 31 \Hypertarget{group___peripheral___registers___bits___definition_ga131d008c6bc5bc26b989913d18d01204}\label{group___peripheral___registers___bits___definition_ga131d008c6bc5bc26b989913d18d01204} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_4@{NVIC\_ISER\_SETENA\_4}}
\index{NVIC\_ISER\_SETENA\_4@{NVIC\_ISER\_SETENA\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_4}{NVIC\_ISER\_SETENA\_4}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+4~((uint32\+\_\+t)0x00000010)}

bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga6cc5a554385260be8ebda6433b691fb2}\label{group___peripheral___registers___bits___definition_ga6cc5a554385260be8ebda6433b691fb2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_5@{NVIC\_ISER\_SETENA\_5}}
\index{NVIC\_ISER\_SETENA\_5@{NVIC\_ISER\_SETENA\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_5}{NVIC\_ISER\_SETENA\_5}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+5~((uint32\+\_\+t)0x00000020)}

bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaf7851457a3c800072677e5cae54cc6cc}\label{group___peripheral___registers___bits___definition_gaf7851457a3c800072677e5cae54cc6cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_6@{NVIC\_ISER\_SETENA\_6}}
\index{NVIC\_ISER\_SETENA\_6@{NVIC\_ISER\_SETENA\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_6}{NVIC\_ISER\_SETENA\_6}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+6~((uint32\+\_\+t)0x00000040)}

bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga84068d07c3276a8c03b13aecf67a8ca1}\label{group___peripheral___registers___bits___definition_ga84068d07c3276a8c03b13aecf67a8ca1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_7@{NVIC\_ISER\_SETENA\_7}}
\index{NVIC\_ISER\_SETENA\_7@{NVIC\_ISER\_SETENA\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_7}{NVIC\_ISER\_SETENA\_7}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+7~((uint32\+\_\+t)0x00000080)}

bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga259f4752dc739afb8aaf1e4146019ec9}\label{group___peripheral___registers___bits___definition_ga259f4752dc739afb8aaf1e4146019ec9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_8@{NVIC\_ISER\_SETENA\_8}}
\index{NVIC\_ISER\_SETENA\_8@{NVIC\_ISER\_SETENA\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_8}{NVIC\_ISER\_SETENA\_8}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+8~((uint32\+\_\+t)0x00000100)}

bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga371e8d82dd1bcc44c2ea8e90a66c5ae5}\label{group___peripheral___registers___bits___definition_ga371e8d82dd1bcc44c2ea8e90a66c5ae5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISER\_SETENA\_9@{NVIC\_ISER\_SETENA\_9}}
\index{NVIC\_ISER\_SETENA\_9@{NVIC\_ISER\_SETENA\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISER\_SETENA\_9}{NVIC\_ISER\_SETENA\_9}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISER\+\_\+\+SETENA\+\_\+9~((uint32\+\_\+t)0x00000200)}

bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga706ae5af63e84b9d9a901c030d39b2de}\label{group___peripheral___registers___bits___definition_ga706ae5af63e84b9d9a901c030d39b2de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND@{NVIC\_ISPR\_SETPEND}}
\index{NVIC\_ISPR\_SETPEND@{NVIC\_ISPR\_SETPEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND}{NVIC\_ISPR\_SETPEND}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND~((uint32\+\_\+t)0x\+FFFFFFFF)}

Interrupt set-\/pending bits \Hypertarget{group___peripheral___registers___bits___definition_ga4ea480702ab09562864852893b9005c2}\label{group___peripheral___registers___bits___definition_ga4ea480702ab09562864852893b9005c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_0@{NVIC\_ISPR\_SETPEND\_0}}
\index{NVIC\_ISPR\_SETPEND\_0@{NVIC\_ISPR\_SETPEND\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_0}{NVIC\_ISPR\_SETPEND\_0}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+0~((uint32\+\_\+t)0x00000001)}

bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3b5d1b15a80c029c9aa985bb23a7ffb2}\label{group___peripheral___registers___bits___definition_ga3b5d1b15a80c029c9aa985bb23a7ffb2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_1@{NVIC\_ISPR\_SETPEND\_1}}
\index{NVIC\_ISPR\_SETPEND\_1@{NVIC\_ISPR\_SETPEND\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_1}{NVIC\_ISPR\_SETPEND\_1}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+1~((uint32\+\_\+t)0x00000002)}

bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga05ef4ef84df65432e2e75448d851b789}\label{group___peripheral___registers___bits___definition_ga05ef4ef84df65432e2e75448d851b789} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_10@{NVIC\_ISPR\_SETPEND\_10}}
\index{NVIC\_ISPR\_SETPEND\_10@{NVIC\_ISPR\_SETPEND\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_10}{NVIC\_ISPR\_SETPEND\_10}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+10~((uint32\+\_\+t)0x00000400)}

bit 10 \Hypertarget{group___peripheral___registers___bits___definition_gacbd66dd5953c24688917964115ae796f}\label{group___peripheral___registers___bits___definition_gacbd66dd5953c24688917964115ae796f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_11@{NVIC\_ISPR\_SETPEND\_11}}
\index{NVIC\_ISPR\_SETPEND\_11@{NVIC\_ISPR\_SETPEND\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_11}{NVIC\_ISPR\_SETPEND\_11}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+11~((uint32\+\_\+t)0x00000800)}

bit 11 \Hypertarget{group___peripheral___registers___bits___definition_ga3cdcc8da708ddeee71a593050dfade50}\label{group___peripheral___registers___bits___definition_ga3cdcc8da708ddeee71a593050dfade50} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_12@{NVIC\_ISPR\_SETPEND\_12}}
\index{NVIC\_ISPR\_SETPEND\_12@{NVIC\_ISPR\_SETPEND\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_12}{NVIC\_ISPR\_SETPEND\_12}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+12~((uint32\+\_\+t)0x00001000)}

bit 12 \Hypertarget{group___peripheral___registers___bits___definition_gae51ee8367ba000f48692a84505b2b620}\label{group___peripheral___registers___bits___definition_gae51ee8367ba000f48692a84505b2b620} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_13@{NVIC\_ISPR\_SETPEND\_13}}
\index{NVIC\_ISPR\_SETPEND\_13@{NVIC\_ISPR\_SETPEND\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_13}{NVIC\_ISPR\_SETPEND\_13}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+13~((uint32\+\_\+t)0x00002000)}

bit 13 \Hypertarget{group___peripheral___registers___bits___definition_ga6588454e29509bb1eae0c96a25bf7ed9}\label{group___peripheral___registers___bits___definition_ga6588454e29509bb1eae0c96a25bf7ed9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_14@{NVIC\_ISPR\_SETPEND\_14}}
\index{NVIC\_ISPR\_SETPEND\_14@{NVIC\_ISPR\_SETPEND\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_14}{NVIC\_ISPR\_SETPEND\_14}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+14~((uint32\+\_\+t)0x00004000)}

bit 14 \Hypertarget{group___peripheral___registers___bits___definition_ga4f6fee7fe7c8ee64ddb5cd2a419ac88e}\label{group___peripheral___registers___bits___definition_ga4f6fee7fe7c8ee64ddb5cd2a419ac88e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_15@{NVIC\_ISPR\_SETPEND\_15}}
\index{NVIC\_ISPR\_SETPEND\_15@{NVIC\_ISPR\_SETPEND\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_15}{NVIC\_ISPR\_SETPEND\_15}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+15~((uint32\+\_\+t)0x00008000)}

bit 15 \Hypertarget{group___peripheral___registers___bits___definition_ga33d421797a1718a74cf4ff4b58d4f4fd}\label{group___peripheral___registers___bits___definition_ga33d421797a1718a74cf4ff4b58d4f4fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_16@{NVIC\_ISPR\_SETPEND\_16}}
\index{NVIC\_ISPR\_SETPEND\_16@{NVIC\_ISPR\_SETPEND\_16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_16}{NVIC\_ISPR\_SETPEND\_16}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+16~((uint32\+\_\+t)0x00010000)}

bit 16 \Hypertarget{group___peripheral___registers___bits___definition_gaae2b82da99561dd033e74b0b3a3aad0b}\label{group___peripheral___registers___bits___definition_gaae2b82da99561dd033e74b0b3a3aad0b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_17@{NVIC\_ISPR\_SETPEND\_17}}
\index{NVIC\_ISPR\_SETPEND\_17@{NVIC\_ISPR\_SETPEND\_17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_17}{NVIC\_ISPR\_SETPEND\_17}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+17~((uint32\+\_\+t)0x00020000)}

bit 17 \Hypertarget{group___peripheral___registers___bits___definition_gae5a078aafa6253af4b17ca28cdbc3699}\label{group___peripheral___registers___bits___definition_gae5a078aafa6253af4b17ca28cdbc3699} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_18@{NVIC\_ISPR\_SETPEND\_18}}
\index{NVIC\_ISPR\_SETPEND\_18@{NVIC\_ISPR\_SETPEND\_18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_18}{NVIC\_ISPR\_SETPEND\_18}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+18~((uint32\+\_\+t)0x00040000)}

bit 18 \Hypertarget{group___peripheral___registers___bits___definition_ga07d2e9109ecccd36be4e6230d95cd648}\label{group___peripheral___registers___bits___definition_ga07d2e9109ecccd36be4e6230d95cd648} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_19@{NVIC\_ISPR\_SETPEND\_19}}
\index{NVIC\_ISPR\_SETPEND\_19@{NVIC\_ISPR\_SETPEND\_19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_19}{NVIC\_ISPR\_SETPEND\_19}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+19~((uint32\+\_\+t)0x00080000)}

bit 19 \Hypertarget{group___peripheral___registers___bits___definition_gaa2de13af9ff315637a1cd651847f022d}\label{group___peripheral___registers___bits___definition_gaa2de13af9ff315637a1cd651847f022d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_2@{NVIC\_ISPR\_SETPEND\_2}}
\index{NVIC\_ISPR\_SETPEND\_2@{NVIC\_ISPR\_SETPEND\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_2}{NVIC\_ISPR\_SETPEND\_2}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+2~((uint32\+\_\+t)0x00000004)}

bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3cf4ff376f8afcc661184028c713c5c0}\label{group___peripheral___registers___bits___definition_ga3cf4ff376f8afcc661184028c713c5c0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_20@{NVIC\_ISPR\_SETPEND\_20}}
\index{NVIC\_ISPR\_SETPEND\_20@{NVIC\_ISPR\_SETPEND\_20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_20}{NVIC\_ISPR\_SETPEND\_20}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+20~((uint32\+\_\+t)0x00100000)}

bit 20 \Hypertarget{group___peripheral___registers___bits___definition_ga76ddcc81d3c5e498ab99f23183bf4a5b}\label{group___peripheral___registers___bits___definition_ga76ddcc81d3c5e498ab99f23183bf4a5b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_21@{NVIC\_ISPR\_SETPEND\_21}}
\index{NVIC\_ISPR\_SETPEND\_21@{NVIC\_ISPR\_SETPEND\_21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_21}{NVIC\_ISPR\_SETPEND\_21}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+21~((uint32\+\_\+t)0x00200000)}

bit 21 \Hypertarget{group___peripheral___registers___bits___definition_ga0db2d31426967beb45500dd82816e6e5}\label{group___peripheral___registers___bits___definition_ga0db2d31426967beb45500dd82816e6e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_22@{NVIC\_ISPR\_SETPEND\_22}}
\index{NVIC\_ISPR\_SETPEND\_22@{NVIC\_ISPR\_SETPEND\_22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_22}{NVIC\_ISPR\_SETPEND\_22}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+22~((uint32\+\_\+t)0x00400000)}

bit 22 \Hypertarget{group___peripheral___registers___bits___definition_gaec0b7e1a693eb4a090622b18f79a2b6d}\label{group___peripheral___registers___bits___definition_gaec0b7e1a693eb4a090622b18f79a2b6d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_23@{NVIC\_ISPR\_SETPEND\_23}}
\index{NVIC\_ISPR\_SETPEND\_23@{NVIC\_ISPR\_SETPEND\_23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_23}{NVIC\_ISPR\_SETPEND\_23}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+23~((uint32\+\_\+t)0x00800000)}

bit 23 \Hypertarget{group___peripheral___registers___bits___definition_gac91b78240ce32417e0916fce399c5035}\label{group___peripheral___registers___bits___definition_gac91b78240ce32417e0916fce399c5035} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_24@{NVIC\_ISPR\_SETPEND\_24}}
\index{NVIC\_ISPR\_SETPEND\_24@{NVIC\_ISPR\_SETPEND\_24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_24}{NVIC\_ISPR\_SETPEND\_24}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+24~((uint32\+\_\+t)0x01000000)}

bit 24 \Hypertarget{group___peripheral___registers___bits___definition_gacf6576e0ed8e79909372b9f29b36ea05}\label{group___peripheral___registers___bits___definition_gacf6576e0ed8e79909372b9f29b36ea05} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_25@{NVIC\_ISPR\_SETPEND\_25}}
\index{NVIC\_ISPR\_SETPEND\_25@{NVIC\_ISPR\_SETPEND\_25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_25}{NVIC\_ISPR\_SETPEND\_25}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+25~((uint32\+\_\+t)0x02000000)}

bit 25 \Hypertarget{group___peripheral___registers___bits___definition_ga1bc96581240b52ea223b8512e5fe404f}\label{group___peripheral___registers___bits___definition_ga1bc96581240b52ea223b8512e5fe404f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_26@{NVIC\_ISPR\_SETPEND\_26}}
\index{NVIC\_ISPR\_SETPEND\_26@{NVIC\_ISPR\_SETPEND\_26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_26}{NVIC\_ISPR\_SETPEND\_26}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+26~((uint32\+\_\+t)0x04000000)}

bit 26 \Hypertarget{group___peripheral___registers___bits___definition_gacef6dcabdd3b151cf81f65f27f160c8b}\label{group___peripheral___registers___bits___definition_gacef6dcabdd3b151cf81f65f27f160c8b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_27@{NVIC\_ISPR\_SETPEND\_27}}
\index{NVIC\_ISPR\_SETPEND\_27@{NVIC\_ISPR\_SETPEND\_27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_27}{NVIC\_ISPR\_SETPEND\_27}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+27~((uint32\+\_\+t)0x08000000)}

bit 27 \Hypertarget{group___peripheral___registers___bits___definition_gacaaae73e711685955c9bbd810a8750b2}\label{group___peripheral___registers___bits___definition_gacaaae73e711685955c9bbd810a8750b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_28@{NVIC\_ISPR\_SETPEND\_28}}
\index{NVIC\_ISPR\_SETPEND\_28@{NVIC\_ISPR\_SETPEND\_28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_28}{NVIC\_ISPR\_SETPEND\_28}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+28~((uint32\+\_\+t)0x10000000)}

bit 28 \Hypertarget{group___peripheral___registers___bits___definition_gadc01bacfbd4e6533b8114ad67766f50a}\label{group___peripheral___registers___bits___definition_gadc01bacfbd4e6533b8114ad67766f50a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_29@{NVIC\_ISPR\_SETPEND\_29}}
\index{NVIC\_ISPR\_SETPEND\_29@{NVIC\_ISPR\_SETPEND\_29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_29}{NVIC\_ISPR\_SETPEND\_29}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+29~((uint32\+\_\+t)0x20000000)}

bit 29 \Hypertarget{group___peripheral___registers___bits___definition_ga76361988bf57c412fe73ffb799afd797}\label{group___peripheral___registers___bits___definition_ga76361988bf57c412fe73ffb799afd797} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_3@{NVIC\_ISPR\_SETPEND\_3}}
\index{NVIC\_ISPR\_SETPEND\_3@{NVIC\_ISPR\_SETPEND\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_3}{NVIC\_ISPR\_SETPEND\_3}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+3~((uint32\+\_\+t)0x00000008)}

bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gae7973887dda1478e3941782ec6cc33a6}\label{group___peripheral___registers___bits___definition_gae7973887dda1478e3941782ec6cc33a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_30@{NVIC\_ISPR\_SETPEND\_30}}
\index{NVIC\_ISPR\_SETPEND\_30@{NVIC\_ISPR\_SETPEND\_30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_30}{NVIC\_ISPR\_SETPEND\_30}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+30~((uint32\+\_\+t)0x40000000)}

bit 30 \Hypertarget{group___peripheral___registers___bits___definition_ga569e37431b777e42c39bd6a708150081}\label{group___peripheral___registers___bits___definition_ga569e37431b777e42c39bd6a708150081} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_31@{NVIC\_ISPR\_SETPEND\_31}}
\index{NVIC\_ISPR\_SETPEND\_31@{NVIC\_ISPR\_SETPEND\_31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_31}{NVIC\_ISPR\_SETPEND\_31}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+31~((uint32\+\_\+t)0x80000000)}

bit 31 \Hypertarget{group___peripheral___registers___bits___definition_gaa8e69812ce2bb6458c0c6214b1307c5e}\label{group___peripheral___registers___bits___definition_gaa8e69812ce2bb6458c0c6214b1307c5e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_4@{NVIC\_ISPR\_SETPEND\_4}}
\index{NVIC\_ISPR\_SETPEND\_4@{NVIC\_ISPR\_SETPEND\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_4}{NVIC\_ISPR\_SETPEND\_4}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+4~((uint32\+\_\+t)0x00000010)}

bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga95c03293d177e1bfe43be1d5eefbf5f8}\label{group___peripheral___registers___bits___definition_ga95c03293d177e1bfe43be1d5eefbf5f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_5@{NVIC\_ISPR\_SETPEND\_5}}
\index{NVIC\_ISPR\_SETPEND\_5@{NVIC\_ISPR\_SETPEND\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_5}{NVIC\_ISPR\_SETPEND\_5}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+5~((uint32\+\_\+t)0x00000020)}

bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaeee79d95614db51d2e0ff530d09673e9}\label{group___peripheral___registers___bits___definition_gaeee79d95614db51d2e0ff530d09673e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_6@{NVIC\_ISPR\_SETPEND\_6}}
\index{NVIC\_ISPR\_SETPEND\_6@{NVIC\_ISPR\_SETPEND\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_6}{NVIC\_ISPR\_SETPEND\_6}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+6~((uint32\+\_\+t)0x00000040)}

bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga809b3f1ab6def76d15fa0b457445d244}\label{group___peripheral___registers___bits___definition_ga809b3f1ab6def76d15fa0b457445d244} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_7@{NVIC\_ISPR\_SETPEND\_7}}
\index{NVIC\_ISPR\_SETPEND\_7@{NVIC\_ISPR\_SETPEND\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_7}{NVIC\_ISPR\_SETPEND\_7}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+7~((uint32\+\_\+t)0x00000080)}

bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga3fae06b9e22eaeb3ee19bd19105b1ae2}\label{group___peripheral___registers___bits___definition_ga3fae06b9e22eaeb3ee19bd19105b1ae2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_8@{NVIC\_ISPR\_SETPEND\_8}}
\index{NVIC\_ISPR\_SETPEND\_8@{NVIC\_ISPR\_SETPEND\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_8}{NVIC\_ISPR\_SETPEND\_8}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+8~((uint32\+\_\+t)0x00000100)}

bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gac5459e94b315765d3f4e9ab9c6e00aae}\label{group___peripheral___registers___bits___definition_gac5459e94b315765d3f4e9ab9c6e00aae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!NVIC\_ISPR\_SETPEND\_9@{NVIC\_ISPR\_SETPEND\_9}}
\index{NVIC\_ISPR\_SETPEND\_9@{NVIC\_ISPR\_SETPEND\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{NVIC\_ISPR\_SETPEND\_9}{NVIC\_ISPR\_SETPEND\_9}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+ISPR\+\_\+\+SETPEND\+\_\+9~((uint32\+\_\+t)0x00000200)}

bit 9 \Hypertarget{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}\label{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_CSBF@{PWR\_CR\_CSBF}}
\index{PWR\_CR\_CSBF@{PWR\_CR\_CSBF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_CSBF}{PWR\_CR\_CSBF}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+CSBF~((uint16\+\_\+t)0x0008)}

Clear Standby Flag \Hypertarget{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}\label{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_CWUF@{PWR\_CR\_CWUF}}
\index{PWR\_CR\_CWUF@{PWR\_CR\_CWUF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_CWUF}{PWR\_CR\_CWUF}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+CWUF~((uint16\+\_\+t)0x0004)}

Clear Wakeup Flag \Hypertarget{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}\label{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_DBP@{PWR\_CR\_DBP}}
\index{PWR\_CR\_DBP@{PWR\_CR\_DBP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_DBP}{PWR\_CR\_DBP}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+DBP~((uint16\+\_\+t)0x0100)}

Disable Backup Domain write protection \Hypertarget{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}\label{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_LPDS@{PWR\_CR\_LPDS}}
\index{PWR\_CR\_LPDS@{PWR\_CR\_LPDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_LPDS}{PWR\_CR\_LPDS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+LPDS~((uint16\+\_\+t)0x0001)}

Low-\/\+Power Deepsleep \Hypertarget{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}\label{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PDDS@{PWR\_CR\_PDDS}}
\index{PWR\_CR\_PDDS@{PWR\_CR\_PDDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PDDS}{PWR\_CR\_PDDS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PDDS~((uint16\+\_\+t)0x0002)}

Power Down Deepsleep \Hypertarget{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}\label{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS@{PWR\_CR\_PLS}}
\index{PWR\_CR\_PLS@{PWR\_CR\_PLS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS}{PWR\_CR\_PLS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS~((uint16\+\_\+t)0x00\+E0)}

PLS\mbox{[}2\+:0\mbox{]} bits (PVD Level Selection) \Hypertarget{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}\label{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_0@{PWR\_CR\_PLS\_0}}
\index{PWR\_CR\_PLS\_0@{PWR\_CR\_PLS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_0}{PWR\_CR\_PLS\_0}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0~((uint16\+\_\+t)0x0020)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}\label{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_1@{PWR\_CR\_PLS\_1}}
\index{PWR\_CR\_PLS\_1@{PWR\_CR\_PLS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_1}{PWR\_CR\_PLS\_1}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1~((uint16\+\_\+t)0x0040)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}\label{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_2@{PWR\_CR\_PLS\_2}}
\index{PWR\_CR\_PLS\_2@{PWR\_CR\_PLS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_2}{PWR\_CR\_PLS\_2}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2~((uint16\+\_\+t)0x0080)}

Bit 2 PVD level configuration \Hypertarget{group___peripheral___registers___bits___definition_ga8d9155f3ce77fb69b829fc2f9f45b460}\label{group___peripheral___registers___bits___definition_ga8d9155f3ce77fb69b829fc2f9f45b460} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_2V2@{PWR\_CR\_PLS\_2V2}}
\index{PWR\_CR\_PLS\_2V2@{PWR\_CR\_PLS\_2V2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_2V2}{PWR\_CR\_PLS\_2V2}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V2~((uint16\+\_\+t)0x0000)}

PVD level 2.\+2V \Hypertarget{group___peripheral___registers___bits___definition_gac26a7748bef468020ea4c0b204d89e6c}\label{group___peripheral___registers___bits___definition_gac26a7748bef468020ea4c0b204d89e6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_2V3@{PWR\_CR\_PLS\_2V3}}
\index{PWR\_CR\_PLS\_2V3@{PWR\_CR\_PLS\_2V3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_2V3}{PWR\_CR\_PLS\_2V3}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V3~((uint16\+\_\+t)0x0020)}

PVD level 2.\+3V \Hypertarget{group___peripheral___registers___bits___definition_ga4e25e407d55a33f5b77dce63d8e1bacb}\label{group___peripheral___registers___bits___definition_ga4e25e407d55a33f5b77dce63d8e1bacb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_2V4@{PWR\_CR\_PLS\_2V4}}
\index{PWR\_CR\_PLS\_2V4@{PWR\_CR\_PLS\_2V4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_2V4}{PWR\_CR\_PLS\_2V4}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V4~((uint16\+\_\+t)0x0040)}

PVD level 2.\+4V \Hypertarget{group___peripheral___registers___bits___definition_gad7d71e9b5c0a51e9ba45feed5f759e0f}\label{group___peripheral___registers___bits___definition_gad7d71e9b5c0a51e9ba45feed5f759e0f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_2V5@{PWR\_CR\_PLS\_2V5}}
\index{PWR\_CR\_PLS\_2V5@{PWR\_CR\_PLS\_2V5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_2V5}{PWR\_CR\_PLS\_2V5}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V5~((uint16\+\_\+t)0x0060)}

PVD level 2.\+5V \Hypertarget{group___peripheral___registers___bits___definition_gacef8ac40cffdc1fa769865ae497ab979}\label{group___peripheral___registers___bits___definition_gacef8ac40cffdc1fa769865ae497ab979} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_2V6@{PWR\_CR\_PLS\_2V6}}
\index{PWR\_CR\_PLS\_2V6@{PWR\_CR\_PLS\_2V6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_2V6}{PWR\_CR\_PLS\_2V6}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V6~((uint16\+\_\+t)0x0080)}

PVD level 2.\+6V \Hypertarget{group___peripheral___registers___bits___definition_gab3b9c67db5eb99dfa8651cc0d95ee6ba}\label{group___peripheral___registers___bits___definition_gab3b9c67db5eb99dfa8651cc0d95ee6ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_2V7@{PWR\_CR\_PLS\_2V7}}
\index{PWR\_CR\_PLS\_2V7@{PWR\_CR\_PLS\_2V7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_2V7}{PWR\_CR\_PLS\_2V7}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V7~((uint16\+\_\+t)0x00\+A0)}

PVD level 2.\+7V \Hypertarget{group___peripheral___registers___bits___definition_ga95f1787c8af928f1fb2e267943d19c7c}\label{group___peripheral___registers___bits___definition_ga95f1787c8af928f1fb2e267943d19c7c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_2V8@{PWR\_CR\_PLS\_2V8}}
\index{PWR\_CR\_PLS\_2V8@{PWR\_CR\_PLS\_2V8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_2V8}{PWR\_CR\_PLS\_2V8}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V8~((uint16\+\_\+t)0x00\+C0)}

PVD level 2.\+8V \Hypertarget{group___peripheral___registers___bits___definition_gac179ee1e4ceef0c1b1b3bafe2326b047}\label{group___peripheral___registers___bits___definition_gac179ee1e4ceef0c1b1b3bafe2326b047} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_2V9@{PWR\_CR\_PLS\_2V9}}
\index{PWR\_CR\_PLS\_2V9@{PWR\_CR\_PLS\_2V9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_2V9}{PWR\_CR\_PLS\_2V9}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V9~((uint16\+\_\+t)0x00\+E0)}

PVD level 2.\+9V \Hypertarget{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}\label{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PVDE@{PWR\_CR\_PVDE}}
\index{PWR\_CR\_PVDE@{PWR\_CR\_PVDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PVDE}{PWR\_CR\_PVDE}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PVDE~((uint16\+\_\+t)0x0010)}

Power Voltage Detector Enable \Hypertarget{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}\label{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_EWUP@{PWR\_CSR\_EWUP}}
\index{PWR\_CSR\_EWUP@{PWR\_CSR\_EWUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_EWUP}{PWR\_CSR\_EWUP}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+EWUP~((uint16\+\_\+t)0x0100)}

Enable WKUP pin \Hypertarget{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}\label{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_PVDO@{PWR\_CSR\_PVDO}}
\index{PWR\_CSR\_PVDO@{PWR\_CSR\_PVDO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_PVDO}{PWR\_CSR\_PVDO}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+PVDO~((uint16\+\_\+t)0x0004)}

PVD Output \Hypertarget{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}\label{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_SBF@{PWR\_CSR\_SBF}}
\index{PWR\_CSR\_SBF@{PWR\_CSR\_SBF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_SBF}{PWR\_CSR\_SBF}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+SBF~((uint16\+\_\+t)0x0002)}

Standby Flag \Hypertarget{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}\label{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_WUF@{PWR\_CSR\_WUF}}
\index{PWR\_CSR\_WUF@{PWR\_CSR\_WUF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_WUF}{PWR\_CSR\_WUF}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+WUF~((uint16\+\_\+t)0x0001)}

Wakeup Flag \Hypertarget{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}\label{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHBENR\_CRCEN@{RCC\_AHBENR\_CRCEN}}
\index{RCC\_AHBENR\_CRCEN@{RCC\_AHBENR\_CRCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHBENR\_CRCEN}{RCC\_AHBENR\_CRCEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+CRCEN~((uint16\+\_\+t)0x0040)}

CRC clock enable \Hypertarget{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}\label{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHBENR\_DMA1EN@{RCC\_AHBENR\_DMA1EN}}
\index{RCC\_AHBENR\_DMA1EN@{RCC\_AHBENR\_DMA1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHBENR\_DMA1EN}{RCC\_AHBENR\_DMA1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN~((uint16\+\_\+t)0x0001)}

DMA1 clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}\label{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHBENR\_FLITFEN@{RCC\_AHBENR\_FLITFEN}}
\index{RCC\_AHBENR\_FLITFEN@{RCC\_AHBENR\_FLITFEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHBENR\_FLITFEN}{RCC\_AHBENR\_FLITFEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN~((uint16\+\_\+t)0x0010)}

FLITF clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}\label{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHBENR\_SRAMEN@{RCC\_AHBENR\_SRAMEN}}
\index{RCC\_AHBENR\_SRAMEN@{RCC\_AHBENR\_SRAMEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHBENR\_SRAMEN}{RCC\_AHBENR\_SRAMEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN~((uint16\+\_\+t)0x0004)}

SRAM interface clock enable \Hypertarget{group___peripheral___registers___bits___definition_gad32a0efcb7062b8ffbf77865951d2a54}\label{group___peripheral___registers___bits___definition_gad32a0efcb7062b8ffbf77865951d2a54} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_BKPEN@{RCC\_APB1ENR\_BKPEN}}
\index{RCC\_APB1ENR\_BKPEN@{RCC\_APB1ENR\_BKPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_BKPEN}{RCC\_APB1ENR\_BKPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN~((uint32\+\_\+t)0x08000000)}

Backup interface clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}\label{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_CAN1EN@{RCC\_APB1ENR\_CAN1EN}}
\index{RCC\_APB1ENR\_CAN1EN@{RCC\_APB1ENR\_CAN1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_CAN1EN}{RCC\_APB1ENR\_CAN1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN~((uint32\+\_\+t)0x02000000)}

CAN1 clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}\label{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_I2C1EN@{RCC\_APB1ENR\_I2C1EN}}
\index{RCC\_APB1ENR\_I2C1EN@{RCC\_APB1ENR\_I2C1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_I2C1EN}{RCC\_APB1ENR\_I2C1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN~((uint32\+\_\+t)0x00200000)}

I2C 1 clock enable \Hypertarget{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}\label{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_I2C2EN@{RCC\_APB1ENR\_I2C2EN}}
\index{RCC\_APB1ENR\_I2C2EN@{RCC\_APB1ENR\_I2C2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_I2C2EN}{RCC\_APB1ENR\_I2C2EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN~((uint32\+\_\+t)0x00400000)}

I2C 2 clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}\label{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_PWREN@{RCC\_APB1ENR\_PWREN}}
\index{RCC\_APB1ENR\_PWREN@{RCC\_APB1ENR\_PWREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_PWREN}{RCC\_APB1ENR\_PWREN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN~((uint32\+\_\+t)0x10000000)}

Power interface clock enable \Hypertarget{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}\label{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_SPI2EN@{RCC\_APB1ENR\_SPI2EN}}
\index{RCC\_APB1ENR\_SPI2EN@{RCC\_APB1ENR\_SPI2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_SPI2EN}{RCC\_APB1ENR\_SPI2EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN~((uint32\+\_\+t)0x00004000)}

SPI 2 clock enable \Hypertarget{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}\label{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM2EN@{RCC\_APB1ENR\_TIM2EN}}
\index{RCC\_APB1ENR\_TIM2EN@{RCC\_APB1ENR\_TIM2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM2EN}{RCC\_APB1ENR\_TIM2EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN~((uint32\+\_\+t)0x00000001)}

Timer 2 clock enabled \Hypertarget{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}\label{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM3EN@{RCC\_APB1ENR\_TIM3EN}}
\index{RCC\_APB1ENR\_TIM3EN@{RCC\_APB1ENR\_TIM3EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM3EN}{RCC\_APB1ENR\_TIM3EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN~((uint32\+\_\+t)0x00000002)}

Timer 3 clock enable \Hypertarget{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}\label{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM4EN@{RCC\_APB1ENR\_TIM4EN}}
\index{RCC\_APB1ENR\_TIM4EN@{RCC\_APB1ENR\_TIM4EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM4EN}{RCC\_APB1ENR\_TIM4EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN~((uint32\+\_\+t)0x00000004)}

Timer 4 clock enable \Hypertarget{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}\label{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_USART2EN@{RCC\_APB1ENR\_USART2EN}}
\index{RCC\_APB1ENR\_USART2EN@{RCC\_APB1ENR\_USART2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_USART2EN}{RCC\_APB1ENR\_USART2EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN~((uint32\+\_\+t)0x00020000)}

USART 2 clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}\label{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_USART3EN@{RCC\_APB1ENR\_USART3EN}}
\index{RCC\_APB1ENR\_USART3EN@{RCC\_APB1ENR\_USART3EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_USART3EN}{RCC\_APB1ENR\_USART3EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN~((uint32\+\_\+t)0x00040000)}

USART 3 clock enable \Hypertarget{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}\label{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_WWDGEN@{RCC\_APB1ENR\_WWDGEN}}
\index{RCC\_APB1ENR\_WWDGEN@{RCC\_APB1ENR\_WWDGEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_WWDGEN}{RCC\_APB1ENR\_WWDGEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN~((uint32\+\_\+t)0x00000800)}

Window Watchdog clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga3d90a520513e93163dd96058874ba7b0}\label{group___peripheral___registers___bits___definition_ga3d90a520513e93163dd96058874ba7b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_BKPRST@{RCC\_APB1RSTR\_BKPRST}}
\index{RCC\_APB1RSTR\_BKPRST@{RCC\_APB1RSTR\_BKPRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_BKPRST}{RCC\_APB1RSTR\_BKPRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST~((uint32\+\_\+t)0x08000000)}

Backup interface reset \Hypertarget{group___peripheral___registers___bits___definition_ga23f9a8bfc02baedd992d13e489234242}\label{group___peripheral___registers___bits___definition_ga23f9a8bfc02baedd992d13e489234242} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_CAN1RST@{RCC\_APB1RSTR\_CAN1RST}}
\index{RCC\_APB1RSTR\_CAN1RST@{RCC\_APB1RSTR\_CAN1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_CAN1RST}{RCC\_APB1RSTR\_CAN1RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST~((uint32\+\_\+t)0x02000000)}

CAN1 reset \Hypertarget{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}\label{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_I2C1RST@{RCC\_APB1RSTR\_I2C1RST}}
\index{RCC\_APB1RSTR\_I2C1RST@{RCC\_APB1RSTR\_I2C1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_I2C1RST}{RCC\_APB1RSTR\_I2C1RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST~((uint32\+\_\+t)0x00200000)}

I2C 1 reset \Hypertarget{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}\label{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_I2C2RST@{RCC\_APB1RSTR\_I2C2RST}}
\index{RCC\_APB1RSTR\_I2C2RST@{RCC\_APB1RSTR\_I2C2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_I2C2RST}{RCC\_APB1RSTR\_I2C2RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST~((uint32\+\_\+t)0x00400000)}

I2C 2 reset \Hypertarget{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}\label{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_PWRRST@{RCC\_APB1RSTR\_PWRRST}}
\index{RCC\_APB1RSTR\_PWRRST@{RCC\_APB1RSTR\_PWRRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_PWRRST}{RCC\_APB1RSTR\_PWRRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST~((uint32\+\_\+t)0x10000000)}

Power interface reset \Hypertarget{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}\label{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_SPI2RST@{RCC\_APB1RSTR\_SPI2RST}}
\index{RCC\_APB1RSTR\_SPI2RST@{RCC\_APB1RSTR\_SPI2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_SPI2RST}{RCC\_APB1RSTR\_SPI2RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST~((uint32\+\_\+t)0x00004000)}

SPI 2 reset \Hypertarget{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}\label{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM2RST@{RCC\_APB1RSTR\_TIM2RST}}
\index{RCC\_APB1RSTR\_TIM2RST@{RCC\_APB1RSTR\_TIM2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM2RST}{RCC\_APB1RSTR\_TIM2RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST~((uint32\+\_\+t)0x00000001)}

Timer 2 reset \Hypertarget{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}\label{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM3RST@{RCC\_APB1RSTR\_TIM3RST}}
\index{RCC\_APB1RSTR\_TIM3RST@{RCC\_APB1RSTR\_TIM3RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM3RST}{RCC\_APB1RSTR\_TIM3RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST~((uint32\+\_\+t)0x00000002)}

Timer 3 reset \Hypertarget{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570}\label{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM4RST@{RCC\_APB1RSTR\_TIM4RST}}
\index{RCC\_APB1RSTR\_TIM4RST@{RCC\_APB1RSTR\_TIM4RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM4RST}{RCC\_APB1RSTR\_TIM4RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST~((uint32\+\_\+t)0x00000004)}

Timer 4 reset \Hypertarget{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}\label{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_USART2RST@{RCC\_APB1RSTR\_USART2RST}}
\index{RCC\_APB1RSTR\_USART2RST@{RCC\_APB1RSTR\_USART2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_USART2RST}{RCC\_APB1RSTR\_USART2RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST~((uint32\+\_\+t)0x00020000)}

USART 2 reset \Hypertarget{group___peripheral___registers___bits___definition_ga766478ebdcbb647eb3f32962543bd194}\label{group___peripheral___registers___bits___definition_ga766478ebdcbb647eb3f32962543bd194} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_USART3RST@{RCC\_APB1RSTR\_USART3RST}}
\index{RCC\_APB1RSTR\_USART3RST@{RCC\_APB1RSTR\_USART3RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_USART3RST}{RCC\_APB1RSTR\_USART3RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST~((uint32\+\_\+t)0x00040000)}

USART 3 reset \Hypertarget{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}\label{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_WWDGRST@{RCC\_APB1RSTR\_WWDGRST}}
\index{RCC\_APB1RSTR\_WWDGRST@{RCC\_APB1RSTR\_WWDGRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_WWDGRST}{RCC\_APB1RSTR\_WWDGRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST~((uint32\+\_\+t)0x00000800)}

Window Watchdog reset \Hypertarget{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}\label{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_ADC1EN@{RCC\_APB2ENR\_ADC1EN}}
\index{RCC\_APB2ENR\_ADC1EN@{RCC\_APB2ENR\_ADC1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_ADC1EN}{RCC\_APB2ENR\_ADC1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN~((uint32\+\_\+t)0x00000200)}

ADC 1 interface clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}\label{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_ADC2EN@{RCC\_APB2ENR\_ADC2EN}}
\index{RCC\_APB2ENR\_ADC2EN@{RCC\_APB2ENR\_ADC2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_ADC2EN}{RCC\_APB2ENR\_ADC2EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN~((uint32\+\_\+t)0x00000400)}

ADC 2 interface clock enable \Hypertarget{group___peripheral___registers___bits___definition_gaf67d9fc402ce254dd914525bee7361a6}\label{group___peripheral___registers___bits___definition_gaf67d9fc402ce254dd914525bee7361a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_AFIOEN@{RCC\_APB2ENR\_AFIOEN}}
\index{RCC\_APB2ENR\_AFIOEN@{RCC\_APB2ENR\_AFIOEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_AFIOEN}{RCC\_APB2ENR\_AFIOEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN~((uint32\+\_\+t)0x00000001)}

Alternate Function I/O clock enable \Hypertarget{group___peripheral___registers___bits___definition_gad7b860fbeb386425bd7d4ef00ce17c27}\label{group___peripheral___registers___bits___definition_gad7b860fbeb386425bd7d4ef00ce17c27} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_IOPAEN@{RCC\_APB2ENR\_IOPAEN}}
\index{RCC\_APB2ENR\_IOPAEN@{RCC\_APB2ENR\_IOPAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_IOPAEN}{RCC\_APB2ENR\_IOPAEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN~((uint32\+\_\+t)0x00000004)}

I/O port A clock enable \Hypertarget{group___peripheral___registers___bits___definition_gaa9ba85777143e752841c2e6a6977deb9}\label{group___peripheral___registers___bits___definition_gaa9ba85777143e752841c2e6a6977deb9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_IOPBEN@{RCC\_APB2ENR\_IOPBEN}}
\index{RCC\_APB2ENR\_IOPBEN@{RCC\_APB2ENR\_IOPBEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_IOPBEN}{RCC\_APB2ENR\_IOPBEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN~((uint32\+\_\+t)0x00000008)}

I/O port B clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga443ef1518a62fa7ecee3f1386b545d8c}\label{group___peripheral___registers___bits___definition_ga443ef1518a62fa7ecee3f1386b545d8c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_IOPCEN@{RCC\_APB2ENR\_IOPCEN}}
\index{RCC\_APB2ENR\_IOPCEN@{RCC\_APB2ENR\_IOPCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_IOPCEN}{RCC\_APB2ENR\_IOPCEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN~((uint32\+\_\+t)0x00000010)}

I/O port C clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga778a0ac70714122cf143a6b7b275cc83}\label{group___peripheral___registers___bits___definition_ga778a0ac70714122cf143a6b7b275cc83} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_IOPDEN@{RCC\_APB2ENR\_IOPDEN}}
\index{RCC\_APB2ENR\_IOPDEN@{RCC\_APB2ENR\_IOPDEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_IOPDEN}{RCC\_APB2ENR\_IOPDEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN~((uint32\+\_\+t)0x00000020)}

I/O port D clock enable \Hypertarget{group___peripheral___registers___bits___definition_gae6193d7181f2f19656f08d40182b6f9d}\label{group___peripheral___registers___bits___definition_gae6193d7181f2f19656f08d40182b6f9d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_IOPEEN@{RCC\_APB2ENR\_IOPEEN}}
\index{RCC\_APB2ENR\_IOPEEN@{RCC\_APB2ENR\_IOPEEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_IOPEEN}{RCC\_APB2ENR\_IOPEEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPEEN~((uint32\+\_\+t)0x00000040)}

I/O port E clock enable \Hypertarget{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}\label{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_SPI1EN@{RCC\_APB2ENR\_SPI1EN}}
\index{RCC\_APB2ENR\_SPI1EN@{RCC\_APB2ENR\_SPI1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_SPI1EN}{RCC\_APB2ENR\_SPI1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN~((uint32\+\_\+t)0x00001000)}

SPI 1 clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}\label{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_TIM1EN@{RCC\_APB2ENR\_TIM1EN}}
\index{RCC\_APB2ENR\_TIM1EN@{RCC\_APB2ENR\_TIM1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_TIM1EN}{RCC\_APB2ENR\_TIM1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN~((uint32\+\_\+t)0x00000800)}

TIM1 Timer clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}\label{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_USART1EN@{RCC\_APB2ENR\_USART1EN}}
\index{RCC\_APB2ENR\_USART1EN@{RCC\_APB2ENR\_USART1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_USART1EN}{RCC\_APB2ENR\_USART1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN~((uint32\+\_\+t)0x00004000)}

USART1 clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a}\label{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_ADC1RST@{RCC\_APB2RSTR\_ADC1RST}}
\index{RCC\_APB2RSTR\_ADC1RST@{RCC\_APB2RSTR\_ADC1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_ADC1RST}{RCC\_APB2RSTR\_ADC1RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST~((uint32\+\_\+t)0x00000200)}

ADC 1 interface reset \Hypertarget{group___peripheral___registers___bits___definition_ga080ce46887825380c2c3aa902f31c3ae}\label{group___peripheral___registers___bits___definition_ga080ce46887825380c2c3aa902f31c3ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_ADC2RST@{RCC\_APB2RSTR\_ADC2RST}}
\index{RCC\_APB2RSTR\_ADC2RST@{RCC\_APB2RSTR\_ADC2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_ADC2RST}{RCC\_APB2RSTR\_ADC2RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2\+RST~((uint32\+\_\+t)0x00000400)}

ADC 2 interface reset \Hypertarget{group___peripheral___registers___bits___definition_ga54c01f7eac4d00d2011162116931a165}\label{group___peripheral___registers___bits___definition_ga54c01f7eac4d00d2011162116931a165} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_AFIORST@{RCC\_APB2RSTR\_AFIORST}}
\index{RCC\_APB2RSTR\_AFIORST@{RCC\_APB2RSTR\_AFIORST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_AFIORST}{RCC\_APB2RSTR\_AFIORST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST~((uint32\+\_\+t)0x00000001)}

Alternate Function I/O reset \Hypertarget{group___peripheral___registers___bits___definition_ga364c5d4966543fe7fa3ef02e1d6c9bde}\label{group___peripheral___registers___bits___definition_ga364c5d4966543fe7fa3ef02e1d6c9bde} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_IOPARST@{RCC\_APB2RSTR\_IOPARST}}
\index{RCC\_APB2RSTR\_IOPARST@{RCC\_APB2RSTR\_IOPARST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_IOPARST}{RCC\_APB2RSTR\_IOPARST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST~((uint32\+\_\+t)0x00000004)}

I/O port A reset \Hypertarget{group___peripheral___registers___bits___definition_ga86b613f6af828f006926a59d2000c4d8}\label{group___peripheral___registers___bits___definition_ga86b613f6af828f006926a59d2000c4d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_IOPBRST@{RCC\_APB2RSTR\_IOPBRST}}
\index{RCC\_APB2RSTR\_IOPBRST@{RCC\_APB2RSTR\_IOPBRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_IOPBRST}{RCC\_APB2RSTR\_IOPBRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST~((uint32\+\_\+t)0x00000008)}

I/O port B reset \Hypertarget{group___peripheral___registers___bits___definition_ga2db2325306703e2f20b6ea2658b79ae9}\label{group___peripheral___registers___bits___definition_ga2db2325306703e2f20b6ea2658b79ae9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_IOPCRST@{RCC\_APB2RSTR\_IOPCRST}}
\index{RCC\_APB2RSTR\_IOPCRST@{RCC\_APB2RSTR\_IOPCRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_IOPCRST}{RCC\_APB2RSTR\_IOPCRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST~((uint32\+\_\+t)0x00000010)}

I/O port C reset \Hypertarget{group___peripheral___registers___bits___definition_ga206daa5c302d774247f217d6eec788df}\label{group___peripheral___registers___bits___definition_ga206daa5c302d774247f217d6eec788df} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_IOPDRST@{RCC\_APB2RSTR\_IOPDRST}}
\index{RCC\_APB2RSTR\_IOPDRST@{RCC\_APB2RSTR\_IOPDRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_IOPDRST}{RCC\_APB2RSTR\_IOPDRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST~((uint32\+\_\+t)0x00000020)}

I/O port D reset \Hypertarget{group___peripheral___registers___bits___definition_ga881a72d9654ea036eabb104279b8d5e8}\label{group___peripheral___registers___bits___definition_ga881a72d9654ea036eabb104279b8d5e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_IOPERST@{RCC\_APB2RSTR\_IOPERST}}
\index{RCC\_APB2RSTR\_IOPERST@{RCC\_APB2RSTR\_IOPERST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_IOPERST}{RCC\_APB2RSTR\_IOPERST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPERST~((uint32\+\_\+t)0x00000040)}

I/O port E reset \Hypertarget{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}\label{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_SPI1RST@{RCC\_APB2RSTR\_SPI1RST}}
\index{RCC\_APB2RSTR\_SPI1RST@{RCC\_APB2RSTR\_SPI1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_SPI1RST}{RCC\_APB2RSTR\_SPI1RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST~((uint32\+\_\+t)0x00001000)}

SPI 1 reset \Hypertarget{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}\label{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_TIM1RST@{RCC\_APB2RSTR\_TIM1RST}}
\index{RCC\_APB2RSTR\_TIM1RST@{RCC\_APB2RSTR\_TIM1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_TIM1RST}{RCC\_APB2RSTR\_TIM1RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST~((uint32\+\_\+t)0x00000800)}

TIM1 Timer reset \Hypertarget{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}\label{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_USART1RST@{RCC\_APB2RSTR\_USART1RST}}
\index{RCC\_APB2RSTR\_USART1RST@{RCC\_APB2RSTR\_USART1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_USART1RST}{RCC\_APB2RSTR\_USART1RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST~((uint32\+\_\+t)0x00004000)}

USART1 reset \Hypertarget{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}\label{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_BDRST@{RCC\_BDCR\_BDRST}}
\index{RCC\_BDCR\_BDRST@{RCC\_BDCR\_BDRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_BDRST}{RCC\_BDCR\_BDRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+BDRST~((uint32\+\_\+t)0x00010000)}

Backup domain software reset ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}\label{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_LSEBYP@{RCC\_BDCR\_LSEBYP}}
\index{RCC\_BDCR\_LSEBYP@{RCC\_BDCR\_LSEBYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_LSEBYP}{RCC\_BDCR\_LSEBYP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSEBYP~((uint32\+\_\+t)0x00000004)}

External Low Speed oscillator Bypass \Hypertarget{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}\label{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_LSEON@{RCC\_BDCR\_LSEON}}
\index{RCC\_BDCR\_LSEON@{RCC\_BDCR\_LSEON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_LSEON}{RCC\_BDCR\_LSEON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSEON~((uint32\+\_\+t)0x00000001)}

External Low Speed oscillator enable \Hypertarget{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}\label{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_LSERDY@{RCC\_BDCR\_LSERDY}}
\index{RCC\_BDCR\_LSERDY@{RCC\_BDCR\_LSERDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_LSERDY}{RCC\_BDCR\_LSERDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSERDY~((uint32\+\_\+t)0x00000002)}

External Low Speed oscillator Ready \Hypertarget{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}\label{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCEN@{RCC\_BDCR\_RTCEN}}
\index{RCC\_BDCR\_RTCEN@{RCC\_BDCR\_RTCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_RTCEN}{RCC\_BDCR\_RTCEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCEN~((uint32\+\_\+t)0x00008000)}

RTC clock enable \Hypertarget{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}\label{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL@{RCC\_BDCR\_RTCSEL}}
\index{RCC\_BDCR\_RTCSEL@{RCC\_BDCR\_RTCSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL}{RCC\_BDCR\_RTCSEL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL~((uint32\+\_\+t)0x00000300)}

RTCSEL\mbox{[}1\+:0\mbox{]} bits (RTC clock source selection) \Hypertarget{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}\label{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL\_0@{RCC\_BDCR\_RTCSEL\_0}}
\index{RCC\_BDCR\_RTCSEL\_0@{RCC\_BDCR\_RTCSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL\_0}{RCC\_BDCR\_RTCSEL\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}\label{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL\_1@{RCC\_BDCR\_RTCSEL\_1}}
\index{RCC\_BDCR\_RTCSEL\_1@{RCC\_BDCR\_RTCSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL\_1}{RCC\_BDCR\_RTCSEL\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 RTC congiguration \Hypertarget{group___peripheral___registers___bits___definition_gac9db61bfa161573b4225c147d4ea0c3e}\label{group___peripheral___registers___bits___definition_gac9db61bfa161573b4225c147d4ea0c3e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL\_HSE@{RCC\_BDCR\_RTCSEL\_HSE}}
\index{RCC\_BDCR\_RTCSEL\_HSE@{RCC\_BDCR\_RTCSEL\_HSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL\_HSE}{RCC\_BDCR\_RTCSEL\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+HSE~((uint32\+\_\+t)0x00000300)}

HSE oscillator clock divided by 128 used as RTC clock \Hypertarget{group___peripheral___registers___bits___definition_ga07f6cd2e581dabf6d442145603033205}\label{group___peripheral___registers___bits___definition_ga07f6cd2e581dabf6d442145603033205} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL\_LSE@{RCC\_BDCR\_RTCSEL\_LSE}}
\index{RCC\_BDCR\_RTCSEL\_LSE@{RCC\_BDCR\_RTCSEL\_LSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL\_LSE}{RCC\_BDCR\_RTCSEL\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSE~((uint32\+\_\+t)0x00000100)}

LSE oscillator clock used as RTC clock \Hypertarget{group___peripheral___registers___bits___definition_ga66773d3ffb98fb0c7a72e39a224f1cfd}\label{group___peripheral___registers___bits___definition_ga66773d3ffb98fb0c7a72e39a224f1cfd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL\_LSI@{RCC\_BDCR\_RTCSEL\_LSI}}
\index{RCC\_BDCR\_RTCSEL\_LSI@{RCC\_BDCR\_RTCSEL\_LSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL\_LSI}{RCC\_BDCR\_RTCSEL\_LSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSI~((uint32\+\_\+t)0x00000200)}

LSI oscillator clock used as RTC clock \Hypertarget{group___peripheral___registers___bits___definition_gaf9c65ae31ae9175346857b1ace10645c}\label{group___peripheral___registers___bits___definition_gaf9c65ae31ae9175346857b1ace10645c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL\_NOCLOCK@{RCC\_BDCR\_RTCSEL\_NOCLOCK}}
\index{RCC\_BDCR\_RTCSEL\_NOCLOCK@{RCC\_BDCR\_RTCSEL\_NOCLOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL\_NOCLOCK}{RCC\_BDCR\_RTCSEL\_NOCLOCK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+NOCLOCK~((uint32\+\_\+t)0x00000000)}

No clock \Hypertarget{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}\label{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_ADCPRE@{RCC\_CFGR\_ADCPRE}}
\index{RCC\_CFGR\_ADCPRE@{RCC\_CFGR\_ADCPRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_ADCPRE}{RCC\_CFGR\_ADCPRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+ADCPRE~((uint32\+\_\+t)0x0000\+C000)}

ADCPRE\mbox{[}1\+:0\mbox{]} bits (ADC prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga7c74a8025b95975be34bee12dc470c48}\label{group___peripheral___registers___bits___definition_ga7c74a8025b95975be34bee12dc470c48} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_ADCPRE\_0@{RCC\_CFGR\_ADCPRE\_0}}
\index{RCC\_CFGR\_ADCPRE\_0@{RCC\_CFGR\_ADCPRE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_ADCPRE\_0}{RCC\_CFGR\_ADCPRE\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+0~((uint32\+\_\+t)0x00004000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga81b5aa588027e12ad1483885db4db3a8}\label{group___peripheral___registers___bits___definition_ga81b5aa588027e12ad1483885db4db3a8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_ADCPRE\_1@{RCC\_CFGR\_ADCPRE\_1}}
\index{RCC\_CFGR\_ADCPRE\_1@{RCC\_CFGR\_ADCPRE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_ADCPRE\_1}{RCC\_CFGR\_ADCPRE\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+1~((uint32\+\_\+t)0x00008000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9514a85f55de77d1c7d7be1f2f1f9665}\label{group___peripheral___registers___bits___definition_ga9514a85f55de77d1c7d7be1f2f1f9665} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_ADCPRE\_DIV2@{RCC\_CFGR\_ADCPRE\_DIV2}}
\index{RCC\_CFGR\_ADCPRE\_DIV2@{RCC\_CFGR\_ADCPRE\_DIV2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_ADCPRE\_DIV2}{RCC\_CFGR\_ADCPRE\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV2~((uint32\+\_\+t)0x00000000)}

PCLK2 divided by 2 \Hypertarget{group___peripheral___registers___bits___definition_ga748ba0a0bbb1ad1fe7e4e00f40695402}\label{group___peripheral___registers___bits___definition_ga748ba0a0bbb1ad1fe7e4e00f40695402} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_ADCPRE\_DIV4@{RCC\_CFGR\_ADCPRE\_DIV4}}
\index{RCC\_CFGR\_ADCPRE\_DIV4@{RCC\_CFGR\_ADCPRE\_DIV4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_ADCPRE\_DIV4}{RCC\_CFGR\_ADCPRE\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV4~((uint32\+\_\+t)0x00004000)}

PCLK2 divided by 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8337d95f8480d74072e817540a333b6c}\label{group___peripheral___registers___bits___definition_ga8337d95f8480d74072e817540a333b6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_ADCPRE\_DIV6@{RCC\_CFGR\_ADCPRE\_DIV6}}
\index{RCC\_CFGR\_ADCPRE\_DIV6@{RCC\_CFGR\_ADCPRE\_DIV6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_ADCPRE\_DIV6}{RCC\_CFGR\_ADCPRE\_DIV6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV6~((uint32\+\_\+t)0x00008000)}

PCLK2 divided by 6 \Hypertarget{group___peripheral___registers___bits___definition_ga7898d2e86664877dc43fbc2421a16347}\label{group___peripheral___registers___bits___definition_ga7898d2e86664877dc43fbc2421a16347} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_ADCPRE\_DIV8@{RCC\_CFGR\_ADCPRE\_DIV8}}
\index{RCC\_CFGR\_ADCPRE\_DIV8@{RCC\_CFGR\_ADCPRE\_DIV8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_ADCPRE\_DIV8}{RCC\_CFGR\_ADCPRE\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV8~((uint32\+\_\+t)0x0000\+C000)}

PCLK2 divided by 8 \Hypertarget{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}\label{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE@{RCC\_CFGR\_HPRE}}
\index{RCC\_CFGR\_HPRE@{RCC\_CFGR\_HPRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE}{RCC\_CFGR\_HPRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE~((uint32\+\_\+t)0x000000\+F0)}

HPRE\mbox{[}3\+:0\mbox{]} bits (AHB prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}\label{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_0@{RCC\_CFGR\_HPRE\_0}}
\index{RCC\_CFGR\_HPRE\_0@{RCC\_CFGR\_HPRE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_0}{RCC\_CFGR\_HPRE\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0~((uint32\+\_\+t)0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}\label{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_1@{RCC\_CFGR\_HPRE\_1}}
\index{RCC\_CFGR\_HPRE\_1@{RCC\_CFGR\_HPRE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_1}{RCC\_CFGR\_HPRE\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1~((uint32\+\_\+t)0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}\label{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_2@{RCC\_CFGR\_HPRE\_2}}
\index{RCC\_CFGR\_HPRE\_2@{RCC\_CFGR\_HPRE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_2}{RCC\_CFGR\_HPRE\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2~((uint32\+\_\+t)0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}\label{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_3@{RCC\_CFGR\_HPRE\_3}}
\index{RCC\_CFGR\_HPRE\_3@{RCC\_CFGR\_HPRE\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_3}{RCC\_CFGR\_HPRE\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3~((uint32\+\_\+t)0x00000080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}\label{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV1@{RCC\_CFGR\_HPRE\_DIV1}}
\index{RCC\_CFGR\_HPRE\_DIV1@{RCC\_CFGR\_HPRE\_DIV1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV1}{RCC\_CFGR\_HPRE\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1~((uint32\+\_\+t)0x00000000)}

SYSCLK not divided \Hypertarget{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}\label{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV128@{RCC\_CFGR\_HPRE\_DIV128}}
\index{RCC\_CFGR\_HPRE\_DIV128@{RCC\_CFGR\_HPRE\_DIV128}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV128}{RCC\_CFGR\_HPRE\_DIV128}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128~((uint32\+\_\+t)0x000000\+D0)}

SYSCLK divided by 128 \Hypertarget{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}\label{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV16@{RCC\_CFGR\_HPRE\_DIV16}}
\index{RCC\_CFGR\_HPRE\_DIV16@{RCC\_CFGR\_HPRE\_DIV16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV16}{RCC\_CFGR\_HPRE\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16~((uint32\+\_\+t)0x000000\+B0)}

SYSCLK divided by 16 \Hypertarget{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}\label{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV2@{RCC\_CFGR\_HPRE\_DIV2}}
\index{RCC\_CFGR\_HPRE\_DIV2@{RCC\_CFGR\_HPRE\_DIV2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV2}{RCC\_CFGR\_HPRE\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2~((uint32\+\_\+t)0x00000080)}

SYSCLK divided by 2 \Hypertarget{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}\label{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV256@{RCC\_CFGR\_HPRE\_DIV256}}
\index{RCC\_CFGR\_HPRE\_DIV256@{RCC\_CFGR\_HPRE\_DIV256}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV256}{RCC\_CFGR\_HPRE\_DIV256}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256~((uint32\+\_\+t)0x000000\+E0)}

SYSCLK divided by 256 \Hypertarget{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}\label{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV4@{RCC\_CFGR\_HPRE\_DIV4}}
\index{RCC\_CFGR\_HPRE\_DIV4@{RCC\_CFGR\_HPRE\_DIV4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV4}{RCC\_CFGR\_HPRE\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4~((uint32\+\_\+t)0x00000090)}

SYSCLK divided by 4 \Hypertarget{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}\label{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV512@{RCC\_CFGR\_HPRE\_DIV512}}
\index{RCC\_CFGR\_HPRE\_DIV512@{RCC\_CFGR\_HPRE\_DIV512}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV512}{RCC\_CFGR\_HPRE\_DIV512}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512~((uint32\+\_\+t)0x000000\+F0)}

SYSCLK divided by 512 PPRE1 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}\label{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV64@{RCC\_CFGR\_HPRE\_DIV64}}
\index{RCC\_CFGR\_HPRE\_DIV64@{RCC\_CFGR\_HPRE\_DIV64}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV64}{RCC\_CFGR\_HPRE\_DIV64}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64~((uint32\+\_\+t)0x000000\+C0)}

SYSCLK divided by 64 \Hypertarget{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}\label{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV8@{RCC\_CFGR\_HPRE\_DIV8}}
\index{RCC\_CFGR\_HPRE\_DIV8@{RCC\_CFGR\_HPRE\_DIV8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV8}{RCC\_CFGR\_HPRE\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8~((uint32\+\_\+t)0x000000\+A0)}

SYSCLK divided by 8 \Hypertarget{group___peripheral___registers___bits___definition_gaf2d7212d83114d355736613e6dc1dbde}\label{group___peripheral___registers___bits___definition_gaf2d7212d83114d355736613e6dc1dbde} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO@{RCC\_CFGR\_MCO}}
\index{RCC\_CFGR\_MCO@{RCC\_CFGR\_MCO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO}{RCC\_CFGR\_MCO}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO~((uint32\+\_\+t)0x07000000)}

MCO\mbox{[}2\+:0\mbox{]} bits (Microcontroller Clock Output) \Hypertarget{group___peripheral___registers___bits___definition_ga7147402d137ccaa1c8608fcb1d3d2e01}\label{group___peripheral___registers___bits___definition_ga7147402d137ccaa1c8608fcb1d3d2e01} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO\_0@{RCC\_CFGR\_MCO\_0}}
\index{RCC\_CFGR\_MCO\_0@{RCC\_CFGR\_MCO\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_0}{RCC\_CFGR\_MCO\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+0~((uint32\+\_\+t)0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa6ec148346aa17c67aafebcb616dd57b}\label{group___peripheral___registers___bits___definition_gaa6ec148346aa17c67aafebcb616dd57b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO\_1@{RCC\_CFGR\_MCO\_1}}
\index{RCC\_CFGR\_MCO\_1@{RCC\_CFGR\_MCO\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_1}{RCC\_CFGR\_MCO\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+1~((uint32\+\_\+t)0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaad02d5012ff73e9c839b909887ffde7f}\label{group___peripheral___registers___bits___definition_gaad02d5012ff73e9c839b909887ffde7f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO\_2@{RCC\_CFGR\_MCO\_2}}
\index{RCC\_CFGR\_MCO\_2@{RCC\_CFGR\_MCO\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_2}{RCC\_CFGR\_MCO\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+2~((uint32\+\_\+t)0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}\label{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO\_HSE@{RCC\_CFGR\_MCO\_HSE}}
\index{RCC\_CFGR\_MCO\_HSE@{RCC\_CFGR\_MCO\_HSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_HSE}{RCC\_CFGR\_MCO\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE~((uint32\+\_\+t)0x06000000)}

HSE clock selected as MCO source ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}\label{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO\_HSI@{RCC\_CFGR\_MCO\_HSI}}
\index{RCC\_CFGR\_MCO\_HSI@{RCC\_CFGR\_MCO\_HSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_HSI}{RCC\_CFGR\_MCO\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI~((uint32\+\_\+t)0x05000000)}

HSI clock selected as MCO source \Hypertarget{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}\label{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO\_NOCLOCK@{RCC\_CFGR\_MCO\_NOCLOCK}}
\index{RCC\_CFGR\_MCO\_NOCLOCK@{RCC\_CFGR\_MCO\_NOCLOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_NOCLOCK}{RCC\_CFGR\_MCO\_NOCLOCK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK~((uint32\+\_\+t)0x00000000)}

No clock \Hypertarget{group___peripheral___registers___bits___definition_gac1b83ae21df9327e2a705b19ce981da6}\label{group___peripheral___registers___bits___definition_gac1b83ae21df9327e2a705b19ce981da6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO\_PLL@{RCC\_CFGR\_MCO\_PLL}}
\index{RCC\_CFGR\_MCO\_PLL@{RCC\_CFGR\_MCO\_PLL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_PLL}{RCC\_CFGR\_MCO\_PLL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLL~((uint32\+\_\+t)0x07000000)}

PLL clock divided by 2 selected as MCO source \Hypertarget{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}\label{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO\_SYSCLK@{RCC\_CFGR\_MCO\_SYSCLK}}
\index{RCC\_CFGR\_MCO\_SYSCLK@{RCC\_CFGR\_MCO\_SYSCLK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO\_SYSCLK}{RCC\_CFGR\_MCO\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK~((uint32\+\_\+t)0x04000000)}

System clock selected as MCO source \Hypertarget{group___peripheral___registers___bits___definition_ga9735c088436b547fff3baae2bbaa0426}\label{group___peripheral___registers___bits___definition_ga9735c088436b547fff3baae2bbaa0426} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL@{RCC\_CFGR\_PLLMULL}}
\index{RCC\_CFGR\_PLLMULL@{RCC\_CFGR\_PLLMULL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL}{RCC\_CFGR\_PLLMULL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL~((uint32\+\_\+t)0x003\+C0000)}

PLLMUL\mbox{[}3\+:0\mbox{]} bits (PLL multiplication factor) \Hypertarget{group___peripheral___registers___bits___definition_gae07bb87d09d30874a5eebb32510f647f}\label{group___peripheral___registers___bits___definition_gae07bb87d09d30874a5eebb32510f647f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL10@{RCC\_CFGR\_PLLMULL10}}
\index{RCC\_CFGR\_PLLMULL10@{RCC\_CFGR\_PLLMULL10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL10}{RCC\_CFGR\_PLLMULL10}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10~((uint32\+\_\+t)0x00200000)}

PLL input clock10 \Hypertarget{group___peripheral___registers___bits___definition_gad338c178459b97d617398dca92b2a699}\label{group___peripheral___registers___bits___definition_gad338c178459b97d617398dca92b2a699} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL11@{RCC\_CFGR\_PLLMULL11}}
\index{RCC\_CFGR\_PLLMULL11@{RCC\_CFGR\_PLLMULL11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL11}{RCC\_CFGR\_PLLMULL11}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11~((uint32\+\_\+t)0x00240000)}

PLL input clock\texorpdfstring{$\ast$}{*}11 \Hypertarget{group___peripheral___registers___bits___definition_ga79000f4e48edc56ee6ff315b64dcbfa5}\label{group___peripheral___registers___bits___definition_ga79000f4e48edc56ee6ff315b64dcbfa5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL12@{RCC\_CFGR\_PLLMULL12}}
\index{RCC\_CFGR\_PLLMULL12@{RCC\_CFGR\_PLLMULL12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL12}{RCC\_CFGR\_PLLMULL12}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12~((uint32\+\_\+t)0x00280000)}

PLL input clock\texorpdfstring{$\ast$}{*}12 \Hypertarget{group___peripheral___registers___bits___definition_ga647a6f3d6de31737ca95de9db3925274}\label{group___peripheral___registers___bits___definition_ga647a6f3d6de31737ca95de9db3925274} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL13@{RCC\_CFGR\_PLLMULL13}}
\index{RCC\_CFGR\_PLLMULL13@{RCC\_CFGR\_PLLMULL13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL13}{RCC\_CFGR\_PLLMULL13}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13~((uint32\+\_\+t)0x002\+C0000)}

PLL input clock\texorpdfstring{$\ast$}{*}13 \Hypertarget{group___peripheral___registers___bits___definition_ga9ffe33153aa4ffd2fe43439a6d2eaf5c}\label{group___peripheral___registers___bits___definition_ga9ffe33153aa4ffd2fe43439a6d2eaf5c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL14@{RCC\_CFGR\_PLLMULL14}}
\index{RCC\_CFGR\_PLLMULL14@{RCC\_CFGR\_PLLMULL14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL14}{RCC\_CFGR\_PLLMULL14}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14~((uint32\+\_\+t)0x00300000)}

PLL input clock\texorpdfstring{$\ast$}{*}14 \Hypertarget{group___peripheral___registers___bits___definition_gaa9afaf1b82cb9c1e9c8b34c5b77b3f17}\label{group___peripheral___registers___bits___definition_gaa9afaf1b82cb9c1e9c8b34c5b77b3f17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL15@{RCC\_CFGR\_PLLMULL15}}
\index{RCC\_CFGR\_PLLMULL15@{RCC\_CFGR\_PLLMULL15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL15}{RCC\_CFGR\_PLLMULL15}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15~((uint32\+\_\+t)0x00340000)}

PLL input clock\texorpdfstring{$\ast$}{*}15 \Hypertarget{group___peripheral___registers___bits___definition_gaecd78b92c36f3a3aafc6cc8fbf90a7e7}\label{group___peripheral___registers___bits___definition_gaecd78b92c36f3a3aafc6cc8fbf90a7e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL16@{RCC\_CFGR\_PLLMULL16}}
\index{RCC\_CFGR\_PLLMULL16@{RCC\_CFGR\_PLLMULL16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL16}{RCC\_CFGR\_PLLMULL16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16~((uint32\+\_\+t)0x00380000)}

PLL input clock\texorpdfstring{$\ast$}{*}16 \Hypertarget{group___peripheral___registers___bits___definition_gaa19a3c7d27836012150a86fd9c950cdf}\label{group___peripheral___registers___bits___definition_gaa19a3c7d27836012150a86fd9c950cdf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL2@{RCC\_CFGR\_PLLMULL2}}
\index{RCC\_CFGR\_PLLMULL2@{RCC\_CFGR\_PLLMULL2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL2}{RCC\_CFGR\_PLLMULL2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL2~((uint32\+\_\+t)0x00000000)}

PLL input clock\texorpdfstring{$\ast$}{*}2 \Hypertarget{group___peripheral___registers___bits___definition_gaeb4c410e818f5a68d58a723e7355e6e8}\label{group___peripheral___registers___bits___definition_gaeb4c410e818f5a68d58a723e7355e6e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL3@{RCC\_CFGR\_PLLMULL3}}
\index{RCC\_CFGR\_PLLMULL3@{RCC\_CFGR\_PLLMULL3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL3}{RCC\_CFGR\_PLLMULL3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3~((uint32\+\_\+t)0x00040000)}

PLL input clock\texorpdfstring{$\ast$}{*}3 \Hypertarget{group___peripheral___registers___bits___definition_ga6066f758a13c7686d1dc709ac0a7d976}\label{group___peripheral___registers___bits___definition_ga6066f758a13c7686d1dc709ac0a7d976} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL4@{RCC\_CFGR\_PLLMULL4}}
\index{RCC\_CFGR\_PLLMULL4@{RCC\_CFGR\_PLLMULL4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL4}{RCC\_CFGR\_PLLMULL4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4~((uint32\+\_\+t)0x00080000)}

PLL input clock\texorpdfstring{$\ast$}{*}4 \Hypertarget{group___peripheral___registers___bits___definition_gaf2290e27c9c1b64d2dd076652db40a68}\label{group___peripheral___registers___bits___definition_gaf2290e27c9c1b64d2dd076652db40a68} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL5@{RCC\_CFGR\_PLLMULL5}}
\index{RCC\_CFGR\_PLLMULL5@{RCC\_CFGR\_PLLMULL5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL5}{RCC\_CFGR\_PLLMULL5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5~((uint32\+\_\+t)0x000\+C0000)}

PLL input clock\texorpdfstring{$\ast$}{*}5 \Hypertarget{group___peripheral___registers___bits___definition_ga5ea3b717fd226bc6ff5a78b711c051eb}\label{group___peripheral___registers___bits___definition_ga5ea3b717fd226bc6ff5a78b711c051eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL6@{RCC\_CFGR\_PLLMULL6}}
\index{RCC\_CFGR\_PLLMULL6@{RCC\_CFGR\_PLLMULL6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL6}{RCC\_CFGR\_PLLMULL6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6~((uint32\+\_\+t)0x00100000)}

PLL input clock\texorpdfstring{$\ast$}{*}6 \Hypertarget{group___peripheral___registers___bits___definition_ga6ff8d8dcf3876d1c85657680a64c1696}\label{group___peripheral___registers___bits___definition_ga6ff8d8dcf3876d1c85657680a64c1696} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL7@{RCC\_CFGR\_PLLMULL7}}
\index{RCC\_CFGR\_PLLMULL7@{RCC\_CFGR\_PLLMULL7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL7}{RCC\_CFGR\_PLLMULL7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7~((uint32\+\_\+t)0x00140000)}

PLL input clock\texorpdfstring{$\ast$}{*}7 \Hypertarget{group___peripheral___registers___bits___definition_ga95d6580b1595ff2d5c3383218370cfca}\label{group___peripheral___registers___bits___definition_ga95d6580b1595ff2d5c3383218370cfca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL8@{RCC\_CFGR\_PLLMULL8}}
\index{RCC\_CFGR\_PLLMULL8@{RCC\_CFGR\_PLLMULL8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL8}{RCC\_CFGR\_PLLMULL8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8~((uint32\+\_\+t)0x00180000)}

PLL input clock\texorpdfstring{$\ast$}{*}8 \Hypertarget{group___peripheral___registers___bits___definition_ga384c396ec051b958c9a5781c13faf7e5}\label{group___peripheral___registers___bits___definition_ga384c396ec051b958c9a5781c13faf7e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL9@{RCC\_CFGR\_PLLMULL9}}
\index{RCC\_CFGR\_PLLMULL9@{RCC\_CFGR\_PLLMULL9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL9}{RCC\_CFGR\_PLLMULL9}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9~((uint32\+\_\+t)0x001\+C0000)}

PLL input clock\texorpdfstring{$\ast$}{*}9 \Hypertarget{group___peripheral___registers___bits___definition_gafb6ca064b9e67d2b5b9b432e34784af5}\label{group___peripheral___registers___bits___definition_gafb6ca064b9e67d2b5b9b432e34784af5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL\_0@{RCC\_CFGR\_PLLMULL\_0}}
\index{RCC\_CFGR\_PLLMULL\_0@{RCC\_CFGR\_PLLMULL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL\_0}{RCC\_CFGR\_PLLMULL\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+0~((uint32\+\_\+t)0x00040000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga81c7cc1ebda470255592844cbd05ee1c}\label{group___peripheral___registers___bits___definition_ga81c7cc1ebda470255592844cbd05ee1c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL\_1@{RCC\_CFGR\_PLLMULL\_1}}
\index{RCC\_CFGR\_PLLMULL\_1@{RCC\_CFGR\_PLLMULL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL\_1}{RCC\_CFGR\_PLLMULL\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+1~((uint32\+\_\+t)0x00080000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab26410b868aa7b07921560f91852a791}\label{group___peripheral___registers___bits___definition_gab26410b868aa7b07921560f91852a791} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL\_2@{RCC\_CFGR\_PLLMULL\_2}}
\index{RCC\_CFGR\_PLLMULL\_2@{RCC\_CFGR\_PLLMULL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL\_2}{RCC\_CFGR\_PLLMULL\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+2~((uint32\+\_\+t)0x00100000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gacce99349c21265ea13b8fe3c9bcda130}\label{group___peripheral___registers___bits___definition_gacce99349c21265ea13b8fe3c9bcda130} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLMULL\_3@{RCC\_CFGR\_PLLMULL\_3}}
\index{RCC\_CFGR\_PLLMULL\_3@{RCC\_CFGR\_PLLMULL\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLMULL\_3}{RCC\_CFGR\_PLLMULL\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+3~((uint32\+\_\+t)0x00200000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}\label{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLSRC@{RCC\_CFGR\_PLLSRC}}
\index{RCC\_CFGR\_PLLSRC@{RCC\_CFGR\_PLLSRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLSRC}{RCC\_CFGR\_PLLSRC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLSRC~((uint32\+\_\+t)0x00010000)}

PLL entry clock source \Hypertarget{group___peripheral___registers___bits___definition_ga5fd58409765f79b08b2b5d86a2c322f4}\label{group___peripheral___registers___bits___definition_ga5fd58409765f79b08b2b5d86a2c322f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLSRC\_HSE@{RCC\_CFGR\_PLLSRC\_HSE}}
\index{RCC\_CFGR\_PLLSRC\_HSE@{RCC\_CFGR\_PLLSRC\_HSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLSRC\_HSE}{RCC\_CFGR\_PLLSRC\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+HSE~((uint32\+\_\+t)0x00010000)}

HSE clock selected as PLL entry clock source \Hypertarget{group___peripheral___registers___bits___definition_ga58bda37be3c298f91ff14a2840639f11}\label{group___peripheral___registers___bits___definition_ga58bda37be3c298f91ff14a2840639f11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLSRC\_HSI\_Div2@{RCC\_CFGR\_PLLSRC\_HSI\_Div2}}
\index{RCC\_CFGR\_PLLSRC\_HSI\_Div2@{RCC\_CFGR\_PLLSRC\_HSI\_Div2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLSRC\_HSI\_Div2}{RCC\_CFGR\_PLLSRC\_HSI\_Div2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Div2~((uint32\+\_\+t)0x00000000)}

HSI clock divided by 2 selected as PLL entry clock source \Hypertarget{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}\label{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLXTPRE@{RCC\_CFGR\_PLLXTPRE}}
\index{RCC\_CFGR\_PLLXTPRE@{RCC\_CFGR\_PLLXTPRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLXTPRE}{RCC\_CFGR\_PLLXTPRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE~((uint32\+\_\+t)0x00020000)}

HSE divider for PLL entry PLLMUL configuration \Hypertarget{group___peripheral___registers___bits___definition_ga59b5fd80bf935fe93794603e8ce0236c}\label{group___peripheral___registers___bits___definition_ga59b5fd80bf935fe93794603e8ce0236c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLXTPRE\_HSE@{RCC\_CFGR\_PLLXTPRE\_HSE}}
\index{RCC\_CFGR\_PLLXTPRE\_HSE@{RCC\_CFGR\_PLLXTPRE\_HSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLXTPRE\_HSE}{RCC\_CFGR\_PLLXTPRE\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+HSE~((uint32\+\_\+t)0x00000000)}

HSE clock not divided for PLL entry \Hypertarget{group___peripheral___registers___bits___definition_ga08ff9511dabb7140e85b2b9260087ba8}\label{group___peripheral___registers___bits___definition_ga08ff9511dabb7140e85b2b9260087ba8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PLLXTPRE\_HSE\_Div2@{RCC\_CFGR\_PLLXTPRE\_HSE\_Div2}}
\index{RCC\_CFGR\_PLLXTPRE\_HSE\_Div2@{RCC\_CFGR\_PLLXTPRE\_HSE\_Div2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PLLXTPRE\_HSE\_Div2}{RCC\_CFGR\_PLLXTPRE\_HSE\_Div2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+HSE\+\_\+\+Div2~((uint32\+\_\+t)0x00020000)}

HSE clock divided by 2 for PLL entry \Hypertarget{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}\label{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1@{RCC\_CFGR\_PPRE1}}
\index{RCC\_CFGR\_PPRE1@{RCC\_CFGR\_PPRE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1}{RCC\_CFGR\_PPRE1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1~((uint32\+\_\+t)0x00000700)}

PRE1\mbox{[}2\+:0\mbox{]} bits (APB1 prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}\label{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_0@{RCC\_CFGR\_PPRE1\_0}}
\index{RCC\_CFGR\_PPRE1\_0@{RCC\_CFGR\_PPRE1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_0}{RCC\_CFGR\_PPRE1\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}\label{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_1@{RCC\_CFGR\_PPRE1\_1}}
\index{RCC\_CFGR\_PPRE1\_1@{RCC\_CFGR\_PPRE1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_1}{RCC\_CFGR\_PPRE1\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}\label{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_2@{RCC\_CFGR\_PPRE1\_2}}
\index{RCC\_CFGR\_PPRE1\_2@{RCC\_CFGR\_PPRE1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_2}{RCC\_CFGR\_PPRE1\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}\label{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV1@{RCC\_CFGR\_PPRE1\_DIV1}}
\index{RCC\_CFGR\_PPRE1\_DIV1@{RCC\_CFGR\_PPRE1\_DIV1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV1}{RCC\_CFGR\_PPRE1\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1~((uint32\+\_\+t)0x00000000)}

HCLK not divided \Hypertarget{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}\label{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV16@{RCC\_CFGR\_PPRE1\_DIV16}}
\index{RCC\_CFGR\_PPRE1\_DIV16@{RCC\_CFGR\_PPRE1\_DIV16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV16}{RCC\_CFGR\_PPRE1\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16~((uint32\+\_\+t)0x00000700)}

HCLK divided by 16 PPRE2 configuration \Hypertarget{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}\label{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV2@{RCC\_CFGR\_PPRE1\_DIV2}}
\index{RCC\_CFGR\_PPRE1\_DIV2@{RCC\_CFGR\_PPRE1\_DIV2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV2}{RCC\_CFGR\_PPRE1\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2~((uint32\+\_\+t)0x00000400)}

HCLK divided by 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}\label{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV4@{RCC\_CFGR\_PPRE1\_DIV4}}
\index{RCC\_CFGR\_PPRE1\_DIV4@{RCC\_CFGR\_PPRE1\_DIV4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV4}{RCC\_CFGR\_PPRE1\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4~((uint32\+\_\+t)0x00000500)}

HCLK divided by 4 \Hypertarget{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}\label{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV8@{RCC\_CFGR\_PPRE1\_DIV8}}
\index{RCC\_CFGR\_PPRE1\_DIV8@{RCC\_CFGR\_PPRE1\_DIV8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV8}{RCC\_CFGR\_PPRE1\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8~((uint32\+\_\+t)0x00000600)}

HCLK divided by 8 \Hypertarget{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}\label{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2@{RCC\_CFGR\_PPRE2}}
\index{RCC\_CFGR\_PPRE2@{RCC\_CFGR\_PPRE2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2}{RCC\_CFGR\_PPRE2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2~((uint32\+\_\+t)0x00003800)}

PRE2\mbox{[}2\+:0\mbox{]} bits (APB2 prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}\label{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_0@{RCC\_CFGR\_PPRE2\_0}}
\index{RCC\_CFGR\_PPRE2\_0@{RCC\_CFGR\_PPRE2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_0}{RCC\_CFGR\_PPRE2\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0~((uint32\+\_\+t)0x00000800)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}\label{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_1@{RCC\_CFGR\_PPRE2\_1}}
\index{RCC\_CFGR\_PPRE2\_1@{RCC\_CFGR\_PPRE2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_1}{RCC\_CFGR\_PPRE2\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1~((uint32\+\_\+t)0x00001000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}\label{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_2@{RCC\_CFGR\_PPRE2\_2}}
\index{RCC\_CFGR\_PPRE2\_2@{RCC\_CFGR\_PPRE2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_2}{RCC\_CFGR\_PPRE2\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2~((uint32\+\_\+t)0x00002000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}\label{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV1@{RCC\_CFGR\_PPRE2\_DIV1}}
\index{RCC\_CFGR\_PPRE2\_DIV1@{RCC\_CFGR\_PPRE2\_DIV1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV1}{RCC\_CFGR\_PPRE2\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1~((uint32\+\_\+t)0x00000000)}

HCLK not divided \Hypertarget{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}\label{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV16@{RCC\_CFGR\_PPRE2\_DIV16}}
\index{RCC\_CFGR\_PPRE2\_DIV16@{RCC\_CFGR\_PPRE2\_DIV16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV16}{RCC\_CFGR\_PPRE2\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16~((uint32\+\_\+t)0x00003800)}

HCLK divided by 16 ADCPPRE configuration \Hypertarget{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}\label{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV2@{RCC\_CFGR\_PPRE2\_DIV2}}
\index{RCC\_CFGR\_PPRE2\_DIV2@{RCC\_CFGR\_PPRE2\_DIV2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV2}{RCC\_CFGR\_PPRE2\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2~((uint32\+\_\+t)0x00002000)}

HCLK divided by 2 \Hypertarget{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}\label{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV4@{RCC\_CFGR\_PPRE2\_DIV4}}
\index{RCC\_CFGR\_PPRE2\_DIV4@{RCC\_CFGR\_PPRE2\_DIV4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV4}{RCC\_CFGR\_PPRE2\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4~((uint32\+\_\+t)0x00002800)}

HCLK divided by 4 \Hypertarget{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}\label{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV8@{RCC\_CFGR\_PPRE2\_DIV8}}
\index{RCC\_CFGR\_PPRE2\_DIV8@{RCC\_CFGR\_PPRE2\_DIV8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV8}{RCC\_CFGR\_PPRE2\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8~((uint32\+\_\+t)0x00003000)}

HCLK divided by 8 \Hypertarget{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}\label{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW@{RCC\_CFGR\_SW}}
\index{RCC\_CFGR\_SW@{RCC\_CFGR\_SW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SW}{RCC\_CFGR\_SW}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW~((uint32\+\_\+t)0x00000003)}

\texorpdfstring{$<$}{<} SW configuration SW\mbox{[}1\+:0\mbox{]} bits (System clock Switch) \Hypertarget{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}\label{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_0@{RCC\_CFGR\_SW\_0}}
\index{RCC\_CFGR\_SW\_0@{RCC\_CFGR\_SW\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_0}{RCC\_CFGR\_SW\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0~((uint32\+\_\+t)0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}\label{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_1@{RCC\_CFGR\_SW\_1}}
\index{RCC\_CFGR\_SW\_1@{RCC\_CFGR\_SW\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_1}{RCC\_CFGR\_SW\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1~((uint32\+\_\+t)0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}\label{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_HSE@{RCC\_CFGR\_SW\_HSE}}
\index{RCC\_CFGR\_SW\_HSE@{RCC\_CFGR\_SW\_HSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_HSE}{RCC\_CFGR\_SW\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE~((uint32\+\_\+t)0x00000001)}

HSE selected as system clock \Hypertarget{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}\label{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_HSI@{RCC\_CFGR\_SW\_HSI}}
\index{RCC\_CFGR\_SW\_HSI@{RCC\_CFGR\_SW\_HSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_HSI}{RCC\_CFGR\_SW\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI~((uint32\+\_\+t)0x00000000)}

HSI selected as system clock \Hypertarget{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}\label{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_PLL@{RCC\_CFGR\_SW\_PLL}}
\index{RCC\_CFGR\_SW\_PLL@{RCC\_CFGR\_SW\_PLL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_PLL}{RCC\_CFGR\_SW\_PLL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL~((uint32\+\_\+t)0x00000002)}

PLL selected as system clock SWS configuration \Hypertarget{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}\label{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS@{RCC\_CFGR\_SWS}}
\index{RCC\_CFGR\_SWS@{RCC\_CFGR\_SWS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SWS}{RCC\_CFGR\_SWS}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS~((uint32\+\_\+t)0x0000000C)}

SWS\mbox{[}1\+:0\mbox{]} bits (System Clock Switch Status) \Hypertarget{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}\label{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_0@{RCC\_CFGR\_SWS\_0}}
\index{RCC\_CFGR\_SWS\_0@{RCC\_CFGR\_SWS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_0}{RCC\_CFGR\_SWS\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0~((uint32\+\_\+t)0x00000004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}\label{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_1@{RCC\_CFGR\_SWS\_1}}
\index{RCC\_CFGR\_SWS\_1@{RCC\_CFGR\_SWS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_1}{RCC\_CFGR\_SWS\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1~((uint32\+\_\+t)0x00000008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}\label{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_HSE@{RCC\_CFGR\_SWS\_HSE}}
\index{RCC\_CFGR\_SWS\_HSE@{RCC\_CFGR\_SWS\_HSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_HSE}{RCC\_CFGR\_SWS\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE~((uint32\+\_\+t)0x00000004)}

HSE oscillator used as system clock \Hypertarget{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}\label{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_HSI@{RCC\_CFGR\_SWS\_HSI}}
\index{RCC\_CFGR\_SWS\_HSI@{RCC\_CFGR\_SWS\_HSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_HSI}{RCC\_CFGR\_SWS\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI~((uint32\+\_\+t)0x00000000)}

HSI oscillator used as system clock \Hypertarget{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}\label{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_PLL@{RCC\_CFGR\_SWS\_PLL}}
\index{RCC\_CFGR\_SWS\_PLL@{RCC\_CFGR\_SWS\_PLL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_PLL}{RCC\_CFGR\_SWS\_PLL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL~((uint32\+\_\+t)0x00000008)}

PLL used as system clock HPRE configuration \Hypertarget{group___peripheral___registers___bits___definition_gade6d5077566e1bf81dd47156743dd05e}\label{group___peripheral___registers___bits___definition_gade6d5077566e1bf81dd47156743dd05e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_USBPRE@{RCC\_CFGR\_USBPRE}}
\index{RCC\_CFGR\_USBPRE@{RCC\_CFGR\_USBPRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_USBPRE}{RCC\_CFGR\_USBPRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+USBPRE~((uint32\+\_\+t)0x00400000)}

USB Device prescaler MCO configuration \Hypertarget{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}\label{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_CSSC@{RCC\_CIR\_CSSC}}
\index{RCC\_CIR\_CSSC@{RCC\_CIR\_CSSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_CSSC}{RCC\_CIR\_CSSC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+CSSC~((uint32\+\_\+t)0x00800000)}

Clock Security System Interrupt Clear \Hypertarget{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}\label{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_CSSF@{RCC\_CIR\_CSSF}}
\index{RCC\_CIR\_CSSF@{RCC\_CIR\_CSSF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_CSSF}{RCC\_CIR\_CSSF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+CSSF~((uint32\+\_\+t)0x00000080)}

Clock Security System Interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}\label{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSERDYC@{RCC\_CIR\_HSERDYC}}
\index{RCC\_CIR\_HSERDYC@{RCC\_CIR\_HSERDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_HSERDYC}{RCC\_CIR\_HSERDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYC~((uint32\+\_\+t)0x00080000)}

HSE Ready Interrupt Clear \Hypertarget{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}\label{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSERDYF@{RCC\_CIR\_HSERDYF}}
\index{RCC\_CIR\_HSERDYF@{RCC\_CIR\_HSERDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_HSERDYF}{RCC\_CIR\_HSERDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYF~((uint32\+\_\+t)0x00000008)}

HSE Ready Interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}\label{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSERDYIE@{RCC\_CIR\_HSERDYIE}}
\index{RCC\_CIR\_HSERDYIE@{RCC\_CIR\_HSERDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_HSERDYIE}{RCC\_CIR\_HSERDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYIE~((uint32\+\_\+t)0x00000800)}

HSE Ready Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}\label{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSIRDYC@{RCC\_CIR\_HSIRDYC}}
\index{RCC\_CIR\_HSIRDYC@{RCC\_CIR\_HSIRDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_HSIRDYC}{RCC\_CIR\_HSIRDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYC~((uint32\+\_\+t)0x00040000)}

HSI Ready Interrupt Clear \Hypertarget{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}\label{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSIRDYF@{RCC\_CIR\_HSIRDYF}}
\index{RCC\_CIR\_HSIRDYF@{RCC\_CIR\_HSIRDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_HSIRDYF}{RCC\_CIR\_HSIRDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYF~((uint32\+\_\+t)0x00000004)}

HSI Ready Interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}\label{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSIRDYIE@{RCC\_CIR\_HSIRDYIE}}
\index{RCC\_CIR\_HSIRDYIE@{RCC\_CIR\_HSIRDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_HSIRDYIE}{RCC\_CIR\_HSIRDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE~((uint32\+\_\+t)0x00000400)}

HSI Ready Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}\label{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSERDYC@{RCC\_CIR\_LSERDYC}}
\index{RCC\_CIR\_LSERDYC@{RCC\_CIR\_LSERDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_LSERDYC}{RCC\_CIR\_LSERDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYC~((uint32\+\_\+t)0x00020000)}

LSE Ready Interrupt Clear \Hypertarget{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}\label{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSERDYF@{RCC\_CIR\_LSERDYF}}
\index{RCC\_CIR\_LSERDYF@{RCC\_CIR\_LSERDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_LSERDYF}{RCC\_CIR\_LSERDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYF~((uint32\+\_\+t)0x00000002)}

LSE Ready Interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}\label{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSERDYIE@{RCC\_CIR\_LSERDYIE}}
\index{RCC\_CIR\_LSERDYIE@{RCC\_CIR\_LSERDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_LSERDYIE}{RCC\_CIR\_LSERDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYIE~((uint32\+\_\+t)0x00000200)}

LSE Ready Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}\label{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSIRDYC@{RCC\_CIR\_LSIRDYC}}
\index{RCC\_CIR\_LSIRDYC@{RCC\_CIR\_LSIRDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_LSIRDYC}{RCC\_CIR\_LSIRDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYC~((uint32\+\_\+t)0x00010000)}

LSI Ready Interrupt Clear \Hypertarget{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}\label{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSIRDYF@{RCC\_CIR\_LSIRDYF}}
\index{RCC\_CIR\_LSIRDYF@{RCC\_CIR\_LSIRDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_LSIRDYF}{RCC\_CIR\_LSIRDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYF~((uint32\+\_\+t)0x00000001)}

\texorpdfstring{$<$}{<}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*} Bit definition for RCC\+\_\+\+CIR register ~\newline
 LSI Ready Interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}\label{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSIRDYIE@{RCC\_CIR\_LSIRDYIE}}
\index{RCC\_CIR\_LSIRDYIE@{RCC\_CIR\_LSIRDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_LSIRDYIE}{RCC\_CIR\_LSIRDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE~((uint32\+\_\+t)0x00000100)}

LSI Ready Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}\label{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLRDYC@{RCC\_CIR\_PLLRDYC}}
\index{RCC\_CIR\_PLLRDYC@{RCC\_CIR\_PLLRDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_PLLRDYC}{RCC\_CIR\_PLLRDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYC~((uint32\+\_\+t)0x00100000)}

PLL Ready Interrupt Clear \Hypertarget{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}\label{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLRDYF@{RCC\_CIR\_PLLRDYF}}
\index{RCC\_CIR\_PLLRDYF@{RCC\_CIR\_PLLRDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_PLLRDYF}{RCC\_CIR\_PLLRDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYF~((uint32\+\_\+t)0x00000010)}

PLL Ready Interrupt flag \Hypertarget{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}\label{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLRDYIE@{RCC\_CIR\_PLLRDYIE}}
\index{RCC\_CIR\_PLLRDYIE@{RCC\_CIR\_PLLRDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_PLLRDYIE}{RCC\_CIR\_PLLRDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE~((uint32\+\_\+t)0x00001000)}

PLL Ready Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}\label{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_CSSON@{RCC\_CR\_CSSON}}
\index{RCC\_CR\_CSSON@{RCC\_CR\_CSSON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_CSSON}{RCC\_CR\_CSSON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+CSSON~((uint32\+\_\+t)0x00080000)}

Clock Security System enable \Hypertarget{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}\label{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSEBYP@{RCC\_CR\_HSEBYP}}
\index{RCC\_CR\_HSEBYP@{RCC\_CR\_HSEBYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSEBYP}{RCC\_CR\_HSEBYP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSEBYP~((uint32\+\_\+t)0x00040000)}

External High Speed clock Bypass \Hypertarget{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}\label{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSEON@{RCC\_CR\_HSEON}}
\index{RCC\_CR\_HSEON@{RCC\_CR\_HSEON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSEON}{RCC\_CR\_HSEON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSEON~((uint32\+\_\+t)0x00010000)}

External High Speed clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}\label{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSERDY@{RCC\_CR\_HSERDY}}
\index{RCC\_CR\_HSERDY@{RCC\_CR\_HSERDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSERDY}{RCC\_CR\_HSERDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSERDY~((uint32\+\_\+t)0x00020000)}

External High Speed clock ready flag \Hypertarget{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}\label{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL@{RCC\_CR\_HSICAL}}
\index{RCC\_CR\_HSICAL@{RCC\_CR\_HSICAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSICAL}{RCC\_CR\_HSICAL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL~((uint32\+\_\+t)0x0000\+FF00)}

Internal High Speed clock Calibration \Hypertarget{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}\label{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSION@{RCC\_CR\_HSION}}
\index{RCC\_CR\_HSION@{RCC\_CR\_HSION}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSION}{RCC\_CR\_HSION}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSION~((uint32\+\_\+t)0x00000001)}

Internal High Speed clock enable \Hypertarget{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}\label{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSIRDY@{RCC\_CR\_HSIRDY}}
\index{RCC\_CR\_HSIRDY@{RCC\_CR\_HSIRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSIRDY}{RCC\_CR\_HSIRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIRDY~((uint32\+\_\+t)0x00000002)}

Internal High Speed clock ready flag \Hypertarget{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}\label{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM@{RCC\_CR\_HSITRIM}}
\index{RCC\_CR\_HSITRIM@{RCC\_CR\_HSITRIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSITRIM}{RCC\_CR\_HSITRIM}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM~((uint32\+\_\+t)0x000000\+F8)}

Internal High Speed clock trimming \Hypertarget{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}\label{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_PLLON@{RCC\_CR\_PLLON}}
\index{RCC\_CR\_PLLON@{RCC\_CR\_PLLON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_PLLON}{RCC\_CR\_PLLON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLON~((uint32\+\_\+t)0x01000000)}

PLL enable \Hypertarget{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}\label{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_PLLRDY@{RCC\_CR\_PLLRDY}}
\index{RCC\_CR\_PLLRDY@{RCC\_CR\_PLLRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_PLLRDY}{RCC\_CR\_PLLRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLRDY~((uint32\+\_\+t)0x02000000)}

PLL clock ready flag \Hypertarget{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}\label{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_IWDGRSTF@{RCC\_CSR\_IWDGRSTF}}
\index{RCC\_CSR\_IWDGRSTF@{RCC\_CSR\_IWDGRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_IWDGRSTF}{RCC\_CSR\_IWDGRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF~((uint32\+\_\+t)0x20000000)}

Independent Watchdog reset flag \Hypertarget{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}\label{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_LPWRRSTF@{RCC\_CSR\_LPWRRSTF}}
\index{RCC\_CSR\_LPWRRSTF@{RCC\_CSR\_LPWRRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_LPWRRSTF}{RCC\_CSR\_LPWRRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF~((uint32\+\_\+t)0x80000000)}

Low-\/\+Power reset flag \Hypertarget{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}\label{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_LSION@{RCC\_CSR\_LSION}}
\index{RCC\_CSR\_LSION@{RCC\_CSR\_LSION}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_LSION}{RCC\_CSR\_LSION}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSION~((uint32\+\_\+t)0x00000001)}

Internal Low Speed oscillator enable \Hypertarget{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}\label{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_LSIRDY@{RCC\_CSR\_LSIRDY}}
\index{RCC\_CSR\_LSIRDY@{RCC\_CSR\_LSIRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_LSIRDY}{RCC\_CSR\_LSIRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSIRDY~((uint32\+\_\+t)0x00000002)}

Internal Low Speed oscillator Ready \Hypertarget{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}\label{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_PINRSTF@{RCC\_CSR\_PINRSTF}}
\index{RCC\_CSR\_PINRSTF@{RCC\_CSR\_PINRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_PINRSTF}{RCC\_CSR\_PINRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PINRSTF~((uint32\+\_\+t)0x04000000)}

PIN reset flag \Hypertarget{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}\label{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_PORRSTF@{RCC\_CSR\_PORRSTF}}
\index{RCC\_CSR\_PORRSTF@{RCC\_CSR\_PORRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_PORRSTF}{RCC\_CSR\_PORRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PORRSTF~((uint32\+\_\+t)0x08000000)}

POR/\+PDR reset flag \Hypertarget{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}\label{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_RMVF@{RCC\_CSR\_RMVF}}
\index{RCC\_CSR\_RMVF@{RCC\_CSR\_RMVF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_RMVF}{RCC\_CSR\_RMVF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+RMVF~((uint32\+\_\+t)0x01000000)}

Remove reset flag \Hypertarget{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}\label{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_SFTRSTF@{RCC\_CSR\_SFTRSTF}}
\index{RCC\_CSR\_SFTRSTF@{RCC\_CSR\_SFTRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_SFTRSTF}{RCC\_CSR\_SFTRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+SFTRSTF~((uint32\+\_\+t)0x10000000)}

Software Reset flag \Hypertarget{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}\label{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_WWDGRSTF@{RCC\_CSR\_WWDGRSTF}}
\index{RCC\_CSR\_WWDGRSTF@{RCC\_CSR\_WWDGRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_WWDGRSTF}{RCC\_CSR\_WWDGRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF~((uint32\+\_\+t)0x40000000)}

Window watchdog reset flag \Hypertarget{group___peripheral___registers___bits___definition_ga2c6fab9b1d06bb3f26eb038a1d7e55f5}\label{group___peripheral___registers___bits___definition_ga2c6fab9b1d06bb3f26eb038a1d7e55f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRH\_RTC\_ALR@{RTC\_ALRH\_RTC\_ALR}}
\index{RTC\_ALRH\_RTC\_ALR@{RTC\_ALRH\_RTC\_ALR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRH\_RTC\_ALR}{RTC\_ALRH\_RTC\_ALR}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRH\+\_\+\+RTC\+\_\+\+ALR~((uint16\+\_\+t)0x\+FFFF)}

RTC Alarm High \Hypertarget{group___peripheral___registers___bits___definition_ga27e762953f42cf0a323a4372cd780c22}\label{group___peripheral___registers___bits___definition_ga27e762953f42cf0a323a4372cd780c22} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRL\_RTC\_ALR@{RTC\_ALRL\_RTC\_ALR}}
\index{RTC\_ALRL\_RTC\_ALR@{RTC\_ALRL\_RTC\_ALR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRL\_RTC\_ALR}{RTC\_ALRL\_RTC\_ALR}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRL\+\_\+\+RTC\+\_\+\+ALR~((uint16\+\_\+t)0x\+FFFF)}

RTC Alarm Low \Hypertarget{group___peripheral___registers___bits___definition_ga256cb0c8e461f345df89d77dae7c31a9}\label{group___peripheral___registers___bits___definition_ga256cb0c8e461f345df89d77dae7c31a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CNTH\_RTC\_CNT@{RTC\_CNTH\_RTC\_CNT}}
\index{RTC\_CNTH\_RTC\_CNT@{RTC\_CNTH\_RTC\_CNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CNTH\_RTC\_CNT}{RTC\_CNTH\_RTC\_CNT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CNTH\+\_\+\+RTC\+\_\+\+CNT~((uint16\+\_\+t)0x\+FFFF)}

RTC Counter High \Hypertarget{group___peripheral___registers___bits___definition_gaa079440c3cb1b864f226231f11664e5e}\label{group___peripheral___registers___bits___definition_gaa079440c3cb1b864f226231f11664e5e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CNTL\_RTC\_CNT@{RTC\_CNTL\_RTC\_CNT}}
\index{RTC\_CNTL\_RTC\_CNT@{RTC\_CNTL\_RTC\_CNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CNTL\_RTC\_CNT}{RTC\_CNTL\_RTC\_CNT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CNTL\+\_\+\+RTC\+\_\+\+CNT~((uint16\+\_\+t)0x\+FFFF)}

RTC Counter Low \Hypertarget{group___peripheral___registers___bits___definition_ga990a6b449f70249a1a4baf19f64617d9}\label{group___peripheral___registers___bits___definition_ga990a6b449f70249a1a4baf19f64617d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CRH\_ALRIE@{RTC\_CRH\_ALRIE}}
\index{RTC\_CRH\_ALRIE@{RTC\_CRH\_ALRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CRH\_ALRIE}{RTC\_CRH\_ALRIE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CRH\+\_\+\+ALRIE~((uint8\+\_\+t)0x02)}

Alarm Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga04e23d339e15dbf883dbedb054cd1706}\label{group___peripheral___registers___bits___definition_ga04e23d339e15dbf883dbedb054cd1706} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CRH\_OWIE@{RTC\_CRH\_OWIE}}
\index{RTC\_CRH\_OWIE@{RTC\_CRH\_OWIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CRH\_OWIE}{RTC\_CRH\_OWIE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CRH\+\_\+\+OWIE~((uint8\+\_\+t)0x04)}

OverfloW Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga8dd52d261f99a969d9841a4426152b85}\label{group___peripheral___registers___bits___definition_ga8dd52d261f99a969d9841a4426152b85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CRH\_SECIE@{RTC\_CRH\_SECIE}}
\index{RTC\_CRH\_SECIE@{RTC\_CRH\_SECIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CRH\_SECIE}{RTC\_CRH\_SECIE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CRH\+\_\+\+SECIE~((uint8\+\_\+t)0x01)}

Second Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gaca9bce7cb58e637876d1154710305563}\label{group___peripheral___registers___bits___definition_gaca9bce7cb58e637876d1154710305563} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CRL\_ALRF@{RTC\_CRL\_ALRF}}
\index{RTC\_CRL\_ALRF@{RTC\_CRL\_ALRF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CRL\_ALRF}{RTC\_CRL\_ALRF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CRL\+\_\+\+ALRF~((uint8\+\_\+t)0x02)}

Alarm Flag \Hypertarget{group___peripheral___registers___bits___definition_ga3829687c89579c020665c19b8937a820}\label{group___peripheral___registers___bits___definition_ga3829687c89579c020665c19b8937a820} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CRL\_CNF@{RTC\_CRL\_CNF}}
\index{RTC\_CRL\_CNF@{RTC\_CRL\_CNF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CRL\_CNF}{RTC\_CRL\_CNF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CRL\+\_\+\+CNF~((uint8\+\_\+t)0x10)}

Configuration Flag \Hypertarget{group___peripheral___registers___bits___definition_gad801db5fbfc407b1959647765076b299}\label{group___peripheral___registers___bits___definition_gad801db5fbfc407b1959647765076b299} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CRL\_OWF@{RTC\_CRL\_OWF}}
\index{RTC\_CRL\_OWF@{RTC\_CRL\_OWF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CRL\_OWF}{RTC\_CRL\_OWF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CRL\+\_\+\+OWF~((uint8\+\_\+t)0x04)}

OverfloW Flag \Hypertarget{group___peripheral___registers___bits___definition_gae6fefe3020ad4d61b54a516e8a65f30d}\label{group___peripheral___registers___bits___definition_gae6fefe3020ad4d61b54a516e8a65f30d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CRL\_RSF@{RTC\_CRL\_RSF}}
\index{RTC\_CRL\_RSF@{RTC\_CRL\_RSF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CRL\_RSF}{RTC\_CRL\_RSF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CRL\+\_\+\+RSF~((uint8\+\_\+t)0x08)}

Registers Synchronized Flag \Hypertarget{group___peripheral___registers___bits___definition_ga6bc57b1110a53b82e4445c4770203fe8}\label{group___peripheral___registers___bits___definition_ga6bc57b1110a53b82e4445c4770203fe8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CRL\_RTOFF@{RTC\_CRL\_RTOFF}}
\index{RTC\_CRL\_RTOFF@{RTC\_CRL\_RTOFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CRL\_RTOFF}{RTC\_CRL\_RTOFF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CRL\+\_\+\+RTOFF~((uint8\+\_\+t)0x20)}

RTC operation OFF \Hypertarget{group___peripheral___registers___bits___definition_ga2c039206fc5c1506aba666387c5d34c8}\label{group___peripheral___registers___bits___definition_ga2c039206fc5c1506aba666387c5d34c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CRL\_SECF@{RTC\_CRL\_SECF}}
\index{RTC\_CRL\_SECF@{RTC\_CRL\_SECF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CRL\_SECF}{RTC\_CRL\_SECF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CRL\+\_\+\+SECF~((uint8\+\_\+t)0x01)}

Second Flag \Hypertarget{group___peripheral___registers___bits___definition_gae88e723f16ec20925d0bc545428a6670}\label{group___peripheral___registers___bits___definition_gae88e723f16ec20925d0bc545428a6670} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DIVH\_RTC\_DIV@{RTC\_DIVH\_RTC\_DIV}}
\index{RTC\_DIVH\_RTC\_DIV@{RTC\_DIVH\_RTC\_DIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DIVH\_RTC\_DIV}{RTC\_DIVH\_RTC\_DIV}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DIVH\+\_\+\+RTC\+\_\+\+DIV~((uint16\+\_\+t)0x000F)}

RTC Clock Divider High \Hypertarget{group___peripheral___registers___bits___definition_gabe06c3de2b371556e207e5079feb9afd}\label{group___peripheral___registers___bits___definition_gabe06c3de2b371556e207e5079feb9afd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DIVL\_RTC\_DIV@{RTC\_DIVL\_RTC\_DIV}}
\index{RTC\_DIVL\_RTC\_DIV@{RTC\_DIVL\_RTC\_DIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DIVL\_RTC\_DIV}{RTC\_DIVL\_RTC\_DIV}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DIVL\+\_\+\+RTC\+\_\+\+DIV~((uint16\+\_\+t)0x\+FFFF)}

RTC Clock Divider Low \Hypertarget{group___peripheral___registers___bits___definition_ga5209d66a77da940d9a187bbaf73dc8a0}\label{group___peripheral___registers___bits___definition_ga5209d66a77da940d9a187bbaf73dc8a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_PRLH\_PRL@{RTC\_PRLH\_PRL}}
\index{RTC\_PRLH\_PRL@{RTC\_PRLH\_PRL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_PRLH\_PRL}{RTC\_PRLH\_PRL}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+PRLH\+\_\+\+PRL~((uint16\+\_\+t)0x000F)}

RTC Prescaler Reload Value High \Hypertarget{group___peripheral___registers___bits___definition_gac1cd2db7134d6b3e21477ed466dd4d7c}\label{group___peripheral___registers___bits___definition_gac1cd2db7134d6b3e21477ed466dd4d7c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_PRLL\_PRL@{RTC\_PRLL\_PRL}}
\index{RTC\_PRLL\_PRL@{RTC\_PRLL\_PRL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_PRLL\_PRL}{RTC\_PRLL\_PRL}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+PRLL\+\_\+\+PRL~((uint16\+\_\+t)0x\+FFFF)}

RTC Prescaler Reload Value Low \Hypertarget{group___peripheral___registers___bits___definition_ga46cd60d29b6615de7c70a9d4bfc6297d}\label{group___peripheral___registers___bits___definition_ga46cd60d29b6615de7c70a9d4bfc6297d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AFSR\_IMPDEF@{SCB\_AFSR\_IMPDEF}}
\index{SCB\_AFSR\_IMPDEF@{SCB\_AFSR\_IMPDEF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AFSR\_IMPDEF}{SCB\_AFSR\_IMPDEF}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AFSR\+\_\+\+IMPDEF~((uint32\+\_\+t)0x\+FFFFFFFF)}

Implementation defined \Hypertarget{group___peripheral___registers___bits___definition_gade5876f1c12d6322a188b09efe77f69d}\label{group___peripheral___registers___bits___definition_gade5876f1c12d6322a188b09efe77f69d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_ENDIANESS@{SCB\_AIRCR\_ENDIANESS}}
\index{SCB\_AIRCR\_ENDIANESS@{SCB\_AIRCR\_ENDIANESS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_ENDIANESS}{SCB\_AIRCR\_ENDIANESS}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS~((uint32\+\_\+t)0x00008000)}

Data endianness bit \Hypertarget{group___peripheral___registers___bits___definition_ga562fa27a50d34fb3e182eb90d1de7457}\label{group___peripheral___registers___bits___definition_ga562fa27a50d34fb3e182eb90d1de7457} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_PRIGROUP@{SCB\_AIRCR\_PRIGROUP}}
\index{SCB\_AIRCR\_PRIGROUP@{SCB\_AIRCR\_PRIGROUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP}{SCB\_AIRCR\_PRIGROUP}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP~((uint32\+\_\+t)0x00000700)}

PRIGROUP\mbox{[}2\+:0\mbox{]} bits (Priority group) \Hypertarget{group___peripheral___registers___bits___definition_ga10749836707315bc2ede47d13478bf1d}\label{group___peripheral___registers___bits___definition_ga10749836707315bc2ede47d13478bf1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_PRIGROUP0@{SCB\_AIRCR\_PRIGROUP0}}
\index{SCB\_AIRCR\_PRIGROUP0@{SCB\_AIRCR\_PRIGROUP0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP0}{SCB\_AIRCR\_PRIGROUP0}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP0~((uint32\+\_\+t)0x00000000)}

Priority group=0 (7 bits of pre-\/emption priority, 1 bit of subpriority) \Hypertarget{group___peripheral___registers___bits___definition_ga372eac3d95632115359a016557cc9692}\label{group___peripheral___registers___bits___definition_ga372eac3d95632115359a016557cc9692} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_PRIGROUP1@{SCB\_AIRCR\_PRIGROUP1}}
\index{SCB\_AIRCR\_PRIGROUP1@{SCB\_AIRCR\_PRIGROUP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP1}{SCB\_AIRCR\_PRIGROUP1}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP1~((uint32\+\_\+t)0x00000100)}

Priority group=1 (6 bits of pre-\/emption priority, 2 bits of subpriority) \Hypertarget{group___peripheral___registers___bits___definition_gaa75877ae3cc09849e0c4ccf2711d4780}\label{group___peripheral___registers___bits___definition_gaa75877ae3cc09849e0c4ccf2711d4780} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_PRIGROUP2@{SCB\_AIRCR\_PRIGROUP2}}
\index{SCB\_AIRCR\_PRIGROUP2@{SCB\_AIRCR\_PRIGROUP2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP2}{SCB\_AIRCR\_PRIGROUP2}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP2~((uint32\+\_\+t)0x00000200)}

Priority group=2 (5 bits of pre-\/emption priority, 3 bits of subpriority) \Hypertarget{group___peripheral___registers___bits___definition_gadf8f6a9d617d3fed71ee7379243560d1}\label{group___peripheral___registers___bits___definition_gadf8f6a9d617d3fed71ee7379243560d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_PRIGROUP3@{SCB\_AIRCR\_PRIGROUP3}}
\index{SCB\_AIRCR\_PRIGROUP3@{SCB\_AIRCR\_PRIGROUP3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP3}{SCB\_AIRCR\_PRIGROUP3}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP3~((uint32\+\_\+t)0x00000300)}

Priority group=3 (4 bits of pre-\/emption priority, 4 bits of subpriority) \Hypertarget{group___peripheral___registers___bits___definition_ga9dfd544733beb12e6097d3c58cfccee5}\label{group___peripheral___registers___bits___definition_ga9dfd544733beb12e6097d3c58cfccee5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_PRIGROUP4@{SCB\_AIRCR\_PRIGROUP4}}
\index{SCB\_AIRCR\_PRIGROUP4@{SCB\_AIRCR\_PRIGROUP4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP4}{SCB\_AIRCR\_PRIGROUP4}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP4~((uint32\+\_\+t)0x00000400)}

Priority group=4 (3 bits of pre-\/emption priority, 5 bits of subpriority) \Hypertarget{group___peripheral___registers___bits___definition_ga0fb910c0ebae3006b6f6892794627268}\label{group___peripheral___registers___bits___definition_ga0fb910c0ebae3006b6f6892794627268} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_PRIGROUP5@{SCB\_AIRCR\_PRIGROUP5}}
\index{SCB\_AIRCR\_PRIGROUP5@{SCB\_AIRCR\_PRIGROUP5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP5}{SCB\_AIRCR\_PRIGROUP5}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP5~((uint32\+\_\+t)0x00000500)}

Priority group=5 (2 bits of pre-\/emption priority, 6 bits of subpriority) \Hypertarget{group___peripheral___registers___bits___definition_gabe7aa631763933a39471da41af3cfb54}\label{group___peripheral___registers___bits___definition_gabe7aa631763933a39471da41af3cfb54} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_PRIGROUP6@{SCB\_AIRCR\_PRIGROUP6}}
\index{SCB\_AIRCR\_PRIGROUP6@{SCB\_AIRCR\_PRIGROUP6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP6}{SCB\_AIRCR\_PRIGROUP6}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP6~((uint32\+\_\+t)0x00000600)}

Priority group=6 (1 bit of pre-\/emption priority, 7 bits of subpriority) \Hypertarget{group___peripheral___registers___bits___definition_ga2decaa6e4210f1432b59b6939808c61c}\label{group___peripheral___registers___bits___definition_ga2decaa6e4210f1432b59b6939808c61c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_PRIGROUP7@{SCB\_AIRCR\_PRIGROUP7}}
\index{SCB\_AIRCR\_PRIGROUP7@{SCB\_AIRCR\_PRIGROUP7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP7}{SCB\_AIRCR\_PRIGROUP7}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP7~((uint32\+\_\+t)0x00000700)}

Priority group=7 (no pre-\/emption priority, 8 bits of subpriority) \Hypertarget{group___peripheral___registers___bits___definition_ga73ed5772b7584aa9100568c39883e2e2}\label{group___peripheral___registers___bits___definition_ga73ed5772b7584aa9100568c39883e2e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_PRIGROUP\_0@{SCB\_AIRCR\_PRIGROUP\_0}}
\index{SCB\_AIRCR\_PRIGROUP\_0@{SCB\_AIRCR\_PRIGROUP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP\_0}{SCB\_AIRCR\_PRIGROUP\_0}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+0~((uint32\+\_\+t)0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae71495c63cf23ccc57ef1d00ce05bccd}\label{group___peripheral___registers___bits___definition_gae71495c63cf23ccc57ef1d00ce05bccd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_PRIGROUP\_1@{SCB\_AIRCR\_PRIGROUP\_1}}
\index{SCB\_AIRCR\_PRIGROUP\_1@{SCB\_AIRCR\_PRIGROUP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP\_1}{SCB\_AIRCR\_PRIGROUP\_1}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+1~((uint32\+\_\+t)0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga355be0b34a767b11718c8e3640e8de7e}\label{group___peripheral___registers___bits___definition_ga355be0b34a767b11718c8e3640e8de7e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_PRIGROUP\_2@{SCB\_AIRCR\_PRIGROUP\_2}}
\index{SCB\_AIRCR\_PRIGROUP\_2@{SCB\_AIRCR\_PRIGROUP\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP\_2}{SCB\_AIRCR\_PRIGROUP\_2}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+2~((uint32\+\_\+t)0x00000400)}

Bit 2 ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga86c65d10100e2fb5fdcf826b2573b5d8}\label{group___peripheral___registers___bits___definition_ga86c65d10100e2fb5fdcf826b2573b5d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_SYSRESETREQ@{SCB\_AIRCR\_SYSRESETREQ}}
\index{SCB\_AIRCR\_SYSRESETREQ@{SCB\_AIRCR\_SYSRESETREQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_SYSRESETREQ}{SCB\_AIRCR\_SYSRESETREQ}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ~((uint32\+\_\+t)0x00000004)}

Requests chip control logic to generate a reset \Hypertarget{group___peripheral___registers___bits___definition_gae3d9b3c94c860a0b0b038285ca817fd3}\label{group___peripheral___registers___bits___definition_gae3d9b3c94c860a0b0b038285ca817fd3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_VECTCLRACTIVE@{SCB\_AIRCR\_VECTCLRACTIVE}}
\index{SCB\_AIRCR\_VECTCLRACTIVE@{SCB\_AIRCR\_VECTCLRACTIVE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTCLRACTIVE}{SCB\_AIRCR\_VECTCLRACTIVE}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE~((uint32\+\_\+t)0x00000002)}

Clear active vector bit \Hypertarget{group___peripheral___registers___bits___definition_gae9c09346491834693c481c5d5a20886d}\label{group___peripheral___registers___bits___definition_gae9c09346491834693c481c5d5a20886d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_VECTKEY@{SCB\_AIRCR\_VECTKEY}}
\index{SCB\_AIRCR\_VECTKEY@{SCB\_AIRCR\_VECTKEY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTKEY}{SCB\_AIRCR\_VECTKEY}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY~((uint32\+\_\+t)0x\+FFFF0000)}

Register key (VECTKEY) -\/ Reads as 0x\+FA05 (VECTKEYSTAT) \Hypertarget{group___peripheral___registers___bits___definition_gaec31f9ed3b476e1ec623b0d89df51280}\label{group___peripheral___registers___bits___definition_gaec31f9ed3b476e1ec623b0d89df51280} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_AIRCR\_VECTRESET@{SCB\_AIRCR\_VECTRESET}}
\index{SCB\_AIRCR\_VECTRESET@{SCB\_AIRCR\_VECTRESET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTRESET}{SCB\_AIRCR\_VECTRESET}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET~((uint32\+\_\+t)0x00000001)}

System Reset bit \Hypertarget{group___peripheral___registers___bits___definition_ga2fa557e7e79fafad57070e8a9fbafd1b}\label{group___peripheral___registers___bits___definition_ga2fa557e7e79fafad57070e8a9fbafd1b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_BFAR\_ADDRESS@{SCB\_BFAR\_ADDRESS}}
\index{SCB\_BFAR\_ADDRESS@{SCB\_BFAR\_ADDRESS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_BFAR\_ADDRESS}{SCB\_BFAR\_ADDRESS}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BFAR\+\_\+\+ADDRESS~((uint32\+\_\+t)0x\+FFFFFFFF)}

Bus fault address field \Hypertarget{group___peripheral___registers___bits___definition_ga985f7560606f6e257a8b2bc2671ed33d}\label{group___peripheral___registers___bits___definition_ga985f7560606f6e257a8b2bc2671ed33d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CCR\_BFHFNMIGN@{SCB\_CCR\_BFHFNMIGN}}
\index{SCB\_CCR\_BFHFNMIGN@{SCB\_CCR\_BFHFNMIGN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CCR\_BFHFNMIGN}{SCB\_CCR\_BFHFNMIGN}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN~((uint16\+\_\+t)0x0100)}

Handlers running at priority -\/1 and -\/2 \Hypertarget{group___peripheral___registers___bits___definition_ga9a1ca0625d0b4b5be3c4332258c28ec4}\label{group___peripheral___registers___bits___definition_ga9a1ca0625d0b4b5be3c4332258c28ec4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CCR\_DIV\_0\_TRP@{SCB\_CCR\_DIV\_0\_TRP}}
\index{SCB\_CCR\_DIV\_0\_TRP@{SCB\_CCR\_DIV\_0\_TRP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CCR\_DIV\_0\_TRP}{SCB\_CCR\_DIV\_0\_TRP}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP~((uint16\+\_\+t)0x0010)}

Trap on Divide by 0 \Hypertarget{group___peripheral___registers___bits___definition_ga737bd09d6c94b325cfe96733585ee307}\label{group___peripheral___registers___bits___definition_ga737bd09d6c94b325cfe96733585ee307} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CCR\_NONBASETHRDENA@{SCB\_CCR\_NONBASETHRDENA}}
\index{SCB\_CCR\_NONBASETHRDENA@{SCB\_CCR\_NONBASETHRDENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CCR\_NONBASETHRDENA}{SCB\_CCR\_NONBASETHRDENA}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA~((uint16\+\_\+t)0x0001)}

Thread mode can be entered from any level in Handler mode by controlled return value \Hypertarget{group___peripheral___registers___bits___definition_ga8c71d4e534d7d822ce32c3dec82bebd9}\label{group___peripheral___registers___bits___definition_ga8c71d4e534d7d822ce32c3dec82bebd9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CCR\_STKALIGN@{SCB\_CCR\_STKALIGN}}
\index{SCB\_CCR\_STKALIGN@{SCB\_CCR\_STKALIGN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CCR\_STKALIGN}{SCB\_CCR\_STKALIGN}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN~((uint16\+\_\+t)0x0200)}

On exception entry, the SP used prior to the exception is adjusted to be 8-\/byte aligned \Hypertarget{group___peripheral___registers___bits___definition_ga6a075d1f9722f6972ed1a98305e24cf9}\label{group___peripheral___registers___bits___definition_ga6a075d1f9722f6972ed1a98305e24cf9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CCR\_UNALIGN\_TRP@{SCB\_CCR\_UNALIGN\_TRP}}
\index{SCB\_CCR\_UNALIGN\_TRP@{SCB\_CCR\_UNALIGN\_TRP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CCR\_UNALIGN\_TRP}{SCB\_CCR\_UNALIGN\_TRP}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP~((uint16\+\_\+t)0x0008)}

Trap for unaligned access \Hypertarget{group___peripheral___registers___bits___definition_ga7f3eb65ed64479d1c4223b69be60a786}\label{group___peripheral___registers___bits___definition_ga7f3eb65ed64479d1c4223b69be60a786} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CCR\_USERSETMPEND@{SCB\_CCR\_USERSETMPEND}}
\index{SCB\_CCR\_USERSETMPEND@{SCB\_CCR\_USERSETMPEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CCR\_USERSETMPEND}{SCB\_CCR\_USERSETMPEND}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND~((uint16\+\_\+t)0x0002)}

Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception \Hypertarget{group___peripheral___registers___bits___definition_gab98e5207b4666912c14d8d025fd945e9}\label{group___peripheral___registers___bits___definition_gab98e5207b4666912c14d8d025fd945e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_BFARVALID@{SCB\_CFSR\_BFARVALID}}
\index{SCB\_CFSR\_BFARVALID@{SCB\_CFSR\_BFARVALID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_BFARVALID}{SCB\_CFSR\_BFARVALID}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+BFARVALID~((uint32\+\_\+t)0x00008000)}

Bus Fault Address Register address valid flag UFSR \Hypertarget{group___peripheral___registers___bits___definition_ga9f410df03c7f484fabaa4119abd9746d}\label{group___peripheral___registers___bits___definition_ga9f410df03c7f484fabaa4119abd9746d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_DACCVIOL@{SCB\_CFSR\_DACCVIOL}}
\index{SCB\_CFSR\_DACCVIOL@{SCB\_CFSR\_DACCVIOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_DACCVIOL}{SCB\_CFSR\_DACCVIOL}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+DACCVIOL~((uint32\+\_\+t)0x00000002)}

Data access violation \Hypertarget{group___peripheral___registers___bits___definition_gab9ae7e5d5a7432cfd436d2e09a3dab84}\label{group___peripheral___registers___bits___definition_gab9ae7e5d5a7432cfd436d2e09a3dab84} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_DIVBYZERO@{SCB\_CFSR\_DIVBYZERO}}
\index{SCB\_CFSR\_DIVBYZERO@{SCB\_CFSR\_DIVBYZERO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_DIVBYZERO}{SCB\_CFSR\_DIVBYZERO}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+DIVBYZERO~((uint32\+\_\+t)0x02000000)}

Fault occurs when SDIV or DIV instruction is used with a divisor of 0 \Hypertarget{group___peripheral___registers___bits___definition_gafc88b5969d2dbb51bf897110d3cc0242}\label{group___peripheral___registers___bits___definition_gafc88b5969d2dbb51bf897110d3cc0242} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_IACCVIOL@{SCB\_CFSR\_IACCVIOL}}
\index{SCB\_CFSR\_IACCVIOL@{SCB\_CFSR\_IACCVIOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_IACCVIOL}{SCB\_CFSR\_IACCVIOL}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+IACCVIOL~((uint32\+\_\+t)0x00000001)}

\texorpdfstring{$<$}{<} MFSR Instruction access violation \Hypertarget{group___peripheral___registers___bits___definition_ga378bbf2518753b08a0c179c2e268dc50}\label{group___peripheral___registers___bits___definition_ga378bbf2518753b08a0c179c2e268dc50} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_IBUSERR@{SCB\_CFSR\_IBUSERR}}
\index{SCB\_CFSR\_IBUSERR@{SCB\_CFSR\_IBUSERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_IBUSERR}{SCB\_CFSR\_IBUSERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+IBUSERR~((uint32\+\_\+t)0x00000100)}

Instruction bus error flag \Hypertarget{group___peripheral___registers___bits___definition_gad2464f89eaba18baa6249586cc5b79b3}\label{group___peripheral___registers___bits___definition_gad2464f89eaba18baa6249586cc5b79b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_IMPRECISERR@{SCB\_CFSR\_IMPRECISERR}}
\index{SCB\_CFSR\_IMPRECISERR@{SCB\_CFSR\_IMPRECISERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_IMPRECISERR}{SCB\_CFSR\_IMPRECISERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+IMPRECISERR~((uint32\+\_\+t)0x00000400)}

Imprecise data bus error \Hypertarget{group___peripheral___registers___bits___definition_gaced0c08c35b56d5b9b2c2c2bed7b869b}\label{group___peripheral___registers___bits___definition_gaced0c08c35b56d5b9b2c2c2bed7b869b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_INVPC@{SCB\_CFSR\_INVPC}}
\index{SCB\_CFSR\_INVPC@{SCB\_CFSR\_INVPC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_INVPC}{SCB\_CFSR\_INVPC}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+INVPC~((uint32\+\_\+t)0x00040000)}

Attempt to load EXC\+\_\+\+RETURN into pc illegally \Hypertarget{group___peripheral___registers___bits___definition_ga93d1d5e9fda7e579adf017c6e1fd391c}\label{group___peripheral___registers___bits___definition_ga93d1d5e9fda7e579adf017c6e1fd391c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_INVSTATE@{SCB\_CFSR\_INVSTATE}}
\index{SCB\_CFSR\_INVSTATE@{SCB\_CFSR\_INVSTATE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_INVSTATE}{SCB\_CFSR\_INVSTATE}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+INVSTATE~((uint32\+\_\+t)0x00020000)}

Invalid combination of EPSR and instruction \Hypertarget{group___peripheral___registers___bits___definition_gaa36c9f483ec60455b3b1c26ea982e214}\label{group___peripheral___registers___bits___definition_gaa36c9f483ec60455b3b1c26ea982e214} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_MMARVALID@{SCB\_CFSR\_MMARVALID}}
\index{SCB\_CFSR\_MMARVALID@{SCB\_CFSR\_MMARVALID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_MMARVALID}{SCB\_CFSR\_MMARVALID}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MMARVALID~((uint32\+\_\+t)0x00000080)}

Memory Manage Address Register address valid flag BFSR \Hypertarget{group___peripheral___registers___bits___definition_ga4b1e442beded4c10598ed3004e8189cb}\label{group___peripheral___registers___bits___definition_ga4b1e442beded4c10598ed3004e8189cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_MSTKERR@{SCB\_CFSR\_MSTKERR}}
\index{SCB\_CFSR\_MSTKERR@{SCB\_CFSR\_MSTKERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_MSTKERR}{SCB\_CFSR\_MSTKERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MSTKERR~((uint32\+\_\+t)0x00000010)}

Stacking error \Hypertarget{group___peripheral___registers___bits___definition_ga5332dd0529939aff8423098fa15ad0dc}\label{group___peripheral___registers___bits___definition_ga5332dd0529939aff8423098fa15ad0dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_MUNSTKERR@{SCB\_CFSR\_MUNSTKERR}}
\index{SCB\_CFSR\_MUNSTKERR@{SCB\_CFSR\_MUNSTKERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_MUNSTKERR}{SCB\_CFSR\_MUNSTKERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MUNSTKERR~((uint32\+\_\+t)0x00000008)}

Unstacking error \Hypertarget{group___peripheral___registers___bits___definition_gafc890a270e6baf8bb6c76ca81d70236d}\label{group___peripheral___registers___bits___definition_gafc890a270e6baf8bb6c76ca81d70236d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_NOCP@{SCB\_CFSR\_NOCP}}
\index{SCB\_CFSR\_NOCP@{SCB\_CFSR\_NOCP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_NOCP}{SCB\_CFSR\_NOCP}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+NOCP~((uint32\+\_\+t)0x00080000)}

Attempt to use a coprocessor instruction \Hypertarget{group___peripheral___registers___bits___definition_ga5eaebb9d9bc21b989cd725c6e6f15803}\label{group___peripheral___registers___bits___definition_ga5eaebb9d9bc21b989cd725c6e6f15803} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_PRECISERR@{SCB\_CFSR\_PRECISERR}}
\index{SCB\_CFSR\_PRECISERR@{SCB\_CFSR\_PRECISERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_PRECISERR}{SCB\_CFSR\_PRECISERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+PRECISERR~((uint32\+\_\+t)0x00000200)}

Precise data bus error \Hypertarget{group___peripheral___registers___bits___definition_ga923371d7146ba7049580ade8ade972b7}\label{group___peripheral___registers___bits___definition_ga923371d7146ba7049580ade8ade972b7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_STKERR@{SCB\_CFSR\_STKERR}}
\index{SCB\_CFSR\_STKERR@{SCB\_CFSR\_STKERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_STKERR}{SCB\_CFSR\_STKERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+STKERR~((uint32\+\_\+t)0x00001000)}

Stacking error \Hypertarget{group___peripheral___registers___bits___definition_gaf8f4e8e6fa2c0a706df0dd0d167cfe10}\label{group___peripheral___registers___bits___definition_gaf8f4e8e6fa2c0a706df0dd0d167cfe10} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_UNALIGNED@{SCB\_CFSR\_UNALIGNED}}
\index{SCB\_CFSR\_UNALIGNED@{SCB\_CFSR\_UNALIGNED}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_UNALIGNED}{SCB\_CFSR\_UNALIGNED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+UNALIGNED~((uint32\+\_\+t)0x01000000)}

Fault occurs when there is an attempt to make an unaligned memory access \Hypertarget{group___peripheral___registers___bits___definition_gafb585bfb9849d490ca5a9c5309e15d92}\label{group___peripheral___registers___bits___definition_gafb585bfb9849d490ca5a9c5309e15d92} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_UNDEFINSTR@{SCB\_CFSR\_UNDEFINSTR}}
\index{SCB\_CFSR\_UNDEFINSTR@{SCB\_CFSR\_UNDEFINSTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_UNDEFINSTR}{SCB\_CFSR\_UNDEFINSTR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+UNDEFINSTR~((uint32\+\_\+t)0x00010000)}

The processor attempt to execute an undefined instruction \Hypertarget{group___peripheral___registers___bits___definition_gac0d8bc67ad889cf6e7ae4f2f25add5fe}\label{group___peripheral___registers___bits___definition_gac0d8bc67ad889cf6e7ae4f2f25add5fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CFSR\_UNSTKERR@{SCB\_CFSR\_UNSTKERR}}
\index{SCB\_CFSR\_UNSTKERR@{SCB\_CFSR\_UNSTKERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_UNSTKERR}{SCB\_CFSR\_UNSTKERR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+UNSTKERR~((uint32\+\_\+t)0x00000800)}

Unstacking error \Hypertarget{group___peripheral___registers___bits___definition_ga601f7f9ef2f371fc3316931cacddd914}\label{group___peripheral___registers___bits___definition_ga601f7f9ef2f371fc3316931cacddd914} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CPUID\_Constant@{SCB\_CPUID\_Constant}}
\index{SCB\_CPUID\_Constant@{SCB\_CPUID\_Constant}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_Constant}{SCB\_CPUID\_Constant}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+Constant~((uint32\+\_\+t)0x000\+F0000)}

Reads as 0x0F \Hypertarget{group___peripheral___registers___bits___definition_ga07d13461f7ac56baf2bc2005f49b08c9}\label{group___peripheral___registers___bits___definition_ga07d13461f7ac56baf2bc2005f49b08c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CPUID\_IMPLEMENTER@{SCB\_CPUID\_IMPLEMENTER}}
\index{SCB\_CPUID\_IMPLEMENTER@{SCB\_CPUID\_IMPLEMENTER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_IMPLEMENTER}{SCB\_CPUID\_IMPLEMENTER}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER~((uint32\+\_\+t)0x\+FF000000)}

Implementer code. ARM is 0x41 \Hypertarget{group___peripheral___registers___bits___definition_ga550badbbe87c076419c0cc1c914b6d3c}\label{group___peripheral___registers___bits___definition_ga550badbbe87c076419c0cc1c914b6d3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CPUID\_PARTNO@{SCB\_CPUID\_PARTNO}}
\index{SCB\_CPUID\_PARTNO@{SCB\_CPUID\_PARTNO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_PARTNO}{SCB\_CPUID\_PARTNO}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO~((uint32\+\_\+t)0x0000\+FFF0)}

Number of processor within family \Hypertarget{group___peripheral___registers___bits___definition_ga8d41122756e2a2a01f07f5863312a0b3}\label{group___peripheral___registers___bits___definition_ga8d41122756e2a2a01f07f5863312a0b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CPUID\_REVISION@{SCB\_CPUID\_REVISION}}
\index{SCB\_CPUID\_REVISION@{SCB\_CPUID\_REVISION}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_REVISION}{SCB\_CPUID\_REVISION}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION~((uint32\+\_\+t)0x0000000F)}

Implementation defined revision number \Hypertarget{group___peripheral___registers___bits___definition_ga2918ac8b94d21ece6e60d8e57466b3ac}\label{group___peripheral___registers___bits___definition_ga2918ac8b94d21ece6e60d8e57466b3ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_CPUID\_VARIANT@{SCB\_CPUID\_VARIANT}}
\index{SCB\_CPUID\_VARIANT@{SCB\_CPUID\_VARIANT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_VARIANT}{SCB\_CPUID\_VARIANT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT~((uint32\+\_\+t)0x00\+F00000)}

Implementation defined variant number \Hypertarget{group___peripheral___registers___bits___definition_ga8e74763573130dd268a2723c4ef8ff16}\label{group___peripheral___registers___bits___definition_ga8e74763573130dd268a2723c4ef8ff16} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_DFSR\_BKPT@{SCB\_DFSR\_BKPT}}
\index{SCB\_DFSR\_BKPT@{SCB\_DFSR\_BKPT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_BKPT}{SCB\_DFSR\_BKPT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+BKPT~((uint8\+\_\+t)0x02)}

BKPT flag \Hypertarget{group___peripheral___registers___bits___definition_ga57b2711bf71bcd58516b0fe600e7efb1}\label{group___peripheral___registers___bits___definition_ga57b2711bf71bcd58516b0fe600e7efb1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_DFSR\_DWTTRAP@{SCB\_DFSR\_DWTTRAP}}
\index{SCB\_DFSR\_DWTTRAP@{SCB\_DFSR\_DWTTRAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_DWTTRAP}{SCB\_DFSR\_DWTTRAP}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP~((uint8\+\_\+t)0x04)}

Data Watchpoint and Trace (DWT) flag \Hypertarget{group___peripheral___registers___bits___definition_ga823718971909cfa0883c39bc86b97197}\label{group___peripheral___registers___bits___definition_ga823718971909cfa0883c39bc86b97197} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_DFSR\_EXTERNAL@{SCB\_DFSR\_EXTERNAL}}
\index{SCB\_DFSR\_EXTERNAL@{SCB\_DFSR\_EXTERNAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_EXTERNAL}{SCB\_DFSR\_EXTERNAL}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL~((uint8\+\_\+t)0x10)}

External debug request flag \Hypertarget{group___peripheral___registers___bits___definition_gad1a7fe275734a0e3c6fc8fc61f32153f}\label{group___peripheral___registers___bits___definition_gad1a7fe275734a0e3c6fc8fc61f32153f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_DFSR\_HALTED@{SCB\_DFSR\_HALTED}}
\index{SCB\_DFSR\_HALTED@{SCB\_DFSR\_HALTED}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_HALTED}{SCB\_DFSR\_HALTED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+HALTED~((uint8\+\_\+t)0x01)}

Halt request flag \Hypertarget{group___peripheral___registers___bits___definition_gaca3d7db2d008e5b0bb5e0ae8a4dc266a}\label{group___peripheral___registers___bits___definition_gaca3d7db2d008e5b0bb5e0ae8a4dc266a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_DFSR\_VCATCH@{SCB\_DFSR\_VCATCH}}
\index{SCB\_DFSR\_VCATCH@{SCB\_DFSR\_VCATCH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_VCATCH}{SCB\_DFSR\_VCATCH}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+VCATCH~((uint8\+\_\+t)0x08)}

Vector catch flag \Hypertarget{group___peripheral___registers___bits___definition_ga5bc4429b8cd51f602af4c81510d0d156}\label{group___peripheral___registers___bits___definition_ga5bc4429b8cd51f602af4c81510d0d156} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_HFSR\_DEBUGEVT@{SCB\_HFSR\_DEBUGEVT}}
\index{SCB\_HFSR\_DEBUGEVT@{SCB\_HFSR\_DEBUGEVT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_HFSR\_DEBUGEVT}{SCB\_HFSR\_DEBUGEVT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT~((uint32\+\_\+t)0x80000000)}

Fault related to debug \Hypertarget{group___peripheral___registers___bits___definition_gac83ebdcd8f8eb57b964e6f7d28836a93}\label{group___peripheral___registers___bits___definition_gac83ebdcd8f8eb57b964e6f7d28836a93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_HFSR\_FORCED@{SCB\_HFSR\_FORCED}}
\index{SCB\_HFSR\_FORCED@{SCB\_HFSR\_FORCED}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_HFSR\_FORCED}{SCB\_HFSR\_FORCED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+FORCED~((uint32\+\_\+t)0x40000000)}

Hard Fault activated when a configurable Fault was received and cannot activate \Hypertarget{group___peripheral___registers___bits___definition_ga3027c1edb7f5348120c336517b1c5981}\label{group___peripheral___registers___bits___definition_ga3027c1edb7f5348120c336517b1c5981} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_HFSR\_VECTTBL@{SCB\_HFSR\_VECTTBL}}
\index{SCB\_HFSR\_VECTTBL@{SCB\_HFSR\_VECTTBL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_HFSR\_VECTTBL}{SCB\_HFSR\_VECTTBL}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+VECTTBL~((uint32\+\_\+t)0x00000002)}

Fault occurs because of vector table read on exception processing \Hypertarget{group___peripheral___registers___bits___definition_gaddc9f4da4f73fd9aaeee3a8c97dac8c2}\label{group___peripheral___registers___bits___definition_gaddc9f4da4f73fd9aaeee3a8c97dac8c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_ICSR\_ISRPENDING@{SCB\_ICSR\_ISRPENDING}}
\index{SCB\_ICSR\_ISRPENDING@{SCB\_ICSR\_ISRPENDING}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_ISRPENDING}{SCB\_ICSR\_ISRPENDING}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING~((uint32\+\_\+t)0x00400000)}

Interrupt pending flag \Hypertarget{group___peripheral___registers___bits___definition_ga699279156aae0333110fe24a5e4e3d21}\label{group___peripheral___registers___bits___definition_ga699279156aae0333110fe24a5e4e3d21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_ICSR\_ISRPREEMPT@{SCB\_ICSR\_ISRPREEMPT}}
\index{SCB\_ICSR\_ISRPREEMPT@{SCB\_ICSR\_ISRPREEMPT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_ISRPREEMPT}{SCB\_ICSR\_ISRPREEMPT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT~((uint32\+\_\+t)0x00800000)}

It indicates that a pending interrupt becomes active in the next running cycle \Hypertarget{group___peripheral___registers___bits___definition_ga0a7d69b63652f05f4ff9b72d110dec7a}\label{group___peripheral___registers___bits___definition_ga0a7d69b63652f05f4ff9b72d110dec7a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_ICSR\_NMIPENDSET@{SCB\_ICSR\_NMIPENDSET}}
\index{SCB\_ICSR\_NMIPENDSET@{SCB\_ICSR\_NMIPENDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_NMIPENDSET}{SCB\_ICSR\_NMIPENDSET}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET~((uint32\+\_\+t)0x80000000)}

Set pending NMI bit \Hypertarget{group___peripheral___registers___bits___definition_ga739c687961a5555b6a3903b617461892}\label{group___peripheral___registers___bits___definition_ga739c687961a5555b6a3903b617461892} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_ICSR\_PENDSTCLR@{SCB\_ICSR\_PENDSTCLR}}
\index{SCB\_ICSR\_PENDSTCLR@{SCB\_ICSR\_PENDSTCLR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSTCLR}{SCB\_ICSR\_PENDSTCLR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR~((uint32\+\_\+t)0x02000000)}

Clear pending Sys\+Tick bit \Hypertarget{group___peripheral___registers___bits___definition_ga1208f2e1fba16f8ce1fd533f48228898}\label{group___peripheral___registers___bits___definition_ga1208f2e1fba16f8ce1fd533f48228898} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_ICSR\_PENDSTSET@{SCB\_ICSR\_PENDSTSET}}
\index{SCB\_ICSR\_PENDSTSET@{SCB\_ICSR\_PENDSTSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSTSET}{SCB\_ICSR\_PENDSTSET}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET~((uint32\+\_\+t)0x04000000)}

Set pending Sys\+Tick bit \Hypertarget{group___peripheral___registers___bits___definition_ga84b3c1eebacbbc3d33ecf875e2e298a1}\label{group___peripheral___registers___bits___definition_ga84b3c1eebacbbc3d33ecf875e2e298a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_ICSR\_PENDSVCLR@{SCB\_ICSR\_PENDSVCLR}}
\index{SCB\_ICSR\_PENDSVCLR@{SCB\_ICSR\_PENDSVCLR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSVCLR}{SCB\_ICSR\_PENDSVCLR}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR~((uint32\+\_\+t)0x08000000)}

Clear pending pend\+SV bit \Hypertarget{group___peripheral___registers___bits___definition_ga4d08b3c1bd96c4c12dddd25aea063e35}\label{group___peripheral___registers___bits___definition_ga4d08b3c1bd96c4c12dddd25aea063e35} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_ICSR\_PENDSVSET@{SCB\_ICSR\_PENDSVSET}}
\index{SCB\_ICSR\_PENDSVSET@{SCB\_ICSR\_PENDSVSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSVSET}{SCB\_ICSR\_PENDSVSET}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET~((uint32\+\_\+t)0x10000000)}

Set pending pend\+SV bit \Hypertarget{group___peripheral___registers___bits___definition_ga842275c9ea59be843c92d28bda1e554c}\label{group___peripheral___registers___bits___definition_ga842275c9ea59be843c92d28bda1e554c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_ICSR\_RETTOBASE@{SCB\_ICSR\_RETTOBASE}}
\index{SCB\_ICSR\_RETTOBASE@{SCB\_ICSR\_RETTOBASE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_RETTOBASE}{SCB\_ICSR\_RETTOBASE}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE~((uint32\+\_\+t)0x00000800)}

All active exceptions minus the IPSR\+\_\+current\+\_\+exception yields the empty set \Hypertarget{group___peripheral___registers___bits___definition_gaa03823cedb24b4d4c95812f121a2f493}\label{group___peripheral___registers___bits___definition_gaa03823cedb24b4d4c95812f121a2f493} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_ICSR\_VECTACTIVE@{SCB\_ICSR\_VECTACTIVE}}
\index{SCB\_ICSR\_VECTACTIVE@{SCB\_ICSR\_VECTACTIVE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_VECTACTIVE}{SCB\_ICSR\_VECTACTIVE}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE~((uint32\+\_\+t)0x000001\+FF)}

Active ISR number field \Hypertarget{group___peripheral___registers___bits___definition_ga91ba96d4d975d2ad3cd43c091b1e65af}\label{group___peripheral___registers___bits___definition_ga91ba96d4d975d2ad3cd43c091b1e65af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_ICSR\_VECTPENDING@{SCB\_ICSR\_VECTPENDING}}
\index{SCB\_ICSR\_VECTPENDING@{SCB\_ICSR\_VECTPENDING}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_VECTPENDING}{SCB\_ICSR\_VECTPENDING}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING~((uint32\+\_\+t)0x003\+FF000)}

Pending ISR number field \Hypertarget{group___peripheral___registers___bits___definition_ga4e67a3513cfb4a2989f2bcd3e680f3a6}\label{group___peripheral___registers___bits___definition_ga4e67a3513cfb4a2989f2bcd3e680f3a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_MMFAR\_ADDRESS@{SCB\_MMFAR\_ADDRESS}}
\index{SCB\_MMFAR\_ADDRESS@{SCB\_MMFAR\_ADDRESS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_MMFAR\_ADDRESS}{SCB\_MMFAR\_ADDRESS}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+MMFAR\+\_\+\+ADDRESS~((uint32\+\_\+t)0x\+FFFFFFFF)}

Mem Manage fault address field \Hypertarget{group___peripheral___registers___bits___definition_gafe02e0bb7621be2b7c53f4acd9e8f8c5}\label{group___peripheral___registers___bits___definition_gafe02e0bb7621be2b7c53f4acd9e8f8c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SCR\_SEVONPEND@{SCB\_SCR\_SEVONPEND}}
\index{SCB\_SCR\_SEVONPEND@{SCB\_SCR\_SEVONPEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SCR\_SEVONPEND}{SCB\_SCR\_SEVONPEND}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND~((uint8\+\_\+t)0x10)}

Wake up from WFE \Hypertarget{group___peripheral___registers___bits___definition_gac4f4f02bfc91aef800b88fa58329cb92}\label{group___peripheral___registers___bits___definition_gac4f4f02bfc91aef800b88fa58329cb92} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SCR\_SLEEPDEEP@{SCB\_SCR\_SLEEPDEEP}}
\index{SCB\_SCR\_SLEEPDEEP@{SCB\_SCR\_SLEEPDEEP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SCR\_SLEEPDEEP}{SCB\_SCR\_SLEEPDEEP}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP~((uint8\+\_\+t)0x04)}

Sleep deep bit \Hypertarget{group___peripheral___registers___bits___definition_gaef484612839a04567ebaeeb57ca0b015}\label{group___peripheral___registers___bits___definition_gaef484612839a04567ebaeeb57ca0b015} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SCR\_SLEEPONEXIT@{SCB\_SCR\_SLEEPONEXIT}}
\index{SCB\_SCR\_SLEEPONEXIT@{SCB\_SCR\_SLEEPONEXIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SCR\_SLEEPONEXIT}{SCB\_SCR\_SLEEPONEXIT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT~((uint8\+\_\+t)0x02)}

Sleep on exit bit \Hypertarget{group___peripheral___registers___bits___definition_ga22a35f7e2e94c192befb04bab6976598}\label{group___peripheral___registers___bits___definition_ga22a35f7e2e94c192befb04bab6976598} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_BUSFAULTACT@{SCB\_SHCSR\_BUSFAULTACT}}
\index{SCB\_SHCSR\_BUSFAULTACT@{SCB\_SHCSR\_BUSFAULTACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_BUSFAULTACT}{SCB\_SHCSR\_BUSFAULTACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT~((uint32\+\_\+t)0x00000002)}

Bus\+Fault is active \Hypertarget{group___peripheral___registers___bits___definition_ga213b425d7d1da3cbaf977d90dc29297d}\label{group___peripheral___registers___bits___definition_ga213b425d7d1da3cbaf977d90dc29297d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_BUSFAULTENA@{SCB\_SHCSR\_BUSFAULTENA}}
\index{SCB\_SHCSR\_BUSFAULTENA@{SCB\_SHCSR\_BUSFAULTENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_BUSFAULTENA}{SCB\_SHCSR\_BUSFAULTENA}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA~((uint32\+\_\+t)0x00020000)}

Bus Fault enable \Hypertarget{group___peripheral___registers___bits___definition_ga5c2813665d25281e4777600f0cbdc99c}\label{group___peripheral___registers___bits___definition_ga5c2813665d25281e4777600f0cbdc99c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_BUSFAULTPENDED@{SCB\_SHCSR\_BUSFAULTPENDED}}
\index{SCB\_SHCSR\_BUSFAULTPENDED@{SCB\_SHCSR\_BUSFAULTPENDED}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_BUSFAULTPENDED}{SCB\_SHCSR\_BUSFAULTPENDED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED~((uint32\+\_\+t)0x00004000)}

Bus Fault is pended \Hypertarget{group___peripheral___registers___bits___definition_gaf7e9f142e8f310010b8314e41d21bef1}\label{group___peripheral___registers___bits___definition_gaf7e9f142e8f310010b8314e41d21bef1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_MEMFAULTACT@{SCB\_SHCSR\_MEMFAULTACT}}
\index{SCB\_SHCSR\_MEMFAULTACT@{SCB\_SHCSR\_MEMFAULTACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_MEMFAULTACT}{SCB\_SHCSR\_MEMFAULTACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT~((uint32\+\_\+t)0x00000001)}

Mem\+Manage is active \Hypertarget{group___peripheral___registers___bits___definition_gac2465518e8ed884599f6b882f27ee6f0}\label{group___peripheral___registers___bits___definition_gac2465518e8ed884599f6b882f27ee6f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_MEMFAULTENA@{SCB\_SHCSR\_MEMFAULTENA}}
\index{SCB\_SHCSR\_MEMFAULTENA@{SCB\_SHCSR\_MEMFAULTENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_MEMFAULTENA}{SCB\_SHCSR\_MEMFAULTENA}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA~((uint32\+\_\+t)0x00010000)}

Mem\+Manage enable \Hypertarget{group___peripheral___registers___bits___definition_gafac0c649448a364c53b212ba515e433d}\label{group___peripheral___registers___bits___definition_gafac0c649448a364c53b212ba515e433d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_MEMFAULTPENDED@{SCB\_SHCSR\_MEMFAULTPENDED}}
\index{SCB\_SHCSR\_MEMFAULTPENDED@{SCB\_SHCSR\_MEMFAULTPENDED}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_MEMFAULTPENDED}{SCB\_SHCSR\_MEMFAULTPENDED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED~((uint32\+\_\+t)0x00002000)}

Mem\+Manage is pended \Hypertarget{group___peripheral___registers___bits___definition_ga9d926840743a22c4ff50db650b2a0d75}\label{group___peripheral___registers___bits___definition_ga9d926840743a22c4ff50db650b2a0d75} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_MONITORACT@{SCB\_SHCSR\_MONITORACT}}
\index{SCB\_SHCSR\_MONITORACT@{SCB\_SHCSR\_MONITORACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_MONITORACT}{SCB\_SHCSR\_MONITORACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT~((uint32\+\_\+t)0x00000100)}

Monitor is active \Hypertarget{group___peripheral___registers___bits___definition_gae5ce384582328f1a9d38466239e03017}\label{group___peripheral___registers___bits___definition_gae5ce384582328f1a9d38466239e03017} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_PENDSVACT@{SCB\_SHCSR\_PENDSVACT}}
\index{SCB\_SHCSR\_PENDSVACT@{SCB\_SHCSR\_PENDSVACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_PENDSVACT}{SCB\_SHCSR\_PENDSVACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT~((uint32\+\_\+t)0x00000400)}

Pend\+SV is active \Hypertarget{group___peripheral___registers___bits___definition_ga395ad78789946e84ddbb0a91a575331d}\label{group___peripheral___registers___bits___definition_ga395ad78789946e84ddbb0a91a575331d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_SVCALLACT@{SCB\_SHCSR\_SVCALLACT}}
\index{SCB\_SHCSR\_SVCALLACT@{SCB\_SHCSR\_SVCALLACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_SVCALLACT}{SCB\_SHCSR\_SVCALLACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT~((uint32\+\_\+t)0x00000080)}

SVCall is active \Hypertarget{group___peripheral___registers___bits___definition_ga1300357a6f3ff42e08be39ed6dbfea73}\label{group___peripheral___registers___bits___definition_ga1300357a6f3ff42e08be39ed6dbfea73} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_SVCALLPENDED@{SCB\_SHCSR\_SVCALLPENDED}}
\index{SCB\_SHCSR\_SVCALLPENDED@{SCB\_SHCSR\_SVCALLPENDED}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_SVCALLPENDED}{SCB\_SHCSR\_SVCALLPENDED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED~((uint32\+\_\+t)0x00008000)}

SVCall is pended \Hypertarget{group___peripheral___registers___bits___definition_ga2f474b85e95da35c9ee1f59d3e3ffbdb}\label{group___peripheral___registers___bits___definition_ga2f474b85e95da35c9ee1f59d3e3ffbdb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_SYSTICKACT@{SCB\_SHCSR\_SYSTICKACT}}
\index{SCB\_SHCSR\_SYSTICKACT@{SCB\_SHCSR\_SYSTICKACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_SYSTICKACT}{SCB\_SHCSR\_SYSTICKACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT~((uint32\+\_\+t)0x00000800)}

Sys\+Tick is active \Hypertarget{group___peripheral___registers___bits___definition_gab6121f12dfa519ab80357d2389830990}\label{group___peripheral___registers___bits___definition_gab6121f12dfa519ab80357d2389830990} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_USGFAULTACT@{SCB\_SHCSR\_USGFAULTACT}}
\index{SCB\_SHCSR\_USGFAULTACT@{SCB\_SHCSR\_USGFAULTACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_USGFAULTACT}{SCB\_SHCSR\_USGFAULTACT}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT~((uint32\+\_\+t)0x00000008)}

Usage\+Fault is active \Hypertarget{group___peripheral___registers___bits___definition_ga5cc5ea368212d871d8fce47fee90527a}\label{group___peripheral___registers___bits___definition_ga5cc5ea368212d871d8fce47fee90527a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_USGFAULTENA@{SCB\_SHCSR\_USGFAULTENA}}
\index{SCB\_SHCSR\_USGFAULTENA@{SCB\_SHCSR\_USGFAULTENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_USGFAULTENA}{SCB\_SHCSR\_USGFAULTENA}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA~((uint32\+\_\+t)0x00040000)}

Usage\+Fault enable \Hypertarget{group___peripheral___registers___bits___definition_ga5d4a7079ca06fdca02ebe45cd6432cd0}\label{group___peripheral___registers___bits___definition_ga5d4a7079ca06fdca02ebe45cd6432cd0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHCSR\_USGFAULTPENDED@{SCB\_SHCSR\_USGFAULTPENDED}}
\index{SCB\_SHCSR\_USGFAULTPENDED@{SCB\_SHCSR\_USGFAULTPENDED}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_USGFAULTPENDED}{SCB\_SHCSR\_USGFAULTPENDED}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED~((uint32\+\_\+t)0x00001000)}

Usage Fault is pended \Hypertarget{group___peripheral___registers___bits___definition_ga60573307b1130b04328515e7763d46ae}\label{group___peripheral___registers___bits___definition_ga60573307b1130b04328515e7763d46ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHPR\_PRI\_N@{SCB\_SHPR\_PRI\_N}}
\index{SCB\_SHPR\_PRI\_N@{SCB\_SHPR\_PRI\_N}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHPR\_PRI\_N}{SCB\_SHPR\_PRI\_N}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+N~((uint32\+\_\+t)0x000000\+FF)}

Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor \Hypertarget{group___peripheral___registers___bits___definition_ga983c00520a6b78a9460ae3111dfa30e8}\label{group___peripheral___registers___bits___definition_ga983c00520a6b78a9460ae3111dfa30e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHPR\_PRI\_N1@{SCB\_SHPR\_PRI\_N1}}
\index{SCB\_SHPR\_PRI\_N1@{SCB\_SHPR\_PRI\_N1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHPR\_PRI\_N1}{SCB\_SHPR\_PRI\_N1}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+\+N1~((uint32\+\_\+t)0x0000\+FF00)}

Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved \Hypertarget{group___peripheral___registers___bits___definition_gab95e7b7b52dfa7c7a36f58aa0647b7fc}\label{group___peripheral___registers___bits___definition_gab95e7b7b52dfa7c7a36f58aa0647b7fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHPR\_PRI\_N2@{SCB\_SHPR\_PRI\_N2}}
\index{SCB\_SHPR\_PRI\_N2@{SCB\_SHPR\_PRI\_N2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHPR\_PRI\_N2}{SCB\_SHPR\_PRI\_N2}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+\+N2~((uint32\+\_\+t)0x00\+FF0000)}

Priority of system handler 6,10, and 14. Usage Fault, reserved and Pend\+SV \Hypertarget{group___peripheral___registers___bits___definition_ga1ddf910806ca32e520bffc56c4cbca4a}\label{group___peripheral___registers___bits___definition_ga1ddf910806ca32e520bffc56c4cbca4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_SHPR\_PRI\_N3@{SCB\_SHPR\_PRI\_N3}}
\index{SCB\_SHPR\_PRI\_N3@{SCB\_SHPR\_PRI\_N3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_SHPR\_PRI\_N3}{SCB\_SHPR\_PRI\_N3}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHPR\+\_\+\+PRI\+\_\+\+N3~((uint32\+\_\+t)0x\+FF000000)}

Priority of system handler 7,11, and 15. Reserved, SVCall and Sys\+Tick \Hypertarget{group___peripheral___registers___bits___definition_gadfbd687e656472904d65b6e76e60d32c}\label{group___peripheral___registers___bits___definition_gadfbd687e656472904d65b6e76e60d32c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_VTOR\_TBLBASE@{SCB\_VTOR\_TBLBASE}}
\index{SCB\_VTOR\_TBLBASE@{SCB\_VTOR\_TBLBASE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_VTOR\_TBLBASE}{SCB\_VTOR\_TBLBASE}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLBASE~((uint32\+\_\+t)0x20000000)}

Table base in code(0) or RAM(1) \texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*} Bit definition for SCB\+\_\+\+AIRCR register ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga1a53fe56449df9763635b9ef14ec4eef}\label{group___peripheral___registers___bits___definition_ga1a53fe56449df9763635b9ef14ec4eef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SCB\_VTOR\_TBLOFF@{SCB\_VTOR\_TBLOFF}}
\index{SCB\_VTOR\_TBLOFF@{SCB\_VTOR\_TBLOFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SCB\_VTOR\_TBLOFF}{SCB\_VTOR\_TBLOFF}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF~((uint32\+\_\+t)0x1\+FFFFF80)}

Vector table base offset field \Hypertarget{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}\label{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ARG\_CMDARG@{SDIO\_ARG\_CMDARG}}
\index{SDIO\_ARG\_CMDARG@{SDIO\_ARG\_CMDARG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ARG\_CMDARG}{SDIO\_ARG\_CMDARG}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ARG\+\_\+\+CMDARG~((uint32\+\_\+t)0x\+FFFFFFFF)}

Command argument \Hypertarget{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}\label{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_BYPASS@{SDIO\_CLKCR\_BYPASS}}
\index{SDIO\_CLKCR\_BYPASS@{SDIO\_CLKCR\_BYPASS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_BYPASS}{SDIO\_CLKCR\_BYPASS}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS~((uint16\+\_\+t)0x0400)}

Clock divider bypass enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}\label{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_CLKDIV@{SDIO\_CLKCR\_CLKDIV}}
\index{SDIO\_CLKCR\_CLKDIV@{SDIO\_CLKCR\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_CLKDIV}{SDIO\_CLKCR\_CLKDIV}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV~((uint16\+\_\+t)0x00\+FF)}

Clock divide factor \Hypertarget{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}\label{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_CLKEN@{SDIO\_CLKCR\_CLKEN}}
\index{SDIO\_CLKCR\_CLKEN@{SDIO\_CLKCR\_CLKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_CLKEN}{SDIO\_CLKCR\_CLKEN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN~((uint16\+\_\+t)0x0100)}

Clock enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}\label{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_HWFC\_EN@{SDIO\_CLKCR\_HWFC\_EN}}
\index{SDIO\_CLKCR\_HWFC\_EN@{SDIO\_CLKCR\_HWFC\_EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_HWFC\_EN}{SDIO\_CLKCR\_HWFC\_EN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN~((uint16\+\_\+t)0x4000)}

HW Flow Control enable \Hypertarget{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}\label{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_NEGEDGE@{SDIO\_CLKCR\_NEGEDGE}}
\index{SDIO\_CLKCR\_NEGEDGE@{SDIO\_CLKCR\_NEGEDGE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_NEGEDGE}{SDIO\_CLKCR\_NEGEDGE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE~((uint16\+\_\+t)0x2000)}

SDIO\+\_\+\+CK dephasing selection bit \Hypertarget{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}\label{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_PWRSAV@{SDIO\_CLKCR\_PWRSAV}}
\index{SDIO\_CLKCR\_PWRSAV@{SDIO\_CLKCR\_PWRSAV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_PWRSAV}{SDIO\_CLKCR\_PWRSAV}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV~((uint16\+\_\+t)0x0200)}

Power saving configuration bit \Hypertarget{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}\label{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_WIDBUS@{SDIO\_CLKCR\_WIDBUS}}
\index{SDIO\_CLKCR\_WIDBUS@{SDIO\_CLKCR\_WIDBUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_WIDBUS}{SDIO\_CLKCR\_WIDBUS}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS~((uint16\+\_\+t)0x1800)}

WIDBUS\mbox{[}1\+:0\mbox{]} bits (Wide bus mode enable bit) \Hypertarget{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}\label{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_WIDBUS\_0@{SDIO\_CLKCR\_WIDBUS\_0}}
\index{SDIO\_CLKCR\_WIDBUS\_0@{SDIO\_CLKCR\_WIDBUS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_WIDBUS\_0}{SDIO\_CLKCR\_WIDBUS\_0}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0~((uint16\+\_\+t)0x0800)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}\label{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_WIDBUS\_1@{SDIO\_CLKCR\_WIDBUS\_1}}
\index{SDIO\_CLKCR\_WIDBUS\_1@{SDIO\_CLKCR\_WIDBUS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_WIDBUS\_1}{SDIO\_CLKCR\_WIDBUS\_1}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1~((uint16\+\_\+t)0x1000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}\label{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_CEATACMD@{SDIO\_CMD\_CEATACMD}}
\index{SDIO\_CMD\_CEATACMD@{SDIO\_CMD\_CEATACMD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_CEATACMD}{SDIO\_CMD\_CEATACMD}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+CEATACMD~((uint16\+\_\+t)0x4000)}

CE-\/\+ATA command \Hypertarget{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}\label{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_CMDINDEX@{SDIO\_CMD\_CMDINDEX}}
\index{SDIO\_CMD\_CMDINDEX@{SDIO\_CMD\_CMDINDEX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_CMDINDEX}{SDIO\_CMD\_CMDINDEX}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX~((uint16\+\_\+t)0x003F)}

Command Index \Hypertarget{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}\label{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_CPSMEN@{SDIO\_CMD\_CPSMEN}}
\index{SDIO\_CMD\_CPSMEN@{SDIO\_CMD\_CPSMEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_CPSMEN}{SDIO\_CMD\_CPSMEN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+CPSMEN~((uint16\+\_\+t)0x0400)}

Command path state machine (CPSM) Enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}\label{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_ENCMDCOMPL@{SDIO\_CMD\_ENCMDCOMPL}}
\index{SDIO\_CMD\_ENCMDCOMPL@{SDIO\_CMD\_ENCMDCOMPL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_ENCMDCOMPL}{SDIO\_CMD\_ENCMDCOMPL}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL~((uint16\+\_\+t)0x1000)}

Enable CMD completion \Hypertarget{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}\label{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_NIEN@{SDIO\_CMD\_NIEN}}
\index{SDIO\_CMD\_NIEN@{SDIO\_CMD\_NIEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_NIEN}{SDIO\_CMD\_NIEN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+NIEN~((uint16\+\_\+t)0x2000)}

Not Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}\label{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_SDIOSUSPEND@{SDIO\_CMD\_SDIOSUSPEND}}
\index{SDIO\_CMD\_SDIOSUSPEND@{SDIO\_CMD\_SDIOSUSPEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_SDIOSUSPEND}{SDIO\_CMD\_SDIOSUSPEND}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND~((uint16\+\_\+t)0x0800)}

SD I/O suspend command \Hypertarget{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}\label{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITINT@{SDIO\_CMD\_WAITINT}}
\index{SDIO\_CMD\_WAITINT@{SDIO\_CMD\_WAITINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_WAITINT}{SDIO\_CMD\_WAITINT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITINT~((uint16\+\_\+t)0x0100)}

CPSM Waits for Interrupt Request \Hypertarget{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}\label{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITPEND@{SDIO\_CMD\_WAITPEND}}
\index{SDIO\_CMD\_WAITPEND@{SDIO\_CMD\_WAITPEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_WAITPEND}{SDIO\_CMD\_WAITPEND}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITPEND~((uint16\+\_\+t)0x0200)}

CPSM Waits for ends of data transfer (Cmd\+Pend internal signal) \Hypertarget{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}\label{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITRESP@{SDIO\_CMD\_WAITRESP}}
\index{SDIO\_CMD\_WAITRESP@{SDIO\_CMD\_WAITRESP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_WAITRESP}{SDIO\_CMD\_WAITRESP}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITRESP~((uint16\+\_\+t)0x00\+C0)}

WAITRESP\mbox{[}1\+:0\mbox{]} bits (Wait for response bits) \Hypertarget{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}\label{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITRESP\_0@{SDIO\_CMD\_WAITRESP\_0}}
\index{SDIO\_CMD\_WAITRESP\_0@{SDIO\_CMD\_WAITRESP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_WAITRESP\_0}{SDIO\_CMD\_WAITRESP\_0}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0~((uint16\+\_\+t)0x0040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}\label{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITRESP\_1@{SDIO\_CMD\_WAITRESP\_1}}
\index{SDIO\_CMD\_WAITRESP\_1@{SDIO\_CMD\_WAITRESP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_WAITRESP\_1}{SDIO\_CMD\_WAITRESP\_1}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1~((uint16\+\_\+t)0x0080)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}\label{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCOUNT\_DATACOUNT@{SDIO\_DCOUNT\_DATACOUNT}}
\index{SDIO\_DCOUNT\_DATACOUNT@{SDIO\_DCOUNT\_DATACOUNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCOUNT\_DATACOUNT}{SDIO\_DCOUNT\_DATACOUNT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT~((uint32\+\_\+t)0x01\+FFFFFF)}

Data count value \Hypertarget{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}\label{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE@{SDIO\_DCTRL\_DBLOCKSIZE}}
\index{SDIO\_DCTRL\_DBLOCKSIZE@{SDIO\_DCTRL\_DBLOCKSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DBLOCKSIZE}{SDIO\_DCTRL\_DBLOCKSIZE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE~((uint16\+\_\+t)0x00\+F0)}

DBLOCKSIZE\mbox{[}3\+:0\mbox{]} bits (Data block size) \Hypertarget{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}\label{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE\_0@{SDIO\_DCTRL\_DBLOCKSIZE\_0}}
\index{SDIO\_DCTRL\_DBLOCKSIZE\_0@{SDIO\_DCTRL\_DBLOCKSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DBLOCKSIZE\_0}{SDIO\_DCTRL\_DBLOCKSIZE\_0}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}\label{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE\_1@{SDIO\_DCTRL\_DBLOCKSIZE\_1}}
\index{SDIO\_DCTRL\_DBLOCKSIZE\_1@{SDIO\_DCTRL\_DBLOCKSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DBLOCKSIZE\_1}{SDIO\_DCTRL\_DBLOCKSIZE\_1}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}\label{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE\_2@{SDIO\_DCTRL\_DBLOCKSIZE\_2}}
\index{SDIO\_DCTRL\_DBLOCKSIZE\_2@{SDIO\_DCTRL\_DBLOCKSIZE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DBLOCKSIZE\_2}{SDIO\_DCTRL\_DBLOCKSIZE\_2}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2~((uint16\+\_\+t)0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}\label{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE\_3@{SDIO\_DCTRL\_DBLOCKSIZE\_3}}
\index{SDIO\_DCTRL\_DBLOCKSIZE\_3@{SDIO\_DCTRL\_DBLOCKSIZE\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DBLOCKSIZE\_3}{SDIO\_DCTRL\_DBLOCKSIZE\_3}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3~((uint16\+\_\+t)0x0080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}\label{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DMAEN@{SDIO\_DCTRL\_DMAEN}}
\index{SDIO\_DCTRL\_DMAEN@{SDIO\_DCTRL\_DMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DMAEN}{SDIO\_DCTRL\_DMAEN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN~((uint16\+\_\+t)0x0008)}

DMA enabled bit \Hypertarget{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}\label{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DTDIR@{SDIO\_DCTRL\_DTDIR}}
\index{SDIO\_DCTRL\_DTDIR@{SDIO\_DCTRL\_DTDIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DTDIR}{SDIO\_DCTRL\_DTDIR}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR~((uint16\+\_\+t)0x0002)}

Data transfer direction selection \Hypertarget{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}\label{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DTEN@{SDIO\_DCTRL\_DTEN}}
\index{SDIO\_DCTRL\_DTEN@{SDIO\_DCTRL\_DTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DTEN}{SDIO\_DCTRL\_DTEN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DTEN~((uint16\+\_\+t)0x0001)}

Data transfer enabled bit \Hypertarget{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}\label{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DTMODE@{SDIO\_DCTRL\_DTMODE}}
\index{SDIO\_DCTRL\_DTMODE@{SDIO\_DCTRL\_DTMODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DTMODE}{SDIO\_DCTRL\_DTMODE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE~((uint16\+\_\+t)0x0004)}

Data transfer mode selection \Hypertarget{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}\label{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_RWMOD@{SDIO\_DCTRL\_RWMOD}}
\index{SDIO\_DCTRL\_RWMOD@{SDIO\_DCTRL\_RWMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_RWMOD}{SDIO\_DCTRL\_RWMOD}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD~((uint16\+\_\+t)0x0400)}

Read wait mode \Hypertarget{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}\label{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_RWSTART@{SDIO\_DCTRL\_RWSTART}}
\index{SDIO\_DCTRL\_RWSTART@{SDIO\_DCTRL\_RWSTART}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_RWSTART}{SDIO\_DCTRL\_RWSTART}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART~((uint16\+\_\+t)0x0100)}

Read wait start \Hypertarget{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}\label{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_RWSTOP@{SDIO\_DCTRL\_RWSTOP}}
\index{SDIO\_DCTRL\_RWSTOP@{SDIO\_DCTRL\_RWSTOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_RWSTOP}{SDIO\_DCTRL\_RWSTOP}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP~((uint16\+\_\+t)0x0200)}

Read wait stop \Hypertarget{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}\label{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_SDIOEN@{SDIO\_DCTRL\_SDIOEN}}
\index{SDIO\_DCTRL\_SDIOEN@{SDIO\_DCTRL\_SDIOEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_SDIOEN}{SDIO\_DCTRL\_SDIOEN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN~((uint16\+\_\+t)0x0800)}

SD I/O enable functions \Hypertarget{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}\label{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DLEN\_DATALENGTH@{SDIO\_DLEN\_DATALENGTH}}
\index{SDIO\_DLEN\_DATALENGTH@{SDIO\_DLEN\_DATALENGTH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DLEN\_DATALENGTH}{SDIO\_DLEN\_DATALENGTH}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH~((uint32\+\_\+t)0x01\+FFFFFF)}

Data length value \Hypertarget{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}\label{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DTIMER\_DATATIME@{SDIO\_DTIMER\_DATATIME}}
\index{SDIO\_DTIMER\_DATATIME@{SDIO\_DTIMER\_DATATIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DTIMER\_DATATIME}{SDIO\_DTIMER\_DATATIME}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME~((uint32\+\_\+t)0x\+FFFFFFFF)}

Data timeout period. \Hypertarget{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}\label{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_FIFO\_FIFODATA@{SDIO\_FIFO\_FIFODATA}}
\index{SDIO\_FIFO\_FIFODATA@{SDIO\_FIFO\_FIFODATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_FIFO\_FIFODATA}{SDIO\_FIFO\_FIFODATA}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA~((uint32\+\_\+t)0x\+FFFFFFFF)}

Receive and transmit FIFO data \Hypertarget{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}\label{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_FIFOCNT\_FIFOCOUNT@{SDIO\_FIFOCNT\_FIFOCOUNT}}
\index{SDIO\_FIFOCNT\_FIFOCOUNT@{SDIO\_FIFOCNT\_FIFOCOUNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_FIFOCNT\_FIFOCOUNT}{SDIO\_FIFOCNT\_FIFOCOUNT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT~((uint32\+\_\+t)0x00\+FFFFFF)}

Remaining number of words to be written to or read from the FIFO \Hypertarget{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}\label{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CCRCFAILC@{SDIO\_ICR\_CCRCFAILC}}
\index{SDIO\_ICR\_CCRCFAILC@{SDIO\_ICR\_CCRCFAILC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_CCRCFAILC}{SDIO\_ICR\_CCRCFAILC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC~((uint32\+\_\+t)0x00000001)}

CCRCFAIL flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}\label{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CEATAENDC@{SDIO\_ICR\_CEATAENDC}}
\index{SDIO\_ICR\_CEATAENDC@{SDIO\_ICR\_CEATAENDC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_CEATAENDC}{SDIO\_ICR\_CEATAENDC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC~((uint32\+\_\+t)0x00800000)}

CEATAEND flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}\label{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CMDRENDC@{SDIO\_ICR\_CMDRENDC}}
\index{SDIO\_ICR\_CMDRENDC@{SDIO\_ICR\_CMDRENDC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_CMDRENDC}{SDIO\_ICR\_CMDRENDC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC~((uint32\+\_\+t)0x00000040)}

CMDREND flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}\label{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CMDSENTC@{SDIO\_ICR\_CMDSENTC}}
\index{SDIO\_ICR\_CMDSENTC@{SDIO\_ICR\_CMDSENTC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_CMDSENTC}{SDIO\_ICR\_CMDSENTC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC~((uint32\+\_\+t)0x00000080)}

CMDSENT flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}\label{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CTIMEOUTC@{SDIO\_ICR\_CTIMEOUTC}}
\index{SDIO\_ICR\_CTIMEOUTC@{SDIO\_ICR\_CTIMEOUTC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_CTIMEOUTC}{SDIO\_ICR\_CTIMEOUTC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC~((uint32\+\_\+t)0x00000004)}

CTIMEOUT flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}\label{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_DATAENDC@{SDIO\_ICR\_DATAENDC}}
\index{SDIO\_ICR\_DATAENDC@{SDIO\_ICR\_DATAENDC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_DATAENDC}{SDIO\_ICR\_DATAENDC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+DATAENDC~((uint32\+\_\+t)0x00000100)}

DATAEND flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}\label{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_DBCKENDC@{SDIO\_ICR\_DBCKENDC}}
\index{SDIO\_ICR\_DBCKENDC@{SDIO\_ICR\_DBCKENDC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_DBCKENDC}{SDIO\_ICR\_DBCKENDC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC~((uint32\+\_\+t)0x00000400)}

DBCKEND flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}\label{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_DCRCFAILC@{SDIO\_ICR\_DCRCFAILC}}
\index{SDIO\_ICR\_DCRCFAILC@{SDIO\_ICR\_DCRCFAILC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_DCRCFAILC}{SDIO\_ICR\_DCRCFAILC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC~((uint32\+\_\+t)0x00000002)}

DCRCFAIL flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}\label{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_DTIMEOUTC@{SDIO\_ICR\_DTIMEOUTC}}
\index{SDIO\_ICR\_DTIMEOUTC@{SDIO\_ICR\_DTIMEOUTC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_DTIMEOUTC}{SDIO\_ICR\_DTIMEOUTC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC~((uint32\+\_\+t)0x00000008)}

DTIMEOUT flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}\label{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_RXOVERRC@{SDIO\_ICR\_RXOVERRC}}
\index{SDIO\_ICR\_RXOVERRC@{SDIO\_ICR\_RXOVERRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_RXOVERRC}{SDIO\_ICR\_RXOVERRC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC~((uint32\+\_\+t)0x00000020)}

RXOVERR flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}\label{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_SDIOITC@{SDIO\_ICR\_SDIOITC}}
\index{SDIO\_ICR\_SDIOITC@{SDIO\_ICR\_SDIOITC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_SDIOITC}{SDIO\_ICR\_SDIOITC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+SDIOITC~((uint32\+\_\+t)0x00400000)}

SDIOIT flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}\label{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_STBITERRC@{SDIO\_ICR\_STBITERRC}}
\index{SDIO\_ICR\_STBITERRC@{SDIO\_ICR\_STBITERRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_STBITERRC}{SDIO\_ICR\_STBITERRC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+STBITERRC~((uint32\+\_\+t)0x00000200)}

STBITERR flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}\label{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_TXUNDERRC@{SDIO\_ICR\_TXUNDERRC}}
\index{SDIO\_ICR\_TXUNDERRC@{SDIO\_ICR\_TXUNDERRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_TXUNDERRC}{SDIO\_ICR\_TXUNDERRC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC~((uint32\+\_\+t)0x00000010)}

TXUNDERR flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}\label{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CCRCFAILIE@{SDIO\_MASK\_CCRCFAILIE}}
\index{SDIO\_MASK\_CCRCFAILIE@{SDIO\_MASK\_CCRCFAILIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_CCRCFAILIE}{SDIO\_MASK\_CCRCFAILIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE~((uint32\+\_\+t)0x00000001)}

Command CRC Fail Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}\label{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CEATAENDIE@{SDIO\_MASK\_CEATAENDIE}}
\index{SDIO\_MASK\_CEATAENDIE@{SDIO\_MASK\_CEATAENDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_CEATAENDIE}{SDIO\_MASK\_CEATAENDIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE~((uint32\+\_\+t)0x00800000)}

CE-\/\+ATA command completion signal received Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}\label{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CMDACTIE@{SDIO\_MASK\_CMDACTIE}}
\index{SDIO\_MASK\_CMDACTIE@{SDIO\_MASK\_CMDACTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_CMDACTIE}{SDIO\_MASK\_CMDACTIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE~((uint32\+\_\+t)0x00000800)}

Command Acting Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}\label{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CMDRENDIE@{SDIO\_MASK\_CMDRENDIE}}
\index{SDIO\_MASK\_CMDRENDIE@{SDIO\_MASK\_CMDRENDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_CMDRENDIE}{SDIO\_MASK\_CMDRENDIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE~((uint32\+\_\+t)0x00000040)}

Command Response Received Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}\label{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CMDSENTIE@{SDIO\_MASK\_CMDSENTIE}}
\index{SDIO\_MASK\_CMDSENTIE@{SDIO\_MASK\_CMDSENTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_CMDSENTIE}{SDIO\_MASK\_CMDSENTIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE~((uint32\+\_\+t)0x00000080)}

Command Sent Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}\label{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CTIMEOUTIE@{SDIO\_MASK\_CTIMEOUTIE}}
\index{SDIO\_MASK\_CTIMEOUTIE@{SDIO\_MASK\_CTIMEOUTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_CTIMEOUTIE}{SDIO\_MASK\_CTIMEOUTIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE~((uint32\+\_\+t)0x00000004)}

Command Time\+Out Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}\label{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_DATAENDIE@{SDIO\_MASK\_DATAENDIE}}
\index{SDIO\_MASK\_DATAENDIE@{SDIO\_MASK\_DATAENDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_DATAENDIE}{SDIO\_MASK\_DATAENDIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE~((uint32\+\_\+t)0x00000100)}

Data End Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}\label{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_DBCKENDIE@{SDIO\_MASK\_DBCKENDIE}}
\index{SDIO\_MASK\_DBCKENDIE@{SDIO\_MASK\_DBCKENDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_DBCKENDIE}{SDIO\_MASK\_DBCKENDIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE~((uint32\+\_\+t)0x00000400)}

Data Block End Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}\label{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_DCRCFAILIE@{SDIO\_MASK\_DCRCFAILIE}}
\index{SDIO\_MASK\_DCRCFAILIE@{SDIO\_MASK\_DCRCFAILIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_DCRCFAILIE}{SDIO\_MASK\_DCRCFAILIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE~((uint32\+\_\+t)0x00000002)}

Data CRC Fail Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}\label{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_DTIMEOUTIE@{SDIO\_MASK\_DTIMEOUTIE}}
\index{SDIO\_MASK\_DTIMEOUTIE@{SDIO\_MASK\_DTIMEOUTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_DTIMEOUTIE}{SDIO\_MASK\_DTIMEOUTIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE~((uint32\+\_\+t)0x00000008)}

Data Time\+Out Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}\label{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXACTIE@{SDIO\_MASK\_RXACTIE}}
\index{SDIO\_MASK\_RXACTIE@{SDIO\_MASK\_RXACTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_RXACTIE}{SDIO\_MASK\_RXACTIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXACTIE~((uint32\+\_\+t)0x00002000)}

Data receive acting interrupt enabled \Hypertarget{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}\label{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXDAVLIE@{SDIO\_MASK\_RXDAVLIE}}
\index{SDIO\_MASK\_RXDAVLIE@{SDIO\_MASK\_RXDAVLIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_RXDAVLIE}{SDIO\_MASK\_RXDAVLIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE~((uint32\+\_\+t)0x00200000)}

Data available in Rx FIFO interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}\label{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXFIFOEIE@{SDIO\_MASK\_RXFIFOEIE}}
\index{SDIO\_MASK\_RXFIFOEIE@{SDIO\_MASK\_RXFIFOEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_RXFIFOEIE}{SDIO\_MASK\_RXFIFOEIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE~((uint32\+\_\+t)0x00080000)}

Rx FIFO Empty interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}\label{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXFIFOFIE@{SDIO\_MASK\_RXFIFOFIE}}
\index{SDIO\_MASK\_RXFIFOFIE@{SDIO\_MASK\_RXFIFOFIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_RXFIFOFIE}{SDIO\_MASK\_RXFIFOFIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE~((uint32\+\_\+t)0x00020000)}

Rx FIFO Full interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}\label{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXFIFOHFIE@{SDIO\_MASK\_RXFIFOHFIE}}
\index{SDIO\_MASK\_RXFIFOHFIE@{SDIO\_MASK\_RXFIFOHFIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_RXFIFOHFIE}{SDIO\_MASK\_RXFIFOHFIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE~((uint32\+\_\+t)0x00008000)}

Rx FIFO Half Full interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}\label{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXOVERRIE@{SDIO\_MASK\_RXOVERRIE}}
\index{SDIO\_MASK\_RXOVERRIE@{SDIO\_MASK\_RXOVERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_RXOVERRIE}{SDIO\_MASK\_RXOVERRIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE~((uint32\+\_\+t)0x00000020)}

Rx FIFO Over\+Run Error Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}\label{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_SDIOITIE@{SDIO\_MASK\_SDIOITIE}}
\index{SDIO\_MASK\_SDIOITIE@{SDIO\_MASK\_SDIOITIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_SDIOITIE}{SDIO\_MASK\_SDIOITIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE~((uint32\+\_\+t)0x00400000)}

SDIO Mode Interrupt Received interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}\label{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_STBITERRIE@{SDIO\_MASK\_STBITERRIE}}
\index{SDIO\_MASK\_STBITERRIE@{SDIO\_MASK\_STBITERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_STBITERRIE}{SDIO\_MASK\_STBITERRIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE~((uint32\+\_\+t)0x00000200)}

Start Bit Error Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}\label{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXACTIE@{SDIO\_MASK\_TXACTIE}}
\index{SDIO\_MASK\_TXACTIE@{SDIO\_MASK\_TXACTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_TXACTIE}{SDIO\_MASK\_TXACTIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXACTIE~((uint32\+\_\+t)0x00001000)}

Data Transmit Acting Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}\label{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXDAVLIE@{SDIO\_MASK\_TXDAVLIE}}
\index{SDIO\_MASK\_TXDAVLIE@{SDIO\_MASK\_TXDAVLIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_TXDAVLIE}{SDIO\_MASK\_TXDAVLIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE~((uint32\+\_\+t)0x00100000)}

Data available in Tx FIFO interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}\label{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXFIFOEIE@{SDIO\_MASK\_TXFIFOEIE}}
\index{SDIO\_MASK\_TXFIFOEIE@{SDIO\_MASK\_TXFIFOEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_TXFIFOEIE}{SDIO\_MASK\_TXFIFOEIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE~((uint32\+\_\+t)0x00040000)}

Tx FIFO Empty interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}\label{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXFIFOFIE@{SDIO\_MASK\_TXFIFOFIE}}
\index{SDIO\_MASK\_TXFIFOFIE@{SDIO\_MASK\_TXFIFOFIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_TXFIFOFIE}{SDIO\_MASK\_TXFIFOFIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE~((uint32\+\_\+t)0x00010000)}

Tx FIFO Full interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}\label{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXFIFOHEIE@{SDIO\_MASK\_TXFIFOHEIE}}
\index{SDIO\_MASK\_TXFIFOHEIE@{SDIO\_MASK\_TXFIFOHEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_TXFIFOHEIE}{SDIO\_MASK\_TXFIFOHEIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE~((uint32\+\_\+t)0x00004000)}

Tx FIFO Half Empty interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}\label{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXUNDERRIE@{SDIO\_MASK\_TXUNDERRIE}}
\index{SDIO\_MASK\_TXUNDERRIE@{SDIO\_MASK\_TXUNDERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_TXUNDERRIE}{SDIO\_MASK\_TXUNDERRIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE~((uint32\+\_\+t)0x00000010)}

Tx FIFO Under\+Run Error Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}\label{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_POWER\_PWRCTRL@{SDIO\_POWER\_PWRCTRL}}
\index{SDIO\_POWER\_PWRCTRL@{SDIO\_POWER\_PWRCTRL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_POWER\_PWRCTRL}{SDIO\_POWER\_PWRCTRL}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL~((uint8\+\_\+t)0x03)}

PWRCTRL\mbox{[}1\+:0\mbox{]} bits (Power supply control bits) \Hypertarget{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}\label{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_POWER\_PWRCTRL\_0@{SDIO\_POWER\_PWRCTRL\_0}}
\index{SDIO\_POWER\_PWRCTRL\_0@{SDIO\_POWER\_PWRCTRL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_POWER\_PWRCTRL\_0}{SDIO\_POWER\_PWRCTRL\_0}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0~((uint8\+\_\+t)0x01)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}\label{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_POWER\_PWRCTRL\_1@{SDIO\_POWER\_PWRCTRL\_1}}
\index{SDIO\_POWER\_PWRCTRL\_1@{SDIO\_POWER\_PWRCTRL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_POWER\_PWRCTRL\_1}{SDIO\_POWER\_PWRCTRL\_1}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1~((uint8\+\_\+t)0x02)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}\label{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP0\_CARDSTATUS0@{SDIO\_RESP0\_CARDSTATUS0}}
\index{SDIO\_RESP0\_CARDSTATUS0@{SDIO\_RESP0\_CARDSTATUS0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_RESP0\_CARDSTATUS0}{SDIO\_RESP0\_CARDSTATUS0}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0~((uint32\+\_\+t)0x\+FFFFFFFF)}

Card Status \Hypertarget{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}\label{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP1\_CARDSTATUS1@{SDIO\_RESP1\_CARDSTATUS1}}
\index{SDIO\_RESP1\_CARDSTATUS1@{SDIO\_RESP1\_CARDSTATUS1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_RESP1\_CARDSTATUS1}{SDIO\_RESP1\_CARDSTATUS1}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1~((uint32\+\_\+t)0x\+FFFFFFFF)}

Card Status \Hypertarget{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}\label{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP2\_CARDSTATUS2@{SDIO\_RESP2\_CARDSTATUS2}}
\index{SDIO\_RESP2\_CARDSTATUS2@{SDIO\_RESP2\_CARDSTATUS2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_RESP2\_CARDSTATUS2}{SDIO\_RESP2\_CARDSTATUS2}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2~((uint32\+\_\+t)0x\+FFFFFFFF)}

Card Status \Hypertarget{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}\label{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP3\_CARDSTATUS3@{SDIO\_RESP3\_CARDSTATUS3}}
\index{SDIO\_RESP3\_CARDSTATUS3@{SDIO\_RESP3\_CARDSTATUS3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_RESP3\_CARDSTATUS3}{SDIO\_RESP3\_CARDSTATUS3}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3~((uint32\+\_\+t)0x\+FFFFFFFF)}

Card Status \Hypertarget{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}\label{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP4\_CARDSTATUS4@{SDIO\_RESP4\_CARDSTATUS4}}
\index{SDIO\_RESP4\_CARDSTATUS4@{SDIO\_RESP4\_CARDSTATUS4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_RESP4\_CARDSTATUS4}{SDIO\_RESP4\_CARDSTATUS4}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4~((uint32\+\_\+t)0x\+FFFFFFFF)}

Card Status \Hypertarget{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}\label{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESPCMD\_RESPCMD@{SDIO\_RESPCMD\_RESPCMD}}
\index{SDIO\_RESPCMD\_RESPCMD@{SDIO\_RESPCMD\_RESPCMD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_RESPCMD\_RESPCMD}{SDIO\_RESPCMD\_RESPCMD}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD~((uint8\+\_\+t)0x3F)}

Response command index \Hypertarget{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}\label{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CCRCFAIL@{SDIO\_STA\_CCRCFAIL}}
\index{SDIO\_STA\_CCRCFAIL@{SDIO\_STA\_CCRCFAIL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_CCRCFAIL}{SDIO\_STA\_CCRCFAIL}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL~((uint32\+\_\+t)0x00000001)}

Command response received (CRC check failed) \Hypertarget{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}\label{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CEATAEND@{SDIO\_STA\_CEATAEND}}
\index{SDIO\_STA\_CEATAEND@{SDIO\_STA\_CEATAEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_CEATAEND}{SDIO\_STA\_CEATAEND}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CEATAEND~((uint32\+\_\+t)0x00800000)}

CE-\/\+ATA command completion signal received for CMD61 \Hypertarget{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}\label{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CMDACT@{SDIO\_STA\_CMDACT}}
\index{SDIO\_STA\_CMDACT@{SDIO\_STA\_CMDACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_CMDACT}{SDIO\_STA\_CMDACT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CMDACT~((uint32\+\_\+t)0x00000800)}

Command transfer in progress \Hypertarget{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}\label{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CMDREND@{SDIO\_STA\_CMDREND}}
\index{SDIO\_STA\_CMDREND@{SDIO\_STA\_CMDREND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_CMDREND}{SDIO\_STA\_CMDREND}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CMDREND~((uint32\+\_\+t)0x00000040)}

Command response received (CRC check passed) \Hypertarget{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}\label{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CMDSENT@{SDIO\_STA\_CMDSENT}}
\index{SDIO\_STA\_CMDSENT@{SDIO\_STA\_CMDSENT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_CMDSENT}{SDIO\_STA\_CMDSENT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CMDSENT~((uint32\+\_\+t)0x00000080)}

Command sent (no response required) \Hypertarget{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}\label{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CTIMEOUT@{SDIO\_STA\_CTIMEOUT}}
\index{SDIO\_STA\_CTIMEOUT@{SDIO\_STA\_CTIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_CTIMEOUT}{SDIO\_STA\_CTIMEOUT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT~((uint32\+\_\+t)0x00000004)}

Command response timeout \Hypertarget{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}\label{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_DATAEND@{SDIO\_STA\_DATAEND}}
\index{SDIO\_STA\_DATAEND@{SDIO\_STA\_DATAEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_DATAEND}{SDIO\_STA\_DATAEND}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+DATAEND~((uint32\+\_\+t)0x00000100)}

Data end (data counter, SDIDCOUNT, is zero) \Hypertarget{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}\label{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_DBCKEND@{SDIO\_STA\_DBCKEND}}
\index{SDIO\_STA\_DBCKEND@{SDIO\_STA\_DBCKEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_DBCKEND}{SDIO\_STA\_DBCKEND}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+DBCKEND~((uint32\+\_\+t)0x00000400)}

Data block sent/received (CRC check passed) \Hypertarget{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}\label{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_DCRCFAIL@{SDIO\_STA\_DCRCFAIL}}
\index{SDIO\_STA\_DCRCFAIL@{SDIO\_STA\_DCRCFAIL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_DCRCFAIL}{SDIO\_STA\_DCRCFAIL}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL~((uint32\+\_\+t)0x00000002)}

Data block sent/received (CRC check failed) \Hypertarget{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}\label{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_DTIMEOUT@{SDIO\_STA\_DTIMEOUT}}
\index{SDIO\_STA\_DTIMEOUT@{SDIO\_STA\_DTIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_DTIMEOUT}{SDIO\_STA\_DTIMEOUT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT~((uint32\+\_\+t)0x00000008)}

Data timeout \Hypertarget{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}\label{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXACT@{SDIO\_STA\_RXACT}}
\index{SDIO\_STA\_RXACT@{SDIO\_STA\_RXACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_RXACT}{SDIO\_STA\_RXACT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXACT~((uint32\+\_\+t)0x00002000)}

Data receive in progress \Hypertarget{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}\label{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXDAVL@{SDIO\_STA\_RXDAVL}}
\index{SDIO\_STA\_RXDAVL@{SDIO\_STA\_RXDAVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_RXDAVL}{SDIO\_STA\_RXDAVL}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXDAVL~((uint32\+\_\+t)0x00200000)}

Data available in receive FIFO \Hypertarget{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}\label{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXFIFOE@{SDIO\_STA\_RXFIFOE}}
\index{SDIO\_STA\_RXFIFOE@{SDIO\_STA\_RXFIFOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_RXFIFOE}{SDIO\_STA\_RXFIFOE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXFIFOE~((uint32\+\_\+t)0x00080000)}

Receive FIFO empty \Hypertarget{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}\label{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXFIFOF@{SDIO\_STA\_RXFIFOF}}
\index{SDIO\_STA\_RXFIFOF@{SDIO\_STA\_RXFIFOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_RXFIFOF}{SDIO\_STA\_RXFIFOF}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXFIFOF~((uint32\+\_\+t)0x00020000)}

Receive FIFO full \Hypertarget{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}\label{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXFIFOHF@{SDIO\_STA\_RXFIFOHF}}
\index{SDIO\_STA\_RXFIFOHF@{SDIO\_STA\_RXFIFOHF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_RXFIFOHF}{SDIO\_STA\_RXFIFOHF}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF~((uint32\+\_\+t)0x00008000)}

Receive FIFO Half Full\+: there are at least 8 words in the FIFO \Hypertarget{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}\label{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXOVERR@{SDIO\_STA\_RXOVERR}}
\index{SDIO\_STA\_RXOVERR@{SDIO\_STA\_RXOVERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_RXOVERR}{SDIO\_STA\_RXOVERR}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXOVERR~((uint32\+\_\+t)0x00000020)}

Received FIFO overrun error \Hypertarget{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}\label{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_SDIOIT@{SDIO\_STA\_SDIOIT}}
\index{SDIO\_STA\_SDIOIT@{SDIO\_STA\_SDIOIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_SDIOIT}{SDIO\_STA\_SDIOIT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+SDIOIT~((uint32\+\_\+t)0x00400000)}

SDIO interrupt received \Hypertarget{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}\label{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_STBITERR@{SDIO\_STA\_STBITERR}}
\index{SDIO\_STA\_STBITERR@{SDIO\_STA\_STBITERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_STBITERR}{SDIO\_STA\_STBITERR}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+STBITERR~((uint32\+\_\+t)0x00000200)}

Start bit not detected on all data signals in wide bus mode \Hypertarget{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}\label{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXACT@{SDIO\_STA\_TXACT}}
\index{SDIO\_STA\_TXACT@{SDIO\_STA\_TXACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_TXACT}{SDIO\_STA\_TXACT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXACT~((uint32\+\_\+t)0x00001000)}

Data transmit in progress \Hypertarget{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}\label{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXDAVL@{SDIO\_STA\_TXDAVL}}
\index{SDIO\_STA\_TXDAVL@{SDIO\_STA\_TXDAVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_TXDAVL}{SDIO\_STA\_TXDAVL}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXDAVL~((uint32\+\_\+t)0x00100000)}

Data available in transmit FIFO \Hypertarget{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}\label{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXFIFOE@{SDIO\_STA\_TXFIFOE}}
\index{SDIO\_STA\_TXFIFOE@{SDIO\_STA\_TXFIFOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_TXFIFOE}{SDIO\_STA\_TXFIFOE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXFIFOE~((uint32\+\_\+t)0x00040000)}

Transmit FIFO empty \Hypertarget{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}\label{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXFIFOF@{SDIO\_STA\_TXFIFOF}}
\index{SDIO\_STA\_TXFIFOF@{SDIO\_STA\_TXFIFOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_TXFIFOF}{SDIO\_STA\_TXFIFOF}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXFIFOF~((uint32\+\_\+t)0x00010000)}

Transmit FIFO full \Hypertarget{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}\label{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXFIFOHE@{SDIO\_STA\_TXFIFOHE}}
\index{SDIO\_STA\_TXFIFOHE@{SDIO\_STA\_TXFIFOHE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_TXFIFOHE}{SDIO\_STA\_TXFIFOHE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE~((uint32\+\_\+t)0x00004000)}

Transmit FIFO Half Empty\+: at least 8 words can be written into the FIFO \Hypertarget{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}\label{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXUNDERR@{SDIO\_STA\_TXUNDERR}}
\index{SDIO\_STA\_TXUNDERR@{SDIO\_STA\_TXUNDERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_TXUNDERR}{SDIO\_STA\_TXUNDERR}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXUNDERR~((uint32\+\_\+t)0x00000010)}

Transmit FIFO underrun error \Hypertarget{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}\label{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BIDIMODE@{SPI\_CR1\_BIDIMODE}}
\index{SPI\_CR1\_BIDIMODE@{SPI\_CR1\_BIDIMODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_BIDIMODE}{SPI\_CR1\_BIDIMODE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BIDIMODE~((uint16\+\_\+t)0x8000)}

Bidirectional data mode enable \Hypertarget{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}\label{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BIDIOE@{SPI\_CR1\_BIDIOE}}
\index{SPI\_CR1\_BIDIOE@{SPI\_CR1\_BIDIOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_BIDIOE}{SPI\_CR1\_BIDIOE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BIDIOE~((uint16\+\_\+t)0x4000)}

Output enable in bidirectional mode \Hypertarget{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}\label{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BR@{SPI\_CR1\_BR}}
\index{SPI\_CR1\_BR@{SPI\_CR1\_BR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_BR}{SPI\_CR1\_BR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR~((uint16\+\_\+t)0x0038)}

BR\mbox{[}2\+:0\mbox{]} bits (Baud Rate Control) \Hypertarget{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}\label{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BR\_0@{SPI\_CR1\_BR\_0}}
\index{SPI\_CR1\_BR\_0@{SPI\_CR1\_BR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_BR\_0}{SPI\_CR1\_BR\_0}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0~((uint16\+\_\+t)0x0008)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}\label{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BR\_1@{SPI\_CR1\_BR\_1}}
\index{SPI\_CR1\_BR\_1@{SPI\_CR1\_BR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_BR\_1}{SPI\_CR1\_BR\_1}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1~((uint16\+\_\+t)0x0010)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}\label{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BR\_2@{SPI\_CR1\_BR\_2}}
\index{SPI\_CR1\_BR\_2@{SPI\_CR1\_BR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_BR\_2}{SPI\_CR1\_BR\_2}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2~((uint16\+\_\+t)0x0020)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}\label{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_CPHA@{SPI\_CR1\_CPHA}}
\index{SPI\_CR1\_CPHA@{SPI\_CR1\_CPHA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_CPHA}{SPI\_CR1\_CPHA}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CPHA~((uint16\+\_\+t)0x0001)}

Clock Phase \Hypertarget{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}\label{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_CPOL@{SPI\_CR1\_CPOL}}
\index{SPI\_CR1\_CPOL@{SPI\_CR1\_CPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_CPOL}{SPI\_CR1\_CPOL}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CPOL~((uint16\+\_\+t)0x0002)}

Clock Polarity \Hypertarget{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}\label{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_CRCEN@{SPI\_CR1\_CRCEN}}
\index{SPI\_CR1\_CRCEN@{SPI\_CR1\_CRCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_CRCEN}{SPI\_CR1\_CRCEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CRCEN~((uint16\+\_\+t)0x2000)}

Hardware CRC calculation enable \Hypertarget{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}\label{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_CRCNEXT@{SPI\_CR1\_CRCNEXT}}
\index{SPI\_CR1\_CRCNEXT@{SPI\_CR1\_CRCNEXT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_CRCNEXT}{SPI\_CR1\_CRCNEXT}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CRCNEXT~((uint16\+\_\+t)0x1000)}

Transmit CRC next \Hypertarget{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}\label{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_DFF@{SPI\_CR1\_DFF}}
\index{SPI\_CR1\_DFF@{SPI\_CR1\_DFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_DFF}{SPI\_CR1\_DFF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+DFF~((uint16\+\_\+t)0x0800)}

Data Frame Format \Hypertarget{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}\label{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_LSBFIRST@{SPI\_CR1\_LSBFIRST}}
\index{SPI\_CR1\_LSBFIRST@{SPI\_CR1\_LSBFIRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_LSBFIRST}{SPI\_CR1\_LSBFIRST}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+LSBFIRST~((uint16\+\_\+t)0x0080)}

Frame Format \Hypertarget{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}\label{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_MSTR@{SPI\_CR1\_MSTR}}
\index{SPI\_CR1\_MSTR@{SPI\_CR1\_MSTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_MSTR}{SPI\_CR1\_MSTR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+MSTR~((uint16\+\_\+t)0x0004)}

Master Selection \Hypertarget{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}\label{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_RXONLY@{SPI\_CR1\_RXONLY}}
\index{SPI\_CR1\_RXONLY@{SPI\_CR1\_RXONLY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_RXONLY}{SPI\_CR1\_RXONLY}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+RXONLY~((uint16\+\_\+t)0x0400)}

Receive only \Hypertarget{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}\label{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_SPE@{SPI\_CR1\_SPE}}
\index{SPI\_CR1\_SPE@{SPI\_CR1\_SPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_SPE}{SPI\_CR1\_SPE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+SPE~((uint16\+\_\+t)0x0040)}

SPI Enable \Hypertarget{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}\label{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_SSI@{SPI\_CR1\_SSI}}
\index{SPI\_CR1\_SSI@{SPI\_CR1\_SSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_SSI}{SPI\_CR1\_SSI}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+SSI~((uint16\+\_\+t)0x0100)}

Internal slave select \Hypertarget{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}\label{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_SSM@{SPI\_CR1\_SSM}}
\index{SPI\_CR1\_SSM@{SPI\_CR1\_SSM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_SSM}{SPI\_CR1\_SSM}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+SSM~((uint16\+\_\+t)0x0200)}

Software slave management \Hypertarget{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}\label{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_ERRIE@{SPI\_CR2\_ERRIE}}
\index{SPI\_CR2\_ERRIE@{SPI\_CR2\_ERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_ERRIE}{SPI\_CR2\_ERRIE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+ERRIE~((uint8\+\_\+t)0x20)}

Error Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}\label{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_RXDMAEN@{SPI\_CR2\_RXDMAEN}}
\index{SPI\_CR2\_RXDMAEN@{SPI\_CR2\_RXDMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_RXDMAEN}{SPI\_CR2\_RXDMAEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+RXDMAEN~((uint8\+\_\+t)0x01)}

Rx Buffer DMA Enable \Hypertarget{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}\label{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_RXNEIE@{SPI\_CR2\_RXNEIE}}
\index{SPI\_CR2\_RXNEIE@{SPI\_CR2\_RXNEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_RXNEIE}{SPI\_CR2\_RXNEIE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+RXNEIE~((uint8\+\_\+t)0x40)}

RX buffer Not Empty Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}\label{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_SSOE@{SPI\_CR2\_SSOE}}
\index{SPI\_CR2\_SSOE@{SPI\_CR2\_SSOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_SSOE}{SPI\_CR2\_SSOE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+SSOE~((uint8\+\_\+t)0x04)}

SS Output Enable \Hypertarget{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}\label{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_TXDMAEN@{SPI\_CR2\_TXDMAEN}}
\index{SPI\_CR2\_TXDMAEN@{SPI\_CR2\_TXDMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_TXDMAEN}{SPI\_CR2\_TXDMAEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+TXDMAEN~((uint8\+\_\+t)0x02)}

Tx Buffer DMA Enable \Hypertarget{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}\label{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_TXEIE@{SPI\_CR2\_TXEIE}}
\index{SPI\_CR2\_TXEIE@{SPI\_CR2\_TXEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_TXEIE}{SPI\_CR2\_TXEIE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+TXEIE~((uint8\+\_\+t)0x80)}

Tx buffer Empty Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}\label{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CRCPR\_CRCPOLY@{SPI\_CRCPR\_CRCPOLY}}
\index{SPI\_CRCPR\_CRCPOLY@{SPI\_CRCPR\_CRCPOLY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CRCPR\_CRCPOLY}{SPI\_CRCPR\_CRCPOLY}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY~((uint16\+\_\+t)0x\+FFFF)}

CRC polynomial register \Hypertarget{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}\label{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_DR\_DR@{SPI\_DR\_DR}}
\index{SPI\_DR\_DR@{SPI\_DR\_DR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_DR\_DR}{SPI\_DR\_DR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+DR\+\_\+\+DR~((uint16\+\_\+t)0x\+FFFF)}

Data Register \Hypertarget{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}\label{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_CHLEN@{SPI\_I2SCFGR\_CHLEN}}
\index{SPI\_I2SCFGR\_CHLEN@{SPI\_I2SCFGR\_CHLEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_CHLEN}{SPI\_I2SCFGR\_CHLEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN~((uint16\+\_\+t)0x0001)}

Channel length (number of bits per audio channel) \Hypertarget{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}\label{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_CKPOL@{SPI\_I2SCFGR\_CKPOL}}
\index{SPI\_I2SCFGR\_CKPOL@{SPI\_I2SCFGR\_CKPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_CKPOL}{SPI\_I2SCFGR\_CKPOL}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL~((uint16\+\_\+t)0x0008)}

steady state clock polarity \Hypertarget{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}\label{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_DATLEN@{SPI\_I2SCFGR\_DATLEN}}
\index{SPI\_I2SCFGR\_DATLEN@{SPI\_I2SCFGR\_DATLEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_DATLEN}{SPI\_I2SCFGR\_DATLEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN~((uint16\+\_\+t)0x0006)}

DATLEN\mbox{[}1\+:0\mbox{]} bits (Data length to be transferred) \Hypertarget{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}\label{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_DATLEN\_0@{SPI\_I2SCFGR\_DATLEN\_0}}
\index{SPI\_I2SCFGR\_DATLEN\_0@{SPI\_I2SCFGR\_DATLEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_DATLEN\_0}{SPI\_I2SCFGR\_DATLEN\_0}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0~((uint16\+\_\+t)0x0002)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}\label{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_DATLEN\_1@{SPI\_I2SCFGR\_DATLEN\_1}}
\index{SPI\_I2SCFGR\_DATLEN\_1@{SPI\_I2SCFGR\_DATLEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_DATLEN\_1}{SPI\_I2SCFGR\_DATLEN\_1}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1~((uint16\+\_\+t)0x0004)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}\label{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SCFG@{SPI\_I2SCFGR\_I2SCFG}}
\index{SPI\_I2SCFGR\_I2SCFG@{SPI\_I2SCFGR\_I2SCFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SCFG}{SPI\_I2SCFGR\_I2SCFG}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG~((uint16\+\_\+t)0x0300)}

I2\+SCFG\mbox{[}1\+:0\mbox{]} bits (I2S configuration mode) \Hypertarget{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}\label{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SCFG\_0@{SPI\_I2SCFGR\_I2SCFG\_0}}
\index{SPI\_I2SCFGR\_I2SCFG\_0@{SPI\_I2SCFGR\_I2SCFG\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SCFG\_0}{SPI\_I2SCFGR\_I2SCFG\_0}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}\label{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SCFG\_1@{SPI\_I2SCFGR\_I2SCFG\_1}}
\index{SPI\_I2SCFGR\_I2SCFG\_1@{SPI\_I2SCFGR\_I2SCFG\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SCFG\_1}{SPI\_I2SCFGR\_I2SCFG\_1}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}\label{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SE@{SPI\_I2SCFGR\_I2SE}}
\index{SPI\_I2SCFGR\_I2SE@{SPI\_I2SCFGR\_I2SE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SE}{SPI\_I2SCFGR\_I2SE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE~((uint16\+\_\+t)0x0400)}

I2S Enable \Hypertarget{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}\label{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SMOD@{SPI\_I2SCFGR\_I2SMOD}}
\index{SPI\_I2SCFGR\_I2SMOD@{SPI\_I2SCFGR\_I2SMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SMOD}{SPI\_I2SCFGR\_I2SMOD}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD~((uint16\+\_\+t)0x0800)}

I2S mode selection \Hypertarget{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}\label{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SSTD@{SPI\_I2SCFGR\_I2SSTD}}
\index{SPI\_I2SCFGR\_I2SSTD@{SPI\_I2SCFGR\_I2SSTD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SSTD}{SPI\_I2SCFGR\_I2SSTD}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD~((uint16\+\_\+t)0x0030)}

I2\+SSTD\mbox{[}1\+:0\mbox{]} bits (I2S standard selection) \Hypertarget{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}\label{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SSTD\_0@{SPI\_I2SCFGR\_I2SSTD\_0}}
\index{SPI\_I2SCFGR\_I2SSTD\_0@{SPI\_I2SCFGR\_I2SSTD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SSTD\_0}{SPI\_I2SCFGR\_I2SSTD\_0}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}\label{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SSTD\_1@{SPI\_I2SCFGR\_I2SSTD\_1}}
\index{SPI\_I2SCFGR\_I2SSTD\_1@{SPI\_I2SCFGR\_I2SSTD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SSTD\_1}{SPI\_I2SCFGR\_I2SSTD\_1}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}\label{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_PCMSYNC@{SPI\_I2SCFGR\_PCMSYNC}}
\index{SPI\_I2SCFGR\_PCMSYNC@{SPI\_I2SCFGR\_PCMSYNC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_PCMSYNC}{SPI\_I2SCFGR\_PCMSYNC}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC~((uint16\+\_\+t)0x0080)}

PCM frame synchronization \Hypertarget{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}\label{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SPR\_I2SDIV@{SPI\_I2SPR\_I2SDIV}}
\index{SPI\_I2SPR\_I2SDIV@{SPI\_I2SPR\_I2SDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SPR\_I2SDIV}{SPI\_I2SPR\_I2SDIV}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV~((uint16\+\_\+t)0x00\+FF)}

I2S Linear prescaler \Hypertarget{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}\label{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SPR\_MCKOE@{SPI\_I2SPR\_MCKOE}}
\index{SPI\_I2SPR\_MCKOE@{SPI\_I2SPR\_MCKOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SPR\_MCKOE}{SPI\_I2SPR\_MCKOE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE~((uint16\+\_\+t)0x0200)}

Master Clock Output Enable \Hypertarget{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}\label{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SPR\_ODD@{SPI\_I2SPR\_ODD}}
\index{SPI\_I2SPR\_ODD@{SPI\_I2SPR\_ODD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SPR\_ODD}{SPI\_I2SPR\_ODD}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SPR\+\_\+\+ODD~((uint16\+\_\+t)0x0100)}

Odd factor for the prescaler \Hypertarget{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}\label{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_RXCRCR\_RXCRC@{SPI\_RXCRCR\_RXCRC}}
\index{SPI\_RXCRCR\_RXCRC@{SPI\_RXCRCR\_RXCRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_RXCRCR\_RXCRC}{SPI\_RXCRCR\_RXCRC}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC~((uint16\+\_\+t)0x\+FFFF)}

Rx CRC Register \Hypertarget{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}\label{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_BSY@{SPI\_SR\_BSY}}
\index{SPI\_SR\_BSY@{SPI\_SR\_BSY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_BSY}{SPI\_SR\_BSY}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+BSY~((uint8\+\_\+t)0x80)}

Busy flag \Hypertarget{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}\label{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_CHSIDE@{SPI\_SR\_CHSIDE}}
\index{SPI\_SR\_CHSIDE@{SPI\_SR\_CHSIDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_CHSIDE}{SPI\_SR\_CHSIDE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+CHSIDE~((uint8\+\_\+t)0x04)}

Channel side \Hypertarget{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}\label{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_CRCERR@{SPI\_SR\_CRCERR}}
\index{SPI\_SR\_CRCERR@{SPI\_SR\_CRCERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_CRCERR}{SPI\_SR\_CRCERR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+CRCERR~((uint8\+\_\+t)0x10)}

CRC Error flag \Hypertarget{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}\label{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_MODF@{SPI\_SR\_MODF}}
\index{SPI\_SR\_MODF@{SPI\_SR\_MODF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_MODF}{SPI\_SR\_MODF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+MODF~((uint8\+\_\+t)0x20)}

Mode fault \Hypertarget{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}\label{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_OVR@{SPI\_SR\_OVR}}
\index{SPI\_SR\_OVR@{SPI\_SR\_OVR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_OVR}{SPI\_SR\_OVR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+OVR~((uint8\+\_\+t)0x40)}

Overrun flag \Hypertarget{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}\label{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_RXNE@{SPI\_SR\_RXNE}}
\index{SPI\_SR\_RXNE@{SPI\_SR\_RXNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_RXNE}{SPI\_SR\_RXNE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+RXNE~((uint8\+\_\+t)0x01)}

Receive buffer Not Empty \Hypertarget{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}\label{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_TXE@{SPI\_SR\_TXE}}
\index{SPI\_SR\_TXE@{SPI\_SR\_TXE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_TXE}{SPI\_SR\_TXE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+TXE~((uint8\+\_\+t)0x02)}

Transmit buffer Empty \Hypertarget{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}\label{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_UDR@{SPI\_SR\_UDR}}
\index{SPI\_SR\_UDR@{SPI\_SR\_UDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_UDR}{SPI\_SR\_UDR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+UDR~((uint8\+\_\+t)0x08)}

Underrun flag \Hypertarget{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}\label{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_TXCRCR\_TXCRC@{SPI\_TXCRCR\_TXCRC}}
\index{SPI\_TXCRCR\_TXCRC@{SPI\_TXCRCR\_TXCRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_TXCRCR\_TXCRC}{SPI\_TXCRCR\_TXCRC}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC~((uint16\+\_\+t)0x\+FFFF)}

Tx CRC Register \Hypertarget{group___peripheral___registers___bits___definition_ga315aef6279fff87c0dd1fbb691e4d83d}\label{group___peripheral___registers___bits___definition_ga315aef6279fff87c0dd1fbb691e4d83d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SysTick\_CALIB\_NOREF@{SysTick\_CALIB\_NOREF}}
\index{SysTick\_CALIB\_NOREF@{SysTick\_CALIB\_NOREF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SysTick\_CALIB\_NOREF}{SysTick\_CALIB\_NOREF}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF~((uint32\+\_\+t)0x80000000)}

The reference clock is not provided \Hypertarget{group___peripheral___registers___bits___definition_ga4e88399828475c370fc777a1ab2d3d58}\label{group___peripheral___registers___bits___definition_ga4e88399828475c370fc777a1ab2d3d58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SysTick\_CALIB\_SKEW@{SysTick\_CALIB\_SKEW}}
\index{SysTick\_CALIB\_SKEW@{SysTick\_CALIB\_SKEW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SysTick\_CALIB\_SKEW}{SysTick\_CALIB\_SKEW}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW~((uint32\+\_\+t)0x40000000)}

Calibration value is not exactly 10 ms \Hypertarget{group___peripheral___registers___bits___definition_ga3cd8d9bf0fcebcaf96e2f9a131b123d2}\label{group___peripheral___registers___bits___definition_ga3cd8d9bf0fcebcaf96e2f9a131b123d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SysTick\_CALIB\_TENMS@{SysTick\_CALIB\_TENMS}}
\index{SysTick\_CALIB\_TENMS@{SysTick\_CALIB\_TENMS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SysTick\_CALIB\_TENMS}{SysTick\_CALIB\_TENMS}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS~((uint32\+\_\+t)0x00\+FFFFFF)}

Reload value to use for 10ms timing \Hypertarget{group___peripheral___registers___bits___definition_gaa1f84beb52c644f8eaa67e4067708c7d}\label{group___peripheral___registers___bits___definition_gaa1f84beb52c644f8eaa67e4067708c7d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SysTick\_CTRL\_CLKSOURCE@{SysTick\_CTRL\_CLKSOURCE}}
\index{SysTick\_CTRL\_CLKSOURCE@{SysTick\_CTRL\_CLKSOURCE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SysTick\_CTRL\_CLKSOURCE}{SysTick\_CTRL\_CLKSOURCE}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE~((uint32\+\_\+t)0x00000004)}

Clock source \Hypertarget{group___peripheral___registers___bits___definition_ga088dc188d27ba601d5098bb0f7ec5ed7}\label{group___peripheral___registers___bits___definition_ga088dc188d27ba601d5098bb0f7ec5ed7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SysTick\_CTRL\_COUNTFLAG@{SysTick\_CTRL\_COUNTFLAG}}
\index{SysTick\_CTRL\_COUNTFLAG@{SysTick\_CTRL\_COUNTFLAG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SysTick\_CTRL\_COUNTFLAG}{SysTick\_CTRL\_COUNTFLAG}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG~((uint32\+\_\+t)0x00010000)}

Count Flag \Hypertarget{group___peripheral___registers___bits___definition_gae062a243b69b8a56226b0349ec51a9ef}\label{group___peripheral___registers___bits___definition_gae062a243b69b8a56226b0349ec51a9ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SysTick\_CTRL\_ENABLE@{SysTick\_CTRL\_ENABLE}}
\index{SysTick\_CTRL\_ENABLE@{SysTick\_CTRL\_ENABLE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SysTick\_CTRL\_ENABLE}{SysTick\_CTRL\_ENABLE}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE~((uint32\+\_\+t)0x00000001)}

Counter enable \Hypertarget{group___peripheral___registers___bits___definition_gaf2621dc0d596c0c744d80e31f040820a}\label{group___peripheral___registers___bits___definition_gaf2621dc0d596c0c744d80e31f040820a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SysTick\_CTRL\_TICKINT@{SysTick\_CTRL\_TICKINT}}
\index{SysTick\_CTRL\_TICKINT@{SysTick\_CTRL\_TICKINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SysTick\_CTRL\_TICKINT}{SysTick\_CTRL\_TICKINT}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT~((uint32\+\_\+t)0x00000002)}

Counting down to 0 pends the Sys\+Tick handler \Hypertarget{group___peripheral___registers___bits___definition_ga42fe61867f9c2975ef85d820856302f5}\label{group___peripheral___registers___bits___definition_ga42fe61867f9c2975ef85d820856302f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SysTick\_LOAD\_RELOAD@{SysTick\_LOAD\_RELOAD}}
\index{SysTick\_LOAD\_RELOAD@{SysTick\_LOAD\_RELOAD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SysTick\_LOAD\_RELOAD}{SysTick\_LOAD\_RELOAD}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD~((uint32\+\_\+t)0x00\+FFFFFF)}

Value to load into the Sys\+Tick Current Value Register when the counter reaches 0 \Hypertarget{group___peripheral___registers___bits___definition_ga20551e8942a2f7578740ef8d2797f5e2}\label{group___peripheral___registers___bits___definition_ga20551e8942a2f7578740ef8d2797f5e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SysTick\_VAL\_CURRENT@{SysTick\_VAL\_CURRENT}}
\index{SysTick\_VAL\_CURRENT@{SysTick\_VAL\_CURRENT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SysTick\_VAL\_CURRENT}{SysTick\_VAL\_CURRENT}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT~((uint32\+\_\+t)0x00\+FFFFFF)}

Current value at the time the register is accessed \Hypertarget{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}\label{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_ARR\_ARR@{TIM\_ARR\_ARR}}
\index{TIM\_ARR\_ARR@{TIM\_ARR\_ARR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_ARR\_ARR}{TIM\_ARR\_ARR}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ARR\+\_\+\+ARR~((uint16\+\_\+t)0x\+FFFF)}

actual auto-\/reload Value \Hypertarget{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}\label{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_AOE@{TIM\_BDTR\_AOE}}
\index{TIM\_BDTR\_AOE@{TIM\_BDTR\_AOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_AOE}{TIM\_BDTR\_AOE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+AOE~((uint16\+\_\+t)0x4000)}

Automatic Output enable \Hypertarget{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}\label{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_BKE@{TIM\_BDTR\_BKE}}
\index{TIM\_BDTR\_BKE@{TIM\_BDTR\_BKE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_BKE}{TIM\_BDTR\_BKE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+BKE~((uint16\+\_\+t)0x1000)}

Break enable \Hypertarget{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}\label{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_BKP@{TIM\_BDTR\_BKP}}
\index{TIM\_BDTR\_BKP@{TIM\_BDTR\_BKP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_BKP}{TIM\_BDTR\_BKP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+BKP~((uint16\+\_\+t)0x2000)}

Break Polarity \Hypertarget{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}\label{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG@{TIM\_BDTR\_DTG}}
\index{TIM\_BDTR\_DTG@{TIM\_BDTR\_DTG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG}{TIM\_BDTR\_DTG}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG~((uint16\+\_\+t)0x00\+FF)}

DTG\mbox{[}0\+:7\mbox{]} bits (Dead-\/\+Time Generator set-\/up) \Hypertarget{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}\label{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_0@{TIM\_BDTR\_DTG\_0}}
\index{TIM\_BDTR\_DTG\_0@{TIM\_BDTR\_DTG\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_0}{TIM\_BDTR\_DTG\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0~((uint16\+\_\+t)0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}\label{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_1@{TIM\_BDTR\_DTG\_1}}
\index{TIM\_BDTR\_DTG\_1@{TIM\_BDTR\_DTG\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_1}{TIM\_BDTR\_DTG\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1~((uint16\+\_\+t)0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}\label{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_2@{TIM\_BDTR\_DTG\_2}}
\index{TIM\_BDTR\_DTG\_2@{TIM\_BDTR\_DTG\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_2}{TIM\_BDTR\_DTG\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2~((uint16\+\_\+t)0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}\label{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_3@{TIM\_BDTR\_DTG\_3}}
\index{TIM\_BDTR\_DTG\_3@{TIM\_BDTR\_DTG\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_3}{TIM\_BDTR\_DTG\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3~((uint16\+\_\+t)0x0008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}\label{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_4@{TIM\_BDTR\_DTG\_4}}
\index{TIM\_BDTR\_DTG\_4@{TIM\_BDTR\_DTG\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_4}{TIM\_BDTR\_DTG\_4}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4~((uint16\+\_\+t)0x0010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}\label{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_5@{TIM\_BDTR\_DTG\_5}}
\index{TIM\_BDTR\_DTG\_5@{TIM\_BDTR\_DTG\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_5}{TIM\_BDTR\_DTG\_5}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5~((uint16\+\_\+t)0x0020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}\label{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_6@{TIM\_BDTR\_DTG\_6}}
\index{TIM\_BDTR\_DTG\_6@{TIM\_BDTR\_DTG\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_6}{TIM\_BDTR\_DTG\_6}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6~((uint16\+\_\+t)0x0040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}\label{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_7@{TIM\_BDTR\_DTG\_7}}
\index{TIM\_BDTR\_DTG\_7@{TIM\_BDTR\_DTG\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_7}{TIM\_BDTR\_DTG\_7}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7~((uint16\+\_\+t)0x0080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}\label{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_LOCK@{TIM\_BDTR\_LOCK}}
\index{TIM\_BDTR\_LOCK@{TIM\_BDTR\_LOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_LOCK}{TIM\_BDTR\_LOCK}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+LOCK~((uint16\+\_\+t)0x0300)}

LOCK\mbox{[}1\+:0\mbox{]} bits (Lock Configuration) \Hypertarget{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}\label{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_LOCK\_0@{TIM\_BDTR\_LOCK\_0}}
\index{TIM\_BDTR\_LOCK\_0@{TIM\_BDTR\_LOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_LOCK\_0}{TIM\_BDTR\_LOCK\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}\label{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_LOCK\_1@{TIM\_BDTR\_LOCK\_1}}
\index{TIM\_BDTR\_LOCK\_1@{TIM\_BDTR\_LOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_LOCK\_1}{TIM\_BDTR\_LOCK\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}\label{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_MOE@{TIM\_BDTR\_MOE}}
\index{TIM\_BDTR\_MOE@{TIM\_BDTR\_MOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_MOE}{TIM\_BDTR\_MOE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+MOE~((uint16\+\_\+t)0x8000)}

Main Output enable \Hypertarget{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}\label{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_OSSI@{TIM\_BDTR\_OSSI}}
\index{TIM\_BDTR\_OSSI@{TIM\_BDTR\_OSSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_OSSI}{TIM\_BDTR\_OSSI}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+OSSI~((uint16\+\_\+t)0x0400)}

Off-\/\+State Selection for Idle mode \Hypertarget{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}\label{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_OSSR@{TIM\_BDTR\_OSSR}}
\index{TIM\_BDTR\_OSSR@{TIM\_BDTR\_OSSR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_OSSR}{TIM\_BDTR\_OSSR}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+OSSR~((uint16\+\_\+t)0x0800)}

Off-\/\+State Selection for Run mode \Hypertarget{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}\label{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC1E@{TIM\_CCER\_CC1E}}
\index{TIM\_CCER\_CC1E@{TIM\_CCER\_CC1E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC1E}{TIM\_CCER\_CC1E}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC1E~((uint16\+\_\+t)0x0001)}

Capture/\+Compare 1 output enable \Hypertarget{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}\label{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC1NE@{TIM\_CCER\_CC1NE}}
\index{TIM\_CCER\_CC1NE@{TIM\_CCER\_CC1NE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC1NE}{TIM\_CCER\_CC1NE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC1\+NE~((uint16\+\_\+t)0x0004)}

Capture/\+Compare 1 Complementary output enable \Hypertarget{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}\label{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC1NP@{TIM\_CCER\_CC1NP}}
\index{TIM\_CCER\_CC1NP@{TIM\_CCER\_CC1NP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC1NP}{TIM\_CCER\_CC1NP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC1\+NP~((uint16\+\_\+t)0x0008)}

Capture/\+Compare 1 Complementary output Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}\label{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC1P@{TIM\_CCER\_CC1P}}
\index{TIM\_CCER\_CC1P@{TIM\_CCER\_CC1P}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC1P}{TIM\_CCER\_CC1P}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC1P~((uint16\+\_\+t)0x0002)}

Capture/\+Compare 1 output Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}\label{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC2E@{TIM\_CCER\_CC2E}}
\index{TIM\_CCER\_CC2E@{TIM\_CCER\_CC2E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC2E}{TIM\_CCER\_CC2E}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC2E~((uint16\+\_\+t)0x0010)}

Capture/\+Compare 2 output enable \Hypertarget{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}\label{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC2NE@{TIM\_CCER\_CC2NE}}
\index{TIM\_CCER\_CC2NE@{TIM\_CCER\_CC2NE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC2NE}{TIM\_CCER\_CC2NE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC2\+NE~((uint16\+\_\+t)0x0040)}

Capture/\+Compare 2 Complementary output enable \Hypertarget{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}\label{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC2NP@{TIM\_CCER\_CC2NP}}
\index{TIM\_CCER\_CC2NP@{TIM\_CCER\_CC2NP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC2NP}{TIM\_CCER\_CC2NP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC2\+NP~((uint16\+\_\+t)0x0080)}

Capture/\+Compare 2 Complementary output Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}\label{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC2P@{TIM\_CCER\_CC2P}}
\index{TIM\_CCER\_CC2P@{TIM\_CCER\_CC2P}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC2P}{TIM\_CCER\_CC2P}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC2P~((uint16\+\_\+t)0x0020)}

Capture/\+Compare 2 output Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}\label{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC3E@{TIM\_CCER\_CC3E}}
\index{TIM\_CCER\_CC3E@{TIM\_CCER\_CC3E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC3E}{TIM\_CCER\_CC3E}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC3E~((uint16\+\_\+t)0x0100)}

Capture/\+Compare 3 output enable \Hypertarget{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}\label{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC3NE@{TIM\_CCER\_CC3NE}}
\index{TIM\_CCER\_CC3NE@{TIM\_CCER\_CC3NE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC3NE}{TIM\_CCER\_CC3NE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC3\+NE~((uint16\+\_\+t)0x0400)}

Capture/\+Compare 3 Complementary output enable \Hypertarget{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}\label{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC3NP@{TIM\_CCER\_CC3NP}}
\index{TIM\_CCER\_CC3NP@{TIM\_CCER\_CC3NP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC3NP}{TIM\_CCER\_CC3NP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC3\+NP~((uint16\+\_\+t)0x0800)}

Capture/\+Compare 3 Complementary output Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}\label{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC3P@{TIM\_CCER\_CC3P}}
\index{TIM\_CCER\_CC3P@{TIM\_CCER\_CC3P}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC3P}{TIM\_CCER\_CC3P}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC3P~((uint16\+\_\+t)0x0200)}

Capture/\+Compare 3 output Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}\label{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC4E@{TIM\_CCER\_CC4E}}
\index{TIM\_CCER\_CC4E@{TIM\_CCER\_CC4E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC4E}{TIM\_CCER\_CC4E}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC4E~((uint16\+\_\+t)0x1000)}

Capture/\+Compare 4 output enable \Hypertarget{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}\label{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC4NP@{TIM\_CCER\_CC4NP}}
\index{TIM\_CCER\_CC4NP@{TIM\_CCER\_CC4NP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC4NP}{TIM\_CCER\_CC4NP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC4\+NP~((uint16\+\_\+t)0x8000)}

Capture/\+Compare 4 Complementary output Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}\label{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC4P@{TIM\_CCER\_CC4P}}
\index{TIM\_CCER\_CC4P@{TIM\_CCER\_CC4P}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC4P}{TIM\_CCER\_CC4P}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC4P~((uint16\+\_\+t)0x2000)}

Capture/\+Compare 4 output Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}\label{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC1S@{TIM\_CCMR1\_CC1S}}
\index{TIM\_CCMR1\_CC1S@{TIM\_CCMR1\_CC1S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_CC1S}{TIM\_CCMR1\_CC1S}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC1S~((uint16\+\_\+t)0x0003)}

CC1S\mbox{[}1\+:0\mbox{]} bits (Capture/\+Compare 1 Selection) \Hypertarget{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}\label{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC1S\_0@{TIM\_CCMR1\_CC1S\_0}}
\index{TIM\_CCMR1\_CC1S\_0@{TIM\_CCMR1\_CC1S\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_CC1S\_0}{TIM\_CCMR1\_CC1S\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0~((uint16\+\_\+t)0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}\label{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC1S\_1@{TIM\_CCMR1\_CC1S\_1}}
\index{TIM\_CCMR1\_CC1S\_1@{TIM\_CCMR1\_CC1S\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_CC1S\_1}{TIM\_CCMR1\_CC1S\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1~((uint16\+\_\+t)0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}\label{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC2S@{TIM\_CCMR1\_CC2S}}
\index{TIM\_CCMR1\_CC2S@{TIM\_CCMR1\_CC2S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_CC2S}{TIM\_CCMR1\_CC2S}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC2S~((uint16\+\_\+t)0x0300)}

CC2S\mbox{[}1\+:0\mbox{]} bits (Capture/\+Compare 2 Selection) \Hypertarget{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}\label{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC2S\_0@{TIM\_CCMR1\_CC2S\_0}}
\index{TIM\_CCMR1\_CC2S\_0@{TIM\_CCMR1\_CC2S\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_CC2S\_0}{TIM\_CCMR1\_CC2S\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}\label{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC2S\_1@{TIM\_CCMR1\_CC2S\_1}}
\index{TIM\_CCMR1\_CC2S\_1@{TIM\_CCMR1\_CC2S\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_CC2S\_1}{TIM\_CCMR1\_CC2S\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}\label{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F@{TIM\_CCMR1\_IC1F}}
\index{TIM\_CCMR1\_IC1F@{TIM\_CCMR1\_IC1F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1F}{TIM\_CCMR1\_IC1F}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1F~((uint16\+\_\+t)0x00\+F0)}

IC1F\mbox{[}3\+:0\mbox{]} bits (Input Capture 1 Filter) \Hypertarget{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}\label{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F\_0@{TIM\_CCMR1\_IC1F\_0}}
\index{TIM\_CCMR1\_IC1F\_0@{TIM\_CCMR1\_IC1F\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1F\_0}{TIM\_CCMR1\_IC1F\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}\label{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F\_1@{TIM\_CCMR1\_IC1F\_1}}
\index{TIM\_CCMR1\_IC1F\_1@{TIM\_CCMR1\_IC1F\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1F\_1}{TIM\_CCMR1\_IC1F\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}\label{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F\_2@{TIM\_CCMR1\_IC1F\_2}}
\index{TIM\_CCMR1\_IC1F\_2@{TIM\_CCMR1\_IC1F\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1F\_2}{TIM\_CCMR1\_IC1F\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2~((uint16\+\_\+t)0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}\label{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F\_3@{TIM\_CCMR1\_IC1F\_3}}
\index{TIM\_CCMR1\_IC1F\_3@{TIM\_CCMR1\_IC1F\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1F\_3}{TIM\_CCMR1\_IC1F\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3~((uint16\+\_\+t)0x0080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}\label{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1PSC@{TIM\_CCMR1\_IC1PSC}}
\index{TIM\_CCMR1\_IC1PSC@{TIM\_CCMR1\_IC1PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1PSC}{TIM\_CCMR1\_IC1PSC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC~((uint16\+\_\+t)0x000C)}

IC1\+PSC\mbox{[}1\+:0\mbox{]} bits (Input Capture 1 Prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}\label{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1PSC\_0@{TIM\_CCMR1\_IC1PSC\_0}}
\index{TIM\_CCMR1\_IC1PSC\_0@{TIM\_CCMR1\_IC1PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1PSC\_0}{TIM\_CCMR1\_IC1PSC\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0~((uint16\+\_\+t)0x0004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}\label{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1PSC\_1@{TIM\_CCMR1\_IC1PSC\_1}}
\index{TIM\_CCMR1\_IC1PSC\_1@{TIM\_CCMR1\_IC1PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1PSC\_1}{TIM\_CCMR1\_IC1PSC\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1~((uint16\+\_\+t)0x0008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}\label{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F@{TIM\_CCMR1\_IC2F}}
\index{TIM\_CCMR1\_IC2F@{TIM\_CCMR1\_IC2F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2F}{TIM\_CCMR1\_IC2F}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2F~((uint16\+\_\+t)0x\+F000)}

IC2F\mbox{[}3\+:0\mbox{]} bits (Input Capture 2 Filter) \Hypertarget{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}\label{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F\_0@{TIM\_CCMR1\_IC2F\_0}}
\index{TIM\_CCMR1\_IC2F\_0@{TIM\_CCMR1\_IC2F\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2F\_0}{TIM\_CCMR1\_IC2F\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}\label{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F\_1@{TIM\_CCMR1\_IC2F\_1}}
\index{TIM\_CCMR1\_IC2F\_1@{TIM\_CCMR1\_IC2F\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2F\_1}{TIM\_CCMR1\_IC2F\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}\label{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F\_2@{TIM\_CCMR1\_IC2F\_2}}
\index{TIM\_CCMR1\_IC2F\_2@{TIM\_CCMR1\_IC2F\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2F\_2}{TIM\_CCMR1\_IC2F\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2~((uint16\+\_\+t)0x4000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}\label{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F\_3@{TIM\_CCMR1\_IC2F\_3}}
\index{TIM\_CCMR1\_IC2F\_3@{TIM\_CCMR1\_IC2F\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2F\_3}{TIM\_CCMR1\_IC2F\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3~((uint16\+\_\+t)0x8000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}\label{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2PSC@{TIM\_CCMR1\_IC2PSC}}
\index{TIM\_CCMR1\_IC2PSC@{TIM\_CCMR1\_IC2PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2PSC}{TIM\_CCMR1\_IC2PSC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC~((uint16\+\_\+t)0x0\+C00)}

IC2\+PSC\mbox{[}1\+:0\mbox{]} bits (Input Capture 2 Prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}\label{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2PSC\_0@{TIM\_CCMR1\_IC2PSC\_0}}
\index{TIM\_CCMR1\_IC2PSC\_0@{TIM\_CCMR1\_IC2PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2PSC\_0}{TIM\_CCMR1\_IC2PSC\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}\label{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2PSC\_1@{TIM\_CCMR1\_IC2PSC\_1}}
\index{TIM\_CCMR1\_IC2PSC\_1@{TIM\_CCMR1\_IC2PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2PSC\_1}{TIM\_CCMR1\_IC2PSC\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}\label{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1CE@{TIM\_CCMR1\_OC1CE}}
\index{TIM\_CCMR1\_OC1CE@{TIM\_CCMR1\_OC1CE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1CE}{TIM\_CCMR1\_OC1CE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE~((uint16\+\_\+t)0x0080)}

Output Compare 1Clear Enable \Hypertarget{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}\label{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1FE@{TIM\_CCMR1\_OC1FE}}
\index{TIM\_CCMR1\_OC1FE@{TIM\_CCMR1\_OC1FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1FE}{TIM\_CCMR1\_OC1FE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE~((uint16\+\_\+t)0x0004)}

Output Compare 1 Fast enable \Hypertarget{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}\label{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1M@{TIM\_CCMR1\_OC1M}}
\index{TIM\_CCMR1\_OC1M@{TIM\_CCMR1\_OC1M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1M}{TIM\_CCMR1\_OC1M}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1M~((uint16\+\_\+t)0x0070)}

OC1M\mbox{[}2\+:0\mbox{]} bits (Output Compare 1 Mode) \Hypertarget{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}\label{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1M\_0@{TIM\_CCMR1\_OC1M\_0}}
\index{TIM\_CCMR1\_OC1M\_0@{TIM\_CCMR1\_OC1M\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1M\_0}{TIM\_CCMR1\_OC1M\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}\label{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1M\_1@{TIM\_CCMR1\_OC1M\_1}}
\index{TIM\_CCMR1\_OC1M\_1@{TIM\_CCMR1\_OC1M\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1M\_1}{TIM\_CCMR1\_OC1M\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}\label{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1M\_2@{TIM\_CCMR1\_OC1M\_2}}
\index{TIM\_CCMR1\_OC1M\_2@{TIM\_CCMR1\_OC1M\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1M\_2}{TIM\_CCMR1\_OC1M\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2~((uint16\+\_\+t)0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}\label{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1PE@{TIM\_CCMR1\_OC1PE}}
\index{TIM\_CCMR1\_OC1PE@{TIM\_CCMR1\_OC1PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1PE}{TIM\_CCMR1\_OC1PE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE~((uint16\+\_\+t)0x0008)}

Output Compare 1 Preload enable \Hypertarget{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}\label{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2CE@{TIM\_CCMR1\_OC2CE}}
\index{TIM\_CCMR1\_OC2CE@{TIM\_CCMR1\_OC2CE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2CE}{TIM\_CCMR1\_OC2CE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE~((uint16\+\_\+t)0x8000)}

Output Compare 2 Clear Enable \Hypertarget{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}\label{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2FE@{TIM\_CCMR1\_OC2FE}}
\index{TIM\_CCMR1\_OC2FE@{TIM\_CCMR1\_OC2FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2FE}{TIM\_CCMR1\_OC2FE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE~((uint16\+\_\+t)0x0400)}

Output Compare 2 Fast enable \Hypertarget{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}\label{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2M@{TIM\_CCMR1\_OC2M}}
\index{TIM\_CCMR1\_OC2M@{TIM\_CCMR1\_OC2M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2M}{TIM\_CCMR1\_OC2M}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2M~((uint16\+\_\+t)0x7000)}

OC2M\mbox{[}2\+:0\mbox{]} bits (Output Compare 2 Mode) \Hypertarget{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}\label{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2M\_0@{TIM\_CCMR1\_OC2M\_0}}
\index{TIM\_CCMR1\_OC2M\_0@{TIM\_CCMR1\_OC2M\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2M\_0}{TIM\_CCMR1\_OC2M\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}\label{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2M\_1@{TIM\_CCMR1\_OC2M\_1}}
\index{TIM\_CCMR1\_OC2M\_1@{TIM\_CCMR1\_OC2M\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2M\_1}{TIM\_CCMR1\_OC2M\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}\label{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2M\_2@{TIM\_CCMR1\_OC2M\_2}}
\index{TIM\_CCMR1\_OC2M\_2@{TIM\_CCMR1\_OC2M\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2M\_2}{TIM\_CCMR1\_OC2M\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2~((uint16\+\_\+t)0x4000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}\label{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2PE@{TIM\_CCMR1\_OC2PE}}
\index{TIM\_CCMR1\_OC2PE@{TIM\_CCMR1\_OC2PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2PE}{TIM\_CCMR1\_OC2PE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE~((uint16\+\_\+t)0x0800)}

Output Compare 2 Preload enable \Hypertarget{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}\label{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC3S@{TIM\_CCMR2\_CC3S}}
\index{TIM\_CCMR2\_CC3S@{TIM\_CCMR2\_CC3S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_CC3S}{TIM\_CCMR2\_CC3S}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC3S~((uint16\+\_\+t)0x0003)}

CC3S\mbox{[}1\+:0\mbox{]} bits (Capture/\+Compare 3 Selection) \Hypertarget{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}\label{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC3S\_0@{TIM\_CCMR2\_CC3S\_0}}
\index{TIM\_CCMR2\_CC3S\_0@{TIM\_CCMR2\_CC3S\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_CC3S\_0}{TIM\_CCMR2\_CC3S\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0~((uint16\+\_\+t)0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}\label{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC3S\_1@{TIM\_CCMR2\_CC3S\_1}}
\index{TIM\_CCMR2\_CC3S\_1@{TIM\_CCMR2\_CC3S\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_CC3S\_1}{TIM\_CCMR2\_CC3S\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1~((uint16\+\_\+t)0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}\label{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC4S@{TIM\_CCMR2\_CC4S}}
\index{TIM\_CCMR2\_CC4S@{TIM\_CCMR2\_CC4S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_CC4S}{TIM\_CCMR2\_CC4S}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC4S~((uint16\+\_\+t)0x0300)}

CC4S\mbox{[}1\+:0\mbox{]} bits (Capture/\+Compare 4 Selection) \Hypertarget{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}\label{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC4S\_0@{TIM\_CCMR2\_CC4S\_0}}
\index{TIM\_CCMR2\_CC4S\_0@{TIM\_CCMR2\_CC4S\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_CC4S\_0}{TIM\_CCMR2\_CC4S\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}\label{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC4S\_1@{TIM\_CCMR2\_CC4S\_1}}
\index{TIM\_CCMR2\_CC4S\_1@{TIM\_CCMR2\_CC4S\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_CC4S\_1}{TIM\_CCMR2\_CC4S\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}\label{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F@{TIM\_CCMR2\_IC3F}}
\index{TIM\_CCMR2\_IC3F@{TIM\_CCMR2\_IC3F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3F}{TIM\_CCMR2\_IC3F}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3F~((uint16\+\_\+t)0x00\+F0)}

IC3F\mbox{[}3\+:0\mbox{]} bits (Input Capture 3 Filter) \Hypertarget{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}\label{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F\_0@{TIM\_CCMR2\_IC3F\_0}}
\index{TIM\_CCMR2\_IC3F\_0@{TIM\_CCMR2\_IC3F\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3F\_0}{TIM\_CCMR2\_IC3F\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}\label{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F\_1@{TIM\_CCMR2\_IC3F\_1}}
\index{TIM\_CCMR2\_IC3F\_1@{TIM\_CCMR2\_IC3F\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3F\_1}{TIM\_CCMR2\_IC3F\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}\label{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F\_2@{TIM\_CCMR2\_IC3F\_2}}
\index{TIM\_CCMR2\_IC3F\_2@{TIM\_CCMR2\_IC3F\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3F\_2}{TIM\_CCMR2\_IC3F\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2~((uint16\+\_\+t)0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}\label{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F\_3@{TIM\_CCMR2\_IC3F\_3}}
\index{TIM\_CCMR2\_IC3F\_3@{TIM\_CCMR2\_IC3F\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3F\_3}{TIM\_CCMR2\_IC3F\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3~((uint16\+\_\+t)0x0080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}\label{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3PSC@{TIM\_CCMR2\_IC3PSC}}
\index{TIM\_CCMR2\_IC3PSC@{TIM\_CCMR2\_IC3PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3PSC}{TIM\_CCMR2\_IC3PSC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC~((uint16\+\_\+t)0x000C)}

IC3\+PSC\mbox{[}1\+:0\mbox{]} bits (Input Capture 3 Prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}\label{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3PSC\_0@{TIM\_CCMR2\_IC3PSC\_0}}
\index{TIM\_CCMR2\_IC3PSC\_0@{TIM\_CCMR2\_IC3PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3PSC\_0}{TIM\_CCMR2\_IC3PSC\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0~((uint16\+\_\+t)0x0004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}\label{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3PSC\_1@{TIM\_CCMR2\_IC3PSC\_1}}
\index{TIM\_CCMR2\_IC3PSC\_1@{TIM\_CCMR2\_IC3PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3PSC\_1}{TIM\_CCMR2\_IC3PSC\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1~((uint16\+\_\+t)0x0008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}\label{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F@{TIM\_CCMR2\_IC4F}}
\index{TIM\_CCMR2\_IC4F@{TIM\_CCMR2\_IC4F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4F}{TIM\_CCMR2\_IC4F}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4F~((uint16\+\_\+t)0x\+F000)}

IC4F\mbox{[}3\+:0\mbox{]} bits (Input Capture 4 Filter) \Hypertarget{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}\label{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F\_0@{TIM\_CCMR2\_IC4F\_0}}
\index{TIM\_CCMR2\_IC4F\_0@{TIM\_CCMR2\_IC4F\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4F\_0}{TIM\_CCMR2\_IC4F\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}\label{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F\_1@{TIM\_CCMR2\_IC4F\_1}}
\index{TIM\_CCMR2\_IC4F\_1@{TIM\_CCMR2\_IC4F\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4F\_1}{TIM\_CCMR2\_IC4F\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}\label{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F\_2@{TIM\_CCMR2\_IC4F\_2}}
\index{TIM\_CCMR2\_IC4F\_2@{TIM\_CCMR2\_IC4F\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4F\_2}{TIM\_CCMR2\_IC4F\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2~((uint16\+\_\+t)0x4000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}\label{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F\_3@{TIM\_CCMR2\_IC4F\_3}}
\index{TIM\_CCMR2\_IC4F\_3@{TIM\_CCMR2\_IC4F\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4F\_3}{TIM\_CCMR2\_IC4F\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3~((uint16\+\_\+t)0x8000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}\label{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4PSC@{TIM\_CCMR2\_IC4PSC}}
\index{TIM\_CCMR2\_IC4PSC@{TIM\_CCMR2\_IC4PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4PSC}{TIM\_CCMR2\_IC4PSC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC~((uint16\+\_\+t)0x0\+C00)}

IC4\+PSC\mbox{[}1\+:0\mbox{]} bits (Input Capture 4 Prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}\label{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4PSC\_0@{TIM\_CCMR2\_IC4PSC\_0}}
\index{TIM\_CCMR2\_IC4PSC\_0@{TIM\_CCMR2\_IC4PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4PSC\_0}{TIM\_CCMR2\_IC4PSC\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}\label{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4PSC\_1@{TIM\_CCMR2\_IC4PSC\_1}}
\index{TIM\_CCMR2\_IC4PSC\_1@{TIM\_CCMR2\_IC4PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4PSC\_1}{TIM\_CCMR2\_IC4PSC\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}\label{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3CE@{TIM\_CCMR2\_OC3CE}}
\index{TIM\_CCMR2\_OC3CE@{TIM\_CCMR2\_OC3CE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3CE}{TIM\_CCMR2\_OC3CE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE~((uint16\+\_\+t)0x0080)}

Output Compare 3 Clear Enable \Hypertarget{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}\label{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3FE@{TIM\_CCMR2\_OC3FE}}
\index{TIM\_CCMR2\_OC3FE@{TIM\_CCMR2\_OC3FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3FE}{TIM\_CCMR2\_OC3FE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE~((uint16\+\_\+t)0x0004)}

Output Compare 3 Fast enable \Hypertarget{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}\label{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3M@{TIM\_CCMR2\_OC3M}}
\index{TIM\_CCMR2\_OC3M@{TIM\_CCMR2\_OC3M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3M}{TIM\_CCMR2\_OC3M}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3M~((uint16\+\_\+t)0x0070)}

OC3M\mbox{[}2\+:0\mbox{]} bits (Output Compare 3 Mode) \Hypertarget{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}\label{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3M\_0@{TIM\_CCMR2\_OC3M\_0}}
\index{TIM\_CCMR2\_OC3M\_0@{TIM\_CCMR2\_OC3M\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3M\_0}{TIM\_CCMR2\_OC3M\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}\label{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3M\_1@{TIM\_CCMR2\_OC3M\_1}}
\index{TIM\_CCMR2\_OC3M\_1@{TIM\_CCMR2\_OC3M\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3M\_1}{TIM\_CCMR2\_OC3M\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}\label{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3M\_2@{TIM\_CCMR2\_OC3M\_2}}
\index{TIM\_CCMR2\_OC3M\_2@{TIM\_CCMR2\_OC3M\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3M\_2}{TIM\_CCMR2\_OC3M\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2~((uint16\+\_\+t)0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}\label{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3PE@{TIM\_CCMR2\_OC3PE}}
\index{TIM\_CCMR2\_OC3PE@{TIM\_CCMR2\_OC3PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3PE}{TIM\_CCMR2\_OC3PE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE~((uint16\+\_\+t)0x0008)}

Output Compare 3 Preload enable \Hypertarget{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}\label{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4CE@{TIM\_CCMR2\_OC4CE}}
\index{TIM\_CCMR2\_OC4CE@{TIM\_CCMR2\_OC4CE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4CE}{TIM\_CCMR2\_OC4CE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE~((uint16\+\_\+t)0x8000)}

Output Compare 4 Clear Enable \Hypertarget{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}\label{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4FE@{TIM\_CCMR2\_OC4FE}}
\index{TIM\_CCMR2\_OC4FE@{TIM\_CCMR2\_OC4FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4FE}{TIM\_CCMR2\_OC4FE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE~((uint16\+\_\+t)0x0400)}

Output Compare 4 Fast enable \Hypertarget{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}\label{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4M@{TIM\_CCMR2\_OC4M}}
\index{TIM\_CCMR2\_OC4M@{TIM\_CCMR2\_OC4M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4M}{TIM\_CCMR2\_OC4M}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4M~((uint16\+\_\+t)0x7000)}

OC4M\mbox{[}2\+:0\mbox{]} bits (Output Compare 4 Mode) \Hypertarget{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}\label{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4M\_0@{TIM\_CCMR2\_OC4M\_0}}
\index{TIM\_CCMR2\_OC4M\_0@{TIM\_CCMR2\_OC4M\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4M\_0}{TIM\_CCMR2\_OC4M\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}\label{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4M\_1@{TIM\_CCMR2\_OC4M\_1}}
\index{TIM\_CCMR2\_OC4M\_1@{TIM\_CCMR2\_OC4M\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4M\_1}{TIM\_CCMR2\_OC4M\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}\label{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4M\_2@{TIM\_CCMR2\_OC4M\_2}}
\index{TIM\_CCMR2\_OC4M\_2@{TIM\_CCMR2\_OC4M\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4M\_2}{TIM\_CCMR2\_OC4M\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2~((uint16\+\_\+t)0x4000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}\label{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4PE@{TIM\_CCMR2\_OC4PE}}
\index{TIM\_CCMR2\_OC4PE@{TIM\_CCMR2\_OC4PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4PE}{TIM\_CCMR2\_OC4PE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE~((uint16\+\_\+t)0x0800)}

Output Compare 4 Preload enable \Hypertarget{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}\label{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCR1\_CCR1@{TIM\_CCR1\_CCR1}}
\index{TIM\_CCR1\_CCR1@{TIM\_CCR1\_CCR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCR1\_CCR1}{TIM\_CCR1\_CCR1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCR1\+\_\+\+CCR1~((uint16\+\_\+t)0x\+FFFF)}

Capture/\+Compare 1 Value \Hypertarget{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}\label{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCR2\_CCR2@{TIM\_CCR2\_CCR2}}
\index{TIM\_CCR2\_CCR2@{TIM\_CCR2\_CCR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCR2\_CCR2}{TIM\_CCR2\_CCR2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCR2\+\_\+\+CCR2~((uint16\+\_\+t)0x\+FFFF)}

Capture/\+Compare 2 Value \Hypertarget{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}\label{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCR3\_CCR3@{TIM\_CCR3\_CCR3}}
\index{TIM\_CCR3\_CCR3@{TIM\_CCR3\_CCR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCR3\_CCR3}{TIM\_CCR3\_CCR3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCR3\+\_\+\+CCR3~((uint16\+\_\+t)0x\+FFFF)}

Capture/\+Compare 3 Value \Hypertarget{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}\label{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCR4\_CCR4@{TIM\_CCR4\_CCR4}}
\index{TIM\_CCR4\_CCR4@{TIM\_CCR4\_CCR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCR4\_CCR4}{TIM\_CCR4\_CCR4}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCR4\+\_\+\+CCR4~((uint16\+\_\+t)0x\+FFFF)}

Capture/\+Compare 4 Value \Hypertarget{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}\label{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CNT\_CNT@{TIM\_CNT\_CNT}}
\index{TIM\_CNT\_CNT@{TIM\_CNT\_CNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CNT\_CNT}{TIM\_CNT\_CNT}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CNT\+\_\+\+CNT~((uint16\+\_\+t)0x\+FFFF)}

Counter Value \Hypertarget{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}\label{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_ARPE@{TIM\_CR1\_ARPE}}
\index{TIM\_CR1\_ARPE@{TIM\_CR1\_ARPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_ARPE}{TIM\_CR1\_ARPE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+ARPE~((uint16\+\_\+t)0x0080)}

Auto-\/reload preload enable \Hypertarget{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}\label{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CEN@{TIM\_CR1\_CEN}}
\index{TIM\_CR1\_CEN@{TIM\_CR1\_CEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CEN}{TIM\_CR1\_CEN}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CEN~((uint16\+\_\+t)0x0001)}

Counter enable \Hypertarget{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}\label{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CKD@{TIM\_CR1\_CKD}}
\index{TIM\_CR1\_CKD@{TIM\_CR1\_CKD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CKD}{TIM\_CR1\_CKD}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CKD~((uint16\+\_\+t)0x0300)}

CKD\mbox{[}1\+:0\mbox{]} bits (clock division) \Hypertarget{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}\label{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CKD\_0@{TIM\_CR1\_CKD\_0}}
\index{TIM\_CR1\_CKD\_0@{TIM\_CR1\_CKD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CKD\_0}{TIM\_CR1\_CKD\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}\label{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CKD\_1@{TIM\_CR1\_CKD\_1}}
\index{TIM\_CR1\_CKD\_1@{TIM\_CR1\_CKD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CKD\_1}{TIM\_CR1\_CKD\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}\label{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CMS@{TIM\_CR1\_CMS}}
\index{TIM\_CR1\_CMS@{TIM\_CR1\_CMS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CMS}{TIM\_CR1\_CMS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CMS~((uint16\+\_\+t)0x0060)}

CMS\mbox{[}1\+:0\mbox{]} bits (Center-\/aligned mode selection) \Hypertarget{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}\label{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CMS\_0@{TIM\_CR1\_CMS\_0}}
\index{TIM\_CR1\_CMS\_0@{TIM\_CR1\_CMS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CMS\_0}{TIM\_CR1\_CMS\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0~((uint16\+\_\+t)0x0020)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}\label{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CMS\_1@{TIM\_CR1\_CMS\_1}}
\index{TIM\_CR1\_CMS\_1@{TIM\_CR1\_CMS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CMS\_1}{TIM\_CR1\_CMS\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1~((uint16\+\_\+t)0x0040)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}\label{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_DIR@{TIM\_CR1\_DIR}}
\index{TIM\_CR1\_DIR@{TIM\_CR1\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_DIR}{TIM\_CR1\_DIR}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+DIR~((uint16\+\_\+t)0x0010)}

Direction \Hypertarget{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}\label{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_OPM@{TIM\_CR1\_OPM}}
\index{TIM\_CR1\_OPM@{TIM\_CR1\_OPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_OPM}{TIM\_CR1\_OPM}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+OPM~((uint16\+\_\+t)0x0008)}

One pulse mode \Hypertarget{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}\label{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_UDIS@{TIM\_CR1\_UDIS}}
\index{TIM\_CR1\_UDIS@{TIM\_CR1\_UDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_UDIS}{TIM\_CR1\_UDIS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+UDIS~((uint16\+\_\+t)0x0002)}

Update disable \Hypertarget{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}\label{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_URS@{TIM\_CR1\_URS}}
\index{TIM\_CR1\_URS@{TIM\_CR1\_URS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_URS}{TIM\_CR1\_URS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+URS~((uint16\+\_\+t)0x0004)}

Update request source \Hypertarget{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}\label{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_CCDS@{TIM\_CR2\_CCDS}}
\index{TIM\_CR2\_CCDS@{TIM\_CR2\_CCDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_CCDS}{TIM\_CR2\_CCDS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+CCDS~((uint16\+\_\+t)0x0008)}

Capture/\+Compare DMA Selection \Hypertarget{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}\label{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_CCPC@{TIM\_CR2\_CCPC}}
\index{TIM\_CR2\_CCPC@{TIM\_CR2\_CCPC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_CCPC}{TIM\_CR2\_CCPC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+CCPC~((uint16\+\_\+t)0x0001)}

Capture/\+Compare Preloaded Control \Hypertarget{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}\label{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_CCUS@{TIM\_CR2\_CCUS}}
\index{TIM\_CR2\_CCUS@{TIM\_CR2\_CCUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_CCUS}{TIM\_CR2\_CCUS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+CCUS~((uint16\+\_\+t)0x0004)}

Capture/\+Compare Control Update Selection \Hypertarget{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}\label{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_MMS@{TIM\_CR2\_MMS}}
\index{TIM\_CR2\_MMS@{TIM\_CR2\_MMS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_MMS}{TIM\_CR2\_MMS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+MMS~((uint16\+\_\+t)0x0070)}

MMS\mbox{[}2\+:0\mbox{]} bits (Master Mode Selection) \Hypertarget{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}\label{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_MMS\_0@{TIM\_CR2\_MMS\_0}}
\index{TIM\_CR2\_MMS\_0@{TIM\_CR2\_MMS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_MMS\_0}{TIM\_CR2\_MMS\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}\label{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_MMS\_1@{TIM\_CR2\_MMS\_1}}
\index{TIM\_CR2\_MMS\_1@{TIM\_CR2\_MMS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_MMS\_1}{TIM\_CR2\_MMS\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}\label{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_MMS\_2@{TIM\_CR2\_MMS\_2}}
\index{TIM\_CR2\_MMS\_2@{TIM\_CR2\_MMS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_MMS\_2}{TIM\_CR2\_MMS\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2~((uint16\+\_\+t)0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}\label{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS1@{TIM\_CR2\_OIS1}}
\index{TIM\_CR2\_OIS1@{TIM\_CR2\_OIS1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS1}{TIM\_CR2\_OIS1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS1~((uint16\+\_\+t)0x0100)}

Output Idle state 1 (OC1 output) \Hypertarget{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}\label{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS1N@{TIM\_CR2\_OIS1N}}
\index{TIM\_CR2\_OIS1N@{TIM\_CR2\_OIS1N}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS1N}{TIM\_CR2\_OIS1N}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS1N~((uint16\+\_\+t)0x0200)}

Output Idle state 1 (OC1N output) \Hypertarget{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}\label{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS2@{TIM\_CR2\_OIS2}}
\index{TIM\_CR2\_OIS2@{TIM\_CR2\_OIS2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS2}{TIM\_CR2\_OIS2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS2~((uint16\+\_\+t)0x0400)}

Output Idle state 2 (OC2 output) \Hypertarget{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}\label{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS2N@{TIM\_CR2\_OIS2N}}
\index{TIM\_CR2\_OIS2N@{TIM\_CR2\_OIS2N}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS2N}{TIM\_CR2\_OIS2N}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS2N~((uint16\+\_\+t)0x0800)}

Output Idle state 2 (OC2N output) \Hypertarget{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}\label{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS3@{TIM\_CR2\_OIS3}}
\index{TIM\_CR2\_OIS3@{TIM\_CR2\_OIS3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS3}{TIM\_CR2\_OIS3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS3~((uint16\+\_\+t)0x1000)}

Output Idle state 3 (OC3 output) \Hypertarget{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}\label{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS3N@{TIM\_CR2\_OIS3N}}
\index{TIM\_CR2\_OIS3N@{TIM\_CR2\_OIS3N}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS3N}{TIM\_CR2\_OIS3N}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS3N~((uint16\+\_\+t)0x2000)}

Output Idle state 3 (OC3N output) \Hypertarget{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}\label{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS4@{TIM\_CR2\_OIS4}}
\index{TIM\_CR2\_OIS4@{TIM\_CR2\_OIS4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS4}{TIM\_CR2\_OIS4}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS4~((uint16\+\_\+t)0x4000)}

Output Idle state 4 (OC4 output) \Hypertarget{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}\label{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_TI1S@{TIM\_CR2\_TI1S}}
\index{TIM\_CR2\_TI1S@{TIM\_CR2\_TI1S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_TI1S}{TIM\_CR2\_TI1S}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+TI1S~((uint16\+\_\+t)0x0080)}

TI1 Selection \Hypertarget{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}\label{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA@{TIM\_DCR\_DBA}}
\index{TIM\_DCR\_DBA@{TIM\_DCR\_DBA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBA}{TIM\_DCR\_DBA}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA~((uint16\+\_\+t)0x001F)}

DBA\mbox{[}4\+:0\mbox{]} bits (DMA Base Address) \Hypertarget{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}\label{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_0@{TIM\_DCR\_DBA\_0}}
\index{TIM\_DCR\_DBA\_0@{TIM\_DCR\_DBA\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBA\_0}{TIM\_DCR\_DBA\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0~((uint16\+\_\+t)0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}\label{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_1@{TIM\_DCR\_DBA\_1}}
\index{TIM\_DCR\_DBA\_1@{TIM\_DCR\_DBA\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBA\_1}{TIM\_DCR\_DBA\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1~((uint16\+\_\+t)0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}\label{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_2@{TIM\_DCR\_DBA\_2}}
\index{TIM\_DCR\_DBA\_2@{TIM\_DCR\_DBA\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBA\_2}{TIM\_DCR\_DBA\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2~((uint16\+\_\+t)0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}\label{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_3@{TIM\_DCR\_DBA\_3}}
\index{TIM\_DCR\_DBA\_3@{TIM\_DCR\_DBA\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBA\_3}{TIM\_DCR\_DBA\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3~((uint16\+\_\+t)0x0008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}\label{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_4@{TIM\_DCR\_DBA\_4}}
\index{TIM\_DCR\_DBA\_4@{TIM\_DCR\_DBA\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBA\_4}{TIM\_DCR\_DBA\_4}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4~((uint16\+\_\+t)0x0010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}\label{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL@{TIM\_DCR\_DBL}}
\index{TIM\_DCR\_DBL@{TIM\_DCR\_DBL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBL}{TIM\_DCR\_DBL}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL~((uint16\+\_\+t)0x1\+F00)}

DBL\mbox{[}4\+:0\mbox{]} bits (DMA Burst Length) \Hypertarget{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}\label{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_0@{TIM\_DCR\_DBL\_0}}
\index{TIM\_DCR\_DBL\_0@{TIM\_DCR\_DBL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBL\_0}{TIM\_DCR\_DBL\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}\label{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_1@{TIM\_DCR\_DBL\_1}}
\index{TIM\_DCR\_DBL\_1@{TIM\_DCR\_DBL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBL\_1}{TIM\_DCR\_DBL\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}\label{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_2@{TIM\_DCR\_DBL\_2}}
\index{TIM\_DCR\_DBL\_2@{TIM\_DCR\_DBL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBL\_2}{TIM\_DCR\_DBL\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2~((uint16\+\_\+t)0x0400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}\label{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_3@{TIM\_DCR\_DBL\_3}}
\index{TIM\_DCR\_DBL\_3@{TIM\_DCR\_DBL\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBL\_3}{TIM\_DCR\_DBL\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3~((uint16\+\_\+t)0x0800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}\label{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_4@{TIM\_DCR\_DBL\_4}}
\index{TIM\_DCR\_DBL\_4@{TIM\_DCR\_DBL\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBL\_4}{TIM\_DCR\_DBL\_4}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4~((uint16\+\_\+t)0x1000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}\label{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_BIE@{TIM\_DIER\_BIE}}
\index{TIM\_DIER\_BIE@{TIM\_DIER\_BIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_BIE}{TIM\_DIER\_BIE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+BIE~((uint16\+\_\+t)0x0080)}

Break interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}\label{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC1DE@{TIM\_DIER\_CC1DE}}
\index{TIM\_DIER\_CC1DE@{TIM\_DIER\_CC1DE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC1DE}{TIM\_DIER\_CC1DE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC1\+DE~((uint16\+\_\+t)0x0200)}

Capture/\+Compare 1 DMA request enable \Hypertarget{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}\label{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC1IE@{TIM\_DIER\_CC1IE}}
\index{TIM\_DIER\_CC1IE@{TIM\_DIER\_CC1IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC1IE}{TIM\_DIER\_CC1IE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC1\+IE~((uint16\+\_\+t)0x0002)}

Capture/\+Compare 1 interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}\label{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC2DE@{TIM\_DIER\_CC2DE}}
\index{TIM\_DIER\_CC2DE@{TIM\_DIER\_CC2DE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC2DE}{TIM\_DIER\_CC2DE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC2\+DE~((uint16\+\_\+t)0x0400)}

Capture/\+Compare 2 DMA request enable \Hypertarget{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}\label{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC2IE@{TIM\_DIER\_CC2IE}}
\index{TIM\_DIER\_CC2IE@{TIM\_DIER\_CC2IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC2IE}{TIM\_DIER\_CC2IE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC2\+IE~((uint16\+\_\+t)0x0004)}

Capture/\+Compare 2 interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}\label{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC3DE@{TIM\_DIER\_CC3DE}}
\index{TIM\_DIER\_CC3DE@{TIM\_DIER\_CC3DE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC3DE}{TIM\_DIER\_CC3DE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC3\+DE~((uint16\+\_\+t)0x0800)}

Capture/\+Compare 3 DMA request enable \Hypertarget{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}\label{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC3IE@{TIM\_DIER\_CC3IE}}
\index{TIM\_DIER\_CC3IE@{TIM\_DIER\_CC3IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC3IE}{TIM\_DIER\_CC3IE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC3\+IE~((uint16\+\_\+t)0x0008)}

Capture/\+Compare 3 interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}\label{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC4DE@{TIM\_DIER\_CC4DE}}
\index{TIM\_DIER\_CC4DE@{TIM\_DIER\_CC4DE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC4DE}{TIM\_DIER\_CC4DE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC4\+DE~((uint16\+\_\+t)0x1000)}

Capture/\+Compare 4 DMA request enable \Hypertarget{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}\label{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC4IE@{TIM\_DIER\_CC4IE}}
\index{TIM\_DIER\_CC4IE@{TIM\_DIER\_CC4IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC4IE}{TIM\_DIER\_CC4IE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC4\+IE~((uint16\+\_\+t)0x0010)}

Capture/\+Compare 4 interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}\label{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_COMDE@{TIM\_DIER\_COMDE}}
\index{TIM\_DIER\_COMDE@{TIM\_DIER\_COMDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_COMDE}{TIM\_DIER\_COMDE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+COMDE~((uint16\+\_\+t)0x2000)}

COM DMA request enable \Hypertarget{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}\label{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_COMIE@{TIM\_DIER\_COMIE}}
\index{TIM\_DIER\_COMIE@{TIM\_DIER\_COMIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_COMIE}{TIM\_DIER\_COMIE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+COMIE~((uint16\+\_\+t)0x0020)}

COM interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}\label{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_TDE@{TIM\_DIER\_TDE}}
\index{TIM\_DIER\_TDE@{TIM\_DIER\_TDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_TDE}{TIM\_DIER\_TDE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+TDE~((uint16\+\_\+t)0x4000)}

Trigger DMA request enable \Hypertarget{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}\label{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_TIE@{TIM\_DIER\_TIE}}
\index{TIM\_DIER\_TIE@{TIM\_DIER\_TIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_TIE}{TIM\_DIER\_TIE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+TIE~((uint16\+\_\+t)0x0040)}

Trigger interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}\label{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_UDE@{TIM\_DIER\_UDE}}
\index{TIM\_DIER\_UDE@{TIM\_DIER\_UDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_UDE}{TIM\_DIER\_UDE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+UDE~((uint16\+\_\+t)0x0100)}

Update DMA request enable \Hypertarget{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}\label{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_UIE@{TIM\_DIER\_UIE}}
\index{TIM\_DIER\_UIE@{TIM\_DIER\_UIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_UIE}{TIM\_DIER\_UIE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+UIE~((uint16\+\_\+t)0x0001)}

Update interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}\label{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DMAR\_DMAB@{TIM\_DMAR\_DMAB}}
\index{TIM\_DMAR\_DMAB@{TIM\_DMAR\_DMAB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMAR\_DMAB}{TIM\_DMAR\_DMAB}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMAR\+\_\+\+DMAB~((uint16\+\_\+t)0x\+FFFF)}

DMA register for burst accesses \Hypertarget{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}\label{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_BG@{TIM\_EGR\_BG}}
\index{TIM\_EGR\_BG@{TIM\_EGR\_BG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_BG}{TIM\_EGR\_BG}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+BG~((uint8\+\_\+t)0x80)}

Break Generation \Hypertarget{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}\label{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_CC1G@{TIM\_EGR\_CC1G}}
\index{TIM\_EGR\_CC1G@{TIM\_EGR\_CC1G}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_CC1G}{TIM\_EGR\_CC1G}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+CC1G~((uint8\+\_\+t)0x02)}

Capture/\+Compare 1 Generation \Hypertarget{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}\label{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_CC2G@{TIM\_EGR\_CC2G}}
\index{TIM\_EGR\_CC2G@{TIM\_EGR\_CC2G}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_CC2G}{TIM\_EGR\_CC2G}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+CC2G~((uint8\+\_\+t)0x04)}

Capture/\+Compare 2 Generation \Hypertarget{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}\label{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_CC3G@{TIM\_EGR\_CC3G}}
\index{TIM\_EGR\_CC3G@{TIM\_EGR\_CC3G}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_CC3G}{TIM\_EGR\_CC3G}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+CC3G~((uint8\+\_\+t)0x08)}

Capture/\+Compare 3 Generation \Hypertarget{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}\label{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_CC4G@{TIM\_EGR\_CC4G}}
\index{TIM\_EGR\_CC4G@{TIM\_EGR\_CC4G}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_CC4G}{TIM\_EGR\_CC4G}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+CC4G~((uint8\+\_\+t)0x10)}

Capture/\+Compare 4 Generation \Hypertarget{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}\label{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_COMG@{TIM\_EGR\_COMG}}
\index{TIM\_EGR\_COMG@{TIM\_EGR\_COMG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_COMG}{TIM\_EGR\_COMG}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+COMG~((uint8\+\_\+t)0x20)}

Capture/\+Compare Control Update Generation \Hypertarget{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}\label{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_TG@{TIM\_EGR\_TG}}
\index{TIM\_EGR\_TG@{TIM\_EGR\_TG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_TG}{TIM\_EGR\_TG}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+TG~((uint8\+\_\+t)0x40)}

Trigger Generation \Hypertarget{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}\label{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_UG@{TIM\_EGR\_UG}}
\index{TIM\_EGR\_UG@{TIM\_EGR\_UG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_UG}{TIM\_EGR\_UG}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+UG~((uint8\+\_\+t)0x01)}

Update Generation \Hypertarget{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}\label{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_PSC\_PSC@{TIM\_PSC\_PSC}}
\index{TIM\_PSC\_PSC@{TIM\_PSC\_PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_PSC\_PSC}{TIM\_PSC\_PSC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+PSC\+\_\+\+PSC~((uint16\+\_\+t)0x\+FFFF)}

Prescaler Value \Hypertarget{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}\label{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_RCR\_REP@{TIM\_RCR\_REP}}
\index{TIM\_RCR\_REP@{TIM\_RCR\_REP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_RCR\_REP}{TIM\_RCR\_REP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+RCR\+\_\+\+REP~((uint8\+\_\+t)0x\+FF)}

Repetition Counter Value \Hypertarget{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}\label{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ECE@{TIM\_SMCR\_ECE}}
\index{TIM\_SMCR\_ECE@{TIM\_SMCR\_ECE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ECE}{TIM\_SMCR\_ECE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ECE~((uint16\+\_\+t)0x4000)}

External clock enable \Hypertarget{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}\label{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF@{TIM\_SMCR\_ETF}}
\index{TIM\_SMCR\_ETF@{TIM\_SMCR\_ETF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETF}{TIM\_SMCR\_ETF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF~((uint16\+\_\+t)0x0\+F00)}

ETF\mbox{[}3\+:0\mbox{]} bits (External trigger filter) \Hypertarget{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}\label{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF\_0@{TIM\_SMCR\_ETF\_0}}
\index{TIM\_SMCR\_ETF\_0@{TIM\_SMCR\_ETF\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETF\_0}{TIM\_SMCR\_ETF\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0~((uint16\+\_\+t)0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}\label{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF\_1@{TIM\_SMCR\_ETF\_1}}
\index{TIM\_SMCR\_ETF\_1@{TIM\_SMCR\_ETF\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETF\_1}{TIM\_SMCR\_ETF\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1~((uint16\+\_\+t)0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}\label{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF\_2@{TIM\_SMCR\_ETF\_2}}
\index{TIM\_SMCR\_ETF\_2@{TIM\_SMCR\_ETF\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETF\_2}{TIM\_SMCR\_ETF\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2~((uint16\+\_\+t)0x0400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}\label{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF\_3@{TIM\_SMCR\_ETF\_3}}
\index{TIM\_SMCR\_ETF\_3@{TIM\_SMCR\_ETF\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETF\_3}{TIM\_SMCR\_ETF\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3~((uint16\+\_\+t)0x0800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}\label{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETP@{TIM\_SMCR\_ETP}}
\index{TIM\_SMCR\_ETP@{TIM\_SMCR\_ETP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETP}{TIM\_SMCR\_ETP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETP~((uint16\+\_\+t)0x8000)}

External trigger polarity \Hypertarget{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}\label{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETPS@{TIM\_SMCR\_ETPS}}
\index{TIM\_SMCR\_ETPS@{TIM\_SMCR\_ETPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETPS}{TIM\_SMCR\_ETPS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETPS~((uint16\+\_\+t)0x3000)}

ETPS\mbox{[}1\+:0\mbox{]} bits (External trigger prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}\label{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETPS\_0@{TIM\_SMCR\_ETPS\_0}}
\index{TIM\_SMCR\_ETPS\_0@{TIM\_SMCR\_ETPS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETPS\_0}{TIM\_SMCR\_ETPS\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}\label{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETPS\_1@{TIM\_SMCR\_ETPS\_1}}
\index{TIM\_SMCR\_ETPS\_1@{TIM\_SMCR\_ETPS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETPS\_1}{TIM\_SMCR\_ETPS\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}\label{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_MSM@{TIM\_SMCR\_MSM}}
\index{TIM\_SMCR\_MSM@{TIM\_SMCR\_MSM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_MSM}{TIM\_SMCR\_MSM}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+MSM~((uint16\+\_\+t)0x0080)}

Master/slave mode \Hypertarget{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}\label{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_SMS@{TIM\_SMCR\_SMS}}
\index{TIM\_SMCR\_SMS@{TIM\_SMCR\_SMS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_SMS}{TIM\_SMCR\_SMS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+SMS~((uint16\+\_\+t)0x0007)}

SMS\mbox{[}2\+:0\mbox{]} bits (Slave mode selection) \Hypertarget{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}\label{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_SMS\_0@{TIM\_SMCR\_SMS\_0}}
\index{TIM\_SMCR\_SMS\_0@{TIM\_SMCR\_SMS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_SMS\_0}{TIM\_SMCR\_SMS\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0~((uint16\+\_\+t)0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}\label{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_SMS\_1@{TIM\_SMCR\_SMS\_1}}
\index{TIM\_SMCR\_SMS\_1@{TIM\_SMCR\_SMS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_SMS\_1}{TIM\_SMCR\_SMS\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1~((uint16\+\_\+t)0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}\label{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_SMS\_2@{TIM\_SMCR\_SMS\_2}}
\index{TIM\_SMCR\_SMS\_2@{TIM\_SMCR\_SMS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_SMS\_2}{TIM\_SMCR\_SMS\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2~((uint16\+\_\+t)0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}\label{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_TS@{TIM\_SMCR\_TS}}
\index{TIM\_SMCR\_TS@{TIM\_SMCR\_TS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_TS}{TIM\_SMCR\_TS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+TS~((uint16\+\_\+t)0x0070)}

TS\mbox{[}2\+:0\mbox{]} bits (Trigger selection) \Hypertarget{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}\label{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_TS\_0@{TIM\_SMCR\_TS\_0}}
\index{TIM\_SMCR\_TS\_0@{TIM\_SMCR\_TS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_TS\_0}{TIM\_SMCR\_TS\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}\label{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_TS\_1@{TIM\_SMCR\_TS\_1}}
\index{TIM\_SMCR\_TS\_1@{TIM\_SMCR\_TS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_TS\_1}{TIM\_SMCR\_TS\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}\label{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_TS\_2@{TIM\_SMCR\_TS\_2}}
\index{TIM\_SMCR\_TS\_2@{TIM\_SMCR\_TS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_TS\_2}{TIM\_SMCR\_TS\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2~((uint16\+\_\+t)0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}\label{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_BIF@{TIM\_SR\_BIF}}
\index{TIM\_SR\_BIF@{TIM\_SR\_BIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_BIF}{TIM\_SR\_BIF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+BIF~((uint16\+\_\+t)0x0080)}

Break interrupt Flag \Hypertarget{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}\label{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC1IF@{TIM\_SR\_CC1IF}}
\index{TIM\_SR\_CC1IF@{TIM\_SR\_CC1IF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC1IF}{TIM\_SR\_CC1IF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC1\+IF~((uint16\+\_\+t)0x0002)}

Capture/\+Compare 1 interrupt Flag \Hypertarget{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}\label{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC1OF@{TIM\_SR\_CC1OF}}
\index{TIM\_SR\_CC1OF@{TIM\_SR\_CC1OF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC1OF}{TIM\_SR\_CC1OF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC1\+OF~((uint16\+\_\+t)0x0200)}

Capture/\+Compare 1 Overcapture Flag \Hypertarget{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}\label{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC2IF@{TIM\_SR\_CC2IF}}
\index{TIM\_SR\_CC2IF@{TIM\_SR\_CC2IF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC2IF}{TIM\_SR\_CC2IF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC2\+IF~((uint16\+\_\+t)0x0004)}

Capture/\+Compare 2 interrupt Flag \Hypertarget{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}\label{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC2OF@{TIM\_SR\_CC2OF}}
\index{TIM\_SR\_CC2OF@{TIM\_SR\_CC2OF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC2OF}{TIM\_SR\_CC2OF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC2\+OF~((uint16\+\_\+t)0x0400)}

Capture/\+Compare 2 Overcapture Flag \Hypertarget{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}\label{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC3IF@{TIM\_SR\_CC3IF}}
\index{TIM\_SR\_CC3IF@{TIM\_SR\_CC3IF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC3IF}{TIM\_SR\_CC3IF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC3\+IF~((uint16\+\_\+t)0x0008)}

Capture/\+Compare 3 interrupt Flag \Hypertarget{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}\label{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC3OF@{TIM\_SR\_CC3OF}}
\index{TIM\_SR\_CC3OF@{TIM\_SR\_CC3OF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC3OF}{TIM\_SR\_CC3OF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC3\+OF~((uint16\+\_\+t)0x0800)}

Capture/\+Compare 3 Overcapture Flag \Hypertarget{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}\label{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC4IF@{TIM\_SR\_CC4IF}}
\index{TIM\_SR\_CC4IF@{TIM\_SR\_CC4IF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC4IF}{TIM\_SR\_CC4IF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC4\+IF~((uint16\+\_\+t)0x0010)}

Capture/\+Compare 4 interrupt Flag \Hypertarget{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}\label{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC4OF@{TIM\_SR\_CC4OF}}
\index{TIM\_SR\_CC4OF@{TIM\_SR\_CC4OF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC4OF}{TIM\_SR\_CC4OF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC4\+OF~((uint16\+\_\+t)0x1000)}

Capture/\+Compare 4 Overcapture Flag \Hypertarget{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}\label{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_COMIF@{TIM\_SR\_COMIF}}
\index{TIM\_SR\_COMIF@{TIM\_SR\_COMIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_COMIF}{TIM\_SR\_COMIF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+COMIF~((uint16\+\_\+t)0x0020)}

COM interrupt Flag \Hypertarget{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}\label{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_TIF@{TIM\_SR\_TIF}}
\index{TIM\_SR\_TIF@{TIM\_SR\_TIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_TIF}{TIM\_SR\_TIF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+TIF~((uint16\+\_\+t)0x0040)}

Trigger interrupt Flag \Hypertarget{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}\label{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_UIF@{TIM\_SR\_UIF}}
\index{TIM\_SR\_UIF@{TIM\_SR\_UIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_UIF}{TIM\_SR\_UIF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+UIF~((uint16\+\_\+t)0x0001)}

Update interrupt Flag \Hypertarget{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}\label{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_BRR\_DIV\_Fraction@{USART\_BRR\_DIV\_Fraction}}
\index{USART\_BRR\_DIV\_Fraction@{USART\_BRR\_DIV\_Fraction}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_BRR\_DIV\_Fraction}{USART\_BRR\_DIV\_Fraction}}
{\footnotesize\ttfamily \#define USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction~((uint16\+\_\+t)0x000F)}

Fraction of USARTDIV \Hypertarget{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}\label{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_BRR\_DIV\_Mantissa@{USART\_BRR\_DIV\_Mantissa}}
\index{USART\_BRR\_DIV\_Mantissa@{USART\_BRR\_DIV\_Mantissa}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_BRR\_DIV\_Mantissa}{USART\_BRR\_DIV\_Mantissa}}
{\footnotesize\ttfamily \#define USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa~((uint16\+\_\+t)0x\+FFF0)}

Mantissa of USARTDIV \Hypertarget{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}\label{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_IDLEIE@{USART\_CR1\_IDLEIE}}
\index{USART\_CR1\_IDLEIE@{USART\_CR1\_IDLEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_IDLEIE}{USART\_CR1\_IDLEIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+IDLEIE~((uint16\+\_\+t)0x0010)}

IDLE Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}\label{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_M@{USART\_CR1\_M}}
\index{USART\_CR1\_M@{USART\_CR1\_M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_M}{USART\_CR1\_M}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+M~((uint16\+\_\+t)0x1000)}

Word length \Hypertarget{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}\label{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_OVER8@{USART\_CR1\_OVER8}}
\index{USART\_CR1\_OVER8@{USART\_CR1\_OVER8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_OVER8}{USART\_CR1\_OVER8}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+OVER8~((uint16\+\_\+t)0x8000)}

USART Oversmapling 8-\/bits \Hypertarget{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}\label{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_PCE@{USART\_CR1\_PCE}}
\index{USART\_CR1\_PCE@{USART\_CR1\_PCE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_PCE}{USART\_CR1\_PCE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+PCE~((uint16\+\_\+t)0x0400)}

Parity Control Enable \Hypertarget{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}\label{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_PEIE@{USART\_CR1\_PEIE}}
\index{USART\_CR1\_PEIE@{USART\_CR1\_PEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_PEIE}{USART\_CR1\_PEIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+PEIE~((uint16\+\_\+t)0x0100)}

PE Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}\label{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_PS@{USART\_CR1\_PS}}
\index{USART\_CR1\_PS@{USART\_CR1\_PS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_PS}{USART\_CR1\_PS}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+PS~((uint16\+\_\+t)0x0200)}

Parity Selection \Hypertarget{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}\label{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_RE@{USART\_CR1\_RE}}
\index{USART\_CR1\_RE@{USART\_CR1\_RE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_RE}{USART\_CR1\_RE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+RE~((uint16\+\_\+t)0x0004)}

Receiver Enable \Hypertarget{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}\label{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_RWU@{USART\_CR1\_RWU}}
\index{USART\_CR1\_RWU@{USART\_CR1\_RWU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_RWU}{USART\_CR1\_RWU}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+RWU~((uint16\+\_\+t)0x0002)}

Receiver wakeup \Hypertarget{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}\label{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_RXNEIE@{USART\_CR1\_RXNEIE}}
\index{USART\_CR1\_RXNEIE@{USART\_CR1\_RXNEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_RXNEIE}{USART\_CR1\_RXNEIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+RXNEIE~((uint16\+\_\+t)0x0020)}

RXNE Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}\label{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_SBK@{USART\_CR1\_SBK}}
\index{USART\_CR1\_SBK@{USART\_CR1\_SBK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_SBK}{USART\_CR1\_SBK}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+SBK~((uint16\+\_\+t)0x0001)}

Send Break \Hypertarget{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}\label{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_TCIE@{USART\_CR1\_TCIE}}
\index{USART\_CR1\_TCIE@{USART\_CR1\_TCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_TCIE}{USART\_CR1\_TCIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+TCIE~((uint16\+\_\+t)0x0040)}

Transmission Complete Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}\label{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_TE@{USART\_CR1\_TE}}
\index{USART\_CR1\_TE@{USART\_CR1\_TE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_TE}{USART\_CR1\_TE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+TE~((uint16\+\_\+t)0x0008)}

Transmitter Enable \Hypertarget{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}\label{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_TXEIE@{USART\_CR1\_TXEIE}}
\index{USART\_CR1\_TXEIE@{USART\_CR1\_TXEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_TXEIE}{USART\_CR1\_TXEIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+TXEIE~((uint16\+\_\+t)0x0080)}

PE Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}\label{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_UE@{USART\_CR1\_UE}}
\index{USART\_CR1\_UE@{USART\_CR1\_UE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_UE}{USART\_CR1\_UE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+UE~((uint16\+\_\+t)0x2000)}

USART Enable \Hypertarget{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}\label{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_WAKE@{USART\_CR1\_WAKE}}
\index{USART\_CR1\_WAKE@{USART\_CR1\_WAKE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_WAKE}{USART\_CR1\_WAKE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+WAKE~((uint16\+\_\+t)0x0800)}

Wakeup method \Hypertarget{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}\label{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_ADD@{USART\_CR2\_ADD}}
\index{USART\_CR2\_ADD@{USART\_CR2\_ADD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_ADD}{USART\_CR2\_ADD}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+ADD~((uint16\+\_\+t)0x000F)}

Address of the USART node \Hypertarget{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}\label{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_CLKEN@{USART\_CR2\_CLKEN}}
\index{USART\_CR2\_CLKEN@{USART\_CR2\_CLKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_CLKEN}{USART\_CR2\_CLKEN}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+CLKEN~((uint16\+\_\+t)0x0800)}

Clock Enable \Hypertarget{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}\label{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_CPHA@{USART\_CR2\_CPHA}}
\index{USART\_CR2\_CPHA@{USART\_CR2\_CPHA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_CPHA}{USART\_CR2\_CPHA}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+CPHA~((uint16\+\_\+t)0x0200)}

Clock Phase \Hypertarget{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}\label{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_CPOL@{USART\_CR2\_CPOL}}
\index{USART\_CR2\_CPOL@{USART\_CR2\_CPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_CPOL}{USART\_CR2\_CPOL}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+CPOL~((uint16\+\_\+t)0x0400)}

Clock Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}\label{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_LBCL@{USART\_CR2\_LBCL}}
\index{USART\_CR2\_LBCL@{USART\_CR2\_LBCL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_LBCL}{USART\_CR2\_LBCL}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LBCL~((uint16\+\_\+t)0x0100)}

Last Bit Clock pulse \Hypertarget{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}\label{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_LBDIE@{USART\_CR2\_LBDIE}}
\index{USART\_CR2\_LBDIE@{USART\_CR2\_LBDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_LBDIE}{USART\_CR2\_LBDIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LBDIE~((uint16\+\_\+t)0x0040)}

LIN Break Detection Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}\label{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_LBDL@{USART\_CR2\_LBDL}}
\index{USART\_CR2\_LBDL@{USART\_CR2\_LBDL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_LBDL}{USART\_CR2\_LBDL}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LBDL~((uint16\+\_\+t)0x0020)}

LIN Break Detection Length \Hypertarget{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}\label{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_LINEN@{USART\_CR2\_LINEN}}
\index{USART\_CR2\_LINEN@{USART\_CR2\_LINEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_LINEN}{USART\_CR2\_LINEN}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LINEN~((uint16\+\_\+t)0x4000)}

LIN mode enable \Hypertarget{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}\label{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_STOP@{USART\_CR2\_STOP}}
\index{USART\_CR2\_STOP@{USART\_CR2\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_STOP}{USART\_CR2\_STOP}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+STOP~((uint16\+\_\+t)0x3000)}

STOP\mbox{[}1\+:0\mbox{]} bits (STOP bits) \Hypertarget{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}\label{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_STOP\_0@{USART\_CR2\_STOP\_0}}
\index{USART\_CR2\_STOP\_0@{USART\_CR2\_STOP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_STOP\_0}{USART\_CR2\_STOP\_0}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}\label{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_STOP\_1@{USART\_CR2\_STOP\_1}}
\index{USART\_CR2\_STOP\_1@{USART\_CR2\_STOP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_STOP\_1}{USART\_CR2\_STOP\_1}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}\label{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_CTSE@{USART\_CR3\_CTSE}}
\index{USART\_CR3\_CTSE@{USART\_CR3\_CTSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_CTSE}{USART\_CR3\_CTSE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+CTSE~((uint16\+\_\+t)0x0200)}

CTS Enable \Hypertarget{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}\label{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_CTSIE@{USART\_CR3\_CTSIE}}
\index{USART\_CR3\_CTSIE@{USART\_CR3\_CTSIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_CTSIE}{USART\_CR3\_CTSIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+CTSIE~((uint16\+\_\+t)0x0400)}

CTS Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}\label{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_DMAR@{USART\_CR3\_DMAR}}
\index{USART\_CR3\_DMAR@{USART\_CR3\_DMAR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_DMAR}{USART\_CR3\_DMAR}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+DMAR~((uint16\+\_\+t)0x0040)}

DMA Enable Receiver \Hypertarget{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}\label{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_DMAT@{USART\_CR3\_DMAT}}
\index{USART\_CR3\_DMAT@{USART\_CR3\_DMAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_DMAT}{USART\_CR3\_DMAT}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+DMAT~((uint16\+\_\+t)0x0080)}

DMA Enable Transmitter \Hypertarget{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}\label{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_EIE@{USART\_CR3\_EIE}}
\index{USART\_CR3\_EIE@{USART\_CR3\_EIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_EIE}{USART\_CR3\_EIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+EIE~((uint16\+\_\+t)0x0001)}

Error Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}\label{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_HDSEL@{USART\_CR3\_HDSEL}}
\index{USART\_CR3\_HDSEL@{USART\_CR3\_HDSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_HDSEL}{USART\_CR3\_HDSEL}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+HDSEL~((uint16\+\_\+t)0x0008)}

Half-\/\+Duplex Selection \Hypertarget{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}\label{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_IREN@{USART\_CR3\_IREN}}
\index{USART\_CR3\_IREN@{USART\_CR3\_IREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_IREN}{USART\_CR3\_IREN}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+IREN~((uint16\+\_\+t)0x0002)}

Ir\+DA mode Enable \Hypertarget{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}\label{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_IRLP@{USART\_CR3\_IRLP}}
\index{USART\_CR3\_IRLP@{USART\_CR3\_IRLP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_IRLP}{USART\_CR3\_IRLP}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+IRLP~((uint16\+\_\+t)0x0004)}

Ir\+DA Low-\/\+Power \Hypertarget{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}\label{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_NACK@{USART\_CR3\_NACK}}
\index{USART\_CR3\_NACK@{USART\_CR3\_NACK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_NACK}{USART\_CR3\_NACK}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+NACK~((uint16\+\_\+t)0x0010)}

Smartcard NACK enable \Hypertarget{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}\label{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_ONEBIT@{USART\_CR3\_ONEBIT}}
\index{USART\_CR3\_ONEBIT@{USART\_CR3\_ONEBIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_ONEBIT}{USART\_CR3\_ONEBIT}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+ONEBIT~((uint16\+\_\+t)0x0800)}

One Bit method \Hypertarget{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}\label{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_RTSE@{USART\_CR3\_RTSE}}
\index{USART\_CR3\_RTSE@{USART\_CR3\_RTSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_RTSE}{USART\_CR3\_RTSE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+RTSE~((uint16\+\_\+t)0x0100)}

RTS Enable \Hypertarget{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}\label{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_SCEN@{USART\_CR3\_SCEN}}
\index{USART\_CR3\_SCEN@{USART\_CR3\_SCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_SCEN}{USART\_CR3\_SCEN}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+SCEN~((uint16\+\_\+t)0x0020)}

Smartcard mode enable \Hypertarget{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}\label{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_DR\_DR@{USART\_DR\_DR}}
\index{USART\_DR\_DR@{USART\_DR\_DR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_DR\_DR}{USART\_DR\_DR}}
{\footnotesize\ttfamily \#define USART\+\_\+\+DR\+\_\+\+DR~((uint16\+\_\+t)0x01\+FF)}

Data value \Hypertarget{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}\label{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_GT@{USART\_GTPR\_GT}}
\index{USART\_GTPR\_GT@{USART\_GTPR\_GT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_GT}{USART\_GTPR\_GT}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+GT~((uint16\+\_\+t)0x\+FF00)}

Guard time value \Hypertarget{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}\label{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC@{USART\_GTPR\_PSC}}
\index{USART\_GTPR\_PSC@{USART\_GTPR\_PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC}{USART\_GTPR\_PSC}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC~((uint16\+\_\+t)0x00\+FF)}

PSC\mbox{[}7\+:0\mbox{]} bits (Prescaler value) \Hypertarget{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}\label{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_0@{USART\_GTPR\_PSC\_0}}
\index{USART\_GTPR\_PSC\_0@{USART\_GTPR\_PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_0}{USART\_GTPR\_PSC\_0}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0~((uint16\+\_\+t)0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}\label{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_1@{USART\_GTPR\_PSC\_1}}
\index{USART\_GTPR\_PSC\_1@{USART\_GTPR\_PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_1}{USART\_GTPR\_PSC\_1}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1~((uint16\+\_\+t)0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}\label{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_2@{USART\_GTPR\_PSC\_2}}
\index{USART\_GTPR\_PSC\_2@{USART\_GTPR\_PSC\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_2}{USART\_GTPR\_PSC\_2}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2~((uint16\+\_\+t)0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}\label{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_3@{USART\_GTPR\_PSC\_3}}
\index{USART\_GTPR\_PSC\_3@{USART\_GTPR\_PSC\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_3}{USART\_GTPR\_PSC\_3}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3~((uint16\+\_\+t)0x0008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}\label{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_4@{USART\_GTPR\_PSC\_4}}
\index{USART\_GTPR\_PSC\_4@{USART\_GTPR\_PSC\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_4}{USART\_GTPR\_PSC\_4}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4~((uint16\+\_\+t)0x0010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}\label{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_5@{USART\_GTPR\_PSC\_5}}
\index{USART\_GTPR\_PSC\_5@{USART\_GTPR\_PSC\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_5}{USART\_GTPR\_PSC\_5}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5~((uint16\+\_\+t)0x0020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}\label{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_6@{USART\_GTPR\_PSC\_6}}
\index{USART\_GTPR\_PSC\_6@{USART\_GTPR\_PSC\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_6}{USART\_GTPR\_PSC\_6}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6~((uint16\+\_\+t)0x0040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}\label{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_7@{USART\_GTPR\_PSC\_7}}
\index{USART\_GTPR\_PSC\_7@{USART\_GTPR\_PSC\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_7}{USART\_GTPR\_PSC\_7}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7~((uint16\+\_\+t)0x0080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}\label{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_CTS@{USART\_SR\_CTS}}
\index{USART\_SR\_CTS@{USART\_SR\_CTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_CTS}{USART\_SR\_CTS}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+CTS~((uint16\+\_\+t)0x0200)}

CTS Flag \Hypertarget{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}\label{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_FE@{USART\_SR\_FE}}
\index{USART\_SR\_FE@{USART\_SR\_FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_FE}{USART\_SR\_FE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+FE~((uint16\+\_\+t)0x0002)}

Framing Error \Hypertarget{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}\label{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_IDLE@{USART\_SR\_IDLE}}
\index{USART\_SR\_IDLE@{USART\_SR\_IDLE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_IDLE}{USART\_SR\_IDLE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+IDLE~((uint16\+\_\+t)0x0010)}

IDLE line detected \Hypertarget{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}\label{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_LBD@{USART\_SR\_LBD}}
\index{USART\_SR\_LBD@{USART\_SR\_LBD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_LBD}{USART\_SR\_LBD}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+LBD~((uint16\+\_\+t)0x0100)}

LIN Break Detection Flag \Hypertarget{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}\label{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_NE@{USART\_SR\_NE}}
\index{USART\_SR\_NE@{USART\_SR\_NE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_NE}{USART\_SR\_NE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+NE~((uint16\+\_\+t)0x0004)}

Noise Error Flag \Hypertarget{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}\label{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_ORE@{USART\_SR\_ORE}}
\index{USART\_SR\_ORE@{USART\_SR\_ORE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_ORE}{USART\_SR\_ORE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+ORE~((uint16\+\_\+t)0x0008)}

Over\+Run Error \Hypertarget{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}\label{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_PE@{USART\_SR\_PE}}
\index{USART\_SR\_PE@{USART\_SR\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_PE}{USART\_SR\_PE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+PE~((uint16\+\_\+t)0x0001)}

Parity Error \Hypertarget{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}\label{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_RXNE@{USART\_SR\_RXNE}}
\index{USART\_SR\_RXNE@{USART\_SR\_RXNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_RXNE}{USART\_SR\_RXNE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+RXNE~((uint16\+\_\+t)0x0020)}

Read Data Register Not Empty \Hypertarget{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}\label{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_TC@{USART\_SR\_TC}}
\index{USART\_SR\_TC@{USART\_SR\_TC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_TC}{USART\_SR\_TC}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+TC~((uint16\+\_\+t)0x0040)}

Transmission Complete \Hypertarget{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}\label{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_TXE@{USART\_SR\_TXE}}
\index{USART\_SR\_TXE@{USART\_SR\_TXE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_TXE}{USART\_SR\_TXE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+TXE~((uint16\+\_\+t)0x0080)}

Transmit Data Register Empty \Hypertarget{group___peripheral___registers___bits___definition_gaee2b98ee0d9a41d8836f8580e863ca11}\label{group___peripheral___registers___bits___definition_gaee2b98ee0d9a41d8836f8580e863ca11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR0\_RX\_ADDR0\_RX@{USB\_ADDR0\_RX\_ADDR0\_RX}}
\index{USB\_ADDR0\_RX\_ADDR0\_RX@{USB\_ADDR0\_RX\_ADDR0\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR0\_RX\_ADDR0\_RX}{USB\_ADDR0\_RX\_ADDR0\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR0\+\_\+\+RX\+\_\+\+ADDR0\+\_\+\+RX~((uint16\+\_\+t)0x\+FFFE)}

Reception Buffer Address 0 \Hypertarget{group___peripheral___registers___bits___definition_gae45ee53c334b9a5b7a76c6a67a8cb5b9}\label{group___peripheral___registers___bits___definition_gae45ee53c334b9a5b7a76c6a67a8cb5b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR0\_TX\_ADDR0\_TX@{USB\_ADDR0\_TX\_ADDR0\_TX}}
\index{USB\_ADDR0\_TX\_ADDR0\_TX@{USB\_ADDR0\_TX\_ADDR0\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR0\_TX\_ADDR0\_TX}{USB\_ADDR0\_TX\_ADDR0\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR0\+\_\+\+TX\+\_\+\+ADDR0\+\_\+\+TX~((uint16\+\_\+t)0x\+FFFE)}

Transmission Buffer Address 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8f6f7121f0fcf86c1f6cb40320c9fce3}\label{group___peripheral___registers___bits___definition_ga8f6f7121f0fcf86c1f6cb40320c9fce3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR1\_RX\_ADDR1\_RX@{USB\_ADDR1\_RX\_ADDR1\_RX}}
\index{USB\_ADDR1\_RX\_ADDR1\_RX@{USB\_ADDR1\_RX\_ADDR1\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR1\_RX\_ADDR1\_RX}{USB\_ADDR1\_RX\_ADDR1\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR1\+\_\+\+RX\+\_\+\+ADDR1\+\_\+\+RX~((uint16\+\_\+t)0x\+FFFE)}

Reception Buffer Address 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3a69f827b92180ac727ef2b71053ffe9}\label{group___peripheral___registers___bits___definition_ga3a69f827b92180ac727ef2b71053ffe9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR1\_TX\_ADDR1\_TX@{USB\_ADDR1\_TX\_ADDR1\_TX}}
\index{USB\_ADDR1\_TX\_ADDR1\_TX@{USB\_ADDR1\_TX\_ADDR1\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR1\_TX\_ADDR1\_TX}{USB\_ADDR1\_TX\_ADDR1\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR1\+\_\+\+TX\+\_\+\+ADDR1\+\_\+\+TX~((uint16\+\_\+t)0x\+FFFE)}

Transmission Buffer Address 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4ce92de63cc930b0686aa703451670e7}\label{group___peripheral___registers___bits___definition_ga4ce92de63cc930b0686aa703451670e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR2\_RX\_ADDR2\_RX@{USB\_ADDR2\_RX\_ADDR2\_RX}}
\index{USB\_ADDR2\_RX\_ADDR2\_RX@{USB\_ADDR2\_RX\_ADDR2\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR2\_RX\_ADDR2\_RX}{USB\_ADDR2\_RX\_ADDR2\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR2\+\_\+\+RX\+\_\+\+ADDR2\+\_\+\+RX~((uint16\+\_\+t)0x\+FFFE)}

Reception Buffer Address 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3e5882d2f9c800f802d512460f64cc27}\label{group___peripheral___registers___bits___definition_ga3e5882d2f9c800f802d512460f64cc27} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR2\_TX\_ADDR2\_TX@{USB\_ADDR2\_TX\_ADDR2\_TX}}
\index{USB\_ADDR2\_TX\_ADDR2\_TX@{USB\_ADDR2\_TX\_ADDR2\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR2\_TX\_ADDR2\_TX}{USB\_ADDR2\_TX\_ADDR2\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR2\+\_\+\+TX\+\_\+\+ADDR2\+\_\+\+TX~((uint16\+\_\+t)0x\+FFFE)}

Transmission Buffer Address 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5c912baa8640f44ffdad020a9cf3eda7}\label{group___peripheral___registers___bits___definition_ga5c912baa8640f44ffdad020a9cf3eda7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR3\_RX\_ADDR3\_RX@{USB\_ADDR3\_RX\_ADDR3\_RX}}
\index{USB\_ADDR3\_RX\_ADDR3\_RX@{USB\_ADDR3\_RX\_ADDR3\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR3\_RX\_ADDR3\_RX}{USB\_ADDR3\_RX\_ADDR3\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR3\+\_\+\+RX\+\_\+\+ADDR3\+\_\+\+RX~((uint16\+\_\+t)0x\+FFFE)}

Reception Buffer Address 3 \Hypertarget{group___peripheral___registers___bits___definition_gab1b688d42257abdcc81b89db80a2ff92}\label{group___peripheral___registers___bits___definition_gab1b688d42257abdcc81b89db80a2ff92} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR3\_TX\_ADDR3\_TX@{USB\_ADDR3\_TX\_ADDR3\_TX}}
\index{USB\_ADDR3\_TX\_ADDR3\_TX@{USB\_ADDR3\_TX\_ADDR3\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR3\_TX\_ADDR3\_TX}{USB\_ADDR3\_TX\_ADDR3\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR3\+\_\+\+TX\+\_\+\+ADDR3\+\_\+\+TX~((uint16\+\_\+t)0x\+FFFE)}

Transmission Buffer Address 3 \Hypertarget{group___peripheral___registers___bits___definition_ga1a18d4c41c96e4d6030040017e5749c5}\label{group___peripheral___registers___bits___definition_ga1a18d4c41c96e4d6030040017e5749c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR4\_RX\_ADDR4\_RX@{USB\_ADDR4\_RX\_ADDR4\_RX}}
\index{USB\_ADDR4\_RX\_ADDR4\_RX@{USB\_ADDR4\_RX\_ADDR4\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR4\_RX\_ADDR4\_RX}{USB\_ADDR4\_RX\_ADDR4\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR4\+\_\+\+RX\+\_\+\+ADDR4\+\_\+\+RX~((uint16\+\_\+t)0x\+FFFE)}

Reception Buffer Address 4 \Hypertarget{group___peripheral___registers___bits___definition_ga83f5b7d19cee8505299d4878ccc5575e}\label{group___peripheral___registers___bits___definition_ga83f5b7d19cee8505299d4878ccc5575e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR4\_TX\_ADDR4\_TX@{USB\_ADDR4\_TX\_ADDR4\_TX}}
\index{USB\_ADDR4\_TX\_ADDR4\_TX@{USB\_ADDR4\_TX\_ADDR4\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR4\_TX\_ADDR4\_TX}{USB\_ADDR4\_TX\_ADDR4\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR4\+\_\+\+TX\+\_\+\+ADDR4\+\_\+\+TX~((uint16\+\_\+t)0x\+FFFE)}

Transmission Buffer Address 4 \Hypertarget{group___peripheral___registers___bits___definition_gacd684a969affde01213327484282ad85}\label{group___peripheral___registers___bits___definition_gacd684a969affde01213327484282ad85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR5\_RX\_ADDR5\_RX@{USB\_ADDR5\_RX\_ADDR5\_RX}}
\index{USB\_ADDR5\_RX\_ADDR5\_RX@{USB\_ADDR5\_RX\_ADDR5\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR5\_RX\_ADDR5\_RX}{USB\_ADDR5\_RX\_ADDR5\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR5\+\_\+\+RX\+\_\+\+ADDR5\+\_\+\+RX~((uint16\+\_\+t)0x\+FFFE)}

Reception Buffer Address 5 \Hypertarget{group___peripheral___registers___bits___definition_ga87638ae40365a8baf258baeccb812129}\label{group___peripheral___registers___bits___definition_ga87638ae40365a8baf258baeccb812129} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR5\_TX\_ADDR5\_TX@{USB\_ADDR5\_TX\_ADDR5\_TX}}
\index{USB\_ADDR5\_TX\_ADDR5\_TX@{USB\_ADDR5\_TX\_ADDR5\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR5\_TX\_ADDR5\_TX}{USB\_ADDR5\_TX\_ADDR5\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR5\+\_\+\+TX\+\_\+\+ADDR5\+\_\+\+TX~((uint16\+\_\+t)0x\+FFFE)}

Transmission Buffer Address 5 \Hypertarget{group___peripheral___registers___bits___definition_ga8fc7d1677761257a68f9fbdd9f0cfea6}\label{group___peripheral___registers___bits___definition_ga8fc7d1677761257a68f9fbdd9f0cfea6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR6\_RX\_ADDR6\_RX@{USB\_ADDR6\_RX\_ADDR6\_RX}}
\index{USB\_ADDR6\_RX\_ADDR6\_RX@{USB\_ADDR6\_RX\_ADDR6\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR6\_RX\_ADDR6\_RX}{USB\_ADDR6\_RX\_ADDR6\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR6\+\_\+\+RX\+\_\+\+ADDR6\+\_\+\+RX~((uint16\+\_\+t)0x\+FFFE)}

Reception Buffer Address 6 \Hypertarget{group___peripheral___registers___bits___definition_ga1083183ce6a94d63d89476d2578f17d7}\label{group___peripheral___registers___bits___definition_ga1083183ce6a94d63d89476d2578f17d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR6\_TX\_ADDR6\_TX@{USB\_ADDR6\_TX\_ADDR6\_TX}}
\index{USB\_ADDR6\_TX\_ADDR6\_TX@{USB\_ADDR6\_TX\_ADDR6\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR6\_TX\_ADDR6\_TX}{USB\_ADDR6\_TX\_ADDR6\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR6\+\_\+\+TX\+\_\+\+ADDR6\+\_\+\+TX~((uint16\+\_\+t)0x\+FFFE)}

Transmission Buffer Address 6 \Hypertarget{group___peripheral___registers___bits___definition_ga54a15bf0bc533eb9b0f9277287b40006}\label{group___peripheral___registers___bits___definition_ga54a15bf0bc533eb9b0f9277287b40006} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR7\_RX\_ADDR7\_RX@{USB\_ADDR7\_RX\_ADDR7\_RX}}
\index{USB\_ADDR7\_RX\_ADDR7\_RX@{USB\_ADDR7\_RX\_ADDR7\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR7\_RX\_ADDR7\_RX}{USB\_ADDR7\_RX\_ADDR7\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR7\+\_\+\+RX\+\_\+\+ADDR7\+\_\+\+RX~((uint16\+\_\+t)0x\+FFFE)}

Reception Buffer Address 7 \Hypertarget{group___peripheral___registers___bits___definition_ga058df52c30718664b5d445d549305904}\label{group___peripheral___registers___bits___definition_ga058df52c30718664b5d445d549305904} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ADDR7\_TX\_ADDR7\_TX@{USB\_ADDR7\_TX\_ADDR7\_TX}}
\index{USB\_ADDR7\_TX\_ADDR7\_TX@{USB\_ADDR7\_TX\_ADDR7\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ADDR7\_TX\_ADDR7\_TX}{USB\_ADDR7\_TX\_ADDR7\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ADDR7\+\_\+\+TX\+\_\+\+ADDR7\+\_\+\+TX~((uint16\+\_\+t)0x\+FFFE)}

Transmission Buffer Address 7 \Hypertarget{group___peripheral___registers___bits___definition_ga36f0fc4eae4218739ae19da47d529829}\label{group___peripheral___registers___bits___definition_ga36f0fc4eae4218739ae19da47d529829} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_BTABLE\_BTABLE@{USB\_BTABLE\_BTABLE}}
\index{USB\_BTABLE\_BTABLE@{USB\_BTABLE\_BTABLE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_BTABLE\_BTABLE}{USB\_BTABLE\_BTABLE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+BTABLE\+\_\+\+BTABLE~((uint16\+\_\+t)0x\+FFF8)}

Buffer Table Buffer descriptor table \Hypertarget{group___peripheral___registers___bits___definition_gaf00ba2990a5f24fb0e05802d82f24abc}\label{group___peripheral___registers___bits___definition_gaf00ba2990a5f24fb0e05802d82f24abc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_CTRM@{USB\_CNTR\_CTRM}}
\index{USB\_CNTR\_CTRM@{USB\_CNTR\_CTRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_CTRM}{USB\_CNTR\_CTRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+CTRM~((uint16\+\_\+t)0x8000)}

Correct Transfer Interrupt Mask \Hypertarget{group___peripheral___registers___bits___definition_gaa5f7187f084256a9445a3cac84b11cb5}\label{group___peripheral___registers___bits___definition_gaa5f7187f084256a9445a3cac84b11cb5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_ERRM@{USB\_CNTR\_ERRM}}
\index{USB\_CNTR\_ERRM@{USB\_CNTR\_ERRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_ERRM}{USB\_CNTR\_ERRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+ERRM~((uint16\+\_\+t)0x2000)}

Error Interrupt Mask \Hypertarget{group___peripheral___registers___bits___definition_ga71fe7bddc1d39bf24e1bca420210f31c}\label{group___peripheral___registers___bits___definition_ga71fe7bddc1d39bf24e1bca420210f31c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_ESOFM@{USB\_CNTR\_ESOFM}}
\index{USB\_CNTR\_ESOFM@{USB\_CNTR\_ESOFM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_ESOFM}{USB\_CNTR\_ESOFM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+ESOFM~((uint16\+\_\+t)0x0100)}

Expected Start Of Frame Interrupt Mask \Hypertarget{group___peripheral___registers___bits___definition_ga36c68275445560edf0ccb7aa76bc769f}\label{group___peripheral___registers___bits___definition_ga36c68275445560edf0ccb7aa76bc769f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_FRES@{USB\_CNTR\_FRES}}
\index{USB\_CNTR\_FRES@{USB\_CNTR\_FRES}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_FRES}{USB\_CNTR\_FRES}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+FRES~((uint16\+\_\+t)0x0001)}

Force USB Reset \Hypertarget{group___peripheral___registers___bits___definition_gaec679add6d4151c3b39e43a33e05466a}\label{group___peripheral___registers___bits___definition_gaec679add6d4151c3b39e43a33e05466a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_FSUSP@{USB\_CNTR\_FSUSP}}
\index{USB\_CNTR\_FSUSP@{USB\_CNTR\_FSUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_FSUSP}{USB\_CNTR\_FSUSP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+FSUSP~((uint16\+\_\+t)0x0008)}

Force suspend \Hypertarget{group___peripheral___registers___bits___definition_ga1f1470b7921ac311a949ec100cf0228a}\label{group___peripheral___registers___bits___definition_ga1f1470b7921ac311a949ec100cf0228a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_LP\_MODE@{USB\_CNTR\_LP\_MODE}}
\index{USB\_CNTR\_LP\_MODE@{USB\_CNTR\_LP\_MODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_LP\_MODE}{USB\_CNTR\_LP\_MODE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+LP\+\_\+\+MODE~((uint16\+\_\+t)0x0004)}

Low-\/power mode \Hypertarget{group___peripheral___registers___bits___definition_ga2829af32a785e947b469b2bb0702ac8d}\label{group___peripheral___registers___bits___definition_ga2829af32a785e947b469b2bb0702ac8d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_PDWN@{USB\_CNTR\_PDWN}}
\index{USB\_CNTR\_PDWN@{USB\_CNTR\_PDWN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_PDWN}{USB\_CNTR\_PDWN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+PDWN~((uint16\+\_\+t)0x0002)}

Power down \Hypertarget{group___peripheral___registers___bits___definition_gaaf2a125a2e5bc4362faa7be62f6dafc6}\label{group___peripheral___registers___bits___definition_gaaf2a125a2e5bc4362faa7be62f6dafc6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_PMAOVRM@{USB\_CNTR\_PMAOVRM}}
\index{USB\_CNTR\_PMAOVRM@{USB\_CNTR\_PMAOVRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_PMAOVRM}{USB\_CNTR\_PMAOVRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+PMAOVRM~((uint16\+\_\+t)0x4000)}

Packet Memory Area Over / Underrun Interrupt Mask \Hypertarget{group___peripheral___registers___bits___definition_ga4542414ab68ac0a722f9f3853b5c7a84}\label{group___peripheral___registers___bits___definition_ga4542414ab68ac0a722f9f3853b5c7a84} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_RESETM@{USB\_CNTR\_RESETM}}
\index{USB\_CNTR\_RESETM@{USB\_CNTR\_RESETM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_RESETM}{USB\_CNTR\_RESETM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+RESETM~((uint16\+\_\+t)0x0400)}

RESET Interrupt Mask \Hypertarget{group___peripheral___registers___bits___definition_ga4dfc6611f4a04fd70dbe993d81d421e3}\label{group___peripheral___registers___bits___definition_ga4dfc6611f4a04fd70dbe993d81d421e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_RESUME@{USB\_CNTR\_RESUME}}
\index{USB\_CNTR\_RESUME@{USB\_CNTR\_RESUME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_RESUME}{USB\_CNTR\_RESUME}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+RESUME~((uint16\+\_\+t)0x0010)}

Resume request \Hypertarget{group___peripheral___registers___bits___definition_gae21d26a7822bae0b6cc512782a75d44e}\label{group___peripheral___registers___bits___definition_gae21d26a7822bae0b6cc512782a75d44e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_SOFM@{USB\_CNTR\_SOFM}}
\index{USB\_CNTR\_SOFM@{USB\_CNTR\_SOFM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_SOFM}{USB\_CNTR\_SOFM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+SOFM~((uint16\+\_\+t)0x0200)}

Start Of Frame Interrupt Mask \Hypertarget{group___peripheral___registers___bits___definition_ga0ae46eb0e83618bc7267543b7e6beaea}\label{group___peripheral___registers___bits___definition_ga0ae46eb0e83618bc7267543b7e6beaea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_SUSPM@{USB\_CNTR\_SUSPM}}
\index{USB\_CNTR\_SUSPM@{USB\_CNTR\_SUSPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_SUSPM}{USB\_CNTR\_SUSPM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+SUSPM~((uint16\+\_\+t)0x0800)}

Suspend mode Interrupt Mask \Hypertarget{group___peripheral___registers___bits___definition_gaa88ca8d955846272e2541b8e13f29343}\label{group___peripheral___registers___bits___definition_gaa88ca8d955846272e2541b8e13f29343} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_CNTR\_WKUPM@{USB\_CNTR\_WKUPM}}
\index{USB\_CNTR\_WKUPM@{USB\_CNTR\_WKUPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_CNTR\_WKUPM}{USB\_CNTR\_WKUPM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+CNTR\+\_\+\+WKUPM~((uint16\+\_\+t)0x1000)}

Wakeup Interrupt Mask \Hypertarget{group___peripheral___registers___bits___definition_gaeefaa008964bdd59f0ed9ddf4cd2ed2e}\label{group___peripheral___registers___bits___definition_gaeefaa008964bdd59f0ed9ddf4cd2ed2e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_0\_BLSIZE\_0@{USB\_COUNT0\_RX\_0\_BLSIZE\_0}}
\index{USB\_COUNT0\_RX\_0\_BLSIZE\_0@{USB\_COUNT0\_RX\_0\_BLSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_0\_BLSIZE\_0}{USB\_COUNT0\_RX\_0\_BLSIZE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0~((uint32\+\_\+t)0x00008000)}

BLock SIZE (low) \Hypertarget{group___peripheral___registers___bits___definition_gabd0a98aea86fdfacc1cfe9cadad7ee07}\label{group___peripheral___registers___bits___definition_gabd0a98aea86fdfacc1cfe9cadad7ee07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_0\_COUNT0\_RX\_0@{USB\_COUNT0\_RX\_0\_COUNT0\_RX\_0}}
\index{USB\_COUNT0\_RX\_0\_COUNT0\_RX\_0@{USB\_COUNT0\_RX\_0\_COUNT0\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_0\_COUNT0\_RX\_0}{USB\_COUNT0\_RX\_0\_COUNT0\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Reception Byte Count (low) \Hypertarget{group___peripheral___registers___bits___definition_gabb82ead106e311e0c84619fa34587bcd}\label{group___peripheral___registers___bits___definition_gabb82ead106e311e0c84619fa34587bcd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0}}
\index{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0}{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint32\+\_\+t)0x00007\+C00)}

NUM\+\_\+\+BLOCK\+\_\+0\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (low) \Hypertarget{group___peripheral___registers___bits___definition_ga506b3fb239fbb87afa7d2efb1f2a2ce7}\label{group___peripheral___registers___bits___definition_ga506b3fb239fbb87afa7d2efb1f2a2ce7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_0}}
\index{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_0}{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga29484bb25ef911e36e082cdc4f5a0fa4}\label{group___peripheral___registers___bits___definition_ga29484bb25ef911e36e082cdc4f5a0fa4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_1}}
\index{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_1}{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gadcc8d932a7d2487102ed799ac702e555}\label{group___peripheral___registers___bits___definition_gadcc8d932a7d2487102ed799ac702e555} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_2}}
\index{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_2}{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2~((uint32\+\_\+t)0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaf76b3ced5cc0ccfea96d770f0149f219}\label{group___peripheral___registers___bits___definition_gaf76b3ced5cc0ccfea96d770f0149f219} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_3}}
\index{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_3}{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3~((uint32\+\_\+t)0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga449760d8d9d094c5c19bf18c3e46a689}\label{group___peripheral___registers___bits___definition_ga449760d8d9d094c5c19bf18c3e46a689} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_4}}
\index{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_4}{USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4~((uint32\+\_\+t)0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaa5c46a3ac9c5283e9a3ee59ba06d2e94}\label{group___peripheral___registers___bits___definition_gaa5c46a3ac9c5283e9a3ee59ba06d2e94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_1\_BLSIZE\_1@{USB\_COUNT0\_RX\_1\_BLSIZE\_1}}
\index{USB\_COUNT0\_RX\_1\_BLSIZE\_1@{USB\_COUNT0\_RX\_1\_BLSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_1\_BLSIZE\_1}{USB\_COUNT0\_RX\_1\_BLSIZE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1~((uint32\+\_\+t)0x80000000)}

BLock SIZE (high) \Hypertarget{group___peripheral___registers___bits___definition_gae8f135196c703a71f4e326d01bf1a0c7}\label{group___peripheral___registers___bits___definition_gae8f135196c703a71f4e326d01bf1a0c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_1\_COUNT0\_RX\_1@{USB\_COUNT0\_RX\_1\_COUNT0\_RX\_1}}
\index{USB\_COUNT0\_RX\_1\_COUNT0\_RX\_1@{USB\_COUNT0\_RX\_1\_COUNT0\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_1\_COUNT0\_RX\_1}{USB\_COUNT0\_RX\_1\_COUNT0\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Reception Byte Count (high) \Hypertarget{group___peripheral___registers___bits___definition_ga05050fce6b3909c5895758a441d280ed}\label{group___peripheral___registers___bits___definition_ga05050fce6b3909c5895758a441d280ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1}}
\index{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1}{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint32\+\_\+t)0x7\+C000000)}

NUM\+\_\+\+BLOCK\+\_\+1\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (high) \Hypertarget{group___peripheral___registers___bits___definition_ga7daa0d84fff66a85cc3f92d77cbbc767}\label{group___peripheral___registers___bits___definition_ga7daa0d84fff66a85cc3f92d77cbbc767} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_0}}
\index{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_0}{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0~((uint32\+\_\+t)0x04000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga77b11974ba84ca452333b84de23a683d}\label{group___peripheral___registers___bits___definition_ga77b11974ba84ca452333b84de23a683d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_1}}
\index{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_1}{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1~((uint32\+\_\+t)0x08000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga784adbc265dd5ba53a298d1cc2ee50ab}\label{group___peripheral___registers___bits___definition_ga784adbc265dd5ba53a298d1cc2ee50ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_2}}
\index{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_2}{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2~((uint32\+\_\+t)0x10000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga42e21d2a0bf4043ca49f13bd502386f2}\label{group___peripheral___registers___bits___definition_ga42e21d2a0bf4043ca49f13bd502386f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_3}}
\index{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_3}{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3~((uint32\+\_\+t)0x20000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga3031e3c73a24634493bdadcb1ae024b9}\label{group___peripheral___registers___bits___definition_ga3031e3c73a24634493bdadcb1ae024b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_4}}
\index{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_4}{USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4~((uint32\+\_\+t)0x40000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga58c255da617493dfc6a1ad5368683e90}\label{group___peripheral___registers___bits___definition_ga58c255da617493dfc6a1ad5368683e90} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_BLSIZE@{USB\_COUNT0\_RX\_BLSIZE}}
\index{USB\_COUNT0\_RX\_BLSIZE@{USB\_COUNT0\_RX\_BLSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_BLSIZE}{USB\_COUNT0\_RX\_BLSIZE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+BLSIZE~((uint16\+\_\+t)0x8000)}

BLock SIZE \Hypertarget{group___peripheral___registers___bits___definition_ga88b8f138bd79d878fd6bc75781b31e3d}\label{group___peripheral___registers___bits___definition_ga88b8f138bd79d878fd6bc75781b31e3d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_COUNT0\_RX@{USB\_COUNT0\_RX\_COUNT0\_RX}}
\index{USB\_COUNT0\_RX\_COUNT0\_RX@{USB\_COUNT0\_RX\_COUNT0\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_COUNT0\_RX}{USB\_COUNT0\_RX\_COUNT0\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+COUNT0\+\_\+\+RX~((uint16\+\_\+t)0x03\+FF)}

Reception Byte Count \Hypertarget{group___peripheral___registers___bits___definition_gaf16db460f896a78fecb0a08268b722cb}\label{group___peripheral___registers___bits___definition_gaf16db460f896a78fecb0a08268b722cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_NUM\_BLOCK@{USB\_COUNT0\_RX\_NUM\_BLOCK}}
\index{USB\_COUNT0\_RX\_NUM\_BLOCK@{USB\_COUNT0\_RX\_NUM\_BLOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_NUM\_BLOCK}{USB\_COUNT0\_RX\_NUM\_BLOCK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK~((uint16\+\_\+t)0x7\+C00)}

NUM\+\_\+\+BLOCK\mbox{[}4\+:0\mbox{]} bits (Number of blocks) \Hypertarget{group___peripheral___registers___bits___definition_ga4e9f21700e6a42c1da83c03b3a171c6a}\label{group___peripheral___registers___bits___definition_ga4e9f21700e6a42c1da83c03b3a171c6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_NUM\_BLOCK\_0@{USB\_COUNT0\_RX\_NUM\_BLOCK\_0}}
\index{USB\_COUNT0\_RX\_NUM\_BLOCK\_0@{USB\_COUNT0\_RX\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_NUM\_BLOCK\_0}{USB\_COUNT0\_RX\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7ae8fd5c6023a7ca3055b4e1b6dface0}\label{group___peripheral___registers___bits___definition_ga7ae8fd5c6023a7ca3055b4e1b6dface0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_NUM\_BLOCK\_1@{USB\_COUNT0\_RX\_NUM\_BLOCK\_1}}
\index{USB\_COUNT0\_RX\_NUM\_BLOCK\_1@{USB\_COUNT0\_RX\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_NUM\_BLOCK\_1}{USB\_COUNT0\_RX\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gace62d96a61d74274875079d890a9d505}\label{group___peripheral___registers___bits___definition_gace62d96a61d74274875079d890a9d505} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_NUM\_BLOCK\_2@{USB\_COUNT0\_RX\_NUM\_BLOCK\_2}}
\index{USB\_COUNT0\_RX\_NUM\_BLOCK\_2@{USB\_COUNT0\_RX\_NUM\_BLOCK\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_NUM\_BLOCK\_2}{USB\_COUNT0\_RX\_NUM\_BLOCK\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2~((uint16\+\_\+t)0x1000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaf8df50dc4c9e28592e9571abab3be48c}\label{group___peripheral___registers___bits___definition_gaf8df50dc4c9e28592e9571abab3be48c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_NUM\_BLOCK\_3@{USB\_COUNT0\_RX\_NUM\_BLOCK\_3}}
\index{USB\_COUNT0\_RX\_NUM\_BLOCK\_3@{USB\_COUNT0\_RX\_NUM\_BLOCK\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_NUM\_BLOCK\_3}{USB\_COUNT0\_RX\_NUM\_BLOCK\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3~((uint16\+\_\+t)0x2000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga8598416841142daa1bd67e7d111a5443}\label{group___peripheral___registers___bits___definition_ga8598416841142daa1bd67e7d111a5443} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_RX\_NUM\_BLOCK\_4@{USB\_COUNT0\_RX\_NUM\_BLOCK\_4}}
\index{USB\_COUNT0\_RX\_NUM\_BLOCK\_4@{USB\_COUNT0\_RX\_NUM\_BLOCK\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_RX\_NUM\_BLOCK\_4}{USB\_COUNT0\_RX\_NUM\_BLOCK\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4~((uint16\+\_\+t)0x4000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8e05d74911c3f2f4b1cddcb38460614c}\label{group___peripheral___registers___bits___definition_ga8e05d74911c3f2f4b1cddcb38460614c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_TX\_0\_COUNT0\_TX\_0@{USB\_COUNT0\_TX\_0\_COUNT0\_TX\_0}}
\index{USB\_COUNT0\_TX\_0\_COUNT0\_TX\_0@{USB\_COUNT0\_TX\_0\_COUNT0\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_TX\_0\_COUNT0\_TX\_0}{USB\_COUNT0\_TX\_0\_COUNT0\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+0\+\_\+\+COUNT0\+\_\+\+TX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Transmission Byte Count 0 (low) \Hypertarget{group___peripheral___registers___bits___definition_ga66b03301f59b970f09fff74d2a791cf9}\label{group___peripheral___registers___bits___definition_ga66b03301f59b970f09fff74d2a791cf9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_TX\_1\_COUNT0\_TX\_1@{USB\_COUNT0\_TX\_1\_COUNT0\_TX\_1}}
\index{USB\_COUNT0\_TX\_1\_COUNT0\_TX\_1@{USB\_COUNT0\_TX\_1\_COUNT0\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_TX\_1\_COUNT0\_TX\_1}{USB\_COUNT0\_TX\_1\_COUNT0\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+1\+\_\+\+COUNT0\+\_\+\+TX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Transmission Byte Count 0 (high) \Hypertarget{group___peripheral___registers___bits___definition_ga6466be66a32084aa426aeeca5ef74611}\label{group___peripheral___registers___bits___definition_ga6466be66a32084aa426aeeca5ef74611} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT0\_TX\_COUNT0\_TX@{USB\_COUNT0\_TX\_COUNT0\_TX}}
\index{USB\_COUNT0\_TX\_COUNT0\_TX@{USB\_COUNT0\_TX\_COUNT0\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT0\_TX\_COUNT0\_TX}{USB\_COUNT0\_TX\_COUNT0\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT0\+\_\+\+TX\+\_\+\+COUNT0\+\_\+\+TX~((uint16\+\_\+t)0x03\+FF)}

Transmission Byte Count 0 \Hypertarget{group___peripheral___registers___bits___definition_gadebc7a5b54043adb49da9b9e51e00d39}\label{group___peripheral___registers___bits___definition_gadebc7a5b54043adb49da9b9e51e00d39} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_0\_BLSIZE\_0@{USB\_COUNT1\_RX\_0\_BLSIZE\_0}}
\index{USB\_COUNT1\_RX\_0\_BLSIZE\_0@{USB\_COUNT1\_RX\_0\_BLSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_0\_BLSIZE\_0}{USB\_COUNT1\_RX\_0\_BLSIZE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0~((uint32\+\_\+t)0x00008000)}

BLock SIZE (low) \Hypertarget{group___peripheral___registers___bits___definition_gad806854db64e804920a3005cad144e33}\label{group___peripheral___registers___bits___definition_gad806854db64e804920a3005cad144e33} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_0\_COUNT1\_RX\_0@{USB\_COUNT1\_RX\_0\_COUNT1\_RX\_0}}
\index{USB\_COUNT1\_RX\_0\_COUNT1\_RX\_0@{USB\_COUNT1\_RX\_0\_COUNT1\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_0\_COUNT1\_RX\_0}{USB\_COUNT1\_RX\_0\_COUNT1\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Reception Byte Count (low) \Hypertarget{group___peripheral___registers___bits___definition_ga142a1df236a2d80950df352a5cd8ab49}\label{group___peripheral___registers___bits___definition_ga142a1df236a2d80950df352a5cd8ab49} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0}}
\index{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0}{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint32\+\_\+t)0x00007\+C00)}

NUM\+\_\+\+BLOCK\+\_\+0\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (low) \Hypertarget{group___peripheral___registers___bits___definition_ga0518f94c4361d4124217e6a65a868b00}\label{group___peripheral___registers___bits___definition_ga0518f94c4361d4124217e6a65a868b00} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_0}}
\index{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_0}{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1a2eaf3f44c1fae9411f562e5824a7b9}\label{group___peripheral___registers___bits___definition_ga1a2eaf3f44c1fae9411f562e5824a7b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_1}}
\index{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_1}{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf8496248f78af8e025722724b505c2d3}\label{group___peripheral___registers___bits___definition_gaf8496248f78af8e025722724b505c2d3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_2}}
\index{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_2}{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2~((uint32\+\_\+t)0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga91af9576d467858984f67791a248e6e7}\label{group___peripheral___registers___bits___definition_ga91af9576d467858984f67791a248e6e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_3}}
\index{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_3}{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3~((uint32\+\_\+t)0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gacf75af61fa3d097673e3962d5328759d}\label{group___peripheral___registers___bits___definition_gacf75af61fa3d097673e3962d5328759d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_4}}
\index{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_4}{USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4~((uint32\+\_\+t)0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga4fb7ab13751b1bb20927f93407e78d65}\label{group___peripheral___registers___bits___definition_ga4fb7ab13751b1bb20927f93407e78d65} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_1\_BLSIZE\_1@{USB\_COUNT1\_RX\_1\_BLSIZE\_1}}
\index{USB\_COUNT1\_RX\_1\_BLSIZE\_1@{USB\_COUNT1\_RX\_1\_BLSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_1\_BLSIZE\_1}{USB\_COUNT1\_RX\_1\_BLSIZE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1~((uint32\+\_\+t)0x80000000)}

BLock SIZE (high) \Hypertarget{group___peripheral___registers___bits___definition_gad02d00bc945a618aeace5e452c4ba253}\label{group___peripheral___registers___bits___definition_gad02d00bc945a618aeace5e452c4ba253} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_1\_COUNT1\_RX\_1@{USB\_COUNT1\_RX\_1\_COUNT1\_RX\_1}}
\index{USB\_COUNT1\_RX\_1\_COUNT1\_RX\_1@{USB\_COUNT1\_RX\_1\_COUNT1\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_1\_COUNT1\_RX\_1}{USB\_COUNT1\_RX\_1\_COUNT1\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Reception Byte Count (high) \Hypertarget{group___peripheral___registers___bits___definition_ga548b49b414b09518b7d53aa8d909dd3e}\label{group___peripheral___registers___bits___definition_ga548b49b414b09518b7d53aa8d909dd3e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1}}
\index{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1}{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint32\+\_\+t)0x7\+C000000)}

NUM\+\_\+\+BLOCK\+\_\+1\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (high) \Hypertarget{group___peripheral___registers___bits___definition_ga40fd3bcecfad1f9e86d62e9821f5b975}\label{group___peripheral___registers___bits___definition_ga40fd3bcecfad1f9e86d62e9821f5b975} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_0}}
\index{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_0}{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0~((uint32\+\_\+t)0x04000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf02e58910d5f8eb1b19747de91644f36}\label{group___peripheral___registers___bits___definition_gaf02e58910d5f8eb1b19747de91644f36} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_1}}
\index{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_1}{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1~((uint32\+\_\+t)0x08000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacd017cd17e28cfa3e91b20f1ef6fce80}\label{group___peripheral___registers___bits___definition_gacd017cd17e28cfa3e91b20f1ef6fce80} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_2}}
\index{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_2}{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2~((uint32\+\_\+t)0x10000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6a344c7f66f4b101c7791d5fcc4b9387}\label{group___peripheral___registers___bits___definition_ga6a344c7f66f4b101c7791d5fcc4b9387} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_3}}
\index{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_3}{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3~((uint32\+\_\+t)0x20000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaf9e0aee385a54249b15731e1e2bc0ebb}\label{group___peripheral___registers___bits___definition_gaf9e0aee385a54249b15731e1e2bc0ebb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_4}}
\index{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_4}{USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4~((uint32\+\_\+t)0x40000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaf24d9a6da5f07f6e2d315877c5fb0925}\label{group___peripheral___registers___bits___definition_gaf24d9a6da5f07f6e2d315877c5fb0925} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_BLSIZE@{USB\_COUNT1\_RX\_BLSIZE}}
\index{USB\_COUNT1\_RX\_BLSIZE@{USB\_COUNT1\_RX\_BLSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_BLSIZE}{USB\_COUNT1\_RX\_BLSIZE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+BLSIZE~((uint16\+\_\+t)0x8000)}

BLock SIZE \Hypertarget{group___peripheral___registers___bits___definition_gad111b8464ce99b4eafce3627f3f6290a}\label{group___peripheral___registers___bits___definition_gad111b8464ce99b4eafce3627f3f6290a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_COUNT1\_RX@{USB\_COUNT1\_RX\_COUNT1\_RX}}
\index{USB\_COUNT1\_RX\_COUNT1\_RX@{USB\_COUNT1\_RX\_COUNT1\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_COUNT1\_RX}{USB\_COUNT1\_RX\_COUNT1\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+COUNT1\+\_\+\+RX~((uint16\+\_\+t)0x03\+FF)}

Reception Byte Count \Hypertarget{group___peripheral___registers___bits___definition_ga4ab1be6d4747c02c471043d8e54bb217}\label{group___peripheral___registers___bits___definition_ga4ab1be6d4747c02c471043d8e54bb217} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_NUM\_BLOCK@{USB\_COUNT1\_RX\_NUM\_BLOCK}}
\index{USB\_COUNT1\_RX\_NUM\_BLOCK@{USB\_COUNT1\_RX\_NUM\_BLOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_NUM\_BLOCK}{USB\_COUNT1\_RX\_NUM\_BLOCK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK~((uint16\+\_\+t)0x7\+C00)}

NUM\+\_\+\+BLOCK\mbox{[}4\+:0\mbox{]} bits (Number of blocks) \Hypertarget{group___peripheral___registers___bits___definition_gacb6ed54fd59e77e756bad640d49c69cc}\label{group___peripheral___registers___bits___definition_gacb6ed54fd59e77e756bad640d49c69cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_NUM\_BLOCK\_0@{USB\_COUNT1\_RX\_NUM\_BLOCK\_0}}
\index{USB\_COUNT1\_RX\_NUM\_BLOCK\_0@{USB\_COUNT1\_RX\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_NUM\_BLOCK\_0}{USB\_COUNT1\_RX\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga790c6f6b1abb553b10c72f3004d9446d}\label{group___peripheral___registers___bits___definition_ga790c6f6b1abb553b10c72f3004d9446d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_NUM\_BLOCK\_1@{USB\_COUNT1\_RX\_NUM\_BLOCK\_1}}
\index{USB\_COUNT1\_RX\_NUM\_BLOCK\_1@{USB\_COUNT1\_RX\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_NUM\_BLOCK\_1}{USB\_COUNT1\_RX\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaaa42d8c47d90f4262eb6f156b2cfaf7c}\label{group___peripheral___registers___bits___definition_gaaa42d8c47d90f4262eb6f156b2cfaf7c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_NUM\_BLOCK\_2@{USB\_COUNT1\_RX\_NUM\_BLOCK\_2}}
\index{USB\_COUNT1\_RX\_NUM\_BLOCK\_2@{USB\_COUNT1\_RX\_NUM\_BLOCK\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_NUM\_BLOCK\_2}{USB\_COUNT1\_RX\_NUM\_BLOCK\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2~((uint16\+\_\+t)0x1000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga681a6d2ddd4de93d7cf1a573d1901351}\label{group___peripheral___registers___bits___definition_ga681a6d2ddd4de93d7cf1a573d1901351} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_NUM\_BLOCK\_3@{USB\_COUNT1\_RX\_NUM\_BLOCK\_3}}
\index{USB\_COUNT1\_RX\_NUM\_BLOCK\_3@{USB\_COUNT1\_RX\_NUM\_BLOCK\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_NUM\_BLOCK\_3}{USB\_COUNT1\_RX\_NUM\_BLOCK\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3~((uint16\+\_\+t)0x2000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gae0650bffd6e1c4fa53614884f036cd85}\label{group___peripheral___registers___bits___definition_gae0650bffd6e1c4fa53614884f036cd85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_RX\_NUM\_BLOCK\_4@{USB\_COUNT1\_RX\_NUM\_BLOCK\_4}}
\index{USB\_COUNT1\_RX\_NUM\_BLOCK\_4@{USB\_COUNT1\_RX\_NUM\_BLOCK\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_RX\_NUM\_BLOCK\_4}{USB\_COUNT1\_RX\_NUM\_BLOCK\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4~((uint16\+\_\+t)0x4000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga3a8a1a09e0f6db50066db6392ad29ada}\label{group___peripheral___registers___bits___definition_ga3a8a1a09e0f6db50066db6392ad29ada} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_TX\_0\_COUNT1\_TX\_0@{USB\_COUNT1\_TX\_0\_COUNT1\_TX\_0}}
\index{USB\_COUNT1\_TX\_0\_COUNT1\_TX\_0@{USB\_COUNT1\_TX\_0\_COUNT1\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_TX\_0\_COUNT1\_TX\_0}{USB\_COUNT1\_TX\_0\_COUNT1\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+0\+\_\+\+COUNT1\+\_\+\+TX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Transmission Byte Count 1 (low) \Hypertarget{group___peripheral___registers___bits___definition_ga4f97f69dd4118bdd98b6c61348a3897b}\label{group___peripheral___registers___bits___definition_ga4f97f69dd4118bdd98b6c61348a3897b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_TX\_1\_COUNT1\_TX\_1@{USB\_COUNT1\_TX\_1\_COUNT1\_TX\_1}}
\index{USB\_COUNT1\_TX\_1\_COUNT1\_TX\_1@{USB\_COUNT1\_TX\_1\_COUNT1\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_TX\_1\_COUNT1\_TX\_1}{USB\_COUNT1\_TX\_1\_COUNT1\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+1\+\_\+\+COUNT1\+\_\+\+TX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Transmission Byte Count 1 (high) \Hypertarget{group___peripheral___registers___bits___definition_gabe051d0cb7517877860a5a38e5e31373}\label{group___peripheral___registers___bits___definition_gabe051d0cb7517877860a5a38e5e31373} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT1\_TX\_COUNT1\_TX@{USB\_COUNT1\_TX\_COUNT1\_TX}}
\index{USB\_COUNT1\_TX\_COUNT1\_TX@{USB\_COUNT1\_TX\_COUNT1\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT1\_TX\_COUNT1\_TX}{USB\_COUNT1\_TX\_COUNT1\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT1\+\_\+\+TX\+\_\+\+COUNT1\+\_\+\+TX~((uint16\+\_\+t)0x03\+FF)}

Transmission Byte Count 1 \Hypertarget{group___peripheral___registers___bits___definition_ga89ed7be1ce46ae7952d51d38618d7a82}\label{group___peripheral___registers___bits___definition_ga89ed7be1ce46ae7952d51d38618d7a82} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_0\_BLSIZE\_0@{USB\_COUNT2\_RX\_0\_BLSIZE\_0}}
\index{USB\_COUNT2\_RX\_0\_BLSIZE\_0@{USB\_COUNT2\_RX\_0\_BLSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_0\_BLSIZE\_0}{USB\_COUNT2\_RX\_0\_BLSIZE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0~((uint32\+\_\+t)0x00008000)}

BLock SIZE (low) \Hypertarget{group___peripheral___registers___bits___definition_gad29fa5a39578290c4559d812c68751a6}\label{group___peripheral___registers___bits___definition_gad29fa5a39578290c4559d812c68751a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_0\_COUNT2\_RX\_0@{USB\_COUNT2\_RX\_0\_COUNT2\_RX\_0}}
\index{USB\_COUNT2\_RX\_0\_COUNT2\_RX\_0@{USB\_COUNT2\_RX\_0\_COUNT2\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_0\_COUNT2\_RX\_0}{USB\_COUNT2\_RX\_0\_COUNT2\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Reception Byte Count (low) \Hypertarget{group___peripheral___registers___bits___definition_ga51249f809be2ee225513613e6b8189dd}\label{group___peripheral___registers___bits___definition_ga51249f809be2ee225513613e6b8189dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0}}
\index{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0}{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint32\+\_\+t)0x00007\+C00)}

NUM\+\_\+\+BLOCK\+\_\+0\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (low) \Hypertarget{group___peripheral___registers___bits___definition_gace1831486761d9efda4d1bb44899cb62}\label{group___peripheral___registers___bits___definition_gace1831486761d9efda4d1bb44899cb62} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_0}}
\index{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_0}{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6ae2d71c7457670bc3e73864f6652e34}\label{group___peripheral___registers___bits___definition_ga6ae2d71c7457670bc3e73864f6652e34} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_1}}
\index{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_1}{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9510ae0cc724af72c3b6abe96438613c}\label{group___peripheral___registers___bits___definition_ga9510ae0cc724af72c3b6abe96438613c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_2}}
\index{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_2}{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2~((uint32\+\_\+t)0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gab703e72c99a86356fc94975661ee3dfa}\label{group___peripheral___registers___bits___definition_gab703e72c99a86356fc94975661ee3dfa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_3}}
\index{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_3}{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3~((uint32\+\_\+t)0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga0348126db3c9e40f3ed4eb77d256fd4f}\label{group___peripheral___registers___bits___definition_ga0348126db3c9e40f3ed4eb77d256fd4f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_4}}
\index{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_4}{USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4~((uint32\+\_\+t)0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaf8e9c03223bb6f8e2977672a33e67510}\label{group___peripheral___registers___bits___definition_gaf8e9c03223bb6f8e2977672a33e67510} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_1\_BLSIZE\_1@{USB\_COUNT2\_RX\_1\_BLSIZE\_1}}
\index{USB\_COUNT2\_RX\_1\_BLSIZE\_1@{USB\_COUNT2\_RX\_1\_BLSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_1\_BLSIZE\_1}{USB\_COUNT2\_RX\_1\_BLSIZE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1~((uint32\+\_\+t)0x80000000)}

BLock SIZE (high) \Hypertarget{group___peripheral___registers___bits___definition_gaaa3a9d85f8530c4249512470bf14a09a}\label{group___peripheral___registers___bits___definition_gaaa3a9d85f8530c4249512470bf14a09a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_1\_COUNT2\_RX\_1@{USB\_COUNT2\_RX\_1\_COUNT2\_RX\_1}}
\index{USB\_COUNT2\_RX\_1\_COUNT2\_RX\_1@{USB\_COUNT2\_RX\_1\_COUNT2\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_1\_COUNT2\_RX\_1}{USB\_COUNT2\_RX\_1\_COUNT2\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Reception Byte Count (high) \Hypertarget{group___peripheral___registers___bits___definition_ga9f6d2a2f6909cbf3543629548ba51fc2}\label{group___peripheral___registers___bits___definition_ga9f6d2a2f6909cbf3543629548ba51fc2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1}}
\index{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1}{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint32\+\_\+t)0x7\+C000000)}

NUM\+\_\+\+BLOCK\+\_\+1\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (high) \Hypertarget{group___peripheral___registers___bits___definition_ga6b0998980832f7ef957bec3547d041d8}\label{group___peripheral___registers___bits___definition_ga6b0998980832f7ef957bec3547d041d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_0}}
\index{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_0}{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0~((uint32\+\_\+t)0x04000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga224166bbab0f16a95962d3c1e704e14e}\label{group___peripheral___registers___bits___definition_ga224166bbab0f16a95962d3c1e704e14e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_1}}
\index{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_1}{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1~((uint32\+\_\+t)0x08000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga7b53c6be129906d7d63d9b88384e7ed2}\label{group___peripheral___registers___bits___definition_ga7b53c6be129906d7d63d9b88384e7ed2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_2}}
\index{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_2}{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2~((uint32\+\_\+t)0x10000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga50c773e3a2503f6c5e3e88b2d56f1d1d}\label{group___peripheral___registers___bits___definition_ga50c773e3a2503f6c5e3e88b2d56f1d1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_3}}
\index{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_3}{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3~((uint32\+\_\+t)0x20000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gabb0cf76c39101eab6b9bd733c1f33716}\label{group___peripheral___registers___bits___definition_gabb0cf76c39101eab6b9bd733c1f33716} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_4}}
\index{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_4}{USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4~((uint32\+\_\+t)0x40000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8133ed1eea2001d225d3d67ae3c6d295}\label{group___peripheral___registers___bits___definition_ga8133ed1eea2001d225d3d67ae3c6d295} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_BLSIZE@{USB\_COUNT2\_RX\_BLSIZE}}
\index{USB\_COUNT2\_RX\_BLSIZE@{USB\_COUNT2\_RX\_BLSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_BLSIZE}{USB\_COUNT2\_RX\_BLSIZE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+BLSIZE~((uint16\+\_\+t)0x8000)}

BLock SIZE \Hypertarget{group___peripheral___registers___bits___definition_ga91afa91a2ee7defcdf8d1ba838b73807}\label{group___peripheral___registers___bits___definition_ga91afa91a2ee7defcdf8d1ba838b73807} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_COUNT2\_RX@{USB\_COUNT2\_RX\_COUNT2\_RX}}
\index{USB\_COUNT2\_RX\_COUNT2\_RX@{USB\_COUNT2\_RX\_COUNT2\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_COUNT2\_RX}{USB\_COUNT2\_RX\_COUNT2\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+COUNT2\+\_\+\+RX~((uint16\+\_\+t)0x03\+FF)}

Reception Byte Count \Hypertarget{group___peripheral___registers___bits___definition_ga1902896254353e9344b99390c9443000}\label{group___peripheral___registers___bits___definition_ga1902896254353e9344b99390c9443000} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_NUM\_BLOCK@{USB\_COUNT2\_RX\_NUM\_BLOCK}}
\index{USB\_COUNT2\_RX\_NUM\_BLOCK@{USB\_COUNT2\_RX\_NUM\_BLOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_NUM\_BLOCK}{USB\_COUNT2\_RX\_NUM\_BLOCK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK~((uint16\+\_\+t)0x7\+C00)}

NUM\+\_\+\+BLOCK\mbox{[}4\+:0\mbox{]} bits (Number of blocks) \Hypertarget{group___peripheral___registers___bits___definition_gaab5bad5394270a8023743caef811f8d0}\label{group___peripheral___registers___bits___definition_gaab5bad5394270a8023743caef811f8d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_NUM\_BLOCK\_0@{USB\_COUNT2\_RX\_NUM\_BLOCK\_0}}
\index{USB\_COUNT2\_RX\_NUM\_BLOCK\_0@{USB\_COUNT2\_RX\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_NUM\_BLOCK\_0}{USB\_COUNT2\_RX\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga30874750b9a8b3a1234dd9e75d80a141}\label{group___peripheral___registers___bits___definition_ga30874750b9a8b3a1234dd9e75d80a141} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_NUM\_BLOCK\_1@{USB\_COUNT2\_RX\_NUM\_BLOCK\_1}}
\index{USB\_COUNT2\_RX\_NUM\_BLOCK\_1@{USB\_COUNT2\_RX\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_NUM\_BLOCK\_1}{USB\_COUNT2\_RX\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5b60b2edd03d164ca17f45d2c45bd866}\label{group___peripheral___registers___bits___definition_ga5b60b2edd03d164ca17f45d2c45bd866} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_NUM\_BLOCK\_2@{USB\_COUNT2\_RX\_NUM\_BLOCK\_2}}
\index{USB\_COUNT2\_RX\_NUM\_BLOCK\_2@{USB\_COUNT2\_RX\_NUM\_BLOCK\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_NUM\_BLOCK\_2}{USB\_COUNT2\_RX\_NUM\_BLOCK\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2~((uint16\+\_\+t)0x1000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaa9dffc0dd597466cff67431ff448acbc}\label{group___peripheral___registers___bits___definition_gaa9dffc0dd597466cff67431ff448acbc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_NUM\_BLOCK\_3@{USB\_COUNT2\_RX\_NUM\_BLOCK\_3}}
\index{USB\_COUNT2\_RX\_NUM\_BLOCK\_3@{USB\_COUNT2\_RX\_NUM\_BLOCK\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_NUM\_BLOCK\_3}{USB\_COUNT2\_RX\_NUM\_BLOCK\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3~((uint16\+\_\+t)0x2000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga2cd2741b81e7c3962b75be28af6a35f6}\label{group___peripheral___registers___bits___definition_ga2cd2741b81e7c3962b75be28af6a35f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_RX\_NUM\_BLOCK\_4@{USB\_COUNT2\_RX\_NUM\_BLOCK\_4}}
\index{USB\_COUNT2\_RX\_NUM\_BLOCK\_4@{USB\_COUNT2\_RX\_NUM\_BLOCK\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_RX\_NUM\_BLOCK\_4}{USB\_COUNT2\_RX\_NUM\_BLOCK\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4~((uint16\+\_\+t)0x4000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga01ceedf8b93ee2c7db35dd48f7d5829a}\label{group___peripheral___registers___bits___definition_ga01ceedf8b93ee2c7db35dd48f7d5829a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_TX\_0\_COUNT2\_TX\_0@{USB\_COUNT2\_TX\_0\_COUNT2\_TX\_0}}
\index{USB\_COUNT2\_TX\_0\_COUNT2\_TX\_0@{USB\_COUNT2\_TX\_0\_COUNT2\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_TX\_0\_COUNT2\_TX\_0}{USB\_COUNT2\_TX\_0\_COUNT2\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+0\+\_\+\+COUNT2\+\_\+\+TX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Transmission Byte Count 2 (low) \Hypertarget{group___peripheral___registers___bits___definition_ga5704e964fed758eb96b09997c19abad5}\label{group___peripheral___registers___bits___definition_ga5704e964fed758eb96b09997c19abad5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_TX\_1\_COUNT2\_TX\_1@{USB\_COUNT2\_TX\_1\_COUNT2\_TX\_1}}
\index{USB\_COUNT2\_TX\_1\_COUNT2\_TX\_1@{USB\_COUNT2\_TX\_1\_COUNT2\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_TX\_1\_COUNT2\_TX\_1}{USB\_COUNT2\_TX\_1\_COUNT2\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+1\+\_\+\+COUNT2\+\_\+\+TX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Transmission Byte Count 2 (high) \Hypertarget{group___peripheral___registers___bits___definition_ga43a846405c7a0852212ddc1f517a6138}\label{group___peripheral___registers___bits___definition_ga43a846405c7a0852212ddc1f517a6138} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT2\_TX\_COUNT2\_TX@{USB\_COUNT2\_TX\_COUNT2\_TX}}
\index{USB\_COUNT2\_TX\_COUNT2\_TX@{USB\_COUNT2\_TX\_COUNT2\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT2\_TX\_COUNT2\_TX}{USB\_COUNT2\_TX\_COUNT2\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT2\+\_\+\+TX\+\_\+\+COUNT2\+\_\+\+TX~((uint16\+\_\+t)0x03\+FF)}

Transmission Byte Count 2 \Hypertarget{group___peripheral___registers___bits___definition_ga95ab0273f7e420e1c718fb591d44142f}\label{group___peripheral___registers___bits___definition_ga95ab0273f7e420e1c718fb591d44142f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_0\_BLSIZE\_0@{USB\_COUNT3\_RX\_0\_BLSIZE\_0}}
\index{USB\_COUNT3\_RX\_0\_BLSIZE\_0@{USB\_COUNT3\_RX\_0\_BLSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_0\_BLSIZE\_0}{USB\_COUNT3\_RX\_0\_BLSIZE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0~((uint32\+\_\+t)0x00008000)}

BLock SIZE (low) \Hypertarget{group___peripheral___registers___bits___definition_ga35f86e7dd0bdaa14454613ce773b36be}\label{group___peripheral___registers___bits___definition_ga35f86e7dd0bdaa14454613ce773b36be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_0\_COUNT3\_RX\_0@{USB\_COUNT3\_RX\_0\_COUNT3\_RX\_0}}
\index{USB\_COUNT3\_RX\_0\_COUNT3\_RX\_0@{USB\_COUNT3\_RX\_0\_COUNT3\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_0\_COUNT3\_RX\_0}{USB\_COUNT3\_RX\_0\_COUNT3\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Reception Byte Count (low) \Hypertarget{group___peripheral___registers___bits___definition_gaf80e5e92027d75c9c2e7bae05304759a}\label{group___peripheral___registers___bits___definition_gaf80e5e92027d75c9c2e7bae05304759a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0}}
\index{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0}{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint32\+\_\+t)0x00007\+C00)}

NUM\+\_\+\+BLOCK\+\_\+0\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (low) \Hypertarget{group___peripheral___registers___bits___definition_gad7a399d2c4a6677ccf3f7388f0ec1af5}\label{group___peripheral___registers___bits___definition_gad7a399d2c4a6677ccf3f7388f0ec1af5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_0}}
\index{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_0}{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga364d64e94330be32c1d29f7b4da2d84f}\label{group___peripheral___registers___bits___definition_ga364d64e94330be32c1d29f7b4da2d84f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_1}}
\index{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_1}{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga88c90043536e912ad1d906b736b12eb2}\label{group___peripheral___registers___bits___definition_ga88c90043536e912ad1d906b736b12eb2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_2}}
\index{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_2}{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2~((uint32\+\_\+t)0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga02813cf6149e593a06e76366a574f5bb}\label{group___peripheral___registers___bits___definition_ga02813cf6149e593a06e76366a574f5bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_3}}
\index{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_3}{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3~((uint32\+\_\+t)0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga8636cbba20c6dd1d0d47dab9ae9bad04}\label{group___peripheral___registers___bits___definition_ga8636cbba20c6dd1d0d47dab9ae9bad04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_4}}
\index{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_4}{USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4~((uint32\+\_\+t)0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga292e02c41e73a31a9670c91271700031}\label{group___peripheral___registers___bits___definition_ga292e02c41e73a31a9670c91271700031} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_1\_BLSIZE\_1@{USB\_COUNT3\_RX\_1\_BLSIZE\_1}}
\index{USB\_COUNT3\_RX\_1\_BLSIZE\_1@{USB\_COUNT3\_RX\_1\_BLSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_1\_BLSIZE\_1}{USB\_COUNT3\_RX\_1\_BLSIZE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1~((uint32\+\_\+t)0x80000000)}

BLock SIZE (high) \Hypertarget{group___peripheral___registers___bits___definition_gac983eb2e53866d74ea8c7423294e27f0}\label{group___peripheral___registers___bits___definition_gac983eb2e53866d74ea8c7423294e27f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_1\_COUNT3\_RX\_1@{USB\_COUNT3\_RX\_1\_COUNT3\_RX\_1}}
\index{USB\_COUNT3\_RX\_1\_COUNT3\_RX\_1@{USB\_COUNT3\_RX\_1\_COUNT3\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_1\_COUNT3\_RX\_1}{USB\_COUNT3\_RX\_1\_COUNT3\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Reception Byte Count (high) \Hypertarget{group___peripheral___registers___bits___definition_gab3dc8cad5df5e048f6ce420926dfa3a7}\label{group___peripheral___registers___bits___definition_gab3dc8cad5df5e048f6ce420926dfa3a7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1}}
\index{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1}{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint32\+\_\+t)0x7\+C000000)}

NUM\+\_\+\+BLOCK\+\_\+1\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (high) \Hypertarget{group___peripheral___registers___bits___definition_ga58b72ae69111227f1cae04168c721aaa}\label{group___peripheral___registers___bits___definition_ga58b72ae69111227f1cae04168c721aaa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_0}}
\index{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_0}{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0~((uint32\+\_\+t)0x04000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf2712471ea0c1eac0fa900568205daa9}\label{group___peripheral___registers___bits___definition_gaf2712471ea0c1eac0fa900568205daa9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_1}}
\index{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_1}{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1~((uint32\+\_\+t)0x08000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga0b56366bb66ae13c62492efa9cd087a0}\label{group___peripheral___registers___bits___definition_ga0b56366bb66ae13c62492efa9cd087a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_2}}
\index{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_2}{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2~((uint32\+\_\+t)0x10000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga921481514c0bda9e887de808998ed359}\label{group___peripheral___registers___bits___definition_ga921481514c0bda9e887de808998ed359} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_3}}
\index{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_3}{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3~((uint32\+\_\+t)0x20000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gadfc2bc433f3b457cac18bb781ab3c254}\label{group___peripheral___registers___bits___definition_gadfc2bc433f3b457cac18bb781ab3c254} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_4}}
\index{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_4}{USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4~((uint32\+\_\+t)0x40000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga2ea88c4bc2909e5acc57d07df0d695c2}\label{group___peripheral___registers___bits___definition_ga2ea88c4bc2909e5acc57d07df0d695c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_BLSIZE@{USB\_COUNT3\_RX\_BLSIZE}}
\index{USB\_COUNT3\_RX\_BLSIZE@{USB\_COUNT3\_RX\_BLSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_BLSIZE}{USB\_COUNT3\_RX\_BLSIZE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+BLSIZE~((uint16\+\_\+t)0x8000)}

BLock SIZE \Hypertarget{group___peripheral___registers___bits___definition_gae601b49c9405e0bb464eb3e277159df7}\label{group___peripheral___registers___bits___definition_gae601b49c9405e0bb464eb3e277159df7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_COUNT3\_RX@{USB\_COUNT3\_RX\_COUNT3\_RX}}
\index{USB\_COUNT3\_RX\_COUNT3\_RX@{USB\_COUNT3\_RX\_COUNT3\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_COUNT3\_RX}{USB\_COUNT3\_RX\_COUNT3\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+COUNT3\+\_\+\+RX~((uint16\+\_\+t)0x03\+FF)}

Reception Byte Count \Hypertarget{group___peripheral___registers___bits___definition_ga695b15f680c6f8555949762243c9b0a7}\label{group___peripheral___registers___bits___definition_ga695b15f680c6f8555949762243c9b0a7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_NUM\_BLOCK@{USB\_COUNT3\_RX\_NUM\_BLOCK}}
\index{USB\_COUNT3\_RX\_NUM\_BLOCK@{USB\_COUNT3\_RX\_NUM\_BLOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_NUM\_BLOCK}{USB\_COUNT3\_RX\_NUM\_BLOCK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK~((uint16\+\_\+t)0x7\+C00)}

NUM\+\_\+\+BLOCK\mbox{[}4\+:0\mbox{]} bits (Number of blocks) \Hypertarget{group___peripheral___registers___bits___definition_gaa6d0f75680d4cfd19385b9c6bdceaa66}\label{group___peripheral___registers___bits___definition_gaa6d0f75680d4cfd19385b9c6bdceaa66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_NUM\_BLOCK\_0@{USB\_COUNT3\_RX\_NUM\_BLOCK\_0}}
\index{USB\_COUNT3\_RX\_NUM\_BLOCK\_0@{USB\_COUNT3\_RX\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_NUM\_BLOCK\_0}{USB\_COUNT3\_RX\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0013e71026d28f4a9b8ebb2a3e517227}\label{group___peripheral___registers___bits___definition_ga0013e71026d28f4a9b8ebb2a3e517227} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_NUM\_BLOCK\_1@{USB\_COUNT3\_RX\_NUM\_BLOCK\_1}}
\index{USB\_COUNT3\_RX\_NUM\_BLOCK\_1@{USB\_COUNT3\_RX\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_NUM\_BLOCK\_1}{USB\_COUNT3\_RX\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gada52f2f25530d758c807ee6ba0e57231}\label{group___peripheral___registers___bits___definition_gada52f2f25530d758c807ee6ba0e57231} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_NUM\_BLOCK\_2@{USB\_COUNT3\_RX\_NUM\_BLOCK\_2}}
\index{USB\_COUNT3\_RX\_NUM\_BLOCK\_2@{USB\_COUNT3\_RX\_NUM\_BLOCK\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_NUM\_BLOCK\_2}{USB\_COUNT3\_RX\_NUM\_BLOCK\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2~((uint16\+\_\+t)0x1000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gacdf31fea84640d7fbe1adb6e655e669d}\label{group___peripheral___registers___bits___definition_gacdf31fea84640d7fbe1adb6e655e669d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_NUM\_BLOCK\_3@{USB\_COUNT3\_RX\_NUM\_BLOCK\_3}}
\index{USB\_COUNT3\_RX\_NUM\_BLOCK\_3@{USB\_COUNT3\_RX\_NUM\_BLOCK\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_NUM\_BLOCK\_3}{USB\_COUNT3\_RX\_NUM\_BLOCK\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3~((uint16\+\_\+t)0x2000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga97e3089882278553b8f339e87bfb6241}\label{group___peripheral___registers___bits___definition_ga97e3089882278553b8f339e87bfb6241} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_RX\_NUM\_BLOCK\_4@{USB\_COUNT3\_RX\_NUM\_BLOCK\_4}}
\index{USB\_COUNT3\_RX\_NUM\_BLOCK\_4@{USB\_COUNT3\_RX\_NUM\_BLOCK\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_RX\_NUM\_BLOCK\_4}{USB\_COUNT3\_RX\_NUM\_BLOCK\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4~((uint16\+\_\+t)0x4000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga23ab40e0542ae1c6ddd21d9610c7414e}\label{group___peripheral___registers___bits___definition_ga23ab40e0542ae1c6ddd21d9610c7414e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_TX\_0\_COUNT3\_TX\_0@{USB\_COUNT3\_TX\_0\_COUNT3\_TX\_0}}
\index{USB\_COUNT3\_TX\_0\_COUNT3\_TX\_0@{USB\_COUNT3\_TX\_0\_COUNT3\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_TX\_0\_COUNT3\_TX\_0}{USB\_COUNT3\_TX\_0\_COUNT3\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+0\+\_\+\+COUNT3\+\_\+\+TX\+\_\+0~((uint16\+\_\+t)0x000003\+FF)}

Transmission Byte Count 3 (low) \Hypertarget{group___peripheral___registers___bits___definition_ga2a7d9d78950ebdf3ca4a6eaa7dd6b909}\label{group___peripheral___registers___bits___definition_ga2a7d9d78950ebdf3ca4a6eaa7dd6b909} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_TX\_1\_COUNT3\_TX\_1@{USB\_COUNT3\_TX\_1\_COUNT3\_TX\_1}}
\index{USB\_COUNT3\_TX\_1\_COUNT3\_TX\_1@{USB\_COUNT3\_TX\_1\_COUNT3\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_TX\_1\_COUNT3\_TX\_1}{USB\_COUNT3\_TX\_1\_COUNT3\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+1\+\_\+\+COUNT3\+\_\+\+TX\+\_\+1~((uint16\+\_\+t)0x03\+FF0000)}

Transmission Byte Count 3 (high) \Hypertarget{group___peripheral___registers___bits___definition_ga0b61342117bb4f9b3d638dfb564c7d1f}\label{group___peripheral___registers___bits___definition_ga0b61342117bb4f9b3d638dfb564c7d1f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT3\_TX\_COUNT3\_TX@{USB\_COUNT3\_TX\_COUNT3\_TX}}
\index{USB\_COUNT3\_TX\_COUNT3\_TX@{USB\_COUNT3\_TX\_COUNT3\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT3\_TX\_COUNT3\_TX}{USB\_COUNT3\_TX\_COUNT3\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT3\+\_\+\+TX\+\_\+\+COUNT3\+\_\+\+TX~((uint16\+\_\+t)0x03\+FF)}

Transmission Byte Count 3 \Hypertarget{group___peripheral___registers___bits___definition_gab637abe54b3de44707513cde5bcb8424}\label{group___peripheral___registers___bits___definition_gab637abe54b3de44707513cde5bcb8424} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_0\_BLSIZE\_0@{USB\_COUNT4\_RX\_0\_BLSIZE\_0}}
\index{USB\_COUNT4\_RX\_0\_BLSIZE\_0@{USB\_COUNT4\_RX\_0\_BLSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_0\_BLSIZE\_0}{USB\_COUNT4\_RX\_0\_BLSIZE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0~((uint32\+\_\+t)0x00008000)}

BLock SIZE (low) \Hypertarget{group___peripheral___registers___bits___definition_gac3e118f03aff3fef293d7a1a29a77952}\label{group___peripheral___registers___bits___definition_gac3e118f03aff3fef293d7a1a29a77952} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_0\_COUNT4\_RX\_0@{USB\_COUNT4\_RX\_0\_COUNT4\_RX\_0}}
\index{USB\_COUNT4\_RX\_0\_COUNT4\_RX\_0@{USB\_COUNT4\_RX\_0\_COUNT4\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_0\_COUNT4\_RX\_0}{USB\_COUNT4\_RX\_0\_COUNT4\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Reception Byte Count (low) \Hypertarget{group___peripheral___registers___bits___definition_ga66145d20783f563b08b083b220863ff7}\label{group___peripheral___registers___bits___definition_ga66145d20783f563b08b083b220863ff7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0}}
\index{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0}{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint32\+\_\+t)0x00007\+C00)}

NUM\+\_\+\+BLOCK\+\_\+0\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (low) \Hypertarget{group___peripheral___registers___bits___definition_gaa4c31be1adf15d7d9cc85befdaf68b89}\label{group___peripheral___registers___bits___definition_gaa4c31be1adf15d7d9cc85befdaf68b89} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_0}}
\index{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_0}{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaeb598992bac6e703dd91fde8e618771b}\label{group___peripheral___registers___bits___definition_gaeb598992bac6e703dd91fde8e618771b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_1}}
\index{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_1}{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacda75878ba97e8cb6f55f9eec73c16d1}\label{group___peripheral___registers___bits___definition_gacda75878ba97e8cb6f55f9eec73c16d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_2}}
\index{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_2}{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2~((uint32\+\_\+t)0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gafa3ba819eb08c96e36961cf27dd5047b}\label{group___peripheral___registers___bits___definition_gafa3ba819eb08c96e36961cf27dd5047b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_3}}
\index{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_3}{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3~((uint32\+\_\+t)0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga33f27fc34dcbb6bcfbcdc57cc1145ee9}\label{group___peripheral___registers___bits___definition_ga33f27fc34dcbb6bcfbcdc57cc1145ee9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_4}}
\index{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_4}{USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4~((uint32\+\_\+t)0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga552fd27d3768fe7bfa860b97e9d1321d}\label{group___peripheral___registers___bits___definition_ga552fd27d3768fe7bfa860b97e9d1321d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_1\_BLSIZE\_1@{USB\_COUNT4\_RX\_1\_BLSIZE\_1}}
\index{USB\_COUNT4\_RX\_1\_BLSIZE\_1@{USB\_COUNT4\_RX\_1\_BLSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_1\_BLSIZE\_1}{USB\_COUNT4\_RX\_1\_BLSIZE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1~((uint32\+\_\+t)0x80000000)}

BLock SIZE (high) \Hypertarget{group___peripheral___registers___bits___definition_ga341680c85474ae283122dbfda527f7eb}\label{group___peripheral___registers___bits___definition_ga341680c85474ae283122dbfda527f7eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_1\_COUNT4\_RX\_1@{USB\_COUNT4\_RX\_1\_COUNT4\_RX\_1}}
\index{USB\_COUNT4\_RX\_1\_COUNT4\_RX\_1@{USB\_COUNT4\_RX\_1\_COUNT4\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_1\_COUNT4\_RX\_1}{USB\_COUNT4\_RX\_1\_COUNT4\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Reception Byte Count (high) \Hypertarget{group___peripheral___registers___bits___definition_ga311a144c7f2f97a7a8a07e60fddc539e}\label{group___peripheral___registers___bits___definition_ga311a144c7f2f97a7a8a07e60fddc539e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1}}
\index{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1}{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint32\+\_\+t)0x7\+C000000)}

NUM\+\_\+\+BLOCK\+\_\+1\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (high) \Hypertarget{group___peripheral___registers___bits___definition_gab75df097c1a96dec6eda7aaee267d007}\label{group___peripheral___registers___bits___definition_gab75df097c1a96dec6eda7aaee267d007} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_0}}
\index{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_0}{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0~((uint32\+\_\+t)0x04000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacf386033654fc3d717fee3125998874f}\label{group___peripheral___registers___bits___definition_gacf386033654fc3d717fee3125998874f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_1}}
\index{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_1}{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1~((uint32\+\_\+t)0x08000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa192016d2af94ffbc4e2527911782e64}\label{group___peripheral___registers___bits___definition_gaa192016d2af94ffbc4e2527911782e64} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_2}}
\index{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_2}{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2~((uint32\+\_\+t)0x10000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5fdfeb4ecc9bc9209d52050799053a4e}\label{group___peripheral___registers___bits___definition_ga5fdfeb4ecc9bc9209d52050799053a4e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_3}}
\index{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_3}{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3~((uint32\+\_\+t)0x20000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga6fa689a90257ee009b2fcf8fdd892853}\label{group___peripheral___registers___bits___definition_ga6fa689a90257ee009b2fcf8fdd892853} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_4}}
\index{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_4}{USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4~((uint32\+\_\+t)0x40000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gabb387270d441cbcacf45ccbbed7d2a61}\label{group___peripheral___registers___bits___definition_gabb387270d441cbcacf45ccbbed7d2a61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_BLSIZE@{USB\_COUNT4\_RX\_BLSIZE}}
\index{USB\_COUNT4\_RX\_BLSIZE@{USB\_COUNT4\_RX\_BLSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_BLSIZE}{USB\_COUNT4\_RX\_BLSIZE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+BLSIZE~((uint16\+\_\+t)0x8000)}

BLock SIZE \Hypertarget{group___peripheral___registers___bits___definition_ga009652e83a062c259d733ae599a4eaae}\label{group___peripheral___registers___bits___definition_ga009652e83a062c259d733ae599a4eaae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_COUNT4\_RX@{USB\_COUNT4\_RX\_COUNT4\_RX}}
\index{USB\_COUNT4\_RX\_COUNT4\_RX@{USB\_COUNT4\_RX\_COUNT4\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_COUNT4\_RX}{USB\_COUNT4\_RX\_COUNT4\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+COUNT4\+\_\+\+RX~((uint16\+\_\+t)0x03\+FF)}

Reception Byte Count \Hypertarget{group___peripheral___registers___bits___definition_ga13a044c52a7d4be49f4d2d7ae4608384}\label{group___peripheral___registers___bits___definition_ga13a044c52a7d4be49f4d2d7ae4608384} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_NUM\_BLOCK@{USB\_COUNT4\_RX\_NUM\_BLOCK}}
\index{USB\_COUNT4\_RX\_NUM\_BLOCK@{USB\_COUNT4\_RX\_NUM\_BLOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_NUM\_BLOCK}{USB\_COUNT4\_RX\_NUM\_BLOCK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK~((uint16\+\_\+t)0x7\+C00)}

NUM\+\_\+\+BLOCK\mbox{[}4\+:0\mbox{]} bits (Number of blocks) \Hypertarget{group___peripheral___registers___bits___definition_ga7410cb901e0b33303b76443b23c5512c}\label{group___peripheral___registers___bits___definition_ga7410cb901e0b33303b76443b23c5512c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_NUM\_BLOCK\_0@{USB\_COUNT4\_RX\_NUM\_BLOCK\_0}}
\index{USB\_COUNT4\_RX\_NUM\_BLOCK\_0@{USB\_COUNT4\_RX\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_NUM\_BLOCK\_0}{USB\_COUNT4\_RX\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga44c381cb684c140dfab2cb611eb8480d}\label{group___peripheral___registers___bits___definition_ga44c381cb684c140dfab2cb611eb8480d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_NUM\_BLOCK\_1@{USB\_COUNT4\_RX\_NUM\_BLOCK\_1}}
\index{USB\_COUNT4\_RX\_NUM\_BLOCK\_1@{USB\_COUNT4\_RX\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_NUM\_BLOCK\_1}{USB\_COUNT4\_RX\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1fd9e641148320c33274dc03a36bbbb6}\label{group___peripheral___registers___bits___definition_ga1fd9e641148320c33274dc03a36bbbb6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_NUM\_BLOCK\_2@{USB\_COUNT4\_RX\_NUM\_BLOCK\_2}}
\index{USB\_COUNT4\_RX\_NUM\_BLOCK\_2@{USB\_COUNT4\_RX\_NUM\_BLOCK\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_NUM\_BLOCK\_2}{USB\_COUNT4\_RX\_NUM\_BLOCK\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2~((uint16\+\_\+t)0x1000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaeaaf2ec212c84d7210afbbeff64e2dba}\label{group___peripheral___registers___bits___definition_gaeaaf2ec212c84d7210afbbeff64e2dba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_NUM\_BLOCK\_3@{USB\_COUNT4\_RX\_NUM\_BLOCK\_3}}
\index{USB\_COUNT4\_RX\_NUM\_BLOCK\_3@{USB\_COUNT4\_RX\_NUM\_BLOCK\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_NUM\_BLOCK\_3}{USB\_COUNT4\_RX\_NUM\_BLOCK\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3~((uint16\+\_\+t)0x2000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga166cf86b8b0997653df6a3c6469dbf5d}\label{group___peripheral___registers___bits___definition_ga166cf86b8b0997653df6a3c6469dbf5d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_RX\_NUM\_BLOCK\_4@{USB\_COUNT4\_RX\_NUM\_BLOCK\_4}}
\index{USB\_COUNT4\_RX\_NUM\_BLOCK\_4@{USB\_COUNT4\_RX\_NUM\_BLOCK\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_RX\_NUM\_BLOCK\_4}{USB\_COUNT4\_RX\_NUM\_BLOCK\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4~((uint16\+\_\+t)0x4000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gac6c7e3c3111a01a49b24a6023deb2a27}\label{group___peripheral___registers___bits___definition_gac6c7e3c3111a01a49b24a6023deb2a27} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_TX\_0\_COUNT4\_TX\_0@{USB\_COUNT4\_TX\_0\_COUNT4\_TX\_0}}
\index{USB\_COUNT4\_TX\_0\_COUNT4\_TX\_0@{USB\_COUNT4\_TX\_0\_COUNT4\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_TX\_0\_COUNT4\_TX\_0}{USB\_COUNT4\_TX\_0\_COUNT4\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+0\+\_\+\+COUNT4\+\_\+\+TX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Transmission Byte Count 4 (low) \Hypertarget{group___peripheral___registers___bits___definition_ga497d72946c17156a3c4e5fab4f04bbcb}\label{group___peripheral___registers___bits___definition_ga497d72946c17156a3c4e5fab4f04bbcb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_TX\_1\_COUNT4\_TX\_1@{USB\_COUNT4\_TX\_1\_COUNT4\_TX\_1}}
\index{USB\_COUNT4\_TX\_1\_COUNT4\_TX\_1@{USB\_COUNT4\_TX\_1\_COUNT4\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_TX\_1\_COUNT4\_TX\_1}{USB\_COUNT4\_TX\_1\_COUNT4\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+1\+\_\+\+COUNT4\+\_\+\+TX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Transmission Byte Count 4 (high) \Hypertarget{group___peripheral___registers___bits___definition_ga799bcab3d651b3c536783fc28d45deb2}\label{group___peripheral___registers___bits___definition_ga799bcab3d651b3c536783fc28d45deb2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT4\_TX\_COUNT4\_TX@{USB\_COUNT4\_TX\_COUNT4\_TX}}
\index{USB\_COUNT4\_TX\_COUNT4\_TX@{USB\_COUNT4\_TX\_COUNT4\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT4\_TX\_COUNT4\_TX}{USB\_COUNT4\_TX\_COUNT4\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT4\+\_\+\+TX\+\_\+\+COUNT4\+\_\+\+TX~((uint16\+\_\+t)0x03\+FF)}

Transmission Byte Count 4 \Hypertarget{group___peripheral___registers___bits___definition_gafedf3bc905d24c1a183464de1eb37d0e}\label{group___peripheral___registers___bits___definition_gafedf3bc905d24c1a183464de1eb37d0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_0\_BLSIZE\_0@{USB\_COUNT5\_RX\_0\_BLSIZE\_0}}
\index{USB\_COUNT5\_RX\_0\_BLSIZE\_0@{USB\_COUNT5\_RX\_0\_BLSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_0\_BLSIZE\_0}{USB\_COUNT5\_RX\_0\_BLSIZE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0~((uint32\+\_\+t)0x00008000)}

BLock SIZE (low) \Hypertarget{group___peripheral___registers___bits___definition_ga0d891204b7a783b7a0f48758e9bc3801}\label{group___peripheral___registers___bits___definition_ga0d891204b7a783b7a0f48758e9bc3801} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_0\_COUNT5\_RX\_0@{USB\_COUNT5\_RX\_0\_COUNT5\_RX\_0}}
\index{USB\_COUNT5\_RX\_0\_COUNT5\_RX\_0@{USB\_COUNT5\_RX\_0\_COUNT5\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_0\_COUNT5\_RX\_0}{USB\_COUNT5\_RX\_0\_COUNT5\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Reception Byte Count (low) \Hypertarget{group___peripheral___registers___bits___definition_ga8e3189bb99916c8f1de960f195c64204}\label{group___peripheral___registers___bits___definition_ga8e3189bb99916c8f1de960f195c64204} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0}}
\index{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0}{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint32\+\_\+t)0x00007\+C00)}

NUM\+\_\+\+BLOCK\+\_\+0\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (low) \Hypertarget{group___peripheral___registers___bits___definition_ga3f8960839d232792e5f03018573ac166}\label{group___peripheral___registers___bits___definition_ga3f8960839d232792e5f03018573ac166} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_0}}
\index{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_0}{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7f4045ebc4e99ca0a87904934c609f94}\label{group___peripheral___registers___bits___definition_ga7f4045ebc4e99ca0a87904934c609f94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_1}}
\index{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_1}{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae6b0476f026153dd0ce4b1b3958ec68f}\label{group___peripheral___registers___bits___definition_gae6b0476f026153dd0ce4b1b3958ec68f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_2}}
\index{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_2}{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2~((uint32\+\_\+t)0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaf685080c4ad7960cdc491bab14646219}\label{group___peripheral___registers___bits___definition_gaf685080c4ad7960cdc491bab14646219} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_3}}
\index{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_3}{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3~((uint32\+\_\+t)0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga9074f5cc42e2ff6281f4122815edccd5}\label{group___peripheral___registers___bits___definition_ga9074f5cc42e2ff6281f4122815edccd5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_4}}
\index{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_4}{USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4~((uint32\+\_\+t)0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga1bc337769fdfdae8dbca3859e6c73dce}\label{group___peripheral___registers___bits___definition_ga1bc337769fdfdae8dbca3859e6c73dce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_1\_BLSIZE\_1@{USB\_COUNT5\_RX\_1\_BLSIZE\_1}}
\index{USB\_COUNT5\_RX\_1\_BLSIZE\_1@{USB\_COUNT5\_RX\_1\_BLSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_1\_BLSIZE\_1}{USB\_COUNT5\_RX\_1\_BLSIZE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1~((uint32\+\_\+t)0x80000000)}

BLock SIZE (high) \Hypertarget{group___peripheral___registers___bits___definition_ga9c36cc476f3adadd448e0513b6bf39c6}\label{group___peripheral___registers___bits___definition_ga9c36cc476f3adadd448e0513b6bf39c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_1\_COUNT5\_RX\_1@{USB\_COUNT5\_RX\_1\_COUNT5\_RX\_1}}
\index{USB\_COUNT5\_RX\_1\_COUNT5\_RX\_1@{USB\_COUNT5\_RX\_1\_COUNT5\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_1\_COUNT5\_RX\_1}{USB\_COUNT5\_RX\_1\_COUNT5\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Reception Byte Count (high) \Hypertarget{group___peripheral___registers___bits___definition_ga55c2f8f6a6433e61264d950139824c03}\label{group___peripheral___registers___bits___definition_ga55c2f8f6a6433e61264d950139824c03} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1}}
\index{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1}{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint32\+\_\+t)0x7\+C000000)}

NUM\+\_\+\+BLOCK\+\_\+1\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (high) \Hypertarget{group___peripheral___registers___bits___definition_gac154eb9b4430398a9f6cec73735cf696}\label{group___peripheral___registers___bits___definition_gac154eb9b4430398a9f6cec73735cf696} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_0}}
\index{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_0}{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0~((uint32\+\_\+t)0x04000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9c0407a2d6f64e51a9bf29a1f73eee55}\label{group___peripheral___registers___bits___definition_ga9c0407a2d6f64e51a9bf29a1f73eee55} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_1}}
\index{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_1}{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1~((uint32\+\_\+t)0x08000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga64f0457e141894a4285f2aff5e523861}\label{group___peripheral___registers___bits___definition_ga64f0457e141894a4285f2aff5e523861} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_2}}
\index{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_2}{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2~((uint32\+\_\+t)0x10000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6ce90baf290473b81235f97c4a418ab2}\label{group___peripheral___registers___bits___definition_ga6ce90baf290473b81235f97c4a418ab2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_3}}
\index{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_3}{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3~((uint32\+\_\+t)0x20000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga0af1794e0b7503d7f0122d9f5d11b1d7}\label{group___peripheral___registers___bits___definition_ga0af1794e0b7503d7f0122d9f5d11b1d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_4}}
\index{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_4}{USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4~((uint32\+\_\+t)0x40000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga2b21a5926cbbc55f725e2716ea9b7285}\label{group___peripheral___registers___bits___definition_ga2b21a5926cbbc55f725e2716ea9b7285} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_BLSIZE@{USB\_COUNT5\_RX\_BLSIZE}}
\index{USB\_COUNT5\_RX\_BLSIZE@{USB\_COUNT5\_RX\_BLSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_BLSIZE}{USB\_COUNT5\_RX\_BLSIZE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+BLSIZE~((uint16\+\_\+t)0x8000)}

BLock SIZE \Hypertarget{group___peripheral___registers___bits___definition_gac6d5932d0ea6fd0cd6f6a4a2f728abba}\label{group___peripheral___registers___bits___definition_gac6d5932d0ea6fd0cd6f6a4a2f728abba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_COUNT5\_RX@{USB\_COUNT5\_RX\_COUNT5\_RX}}
\index{USB\_COUNT5\_RX\_COUNT5\_RX@{USB\_COUNT5\_RX\_COUNT5\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_COUNT5\_RX}{USB\_COUNT5\_RX\_COUNT5\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+COUNT5\+\_\+\+RX~((uint16\+\_\+t)0x03\+FF)}

Reception Byte Count \Hypertarget{group___peripheral___registers___bits___definition_ga1f344dca8655341d8926797f3537c689}\label{group___peripheral___registers___bits___definition_ga1f344dca8655341d8926797f3537c689} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_NUM\_BLOCK@{USB\_COUNT5\_RX\_NUM\_BLOCK}}
\index{USB\_COUNT5\_RX\_NUM\_BLOCK@{USB\_COUNT5\_RX\_NUM\_BLOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_NUM\_BLOCK}{USB\_COUNT5\_RX\_NUM\_BLOCK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK~((uint16\+\_\+t)0x7\+C00)}

NUM\+\_\+\+BLOCK\mbox{[}4\+:0\mbox{]} bits (Number of blocks) \Hypertarget{group___peripheral___registers___bits___definition_gab8dddaf43acc52251aad974a51b65fe2}\label{group___peripheral___registers___bits___definition_gab8dddaf43acc52251aad974a51b65fe2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_NUM\_BLOCK\_0@{USB\_COUNT5\_RX\_NUM\_BLOCK\_0}}
\index{USB\_COUNT5\_RX\_NUM\_BLOCK\_0@{USB\_COUNT5\_RX\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_NUM\_BLOCK\_0}{USB\_COUNT5\_RX\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad3c671b0d9ade6209c05911faf87bae8}\label{group___peripheral___registers___bits___definition_gad3c671b0d9ade6209c05911faf87bae8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_NUM\_BLOCK\_1@{USB\_COUNT5\_RX\_NUM\_BLOCK\_1}}
\index{USB\_COUNT5\_RX\_NUM\_BLOCK\_1@{USB\_COUNT5\_RX\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_NUM\_BLOCK\_1}{USB\_COUNT5\_RX\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6e799bdd938d11cab9a3e102ed78fd99}\label{group___peripheral___registers___bits___definition_ga6e799bdd938d11cab9a3e102ed78fd99} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_NUM\_BLOCK\_2@{USB\_COUNT5\_RX\_NUM\_BLOCK\_2}}
\index{USB\_COUNT5\_RX\_NUM\_BLOCK\_2@{USB\_COUNT5\_RX\_NUM\_BLOCK\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_NUM\_BLOCK\_2}{USB\_COUNT5\_RX\_NUM\_BLOCK\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2~((uint16\+\_\+t)0x1000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2c34e5ad0c5f961f4cec16fdf9db4340}\label{group___peripheral___registers___bits___definition_ga2c34e5ad0c5f961f4cec16fdf9db4340} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_NUM\_BLOCK\_3@{USB\_COUNT5\_RX\_NUM\_BLOCK\_3}}
\index{USB\_COUNT5\_RX\_NUM\_BLOCK\_3@{USB\_COUNT5\_RX\_NUM\_BLOCK\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_NUM\_BLOCK\_3}{USB\_COUNT5\_RX\_NUM\_BLOCK\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3~((uint16\+\_\+t)0x2000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga54cbef96667d9c2f7e82439bd07610c2}\label{group___peripheral___registers___bits___definition_ga54cbef96667d9c2f7e82439bd07610c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_RX\_NUM\_BLOCK\_4@{USB\_COUNT5\_RX\_NUM\_BLOCK\_4}}
\index{USB\_COUNT5\_RX\_NUM\_BLOCK\_4@{USB\_COUNT5\_RX\_NUM\_BLOCK\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_RX\_NUM\_BLOCK\_4}{USB\_COUNT5\_RX\_NUM\_BLOCK\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4~((uint16\+\_\+t)0x4000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gabd2ce8e3c7946944039c8da300fa9f4f}\label{group___peripheral___registers___bits___definition_gabd2ce8e3c7946944039c8da300fa9f4f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_TX\_0\_COUNT5\_TX\_0@{USB\_COUNT5\_TX\_0\_COUNT5\_TX\_0}}
\index{USB\_COUNT5\_TX\_0\_COUNT5\_TX\_0@{USB\_COUNT5\_TX\_0\_COUNT5\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_TX\_0\_COUNT5\_TX\_0}{USB\_COUNT5\_TX\_0\_COUNT5\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+0\+\_\+\+COUNT5\+\_\+\+TX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Transmission Byte Count 5 (low) \Hypertarget{group___peripheral___registers___bits___definition_ga903de2a6593e8623df0265a3aa7d2c3f}\label{group___peripheral___registers___bits___definition_ga903de2a6593e8623df0265a3aa7d2c3f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_TX\_1\_COUNT5\_TX\_1@{USB\_COUNT5\_TX\_1\_COUNT5\_TX\_1}}
\index{USB\_COUNT5\_TX\_1\_COUNT5\_TX\_1@{USB\_COUNT5\_TX\_1\_COUNT5\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_TX\_1\_COUNT5\_TX\_1}{USB\_COUNT5\_TX\_1\_COUNT5\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+1\+\_\+\+COUNT5\+\_\+\+TX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Transmission Byte Count 5 (high) \Hypertarget{group___peripheral___registers___bits___definition_gaaa522aa2e3452118989393fa7559516e}\label{group___peripheral___registers___bits___definition_gaaa522aa2e3452118989393fa7559516e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT5\_TX\_COUNT5\_TX@{USB\_COUNT5\_TX\_COUNT5\_TX}}
\index{USB\_COUNT5\_TX\_COUNT5\_TX@{USB\_COUNT5\_TX\_COUNT5\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT5\_TX\_COUNT5\_TX}{USB\_COUNT5\_TX\_COUNT5\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT5\+\_\+\+TX\+\_\+\+COUNT5\+\_\+\+TX~((uint16\+\_\+t)0x03\+FF)}

Transmission Byte Count 5 \Hypertarget{group___peripheral___registers___bits___definition_gafb1bd8accdbf73d1461531d23ca1bc5c}\label{group___peripheral___registers___bits___definition_gafb1bd8accdbf73d1461531d23ca1bc5c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_0\_BLSIZE\_0@{USB\_COUNT6\_RX\_0\_BLSIZE\_0}}
\index{USB\_COUNT6\_RX\_0\_BLSIZE\_0@{USB\_COUNT6\_RX\_0\_BLSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_0\_BLSIZE\_0}{USB\_COUNT6\_RX\_0\_BLSIZE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0~((uint32\+\_\+t)0x00008000)}

BLock SIZE (low) \Hypertarget{group___peripheral___registers___bits___definition_ga1314f10984417f05b9e25252a21a9bd9}\label{group___peripheral___registers___bits___definition_ga1314f10984417f05b9e25252a21a9bd9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_0\_COUNT6\_RX\_0@{USB\_COUNT6\_RX\_0\_COUNT6\_RX\_0}}
\index{USB\_COUNT6\_RX\_0\_COUNT6\_RX\_0@{USB\_COUNT6\_RX\_0\_COUNT6\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_0\_COUNT6\_RX\_0}{USB\_COUNT6\_RX\_0\_COUNT6\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Reception Byte Count (low) \Hypertarget{group___peripheral___registers___bits___definition_gaa72c65778170a0351203fedff5fbb6d4}\label{group___peripheral___registers___bits___definition_gaa72c65778170a0351203fedff5fbb6d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0}}
\index{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0}{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint32\+\_\+t)0x00007\+C00)}

NUM\+\_\+\+BLOCK\+\_\+0\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (low) \Hypertarget{group___peripheral___registers___bits___definition_gaae3c43ca573b0f3075486a96d3f83bff}\label{group___peripheral___registers___bits___definition_gaae3c43ca573b0f3075486a96d3f83bff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_0}}
\index{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_0}{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9955b4c33f02416fed3ed6162311e5ad}\label{group___peripheral___registers___bits___definition_ga9955b4c33f02416fed3ed6162311e5ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_1}}
\index{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_1}{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga42a43edac299903129ec17cfe823f7a1}\label{group___peripheral___registers___bits___definition_ga42a43edac299903129ec17cfe823f7a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_2}}
\index{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_2}{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2~((uint32\+\_\+t)0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0d368e0d6c069f261402e886162da67e}\label{group___peripheral___registers___bits___definition_ga0d368e0d6c069f261402e886162da67e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_3}}
\index{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_3}{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3~((uint32\+\_\+t)0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaeb5277d3cc2e53537cf7fb6c53c8fafa}\label{group___peripheral___registers___bits___definition_gaeb5277d3cc2e53537cf7fb6c53c8fafa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_4}}
\index{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_4}{USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4~((uint32\+\_\+t)0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga95e60cccbd4eb561d4b3415f483f9d82}\label{group___peripheral___registers___bits___definition_ga95e60cccbd4eb561d4b3415f483f9d82} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_1\_BLSIZE\_1@{USB\_COUNT6\_RX\_1\_BLSIZE\_1}}
\index{USB\_COUNT6\_RX\_1\_BLSIZE\_1@{USB\_COUNT6\_RX\_1\_BLSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_1\_BLSIZE\_1}{USB\_COUNT6\_RX\_1\_BLSIZE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1~((uint32\+\_\+t)0x80000000)}

BLock SIZE (high) \Hypertarget{group___peripheral___registers___bits___definition_gac865707698b11877beb6186db91e45d6}\label{group___peripheral___registers___bits___definition_gac865707698b11877beb6186db91e45d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_1\_COUNT6\_RX\_1@{USB\_COUNT6\_RX\_1\_COUNT6\_RX\_1}}
\index{USB\_COUNT6\_RX\_1\_COUNT6\_RX\_1@{USB\_COUNT6\_RX\_1\_COUNT6\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_1\_COUNT6\_RX\_1}{USB\_COUNT6\_RX\_1\_COUNT6\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Reception Byte Count (high) \Hypertarget{group___peripheral___registers___bits___definition_ga45ce1f6227038549f4a52f979f82ee81}\label{group___peripheral___registers___bits___definition_ga45ce1f6227038549f4a52f979f82ee81} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1}}
\index{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1}{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint32\+\_\+t)0x7\+C000000)}

NUM\+\_\+\+BLOCK\+\_\+1\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (high) \Hypertarget{group___peripheral___registers___bits___definition_ga0554791da2f68333d97599361c7b5992}\label{group___peripheral___registers___bits___definition_ga0554791da2f68333d97599361c7b5992} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_0}}
\index{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_0}{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0~((uint32\+\_\+t)0x04000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac946eecdd872c11b3ac1ef0f7ebaa225}\label{group___peripheral___registers___bits___definition_gac946eecdd872c11b3ac1ef0f7ebaa225} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_1}}
\index{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_1}{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1~((uint32\+\_\+t)0x08000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf58afc8b1560c1ffae4e98f43eea1b14}\label{group___peripheral___registers___bits___definition_gaf58afc8b1560c1ffae4e98f43eea1b14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_2}}
\index{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_2}{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2~((uint32\+\_\+t)0x10000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga7076eee4a7fb33d3bdbb328c8f19ecbc}\label{group___peripheral___registers___bits___definition_ga7076eee4a7fb33d3bdbb328c8f19ecbc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_3}}
\index{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_3}{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3~((uint32\+\_\+t)0x20000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga051bf5ecf7ebf29cebcda705be29aab6}\label{group___peripheral___registers___bits___definition_ga051bf5ecf7ebf29cebcda705be29aab6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_4}}
\index{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_4}{USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4~((uint32\+\_\+t)0x40000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaf1e34be42a892ec8f0b988b44da37b94}\label{group___peripheral___registers___bits___definition_gaf1e34be42a892ec8f0b988b44da37b94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_BLSIZE@{USB\_COUNT6\_RX\_BLSIZE}}
\index{USB\_COUNT6\_RX\_BLSIZE@{USB\_COUNT6\_RX\_BLSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_BLSIZE}{USB\_COUNT6\_RX\_BLSIZE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+BLSIZE~((uint16\+\_\+t)0x8000)}

BLock SIZE \Hypertarget{group___peripheral___registers___bits___definition_ga0d9459e0a3d09d92824e687b25dfb3d6}\label{group___peripheral___registers___bits___definition_ga0d9459e0a3d09d92824e687b25dfb3d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_COUNT6\_RX@{USB\_COUNT6\_RX\_COUNT6\_RX}}
\index{USB\_COUNT6\_RX\_COUNT6\_RX@{USB\_COUNT6\_RX\_COUNT6\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_COUNT6\_RX}{USB\_COUNT6\_RX\_COUNT6\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+COUNT6\+\_\+\+RX~((uint16\+\_\+t)0x03\+FF)}

Reception Byte Count \Hypertarget{group___peripheral___registers___bits___definition_ga3b10eabb1a809d4dbac50b911375f8ac}\label{group___peripheral___registers___bits___definition_ga3b10eabb1a809d4dbac50b911375f8ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_NUM\_BLOCK@{USB\_COUNT6\_RX\_NUM\_BLOCK}}
\index{USB\_COUNT6\_RX\_NUM\_BLOCK@{USB\_COUNT6\_RX\_NUM\_BLOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_NUM\_BLOCK}{USB\_COUNT6\_RX\_NUM\_BLOCK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK~((uint16\+\_\+t)0x7\+C00)}

NUM\+\_\+\+BLOCK\mbox{[}4\+:0\mbox{]} bits (Number of blocks) \Hypertarget{group___peripheral___registers___bits___definition_ga0bb0fc6c7402a8ad5857e7691be53cb9}\label{group___peripheral___registers___bits___definition_ga0bb0fc6c7402a8ad5857e7691be53cb9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_NUM\_BLOCK\_0@{USB\_COUNT6\_RX\_NUM\_BLOCK\_0}}
\index{USB\_COUNT6\_RX\_NUM\_BLOCK\_0@{USB\_COUNT6\_RX\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_NUM\_BLOCK\_0}{USB\_COUNT6\_RX\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9580b86793273d583a6cd07e54ea5ccb}\label{group___peripheral___registers___bits___definition_ga9580b86793273d583a6cd07e54ea5ccb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_NUM\_BLOCK\_1@{USB\_COUNT6\_RX\_NUM\_BLOCK\_1}}
\index{USB\_COUNT6\_RX\_NUM\_BLOCK\_1@{USB\_COUNT6\_RX\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_NUM\_BLOCK\_1}{USB\_COUNT6\_RX\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga91eab0bf0cdbf7223c1ebc96d5f0e79a}\label{group___peripheral___registers___bits___definition_ga91eab0bf0cdbf7223c1ebc96d5f0e79a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_NUM\_BLOCK\_2@{USB\_COUNT6\_RX\_NUM\_BLOCK\_2}}
\index{USB\_COUNT6\_RX\_NUM\_BLOCK\_2@{USB\_COUNT6\_RX\_NUM\_BLOCK\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_NUM\_BLOCK\_2}{USB\_COUNT6\_RX\_NUM\_BLOCK\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2~((uint16\+\_\+t)0x1000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga7792b0da10d5e581b9e9231145bbd04f}\label{group___peripheral___registers___bits___definition_ga7792b0da10d5e581b9e9231145bbd04f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_NUM\_BLOCK\_3@{USB\_COUNT6\_RX\_NUM\_BLOCK\_3}}
\index{USB\_COUNT6\_RX\_NUM\_BLOCK\_3@{USB\_COUNT6\_RX\_NUM\_BLOCK\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_NUM\_BLOCK\_3}{USB\_COUNT6\_RX\_NUM\_BLOCK\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3~((uint16\+\_\+t)0x2000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gafc3ccda8ec7f383d0c27f426c7f83ed6}\label{group___peripheral___registers___bits___definition_gafc3ccda8ec7f383d0c27f426c7f83ed6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_RX\_NUM\_BLOCK\_4@{USB\_COUNT6\_RX\_NUM\_BLOCK\_4}}
\index{USB\_COUNT6\_RX\_NUM\_BLOCK\_4@{USB\_COUNT6\_RX\_NUM\_BLOCK\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_RX\_NUM\_BLOCK\_4}{USB\_COUNT6\_RX\_NUM\_BLOCK\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4~((uint16\+\_\+t)0x4000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga557e5d43b7249340751c6d1739c8c329}\label{group___peripheral___registers___bits___definition_ga557e5d43b7249340751c6d1739c8c329} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_TX\_0\_COUNT6\_TX\_0@{USB\_COUNT6\_TX\_0\_COUNT6\_TX\_0}}
\index{USB\_COUNT6\_TX\_0\_COUNT6\_TX\_0@{USB\_COUNT6\_TX\_0\_COUNT6\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_TX\_0\_COUNT6\_TX\_0}{USB\_COUNT6\_TX\_0\_COUNT6\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+0\+\_\+\+COUNT6\+\_\+\+TX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Transmission Byte Count 6 (low) \Hypertarget{group___peripheral___registers___bits___definition_gad3d9b88dad4428712bf8f65d8ae989ba}\label{group___peripheral___registers___bits___definition_gad3d9b88dad4428712bf8f65d8ae989ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_TX\_1\_COUNT6\_TX\_1@{USB\_COUNT6\_TX\_1\_COUNT6\_TX\_1}}
\index{USB\_COUNT6\_TX\_1\_COUNT6\_TX\_1@{USB\_COUNT6\_TX\_1\_COUNT6\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_TX\_1\_COUNT6\_TX\_1}{USB\_COUNT6\_TX\_1\_COUNT6\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+1\+\_\+\+COUNT6\+\_\+\+TX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Transmission Byte Count 6 (high) \Hypertarget{group___peripheral___registers___bits___definition_gab5336a8af382a4f44bd02ff947ae5208}\label{group___peripheral___registers___bits___definition_gab5336a8af382a4f44bd02ff947ae5208} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT6\_TX\_COUNT6\_TX@{USB\_COUNT6\_TX\_COUNT6\_TX}}
\index{USB\_COUNT6\_TX\_COUNT6\_TX@{USB\_COUNT6\_TX\_COUNT6\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT6\_TX\_COUNT6\_TX}{USB\_COUNT6\_TX\_COUNT6\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT6\+\_\+\+TX\+\_\+\+COUNT6\+\_\+\+TX~((uint16\+\_\+t)0x03\+FF)}

Transmission Byte Count 6 \Hypertarget{group___peripheral___registers___bits___definition_ga0931f0ac0d4e96fdfb5b49ecd7f513be}\label{group___peripheral___registers___bits___definition_ga0931f0ac0d4e96fdfb5b49ecd7f513be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_0\_BLSIZE\_0@{USB\_COUNT7\_RX\_0\_BLSIZE\_0}}
\index{USB\_COUNT7\_RX\_0\_BLSIZE\_0@{USB\_COUNT7\_RX\_0\_BLSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_0\_BLSIZE\_0}{USB\_COUNT7\_RX\_0\_BLSIZE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+BLSIZE\+\_\+0~((uint32\+\_\+t)0x00008000)}

BLock SIZE (low) \Hypertarget{group___peripheral___registers___bits___definition_gad1ea08477bbfbdebb3e018687800cbd9}\label{group___peripheral___registers___bits___definition_gad1ea08477bbfbdebb3e018687800cbd9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_0\_COUNT7\_RX\_0@{USB\_COUNT7\_RX\_0\_COUNT7\_RX\_0}}
\index{USB\_COUNT7\_RX\_0\_COUNT7\_RX\_0@{USB\_COUNT7\_RX\_0\_COUNT7\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_0\_COUNT7\_RX\_0}{USB\_COUNT7\_RX\_0\_COUNT7\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Reception Byte Count (low) \Hypertarget{group___peripheral___registers___bits___definition_ga41fa51030416044612addae0b6553f99}\label{group___peripheral___registers___bits___definition_ga41fa51030416044612addae0b6553f99} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0}}
\index{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0@{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0}{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint32\+\_\+t)0x00007\+C00)}

NUM\+\_\+\+BLOCK\+\_\+0\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (low) \Hypertarget{group___peripheral___registers___bits___definition_gac5a8f7f4b9208d685a5298d03fee6fa0}\label{group___peripheral___registers___bits___definition_gac5a8f7f4b9208d685a5298d03fee6fa0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_0}}
\index{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_0@{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_0}{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+0~((uint32\+\_\+t)0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3aab70fc0d9fd8bd091e6757f672251f}\label{group___peripheral___registers___bits___definition_ga3aab70fc0d9fd8bd091e6757f672251f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_1}}
\index{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_1@{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_1}{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+1~((uint32\+\_\+t)0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2f5f362f5ee77b5ec03a025aeaba0e79}\label{group___peripheral___registers___bits___definition_ga2f5f362f5ee77b5ec03a025aeaba0e79} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_2}}
\index{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_2@{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_2}{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+2~((uint32\+\_\+t)0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga256fb30d499aec4ac5b3466dda535dbd}\label{group___peripheral___registers___bits___definition_ga256fb30d499aec4ac5b3466dda535dbd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_3}}
\index{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_3@{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_3}{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+3~((uint32\+\_\+t)0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga8855ec0bd405f30270cecf5f8368cf3b}\label{group___peripheral___registers___bits___definition_ga8855ec0bd405f30270cecf5f8368cf3b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_4}}
\index{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_4@{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_4}{USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+0\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0\+\_\+4~((uint32\+\_\+t)0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga0c83c047d53c5609b057b673205b84ff}\label{group___peripheral___registers___bits___definition_ga0c83c047d53c5609b057b673205b84ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_1\_BLSIZE\_1@{USB\_COUNT7\_RX\_1\_BLSIZE\_1}}
\index{USB\_COUNT7\_RX\_1\_BLSIZE\_1@{USB\_COUNT7\_RX\_1\_BLSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_1\_BLSIZE\_1}{USB\_COUNT7\_RX\_1\_BLSIZE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+BLSIZE\+\_\+1~((uint32\+\_\+t)0x80000000)}

BLock SIZE (high) \Hypertarget{group___peripheral___registers___bits___definition_gae5cc32a38662dbefcd8d1ddd5e7c9f8d}\label{group___peripheral___registers___bits___definition_gae5cc32a38662dbefcd8d1ddd5e7c9f8d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_1\_COUNT7\_RX\_1@{USB\_COUNT7\_RX\_1\_COUNT7\_RX\_1}}
\index{USB\_COUNT7\_RX\_1\_COUNT7\_RX\_1@{USB\_COUNT7\_RX\_1\_COUNT7\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_1\_COUNT7\_RX\_1}{USB\_COUNT7\_RX\_1\_COUNT7\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Reception Byte Count (high) \Hypertarget{group___peripheral___registers___bits___definition_ga987278b8b59704e6ff1458d6448b0ab9}\label{group___peripheral___registers___bits___definition_ga987278b8b59704e6ff1458d6448b0ab9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1}}
\index{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1@{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1}{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint32\+\_\+t)0x7\+C000000)}

NUM\+\_\+\+BLOCK\+\_\+1\mbox{[}4\+:0\mbox{]} bits (Number of blocks) (high) \Hypertarget{group___peripheral___registers___bits___definition_gad559fd55f00344b85c0adcf4457b0b07}\label{group___peripheral___registers___bits___definition_gad559fd55f00344b85c0adcf4457b0b07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_0}}
\index{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_0@{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_0}{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+0~((uint32\+\_\+t)0x04000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacf85d83040fdce1d47c2bb4bd1a1af97}\label{group___peripheral___registers___bits___definition_gacf85d83040fdce1d47c2bb4bd1a1af97} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_1}}
\index{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_1@{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_1}{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+1~((uint32\+\_\+t)0x08000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3b2119f2d24e00121f40a20de6114094}\label{group___peripheral___registers___bits___definition_ga3b2119f2d24e00121f40a20de6114094} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_2}}
\index{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_2@{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_2}{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+2~((uint32\+\_\+t)0x10000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0c340bb4814868819551a054e43636a3}\label{group___peripheral___registers___bits___definition_ga0c340bb4814868819551a054e43636a3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_3}}
\index{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_3@{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_3}{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+3~((uint32\+\_\+t)0x20000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga4424fb27d6dd5fc0af3e9e45893cbb4a}\label{group___peripheral___registers___bits___definition_ga4424fb27d6dd5fc0af3e9e45893cbb4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_4}}
\index{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_4@{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_4}{USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+1\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1\+\_\+4~((uint32\+\_\+t)0x40000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gacf97183e1c68fbd42f79f5f85d6edb61}\label{group___peripheral___registers___bits___definition_gacf97183e1c68fbd42f79f5f85d6edb61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_BLSIZE@{USB\_COUNT7\_RX\_BLSIZE}}
\index{USB\_COUNT7\_RX\_BLSIZE@{USB\_COUNT7\_RX\_BLSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_BLSIZE}{USB\_COUNT7\_RX\_BLSIZE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+BLSIZE~((uint16\+\_\+t)0x8000)}

BLock SIZE \Hypertarget{group___peripheral___registers___bits___definition_ga180febe3d2c719fb8ef109f9a3a8fe8d}\label{group___peripheral___registers___bits___definition_ga180febe3d2c719fb8ef109f9a3a8fe8d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_COUNT7\_RX@{USB\_COUNT7\_RX\_COUNT7\_RX}}
\index{USB\_COUNT7\_RX\_COUNT7\_RX@{USB\_COUNT7\_RX\_COUNT7\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_COUNT7\_RX}{USB\_COUNT7\_RX\_COUNT7\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+COUNT7\+\_\+\+RX~((uint16\+\_\+t)0x03\+FF)}

Reception Byte Count \Hypertarget{group___peripheral___registers___bits___definition_gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4}\label{group___peripheral___registers___bits___definition_gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_NUM\_BLOCK@{USB\_COUNT7\_RX\_NUM\_BLOCK}}
\index{USB\_COUNT7\_RX\_NUM\_BLOCK@{USB\_COUNT7\_RX\_NUM\_BLOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_NUM\_BLOCK}{USB\_COUNT7\_RX\_NUM\_BLOCK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK~((uint16\+\_\+t)0x7\+C00)}

NUM\+\_\+\+BLOCK\mbox{[}4\+:0\mbox{]} bits (Number of blocks) \Hypertarget{group___peripheral___registers___bits___definition_gacc8f0fd2141ec00e10d01e04f24cee21}\label{group___peripheral___registers___bits___definition_gacc8f0fd2141ec00e10d01e04f24cee21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_NUM\_BLOCK\_0@{USB\_COUNT7\_RX\_NUM\_BLOCK\_0}}
\index{USB\_COUNT7\_RX\_NUM\_BLOCK\_0@{USB\_COUNT7\_RX\_NUM\_BLOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_NUM\_BLOCK\_0}{USB\_COUNT7\_RX\_NUM\_BLOCK\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+0~((uint16\+\_\+t)0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga908809b30f09108564c4518a2cc25be4}\label{group___peripheral___registers___bits___definition_ga908809b30f09108564c4518a2cc25be4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_NUM\_BLOCK\_1@{USB\_COUNT7\_RX\_NUM\_BLOCK\_1}}
\index{USB\_COUNT7\_RX\_NUM\_BLOCK\_1@{USB\_COUNT7\_RX\_NUM\_BLOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_NUM\_BLOCK\_1}{USB\_COUNT7\_RX\_NUM\_BLOCK\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+1~((uint16\+\_\+t)0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga236e1b6a97d604e4a2b2ec6f9228524e}\label{group___peripheral___registers___bits___definition_ga236e1b6a97d604e4a2b2ec6f9228524e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_NUM\_BLOCK\_2@{USB\_COUNT7\_RX\_NUM\_BLOCK\_2}}
\index{USB\_COUNT7\_RX\_NUM\_BLOCK\_2@{USB\_COUNT7\_RX\_NUM\_BLOCK\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_NUM\_BLOCK\_2}{USB\_COUNT7\_RX\_NUM\_BLOCK\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+2~((uint16\+\_\+t)0x1000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga140528868074ec157520690a019eea52}\label{group___peripheral___registers___bits___definition_ga140528868074ec157520690a019eea52} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_NUM\_BLOCK\_3@{USB\_COUNT7\_RX\_NUM\_BLOCK\_3}}
\index{USB\_COUNT7\_RX\_NUM\_BLOCK\_3@{USB\_COUNT7\_RX\_NUM\_BLOCK\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_NUM\_BLOCK\_3}{USB\_COUNT7\_RX\_NUM\_BLOCK\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+3~((uint16\+\_\+t)0x2000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga961582548acbf74eb4c2b19d8e172bdf}\label{group___peripheral___registers___bits___definition_ga961582548acbf74eb4c2b19d8e172bdf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_RX\_NUM\_BLOCK\_4@{USB\_COUNT7\_RX\_NUM\_BLOCK\_4}}
\index{USB\_COUNT7\_RX\_NUM\_BLOCK\_4@{USB\_COUNT7\_RX\_NUM\_BLOCK\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_RX\_NUM\_BLOCK\_4}{USB\_COUNT7\_RX\_NUM\_BLOCK\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+RX\+\_\+\+NUM\+\_\+\+BLOCK\+\_\+4~((uint16\+\_\+t)0x4000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga626d9c1b9d1d457cc24b0f41657e60de}\label{group___peripheral___registers___bits___definition_ga626d9c1b9d1d457cc24b0f41657e60de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_TX\_0\_COUNT7\_TX\_0@{USB\_COUNT7\_TX\_0\_COUNT7\_TX\_0}}
\index{USB\_COUNT7\_TX\_0\_COUNT7\_TX\_0@{USB\_COUNT7\_TX\_0\_COUNT7\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_TX\_0\_COUNT7\_TX\_0}{USB\_COUNT7\_TX\_0\_COUNT7\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+0\+\_\+\+COUNT7\+\_\+\+TX\+\_\+0~((uint32\+\_\+t)0x000003\+FF)}

Transmission Byte Count 7 (low) \Hypertarget{group___peripheral___registers___bits___definition_ga0114e69ac70c1cf101121af0db3fe128}\label{group___peripheral___registers___bits___definition_ga0114e69ac70c1cf101121af0db3fe128} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_TX\_1\_COUNT7\_TX\_1@{USB\_COUNT7\_TX\_1\_COUNT7\_TX\_1}}
\index{USB\_COUNT7\_TX\_1\_COUNT7\_TX\_1@{USB\_COUNT7\_TX\_1\_COUNT7\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_TX\_1\_COUNT7\_TX\_1}{USB\_COUNT7\_TX\_1\_COUNT7\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+1\+\_\+\+COUNT7\+\_\+\+TX\+\_\+1~((uint32\+\_\+t)0x03\+FF0000)}

Transmission Byte Count 7 (high) \Hypertarget{group___peripheral___registers___bits___definition_ga5902b57e1a62b4184f390b268aeb39a4}\label{group___peripheral___registers___bits___definition_ga5902b57e1a62b4184f390b268aeb39a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_COUNT7\_TX\_COUNT7\_TX@{USB\_COUNT7\_TX\_COUNT7\_TX}}
\index{USB\_COUNT7\_TX\_COUNT7\_TX@{USB\_COUNT7\_TX\_COUNT7\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_COUNT7\_TX\_COUNT7\_TX}{USB\_COUNT7\_TX\_COUNT7\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+COUNT7\+\_\+\+TX\+\_\+\+COUNT7\+\_\+\+TX~((uint16\+\_\+t)0x03\+FF)}

Transmission Byte Count 7 \Hypertarget{group___peripheral___registers___bits___definition_gaabcd696a8caca19577208704a7e42052}\label{group___peripheral___registers___bits___definition_gaabcd696a8caca19577208704a7e42052} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_DADDR\_ADD@{USB\_DADDR\_ADD}}
\index{USB\_DADDR\_ADD@{USB\_DADDR\_ADD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_DADDR\_ADD}{USB\_DADDR\_ADD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+DADDR\+\_\+\+ADD~((uint8\+\_\+t)0x7F)}

ADD\mbox{[}6\+:0\mbox{]} bits (Device Address) \Hypertarget{group___peripheral___registers___bits___definition_ga1ce88073eb71108badb92a5c78f64ef7}\label{group___peripheral___registers___bits___definition_ga1ce88073eb71108badb92a5c78f64ef7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_DADDR\_ADD0@{USB\_DADDR\_ADD0}}
\index{USB\_DADDR\_ADD0@{USB\_DADDR\_ADD0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_DADDR\_ADD0}{USB\_DADDR\_ADD0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+DADDR\+\_\+\+ADD0~((uint8\+\_\+t)0x01)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga77cba15bd7622f022c8ecf9c23996cda}\label{group___peripheral___registers___bits___definition_ga77cba15bd7622f022c8ecf9c23996cda} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_DADDR\_ADD1@{USB\_DADDR\_ADD1}}
\index{USB\_DADDR\_ADD1@{USB\_DADDR\_ADD1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_DADDR\_ADD1}{USB\_DADDR\_ADD1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+DADDR\+\_\+\+ADD1~((uint8\+\_\+t)0x02)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga13884e03fce0c07a3d69a55bf12134f9}\label{group___peripheral___registers___bits___definition_ga13884e03fce0c07a3d69a55bf12134f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_DADDR\_ADD2@{USB\_DADDR\_ADD2}}
\index{USB\_DADDR\_ADD2@{USB\_DADDR\_ADD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_DADDR\_ADD2}{USB\_DADDR\_ADD2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+DADDR\+\_\+\+ADD2~((uint8\+\_\+t)0x04)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac29a04a09ac0fab54a52b088baf23020}\label{group___peripheral___registers___bits___definition_gac29a04a09ac0fab54a52b088baf23020} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_DADDR\_ADD3@{USB\_DADDR\_ADD3}}
\index{USB\_DADDR\_ADD3@{USB\_DADDR\_ADD3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_DADDR\_ADD3}{USB\_DADDR\_ADD3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+DADDR\+\_\+\+ADD3~((uint8\+\_\+t)0x08)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga6215ffd761b5a28b9f43b872341d16b6}\label{group___peripheral___registers___bits___definition_ga6215ffd761b5a28b9f43b872341d16b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_DADDR\_ADD4@{USB\_DADDR\_ADD4}}
\index{USB\_DADDR\_ADD4@{USB\_DADDR\_ADD4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_DADDR\_ADD4}{USB\_DADDR\_ADD4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+DADDR\+\_\+\+ADD4~((uint8\+\_\+t)0x10)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga5cdad478022df6c623e3b30a730e299e}\label{group___peripheral___registers___bits___definition_ga5cdad478022df6c623e3b30a730e299e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_DADDR\_ADD5@{USB\_DADDR\_ADD5}}
\index{USB\_DADDR\_ADD5@{USB\_DADDR\_ADD5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_DADDR\_ADD5}{USB\_DADDR\_ADD5}}
{\footnotesize\ttfamily \#define USB\+\_\+\+DADDR\+\_\+\+ADD5~((uint8\+\_\+t)0x20)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gade8dd96de36c30a85715f117b924d47c}\label{group___peripheral___registers___bits___definition_gade8dd96de36c30a85715f117b924d47c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_DADDR\_ADD6@{USB\_DADDR\_ADD6}}
\index{USB\_DADDR\_ADD6@{USB\_DADDR\_ADD6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_DADDR\_ADD6}{USB\_DADDR\_ADD6}}
{\footnotesize\ttfamily \#define USB\+\_\+\+DADDR\+\_\+\+ADD6~((uint8\+\_\+t)0x40)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gadf6ef86b3dba82f6bd83c6ae7d02645a}\label{group___peripheral___registers___bits___definition_gadf6ef86b3dba82f6bd83c6ae7d02645a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_DADDR\_EF@{USB\_DADDR\_EF}}
\index{USB\_DADDR\_EF@{USB\_DADDR\_EF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_DADDR\_EF}{USB\_DADDR\_EF}}
{\footnotesize\ttfamily \#define USB\+\_\+\+DADDR\+\_\+\+EF~((uint8\+\_\+t)0x80)}

Enable Function \Hypertarget{group___peripheral___registers___bits___definition_gaae90a903ea5f0b585499692fddd0696f}\label{group___peripheral___registers___bits___definition_gaae90a903ea5f0b585499692fddd0696f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_CTR\_RX@{USB\_EP0R\_CTR\_RX}}
\index{USB\_EP0R\_CTR\_RX@{USB\_EP0R\_CTR\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_CTR\_RX}{USB\_EP0R\_CTR\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+RX~((uint16\+\_\+t)0x8000)}

Correct Transfer for reception \Hypertarget{group___peripheral___registers___bits___definition_ga4a4e367bf70fe158bc233b2360cc6460}\label{group___peripheral___registers___bits___definition_ga4a4e367bf70fe158bc233b2360cc6460} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_CTR\_TX@{USB\_EP0R\_CTR\_TX}}
\index{USB\_EP0R\_CTR\_TX@{USB\_EP0R\_CTR\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_CTR\_TX}{USB\_EP0R\_CTR\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+CTR\+\_\+\+TX~((uint16\+\_\+t)0x0080)}

Correct Transfer for transmission \Hypertarget{group___peripheral___registers___bits___definition_ga6435c568d9d0360237121ac23815be7c}\label{group___peripheral___registers___bits___definition_ga6435c568d9d0360237121ac23815be7c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_DTOG\_RX@{USB\_EP0R\_DTOG\_RX}}
\index{USB\_EP0R\_DTOG\_RX@{USB\_EP0R\_DTOG\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_DTOG\_RX}{USB\_EP0R\_DTOG\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+RX~((uint16\+\_\+t)0x4000)}

Data Toggle, for reception transfers \Hypertarget{group___peripheral___registers___bits___definition_gac929aa81564d7eafc42a47a521c21092}\label{group___peripheral___registers___bits___definition_gac929aa81564d7eafc42a47a521c21092} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_DTOG\_TX@{USB\_EP0R\_DTOG\_TX}}
\index{USB\_EP0R\_DTOG\_TX@{USB\_EP0R\_DTOG\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_DTOG\_TX}{USB\_EP0R\_DTOG\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+DTOG\+\_\+\+TX~((uint16\+\_\+t)0x0040)}

Data Toggle, for transmission transfers \Hypertarget{group___peripheral___registers___bits___definition_gae3b67942accae8b35e4f00d92945b223}\label{group___peripheral___registers___bits___definition_gae3b67942accae8b35e4f00d92945b223} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_EA@{USB\_EP0R\_EA}}
\index{USB\_EP0R\_EA@{USB\_EP0R\_EA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_EA}{USB\_EP0R\_EA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+EA~((uint16\+\_\+t)0x000F)}

\texorpdfstring{$<$}{<} Endpoint-\/specific registers Endpoint Address \Hypertarget{group___peripheral___registers___bits___definition_gaf2589d948496337123baa2e93a63f440}\label{group___peripheral___registers___bits___definition_gaf2589d948496337123baa2e93a63f440} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_EP\_KIND@{USB\_EP0R\_EP\_KIND}}
\index{USB\_EP0R\_EP\_KIND@{USB\_EP0R\_EP\_KIND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_EP\_KIND}{USB\_EP0R\_EP\_KIND}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+KIND~((uint16\+\_\+t)0x0100)}

Endpoint Kind \Hypertarget{group___peripheral___registers___bits___definition_ga25d066c87ce1f2dbf47eb69a858a1ca6}\label{group___peripheral___registers___bits___definition_ga25d066c87ce1f2dbf47eb69a858a1ca6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_EP\_TYPE@{USB\_EP0R\_EP\_TYPE}}
\index{USB\_EP0R\_EP\_TYPE@{USB\_EP0R\_EP\_TYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_EP\_TYPE}{USB\_EP0R\_EP\_TYPE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE~((uint16\+\_\+t)0x0600)}

EP\+\_\+\+TYPE\mbox{[}1\+:0\mbox{]} bits (Endpoint type) \Hypertarget{group___peripheral___registers___bits___definition_ga186c25e6f0ae006d8de549a8b1b064b4}\label{group___peripheral___registers___bits___definition_ga186c25e6f0ae006d8de549a8b1b064b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_EP\_TYPE\_0@{USB\_EP0R\_EP\_TYPE\_0}}
\index{USB\_EP0R\_EP\_TYPE\_0@{USB\_EP0R\_EP\_TYPE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_EP\_TYPE\_0}{USB\_EP0R\_EP\_TYPE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0~((uint16\+\_\+t)0x0200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaba9cc9e33a37333cc8e66fe898c891a5}\label{group___peripheral___registers___bits___definition_gaba9cc9e33a37333cc8e66fe898c891a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_EP\_TYPE\_1@{USB\_EP0R\_EP\_TYPE\_1}}
\index{USB\_EP0R\_EP\_TYPE\_1@{USB\_EP0R\_EP\_TYPE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_EP\_TYPE\_1}{USB\_EP0R\_EP\_TYPE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1~((uint16\+\_\+t)0x0400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac48254a5caf1609d76013d3b1936293e}\label{group___peripheral___registers___bits___definition_gac48254a5caf1609d76013d3b1936293e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_SETUP@{USB\_EP0R\_SETUP}}
\index{USB\_EP0R\_SETUP@{USB\_EP0R\_SETUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_SETUP}{USB\_EP0R\_SETUP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+SETUP~((uint16\+\_\+t)0x0800)}

Setup transaction completed \Hypertarget{group___peripheral___registers___bits___definition_gac6734066538fd757f47f0efb9ad7ca14}\label{group___peripheral___registers___bits___definition_gac6734066538fd757f47f0efb9ad7ca14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_STAT\_RX@{USB\_EP0R\_STAT\_RX}}
\index{USB\_EP0R\_STAT\_RX@{USB\_EP0R\_STAT\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_STAT\_RX}{USB\_EP0R\_STAT\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX~((uint16\+\_\+t)0x3000)}

STAT\+\_\+\+RX\mbox{[}1\+:0\mbox{]} bits (Status bits, for reception transfers) \Hypertarget{group___peripheral___registers___bits___definition_gaf02d4ffe4917e7e0d2700799427c4f08}\label{group___peripheral___registers___bits___definition_gaf02d4ffe4917e7e0d2700799427c4f08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_STAT\_RX\_0@{USB\_EP0R\_STAT\_RX\_0}}
\index{USB\_EP0R\_STAT\_RX\_0@{USB\_EP0R\_STAT\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_STAT\_RX\_0}{USB\_EP0R\_STAT\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3639d1306965e7bae933109d0b2a2690}\label{group___peripheral___registers___bits___definition_ga3639d1306965e7bae933109d0b2a2690} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_STAT\_RX\_1@{USB\_EP0R\_STAT\_RX\_1}}
\index{USB\_EP0R\_STAT\_RX\_1@{USB\_EP0R\_STAT\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_STAT\_RX\_1}{USB\_EP0R\_STAT\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga862576f20495c01e326a65cc0c112a57}\label{group___peripheral___registers___bits___definition_ga862576f20495c01e326a65cc0c112a57} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_STAT\_TX@{USB\_EP0R\_STAT\_TX}}
\index{USB\_EP0R\_STAT\_TX@{USB\_EP0R\_STAT\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_STAT\_TX}{USB\_EP0R\_STAT\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX~((uint16\+\_\+t)0x0030)}

STAT\+\_\+\+TX\mbox{[}1\+:0\mbox{]} bits (Status bits, for transmission transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga919b04e2492db0466720a7168694d3b4}\label{group___peripheral___registers___bits___definition_ga919b04e2492db0466720a7168694d3b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_STAT\_TX\_0@{USB\_EP0R\_STAT\_TX\_0}}
\index{USB\_EP0R\_STAT\_TX\_0@{USB\_EP0R\_STAT\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_STAT\_TX\_0}{USB\_EP0R\_STAT\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga36a0a17f3ca6007ab54c75287c3c1d12}\label{group___peripheral___registers___bits___definition_ga36a0a17f3ca6007ab54c75287c3c1d12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP0R\_STAT\_TX\_1@{USB\_EP0R\_STAT\_TX\_1}}
\index{USB\_EP0R\_STAT\_TX\_1@{USB\_EP0R\_STAT\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP0R\_STAT\_TX\_1}{USB\_EP0R\_STAT\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP0\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac95bae64df91e841f74220a851bfb30f}\label{group___peripheral___registers___bits___definition_gac95bae64df91e841f74220a851bfb30f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_CTR\_RX@{USB\_EP1R\_CTR\_RX}}
\index{USB\_EP1R\_CTR\_RX@{USB\_EP1R\_CTR\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_CTR\_RX}{USB\_EP1R\_CTR\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+RX~((uint16\+\_\+t)0x8000)}

Correct Transfer for reception \Hypertarget{group___peripheral___registers___bits___definition_gaaf2ede79abfcf2fb75f22124fbab4f6c}\label{group___peripheral___registers___bits___definition_gaaf2ede79abfcf2fb75f22124fbab4f6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_CTR\_TX@{USB\_EP1R\_CTR\_TX}}
\index{USB\_EP1R\_CTR\_TX@{USB\_EP1R\_CTR\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_CTR\_TX}{USB\_EP1R\_CTR\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+CTR\+\_\+\+TX~((uint16\+\_\+t)0x0080)}

Correct Transfer for transmission \Hypertarget{group___peripheral___registers___bits___definition_ga4afe4e239397c4d8b8907684918bdddf}\label{group___peripheral___registers___bits___definition_ga4afe4e239397c4d8b8907684918bdddf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_DTOG\_RX@{USB\_EP1R\_DTOG\_RX}}
\index{USB\_EP1R\_DTOG\_RX@{USB\_EP1R\_DTOG\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_DTOG\_RX}{USB\_EP1R\_DTOG\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+RX~((uint16\+\_\+t)0x4000)}

Data Toggle, for reception transfers \Hypertarget{group___peripheral___registers___bits___definition_gaef4e3d8503c38d4b4b13a4505dd19977}\label{group___peripheral___registers___bits___definition_gaef4e3d8503c38d4b4b13a4505dd19977} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_DTOG\_TX@{USB\_EP1R\_DTOG\_TX}}
\index{USB\_EP1R\_DTOG\_TX@{USB\_EP1R\_DTOG\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_DTOG\_TX}{USB\_EP1R\_DTOG\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+DTOG\+\_\+\+TX~((uint16\+\_\+t)0x0040)}

Data Toggle, for transmission transfers \Hypertarget{group___peripheral___registers___bits___definition_ga61bfd17ec724c408a2fb89499949892b}\label{group___peripheral___registers___bits___definition_ga61bfd17ec724c408a2fb89499949892b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_EA@{USB\_EP1R\_EA}}
\index{USB\_EP1R\_EA@{USB\_EP1R\_EA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_EA}{USB\_EP1R\_EA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+EA~((uint16\+\_\+t)0x000F)}

Endpoint Address \Hypertarget{group___peripheral___registers___bits___definition_ga936b9ec917ee6fb7bd187e319d2abdd3}\label{group___peripheral___registers___bits___definition_ga936b9ec917ee6fb7bd187e319d2abdd3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_EP\_KIND@{USB\_EP1R\_EP\_KIND}}
\index{USB\_EP1R\_EP\_KIND@{USB\_EP1R\_EP\_KIND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_EP\_KIND}{USB\_EP1R\_EP\_KIND}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+KIND~((uint16\+\_\+t)0x0100)}

Endpoint Kind \Hypertarget{group___peripheral___registers___bits___definition_ga2a77c1bb653218eb77c8bc7b730a559b}\label{group___peripheral___registers___bits___definition_ga2a77c1bb653218eb77c8bc7b730a559b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_EP\_TYPE@{USB\_EP1R\_EP\_TYPE}}
\index{USB\_EP1R\_EP\_TYPE@{USB\_EP1R\_EP\_TYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_EP\_TYPE}{USB\_EP1R\_EP\_TYPE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE~((uint16\+\_\+t)0x0600)}

EP\+\_\+\+TYPE\mbox{[}1\+:0\mbox{]} bits (Endpoint type) \Hypertarget{group___peripheral___registers___bits___definition_ga17f830c11fd819376d53c3d566809816}\label{group___peripheral___registers___bits___definition_ga17f830c11fd819376d53c3d566809816} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_EP\_TYPE\_0@{USB\_EP1R\_EP\_TYPE\_0}}
\index{USB\_EP1R\_EP\_TYPE\_0@{USB\_EP1R\_EP\_TYPE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_EP\_TYPE\_0}{USB\_EP1R\_EP\_TYPE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0~((uint16\+\_\+t)0x0200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac907cd092feda721460e04fbeb04a234}\label{group___peripheral___registers___bits___definition_gac907cd092feda721460e04fbeb04a234} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_EP\_TYPE\_1@{USB\_EP1R\_EP\_TYPE\_1}}
\index{USB\_EP1R\_EP\_TYPE\_1@{USB\_EP1R\_EP\_TYPE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_EP\_TYPE\_1}{USB\_EP1R\_EP\_TYPE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1~((uint16\+\_\+t)0x0400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga53eff2fff5357ba65cb4b0d412ee8716}\label{group___peripheral___registers___bits___definition_ga53eff2fff5357ba65cb4b0d412ee8716} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_SETUP@{USB\_EP1R\_SETUP}}
\index{USB\_EP1R\_SETUP@{USB\_EP1R\_SETUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_SETUP}{USB\_EP1R\_SETUP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+SETUP~((uint16\+\_\+t)0x0800)}

Setup transaction completed \Hypertarget{group___peripheral___registers___bits___definition_ga0cef1455ce114d301ac3abe67e286cc8}\label{group___peripheral___registers___bits___definition_ga0cef1455ce114d301ac3abe67e286cc8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_STAT\_RX@{USB\_EP1R\_STAT\_RX}}
\index{USB\_EP1R\_STAT\_RX@{USB\_EP1R\_STAT\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_STAT\_RX}{USB\_EP1R\_STAT\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX~((uint16\+\_\+t)0x3000)}

STAT\+\_\+\+RX\mbox{[}1\+:0\mbox{]} bits (Status bits, for reception transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga79e7aa9bc85d3bc00776a607ddae3b4b}\label{group___peripheral___registers___bits___definition_ga79e7aa9bc85d3bc00776a607ddae3b4b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_STAT\_RX\_0@{USB\_EP1R\_STAT\_RX\_0}}
\index{USB\_EP1R\_STAT\_RX\_0@{USB\_EP1R\_STAT\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_STAT\_RX\_0}{USB\_EP1R\_STAT\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4e2b70ba0e02883b5625d716551707e2}\label{group___peripheral___registers___bits___definition_ga4e2b70ba0e02883b5625d716551707e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_STAT\_RX\_1@{USB\_EP1R\_STAT\_RX\_1}}
\index{USB\_EP1R\_STAT\_RX\_1@{USB\_EP1R\_STAT\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_STAT\_RX\_1}{USB\_EP1R\_STAT\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4365d763bcc7ec722cea3daad40c5e72}\label{group___peripheral___registers___bits___definition_ga4365d763bcc7ec722cea3daad40c5e72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_STAT\_TX@{USB\_EP1R\_STAT\_TX}}
\index{USB\_EP1R\_STAT\_TX@{USB\_EP1R\_STAT\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_STAT\_TX}{USB\_EP1R\_STAT\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX~((uint16\+\_\+t)0x0030)}

STAT\+\_\+\+TX\mbox{[}1\+:0\mbox{]} bits (Status bits, for transmission transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga07ebc48561a0c72e0912aead4bfbb524}\label{group___peripheral___registers___bits___definition_ga07ebc48561a0c72e0912aead4bfbb524} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_STAT\_TX\_0@{USB\_EP1R\_STAT\_TX\_0}}
\index{USB\_EP1R\_STAT\_TX\_0@{USB\_EP1R\_STAT\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_STAT\_TX\_0}{USB\_EP1R\_STAT\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7b8c1dc47238a31ff9141be84af85b3c}\label{group___peripheral___registers___bits___definition_ga7b8c1dc47238a31ff9141be84af85b3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP1R\_STAT\_TX\_1@{USB\_EP1R\_STAT\_TX\_1}}
\index{USB\_EP1R\_STAT\_TX\_1@{USB\_EP1R\_STAT\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP1R\_STAT\_TX\_1}{USB\_EP1R\_STAT\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP1\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa01818d183df56ba169b41f9cb92693e}\label{group___peripheral___registers___bits___definition_gaa01818d183df56ba169b41f9cb92693e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_CTR\_RX@{USB\_EP2R\_CTR\_RX}}
\index{USB\_EP2R\_CTR\_RX@{USB\_EP2R\_CTR\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_CTR\_RX}{USB\_EP2R\_CTR\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+RX~((uint16\+\_\+t)0x8000)}

Correct Transfer for reception \Hypertarget{group___peripheral___registers___bits___definition_ga7edfd23fc4691ebdb71644f473d6d135}\label{group___peripheral___registers___bits___definition_ga7edfd23fc4691ebdb71644f473d6d135} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_CTR\_TX@{USB\_EP2R\_CTR\_TX}}
\index{USB\_EP2R\_CTR\_TX@{USB\_EP2R\_CTR\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_CTR\_TX}{USB\_EP2R\_CTR\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+CTR\+\_\+\+TX~((uint16\+\_\+t)0x0080)}

Correct Transfer for transmission \Hypertarget{group___peripheral___registers___bits___definition_ga326b63c254cb1c8ebc398344cb02d1d8}\label{group___peripheral___registers___bits___definition_ga326b63c254cb1c8ebc398344cb02d1d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_DTOG\_RX@{USB\_EP2R\_DTOG\_RX}}
\index{USB\_EP2R\_DTOG\_RX@{USB\_EP2R\_DTOG\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_DTOG\_RX}{USB\_EP2R\_DTOG\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+RX~((uint16\+\_\+t)0x4000)}

Data Toggle, for reception transfers \Hypertarget{group___peripheral___registers___bits___definition_gaa05c1c21c954c62f693262b673150938}\label{group___peripheral___registers___bits___definition_gaa05c1c21c954c62f693262b673150938} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_DTOG\_TX@{USB\_EP2R\_DTOG\_TX}}
\index{USB\_EP2R\_DTOG\_TX@{USB\_EP2R\_DTOG\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_DTOG\_TX}{USB\_EP2R\_DTOG\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+DTOG\+\_\+\+TX~((uint16\+\_\+t)0x0040)}

Data Toggle, for transmission transfers \Hypertarget{group___peripheral___registers___bits___definition_gaffc4382ff093763783047c432fe09a12}\label{group___peripheral___registers___bits___definition_gaffc4382ff093763783047c432fe09a12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_EA@{USB\_EP2R\_EA}}
\index{USB\_EP2R\_EA@{USB\_EP2R\_EA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_EA}{USB\_EP2R\_EA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+EA~((uint16\+\_\+t)0x000F)}

Endpoint Address \Hypertarget{group___peripheral___registers___bits___definition_gac7584ca4756416b5bc6d033f4c1696ec}\label{group___peripheral___registers___bits___definition_gac7584ca4756416b5bc6d033f4c1696ec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_EP\_KIND@{USB\_EP2R\_EP\_KIND}}
\index{USB\_EP2R\_EP\_KIND@{USB\_EP2R\_EP\_KIND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_EP\_KIND}{USB\_EP2R\_EP\_KIND}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+KIND~((uint16\+\_\+t)0x0100)}

Endpoint Kind \Hypertarget{group___peripheral___registers___bits___definition_ga0e42c6e450ff133d48721cfd674e2f6b}\label{group___peripheral___registers___bits___definition_ga0e42c6e450ff133d48721cfd674e2f6b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_EP\_TYPE@{USB\_EP2R\_EP\_TYPE}}
\index{USB\_EP2R\_EP\_TYPE@{USB\_EP2R\_EP\_TYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_EP\_TYPE}{USB\_EP2R\_EP\_TYPE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE~((uint16\+\_\+t)0x0600)}

EP\+\_\+\+TYPE\mbox{[}1\+:0\mbox{]} bits (Endpoint type) \Hypertarget{group___peripheral___registers___bits___definition_ga543a5d09d3c3b2abcc16d793a0c71367}\label{group___peripheral___registers___bits___definition_ga543a5d09d3c3b2abcc16d793a0c71367} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_EP\_TYPE\_0@{USB\_EP2R\_EP\_TYPE\_0}}
\index{USB\_EP2R\_EP\_TYPE\_0@{USB\_EP2R\_EP\_TYPE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_EP\_TYPE\_0}{USB\_EP2R\_EP\_TYPE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0~((uint16\+\_\+t)0x0200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacd2fd604944ab1664f86e65652af1164}\label{group___peripheral___registers___bits___definition_gacd2fd604944ab1664f86e65652af1164} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_EP\_TYPE\_1@{USB\_EP2R\_EP\_TYPE\_1}}
\index{USB\_EP2R\_EP\_TYPE\_1@{USB\_EP2R\_EP\_TYPE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_EP\_TYPE\_1}{USB\_EP2R\_EP\_TYPE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1~((uint16\+\_\+t)0x0400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga437b0f44882cc16d5828198bd488056f}\label{group___peripheral___registers___bits___definition_ga437b0f44882cc16d5828198bd488056f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_SETUP@{USB\_EP2R\_SETUP}}
\index{USB\_EP2R\_SETUP@{USB\_EP2R\_SETUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_SETUP}{USB\_EP2R\_SETUP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+SETUP~((uint16\+\_\+t)0x0800)}

Setup transaction completed \Hypertarget{group___peripheral___registers___bits___definition_ga497ea16b0ed9e0992e4c896032304df8}\label{group___peripheral___registers___bits___definition_ga497ea16b0ed9e0992e4c896032304df8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_STAT\_RX@{USB\_EP2R\_STAT\_RX}}
\index{USB\_EP2R\_STAT\_RX@{USB\_EP2R\_STAT\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_STAT\_RX}{USB\_EP2R\_STAT\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX~((uint16\+\_\+t)0x3000)}

STAT\+\_\+\+RX\mbox{[}1\+:0\mbox{]} bits (Status bits, for reception transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga7a3f003cf99146d6e081937528b55414}\label{group___peripheral___registers___bits___definition_ga7a3f003cf99146d6e081937528b55414} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_STAT\_RX\_0@{USB\_EP2R\_STAT\_RX\_0}}
\index{USB\_EP2R\_STAT\_RX\_0@{USB\_EP2R\_STAT\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_STAT\_RX\_0}{USB\_EP2R\_STAT\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga79fbc5adeb91de8cebc00420a8dbf973}\label{group___peripheral___registers___bits___definition_ga79fbc5adeb91de8cebc00420a8dbf973} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_STAT\_RX\_1@{USB\_EP2R\_STAT\_RX\_1}}
\index{USB\_EP2R\_STAT\_RX\_1@{USB\_EP2R\_STAT\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_STAT\_RX\_1}{USB\_EP2R\_STAT\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga72f1f93adc3349b90a2945a01cad0919}\label{group___peripheral___registers___bits___definition_ga72f1f93adc3349b90a2945a01cad0919} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_STAT\_TX@{USB\_EP2R\_STAT\_TX}}
\index{USB\_EP2R\_STAT\_TX@{USB\_EP2R\_STAT\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_STAT\_TX}{USB\_EP2R\_STAT\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX~((uint16\+\_\+t)0x0030)}

STAT\+\_\+\+TX\mbox{[}1\+:0\mbox{]} bits (Status bits, for transmission transfers) \Hypertarget{group___peripheral___registers___bits___definition_gabadb70a506a9cf0b55eb068b3ac0b00f}\label{group___peripheral___registers___bits___definition_gabadb70a506a9cf0b55eb068b3ac0b00f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_STAT\_TX\_0@{USB\_EP2R\_STAT\_TX\_0}}
\index{USB\_EP2R\_STAT\_TX\_0@{USB\_EP2R\_STAT\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_STAT\_TX\_0}{USB\_EP2R\_STAT\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae90b53c11f221d755ea4580d5f1c1272}\label{group___peripheral___registers___bits___definition_gae90b53c11f221d755ea4580d5f1c1272} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP2R\_STAT\_TX\_1@{USB\_EP2R\_STAT\_TX\_1}}
\index{USB\_EP2R\_STAT\_TX\_1@{USB\_EP2R\_STAT\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP2R\_STAT\_TX\_1}{USB\_EP2R\_STAT\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP2\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga21d65ea974a9dd9cc481de80c11d3675}\label{group___peripheral___registers___bits___definition_ga21d65ea974a9dd9cc481de80c11d3675} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_CTR\_RX@{USB\_EP3R\_CTR\_RX}}
\index{USB\_EP3R\_CTR\_RX@{USB\_EP3R\_CTR\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_CTR\_RX}{USB\_EP3R\_CTR\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+RX~((uint16\+\_\+t)0x8000)}

Correct Transfer for reception \Hypertarget{group___peripheral___registers___bits___definition_ga72e92978d1718ed42354990dda6aade6}\label{group___peripheral___registers___bits___definition_ga72e92978d1718ed42354990dda6aade6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_CTR\_TX@{USB\_EP3R\_CTR\_TX}}
\index{USB\_EP3R\_CTR\_TX@{USB\_EP3R\_CTR\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_CTR\_TX}{USB\_EP3R\_CTR\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+CTR\+\_\+\+TX~((uint16\+\_\+t)0x0080)}

Correct Transfer for transmission \Hypertarget{group___peripheral___registers___bits___definition_gad3c2a17608b681cb8e787e18ce2dc1ac}\label{group___peripheral___registers___bits___definition_gad3c2a17608b681cb8e787e18ce2dc1ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_DTOG\_RX@{USB\_EP3R\_DTOG\_RX}}
\index{USB\_EP3R\_DTOG\_RX@{USB\_EP3R\_DTOG\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_DTOG\_RX}{USB\_EP3R\_DTOG\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+RX~((uint16\+\_\+t)0x4000)}

Data Toggle, for reception transfers \Hypertarget{group___peripheral___registers___bits___definition_ga83a06d117379ef703154fa597a16a153}\label{group___peripheral___registers___bits___definition_ga83a06d117379ef703154fa597a16a153} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_DTOG\_TX@{USB\_EP3R\_DTOG\_TX}}
\index{USB\_EP3R\_DTOG\_TX@{USB\_EP3R\_DTOG\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_DTOG\_TX}{USB\_EP3R\_DTOG\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+DTOG\+\_\+\+TX~((uint16\+\_\+t)0x0040)}

Data Toggle, for transmission transfers \Hypertarget{group___peripheral___registers___bits___definition_ga8103ec24894479d4215ea1f73a1def2d}\label{group___peripheral___registers___bits___definition_ga8103ec24894479d4215ea1f73a1def2d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_EA@{USB\_EP3R\_EA}}
\index{USB\_EP3R\_EA@{USB\_EP3R\_EA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_EA}{USB\_EP3R\_EA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+EA~((uint16\+\_\+t)0x000F)}

Endpoint Address \Hypertarget{group___peripheral___registers___bits___definition_ga77d4af5f3ff4983a17615aa6ba5d28a2}\label{group___peripheral___registers___bits___definition_ga77d4af5f3ff4983a17615aa6ba5d28a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_EP\_KIND@{USB\_EP3R\_EP\_KIND}}
\index{USB\_EP3R\_EP\_KIND@{USB\_EP3R\_EP\_KIND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_EP\_KIND}{USB\_EP3R\_EP\_KIND}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+KIND~((uint16\+\_\+t)0x0100)}

Endpoint Kind \Hypertarget{group___peripheral___registers___bits___definition_gac551f5a107469c923c8e8e89c707d280}\label{group___peripheral___registers___bits___definition_gac551f5a107469c923c8e8e89c707d280} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_EP\_TYPE@{USB\_EP3R\_EP\_TYPE}}
\index{USB\_EP3R\_EP\_TYPE@{USB\_EP3R\_EP\_TYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_EP\_TYPE}{USB\_EP3R\_EP\_TYPE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE~((uint16\+\_\+t)0x0600)}

EP\+\_\+\+TYPE\mbox{[}1\+:0\mbox{]} bits (Endpoint type) \Hypertarget{group___peripheral___registers___bits___definition_gadfd48b4b976c45806d032ce78a5f76d3}\label{group___peripheral___registers___bits___definition_gadfd48b4b976c45806d032ce78a5f76d3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_EP\_TYPE\_0@{USB\_EP3R\_EP\_TYPE\_0}}
\index{USB\_EP3R\_EP\_TYPE\_0@{USB\_EP3R\_EP\_TYPE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_EP\_TYPE\_0}{USB\_EP3R\_EP\_TYPE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0~((uint16\+\_\+t)0x0200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaaa2bc881917c5d7809842c32f49d8a0f}\label{group___peripheral___registers___bits___definition_gaaa2bc881917c5d7809842c32f49d8a0f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_EP\_TYPE\_1@{USB\_EP3R\_EP\_TYPE\_1}}
\index{USB\_EP3R\_EP\_TYPE\_1@{USB\_EP3R\_EP\_TYPE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_EP\_TYPE\_1}{USB\_EP3R\_EP\_TYPE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1~((uint16\+\_\+t)0x0400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gabcc3dd0a7eb110e4bfaf6120a1ce4d68}\label{group___peripheral___registers___bits___definition_gabcc3dd0a7eb110e4bfaf6120a1ce4d68} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_SETUP@{USB\_EP3R\_SETUP}}
\index{USB\_EP3R\_SETUP@{USB\_EP3R\_SETUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_SETUP}{USB\_EP3R\_SETUP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+SETUP~((uint16\+\_\+t)0x0800)}

Setup transaction completed \Hypertarget{group___peripheral___registers___bits___definition_gacea3f225ef6c9d9a4689f93a8de2cf19}\label{group___peripheral___registers___bits___definition_gacea3f225ef6c9d9a4689f93a8de2cf19} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_STAT\_RX@{USB\_EP3R\_STAT\_RX}}
\index{USB\_EP3R\_STAT\_RX@{USB\_EP3R\_STAT\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_STAT\_RX}{USB\_EP3R\_STAT\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX~((uint16\+\_\+t)0x3000)}

STAT\+\_\+\+RX\mbox{[}1\+:0\mbox{]} bits (Status bits, for reception transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga910b585e43e597a50f2e526faa648ee2}\label{group___peripheral___registers___bits___definition_ga910b585e43e597a50f2e526faa648ee2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_STAT\_RX\_0@{USB\_EP3R\_STAT\_RX\_0}}
\index{USB\_EP3R\_STAT\_RX\_0@{USB\_EP3R\_STAT\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_STAT\_RX\_0}{USB\_EP3R\_STAT\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9766d9c6cfb0bdd7e408d06d26d6b801}\label{group___peripheral___registers___bits___definition_ga9766d9c6cfb0bdd7e408d06d26d6b801} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_STAT\_RX\_1@{USB\_EP3R\_STAT\_RX\_1}}
\index{USB\_EP3R\_STAT\_RX\_1@{USB\_EP3R\_STAT\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_STAT\_RX\_1}{USB\_EP3R\_STAT\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga43442a705ddb3716213aeed77cb2c202}\label{group___peripheral___registers___bits___definition_ga43442a705ddb3716213aeed77cb2c202} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_STAT\_TX@{USB\_EP3R\_STAT\_TX}}
\index{USB\_EP3R\_STAT\_TX@{USB\_EP3R\_STAT\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_STAT\_TX}{USB\_EP3R\_STAT\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX~((uint16\+\_\+t)0x0030)}

STAT\+\_\+\+TX\mbox{[}1\+:0\mbox{]} bits (Status bits, for transmission transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga7c150a6637cf9cf296644d0444295902}\label{group___peripheral___registers___bits___definition_ga7c150a6637cf9cf296644d0444295902} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_STAT\_TX\_0@{USB\_EP3R\_STAT\_TX\_0}}
\index{USB\_EP3R\_STAT\_TX\_0@{USB\_EP3R\_STAT\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_STAT\_TX\_0}{USB\_EP3R\_STAT\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa3c0a133713e0f757e8747b2991351c9}\label{group___peripheral___registers___bits___definition_gaa3c0a133713e0f757e8747b2991351c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP3R\_STAT\_TX\_1@{USB\_EP3R\_STAT\_TX\_1}}
\index{USB\_EP3R\_STAT\_TX\_1@{USB\_EP3R\_STAT\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP3R\_STAT\_TX\_1}{USB\_EP3R\_STAT\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP3\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga14f2784a645fc6e657035150b6a3d9d7}\label{group___peripheral___registers___bits___definition_ga14f2784a645fc6e657035150b6a3d9d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_CTR\_RX@{USB\_EP4R\_CTR\_RX}}
\index{USB\_EP4R\_CTR\_RX@{USB\_EP4R\_CTR\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_CTR\_RX}{USB\_EP4R\_CTR\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+RX~((uint16\+\_\+t)0x8000)}

Correct Transfer for reception \Hypertarget{group___peripheral___registers___bits___definition_gad9454e43b3d9813ddc09475ab09855ca}\label{group___peripheral___registers___bits___definition_gad9454e43b3d9813ddc09475ab09855ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_CTR\_TX@{USB\_EP4R\_CTR\_TX}}
\index{USB\_EP4R\_CTR\_TX@{USB\_EP4R\_CTR\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_CTR\_TX}{USB\_EP4R\_CTR\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+CTR\+\_\+\+TX~((uint16\+\_\+t)0x0080)}

Correct Transfer for transmission \Hypertarget{group___peripheral___registers___bits___definition_gac166ef194c7f31377a4f17958f7639cf}\label{group___peripheral___registers___bits___definition_gac166ef194c7f31377a4f17958f7639cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_DTOG\_RX@{USB\_EP4R\_DTOG\_RX}}
\index{USB\_EP4R\_DTOG\_RX@{USB\_EP4R\_DTOG\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_DTOG\_RX}{USB\_EP4R\_DTOG\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+RX~((uint16\+\_\+t)0x4000)}

Data Toggle, for reception transfers \Hypertarget{group___peripheral___registers___bits___definition_ga29acf144e69977a5cf0ca9374f79cb27}\label{group___peripheral___registers___bits___definition_ga29acf144e69977a5cf0ca9374f79cb27} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_DTOG\_TX@{USB\_EP4R\_DTOG\_TX}}
\index{USB\_EP4R\_DTOG\_TX@{USB\_EP4R\_DTOG\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_DTOG\_TX}{USB\_EP4R\_DTOG\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+DTOG\+\_\+\+TX~((uint16\+\_\+t)0x0040)}

Data Toggle, for transmission transfers \Hypertarget{group___peripheral___registers___bits___definition_gab8d0f2c5284ca348cc99e3e5c4294668}\label{group___peripheral___registers___bits___definition_gab8d0f2c5284ca348cc99e3e5c4294668} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_EA@{USB\_EP4R\_EA}}
\index{USB\_EP4R\_EA@{USB\_EP4R\_EA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_EA}{USB\_EP4R\_EA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+EA~((uint16\+\_\+t)0x000F)}

Endpoint Address \Hypertarget{group___peripheral___registers___bits___definition_gab2a9a454cb564b08e3bb62359d4092f9}\label{group___peripheral___registers___bits___definition_gab2a9a454cb564b08e3bb62359d4092f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_EP\_KIND@{USB\_EP4R\_EP\_KIND}}
\index{USB\_EP4R\_EP\_KIND@{USB\_EP4R\_EP\_KIND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_EP\_KIND}{USB\_EP4R\_EP\_KIND}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+KIND~((uint16\+\_\+t)0x0100)}

Endpoint Kind \Hypertarget{group___peripheral___registers___bits___definition_gad1044c4ac3997a06e29a1681b922d702}\label{group___peripheral___registers___bits___definition_gad1044c4ac3997a06e29a1681b922d702} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_EP\_TYPE@{USB\_EP4R\_EP\_TYPE}}
\index{USB\_EP4R\_EP\_TYPE@{USB\_EP4R\_EP\_TYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_EP\_TYPE}{USB\_EP4R\_EP\_TYPE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE~((uint16\+\_\+t)0x0600)}

EP\+\_\+\+TYPE\mbox{[}1\+:0\mbox{]} bits (Endpoint type) \Hypertarget{group___peripheral___registers___bits___definition_gacafaf594d7356d1a4d971d32a41722d2}\label{group___peripheral___registers___bits___definition_gacafaf594d7356d1a4d971d32a41722d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_EP\_TYPE\_0@{USB\_EP4R\_EP\_TYPE\_0}}
\index{USB\_EP4R\_EP\_TYPE\_0@{USB\_EP4R\_EP\_TYPE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_EP\_TYPE\_0}{USB\_EP4R\_EP\_TYPE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0~((uint16\+\_\+t)0x0200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaff26b871511d2ab485af97d52f1f0623}\label{group___peripheral___registers___bits___definition_gaff26b871511d2ab485af97d52f1f0623} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_EP\_TYPE\_1@{USB\_EP4R\_EP\_TYPE\_1}}
\index{USB\_EP4R\_EP\_TYPE\_1@{USB\_EP4R\_EP\_TYPE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_EP\_TYPE\_1}{USB\_EP4R\_EP\_TYPE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1~((uint16\+\_\+t)0x0400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad7087793d622a63056920f112fca7615}\label{group___peripheral___registers___bits___definition_gad7087793d622a63056920f112fca7615} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_SETUP@{USB\_EP4R\_SETUP}}
\index{USB\_EP4R\_SETUP@{USB\_EP4R\_SETUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_SETUP}{USB\_EP4R\_SETUP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+SETUP~((uint16\+\_\+t)0x0800)}

Setup transaction completed \Hypertarget{group___peripheral___registers___bits___definition_gab0512a877b5b5705f0fcf9b9a30bc597}\label{group___peripheral___registers___bits___definition_gab0512a877b5b5705f0fcf9b9a30bc597} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_STAT\_RX@{USB\_EP4R\_STAT\_RX}}
\index{USB\_EP4R\_STAT\_RX@{USB\_EP4R\_STAT\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_STAT\_RX}{USB\_EP4R\_STAT\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX~((uint16\+\_\+t)0x3000)}

STAT\+\_\+\+RX\mbox{[}1\+:0\mbox{]} bits (Status bits, for reception transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga36a7fcb65f04cb50ad4c6a02de4d0731}\label{group___peripheral___registers___bits___definition_ga36a7fcb65f04cb50ad4c6a02de4d0731} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_STAT\_RX\_0@{USB\_EP4R\_STAT\_RX\_0}}
\index{USB\_EP4R\_STAT\_RX\_0@{USB\_EP4R\_STAT\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_STAT\_RX\_0}{USB\_EP4R\_STAT\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga52086da3ad4981cef263854bdde59846}\label{group___peripheral___registers___bits___definition_ga52086da3ad4981cef263854bdde59846} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_STAT\_RX\_1@{USB\_EP4R\_STAT\_RX\_1}}
\index{USB\_EP4R\_STAT\_RX\_1@{USB\_EP4R\_STAT\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_STAT\_RX\_1}{USB\_EP4R\_STAT\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaacf811e41751fefda5d9077cad2ba60b}\label{group___peripheral___registers___bits___definition_gaacf811e41751fefda5d9077cad2ba60b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_STAT\_TX@{USB\_EP4R\_STAT\_TX}}
\index{USB\_EP4R\_STAT\_TX@{USB\_EP4R\_STAT\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_STAT\_TX}{USB\_EP4R\_STAT\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX~((uint16\+\_\+t)0x0030)}

STAT\+\_\+\+TX\mbox{[}1\+:0\mbox{]} bits (Status bits, for transmission transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga5e6b3c1e98e1413500545da080595e46}\label{group___peripheral___registers___bits___definition_ga5e6b3c1e98e1413500545da080595e46} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_STAT\_TX\_0@{USB\_EP4R\_STAT\_TX\_0}}
\index{USB\_EP4R\_STAT\_TX\_0@{USB\_EP4R\_STAT\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_STAT\_TX\_0}{USB\_EP4R\_STAT\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga67bbda2420d5fdb9f8892ed5c9e68549}\label{group___peripheral___registers___bits___definition_ga67bbda2420d5fdb9f8892ed5c9e68549} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP4R\_STAT\_TX\_1@{USB\_EP4R\_STAT\_TX\_1}}
\index{USB\_EP4R\_STAT\_TX\_1@{USB\_EP4R\_STAT\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP4R\_STAT\_TX\_1}{USB\_EP4R\_STAT\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP4\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga69b154f94e7c1c8f90a654181439fc25}\label{group___peripheral___registers___bits___definition_ga69b154f94e7c1c8f90a654181439fc25} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_CTR\_RX@{USB\_EP5R\_CTR\_RX}}
\index{USB\_EP5R\_CTR\_RX@{USB\_EP5R\_CTR\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_CTR\_RX}{USB\_EP5R\_CTR\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+RX~((uint16\+\_\+t)0x8000)}

Correct Transfer for reception \Hypertarget{group___peripheral___registers___bits___definition_ga3458aa82347b2509fe87e1b372c79d24}\label{group___peripheral___registers___bits___definition_ga3458aa82347b2509fe87e1b372c79d24} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_CTR\_TX@{USB\_EP5R\_CTR\_TX}}
\index{USB\_EP5R\_CTR\_TX@{USB\_EP5R\_CTR\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_CTR\_TX}{USB\_EP5R\_CTR\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+CTR\+\_\+\+TX~((uint16\+\_\+t)0x0080)}

Correct Transfer for transmission \Hypertarget{group___peripheral___registers___bits___definition_ga7ef8b07bce336d51ce1e38c9eba6a4d4}\label{group___peripheral___registers___bits___definition_ga7ef8b07bce336d51ce1e38c9eba6a4d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_DTOG\_RX@{USB\_EP5R\_DTOG\_RX}}
\index{USB\_EP5R\_DTOG\_RX@{USB\_EP5R\_DTOG\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_DTOG\_RX}{USB\_EP5R\_DTOG\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+RX~((uint16\+\_\+t)0x4000)}

Data Toggle, for reception transfers \Hypertarget{group___peripheral___registers___bits___definition_ga55a4774972a2264a41dc414fcc63fa49}\label{group___peripheral___registers___bits___definition_ga55a4774972a2264a41dc414fcc63fa49} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_DTOG\_TX@{USB\_EP5R\_DTOG\_TX}}
\index{USB\_EP5R\_DTOG\_TX@{USB\_EP5R\_DTOG\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_DTOG\_TX}{USB\_EP5R\_DTOG\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+DTOG\+\_\+\+TX~((uint16\+\_\+t)0x0040)}

Data Toggle, for transmission transfers \Hypertarget{group___peripheral___registers___bits___definition_gad14f464f2f9fb4191c28cf62c1562b40}\label{group___peripheral___registers___bits___definition_gad14f464f2f9fb4191c28cf62c1562b40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_EA@{USB\_EP5R\_EA}}
\index{USB\_EP5R\_EA@{USB\_EP5R\_EA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_EA}{USB\_EP5R\_EA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+EA~((uint16\+\_\+t)0x000F)}

Endpoint Address \Hypertarget{group___peripheral___registers___bits___definition_ga41083108d46af2976d56c78bb3d2ac2d}\label{group___peripheral___registers___bits___definition_ga41083108d46af2976d56c78bb3d2ac2d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_EP\_KIND@{USB\_EP5R\_EP\_KIND}}
\index{USB\_EP5R\_EP\_KIND@{USB\_EP5R\_EP\_KIND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_EP\_KIND}{USB\_EP5R\_EP\_KIND}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+KIND~((uint16\+\_\+t)0x0100)}

Endpoint Kind \Hypertarget{group___peripheral___registers___bits___definition_ga53060d1aa68286e5cd9896d54a47b297}\label{group___peripheral___registers___bits___definition_ga53060d1aa68286e5cd9896d54a47b297} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_EP\_TYPE@{USB\_EP5R\_EP\_TYPE}}
\index{USB\_EP5R\_EP\_TYPE@{USB\_EP5R\_EP\_TYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_EP\_TYPE}{USB\_EP5R\_EP\_TYPE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE~((uint16\+\_\+t)0x0600)}

EP\+\_\+\+TYPE\mbox{[}1\+:0\mbox{]} bits (Endpoint type) \Hypertarget{group___peripheral___registers___bits___definition_ga08ae60a01bef3a95d1ba57dbbc6ec2b6}\label{group___peripheral___registers___bits___definition_ga08ae60a01bef3a95d1ba57dbbc6ec2b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_EP\_TYPE\_0@{USB\_EP5R\_EP\_TYPE\_0}}
\index{USB\_EP5R\_EP\_TYPE\_0@{USB\_EP5R\_EP\_TYPE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_EP\_TYPE\_0}{USB\_EP5R\_EP\_TYPE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0~((uint16\+\_\+t)0x0200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga42091c492178dd4d3855df3d94c78ff9}\label{group___peripheral___registers___bits___definition_ga42091c492178dd4d3855df3d94c78ff9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_EP\_TYPE\_1@{USB\_EP5R\_EP\_TYPE\_1}}
\index{USB\_EP5R\_EP\_TYPE\_1@{USB\_EP5R\_EP\_TYPE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_EP\_TYPE\_1}{USB\_EP5R\_EP\_TYPE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1~((uint16\+\_\+t)0x0400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf3f5e59be6b6ec7e7b4350df7bde1c3e}\label{group___peripheral___registers___bits___definition_gaf3f5e59be6b6ec7e7b4350df7bde1c3e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_SETUP@{USB\_EP5R\_SETUP}}
\index{USB\_EP5R\_SETUP@{USB\_EP5R\_SETUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_SETUP}{USB\_EP5R\_SETUP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+SETUP~((uint16\+\_\+t)0x0800)}

Setup transaction completed \Hypertarget{group___peripheral___registers___bits___definition_gaae708de938ec30cdb7d69dcb67d7b88d}\label{group___peripheral___registers___bits___definition_gaae708de938ec30cdb7d69dcb67d7b88d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_STAT\_RX@{USB\_EP5R\_STAT\_RX}}
\index{USB\_EP5R\_STAT\_RX@{USB\_EP5R\_STAT\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_STAT\_RX}{USB\_EP5R\_STAT\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX~((uint16\+\_\+t)0x3000)}

STAT\+\_\+\+RX\mbox{[}1\+:0\mbox{]} bits (Status bits, for reception transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga3b412c07cfdd1de667d8d5a87b75edf0}\label{group___peripheral___registers___bits___definition_ga3b412c07cfdd1de667d8d5a87b75edf0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_STAT\_RX\_0@{USB\_EP5R\_STAT\_RX\_0}}
\index{USB\_EP5R\_STAT\_RX\_0@{USB\_EP5R\_STAT\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_STAT\_RX\_0}{USB\_EP5R\_STAT\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1bc6885776f3f10c9b60b425a7160e02}\label{group___peripheral___registers___bits___definition_ga1bc6885776f3f10c9b60b425a7160e02} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_STAT\_RX\_1@{USB\_EP5R\_STAT\_RX\_1}}
\index{USB\_EP5R\_STAT\_RX\_1@{USB\_EP5R\_STAT\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_STAT\_RX\_1}{USB\_EP5R\_STAT\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1a66a56092148b1468f7739d966a88e6}\label{group___peripheral___registers___bits___definition_ga1a66a56092148b1468f7739d966a88e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_STAT\_TX@{USB\_EP5R\_STAT\_TX}}
\index{USB\_EP5R\_STAT\_TX@{USB\_EP5R\_STAT\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_STAT\_TX}{USB\_EP5R\_STAT\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX~((uint16\+\_\+t)0x0030)}

STAT\+\_\+\+TX\mbox{[}1\+:0\mbox{]} bits (Status bits, for transmission transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga40a56951790502a094b0ca005f059d04}\label{group___peripheral___registers___bits___definition_ga40a56951790502a094b0ca005f059d04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_STAT\_TX\_0@{USB\_EP5R\_STAT\_TX\_0}}
\index{USB\_EP5R\_STAT\_TX\_0@{USB\_EP5R\_STAT\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_STAT\_TX\_0}{USB\_EP5R\_STAT\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga562ee96f7835677e479a8b0e3e4fff3a}\label{group___peripheral___registers___bits___definition_ga562ee96f7835677e479a8b0e3e4fff3a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP5R\_STAT\_TX\_1@{USB\_EP5R\_STAT\_TX\_1}}
\index{USB\_EP5R\_STAT\_TX\_1@{USB\_EP5R\_STAT\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP5R\_STAT\_TX\_1}{USB\_EP5R\_STAT\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP5\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac33fef6492f76bfd9226e50690c2aeb9}\label{group___peripheral___registers___bits___definition_gac33fef6492f76bfd9226e50690c2aeb9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_CTR\_RX@{USB\_EP6R\_CTR\_RX}}
\index{USB\_EP6R\_CTR\_RX@{USB\_EP6R\_CTR\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_CTR\_RX}{USB\_EP6R\_CTR\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+RX~((uint16\+\_\+t)0x8000)}

Correct Transfer for reception \Hypertarget{group___peripheral___registers___bits___definition_ga1b40906a07a144c1e85befee6a52f8ae}\label{group___peripheral___registers___bits___definition_ga1b40906a07a144c1e85befee6a52f8ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_CTR\_TX@{USB\_EP6R\_CTR\_TX}}
\index{USB\_EP6R\_CTR\_TX@{USB\_EP6R\_CTR\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_CTR\_TX}{USB\_EP6R\_CTR\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+CTR\+\_\+\+TX~((uint16\+\_\+t)0x0080)}

Correct Transfer for transmission \Hypertarget{group___peripheral___registers___bits___definition_ga4f5529ee2b7f146c5fe8f1211c6d654a}\label{group___peripheral___registers___bits___definition_ga4f5529ee2b7f146c5fe8f1211c6d654a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_DTOG\_RX@{USB\_EP6R\_DTOG\_RX}}
\index{USB\_EP6R\_DTOG\_RX@{USB\_EP6R\_DTOG\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_DTOG\_RX}{USB\_EP6R\_DTOG\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+RX~((uint16\+\_\+t)0x4000)}

Data Toggle, for reception transfers \Hypertarget{group___peripheral___registers___bits___definition_ga856ec5e4b02785b27b947bfd3ea2347c}\label{group___peripheral___registers___bits___definition_ga856ec5e4b02785b27b947bfd3ea2347c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_DTOG\_TX@{USB\_EP6R\_DTOG\_TX}}
\index{USB\_EP6R\_DTOG\_TX@{USB\_EP6R\_DTOG\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_DTOG\_TX}{USB\_EP6R\_DTOG\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+DTOG\+\_\+\+TX~((uint16\+\_\+t)0x0040)}

Data Toggle, for transmission transfers \Hypertarget{group___peripheral___registers___bits___definition_gab580a153e80a29d9a9e3bf092e3f9b18}\label{group___peripheral___registers___bits___definition_gab580a153e80a29d9a9e3bf092e3f9b18} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_EA@{USB\_EP6R\_EA}}
\index{USB\_EP6R\_EA@{USB\_EP6R\_EA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_EA}{USB\_EP6R\_EA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+EA~((uint16\+\_\+t)0x000F)}

Endpoint Address \Hypertarget{group___peripheral___registers___bits___definition_ga38ccd0cc4d5fbfa074145bdc8b5f4364}\label{group___peripheral___registers___bits___definition_ga38ccd0cc4d5fbfa074145bdc8b5f4364} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_EP\_KIND@{USB\_EP6R\_EP\_KIND}}
\index{USB\_EP6R\_EP\_KIND@{USB\_EP6R\_EP\_KIND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_EP\_KIND}{USB\_EP6R\_EP\_KIND}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+KIND~((uint16\+\_\+t)0x0100)}

Endpoint Kind \Hypertarget{group___peripheral___registers___bits___definition_gaa2f3826ba70579298c3c65e04d906034}\label{group___peripheral___registers___bits___definition_gaa2f3826ba70579298c3c65e04d906034} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_EP\_TYPE@{USB\_EP6R\_EP\_TYPE}}
\index{USB\_EP6R\_EP\_TYPE@{USB\_EP6R\_EP\_TYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_EP\_TYPE}{USB\_EP6R\_EP\_TYPE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE~((uint16\+\_\+t)0x0600)}

EP\+\_\+\+TYPE\mbox{[}1\+:0\mbox{]} bits (Endpoint type) \Hypertarget{group___peripheral___registers___bits___definition_gaf594c2e471ad52d40258609f41391744}\label{group___peripheral___registers___bits___definition_gaf594c2e471ad52d40258609f41391744} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_EP\_TYPE\_0@{USB\_EP6R\_EP\_TYPE\_0}}
\index{USB\_EP6R\_EP\_TYPE\_0@{USB\_EP6R\_EP\_TYPE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_EP\_TYPE\_0}{USB\_EP6R\_EP\_TYPE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0~((uint16\+\_\+t)0x0200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga44020d31623bb3926810aa2ac37d6b1f}\label{group___peripheral___registers___bits___definition_ga44020d31623bb3926810aa2ac37d6b1f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_EP\_TYPE\_1@{USB\_EP6R\_EP\_TYPE\_1}}
\index{USB\_EP6R\_EP\_TYPE\_1@{USB\_EP6R\_EP\_TYPE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_EP\_TYPE\_1}{USB\_EP6R\_EP\_TYPE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1~((uint16\+\_\+t)0x0400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa457c6b4828efcdd0776701d5674b18a}\label{group___peripheral___registers___bits___definition_gaa457c6b4828efcdd0776701d5674b18a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_SETUP@{USB\_EP6R\_SETUP}}
\index{USB\_EP6R\_SETUP@{USB\_EP6R\_SETUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_SETUP}{USB\_EP6R\_SETUP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+SETUP~((uint16\+\_\+t)0x0800)}

Setup transaction completed \Hypertarget{group___peripheral___registers___bits___definition_ga716323a13ae3dcf191477adaf541c543}\label{group___peripheral___registers___bits___definition_ga716323a13ae3dcf191477adaf541c543} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_STAT\_RX@{USB\_EP6R\_STAT\_RX}}
\index{USB\_EP6R\_STAT\_RX@{USB\_EP6R\_STAT\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_STAT\_RX}{USB\_EP6R\_STAT\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX~((uint16\+\_\+t)0x3000)}

STAT\+\_\+\+RX\mbox{[}1\+:0\mbox{]} bits (Status bits, for reception transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga892f49ced775693aaef2a4a1dc587356}\label{group___peripheral___registers___bits___definition_ga892f49ced775693aaef2a4a1dc587356} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_STAT\_RX\_0@{USB\_EP6R\_STAT\_RX\_0}}
\index{USB\_EP6R\_STAT\_RX\_0@{USB\_EP6R\_STAT\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_STAT\_RX\_0}{USB\_EP6R\_STAT\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8c92886f22d28a575c5af29c8cfd0333}\label{group___peripheral___registers___bits___definition_ga8c92886f22d28a575c5af29c8cfd0333} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_STAT\_RX\_1@{USB\_EP6R\_STAT\_RX\_1}}
\index{USB\_EP6R\_STAT\_RX\_1@{USB\_EP6R\_STAT\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_STAT\_RX\_1}{USB\_EP6R\_STAT\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga28dfec5b19802ed681ff9b61f31a3b6f}\label{group___peripheral___registers___bits___definition_ga28dfec5b19802ed681ff9b61f31a3b6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_STAT\_TX@{USB\_EP6R\_STAT\_TX}}
\index{USB\_EP6R\_STAT\_TX@{USB\_EP6R\_STAT\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_STAT\_TX}{USB\_EP6R\_STAT\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX~((uint16\+\_\+t)0x0030)}

STAT\+\_\+\+TX\mbox{[}1\+:0\mbox{]} bits (Status bits, for transmission transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga1e4603d6adc29d8c5f424dae1624752e}\label{group___peripheral___registers___bits___definition_ga1e4603d6adc29d8c5f424dae1624752e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_STAT\_TX\_0@{USB\_EP6R\_STAT\_TX\_0}}
\index{USB\_EP6R\_STAT\_TX\_0@{USB\_EP6R\_STAT\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_STAT\_TX\_0}{USB\_EP6R\_STAT\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac6cc32a6857d84de8c378718adbf01d2}\label{group___peripheral___registers___bits___definition_gac6cc32a6857d84de8c378718adbf01d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP6R\_STAT\_TX\_1@{USB\_EP6R\_STAT\_TX\_1}}
\index{USB\_EP6R\_STAT\_TX\_1@{USB\_EP6R\_STAT\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP6R\_STAT\_TX\_1}{USB\_EP6R\_STAT\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP6\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga57462394edc3a3da2f06671ec5532500}\label{group___peripheral___registers___bits___definition_ga57462394edc3a3da2f06671ec5532500} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_CTR\_RX@{USB\_EP7R\_CTR\_RX}}
\index{USB\_EP7R\_CTR\_RX@{USB\_EP7R\_CTR\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_CTR\_RX}{USB\_EP7R\_CTR\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+RX~((uint16\+\_\+t)0x8000)}

Correct Transfer for reception Common registers \Hypertarget{group___peripheral___registers___bits___definition_ga2c66ffcbfaa2ef979d04c608f16d61b1}\label{group___peripheral___registers___bits___definition_ga2c66ffcbfaa2ef979d04c608f16d61b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_CTR\_TX@{USB\_EP7R\_CTR\_TX}}
\index{USB\_EP7R\_CTR\_TX@{USB\_EP7R\_CTR\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_CTR\_TX}{USB\_EP7R\_CTR\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+CTR\+\_\+\+TX~((uint16\+\_\+t)0x0080)}

Correct Transfer for transmission \Hypertarget{group___peripheral___registers___bits___definition_gaf3cf359b15d3ae41c1687b8adc92bd4b}\label{group___peripheral___registers___bits___definition_gaf3cf359b15d3ae41c1687b8adc92bd4b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_DTOG\_RX@{USB\_EP7R\_DTOG\_RX}}
\index{USB\_EP7R\_DTOG\_RX@{USB\_EP7R\_DTOG\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_DTOG\_RX}{USB\_EP7R\_DTOG\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+RX~((uint16\+\_\+t)0x4000)}

Data Toggle, for reception transfers \Hypertarget{group___peripheral___registers___bits___definition_gaf6314cddfd8f778397052c4cfb7a564e}\label{group___peripheral___registers___bits___definition_gaf6314cddfd8f778397052c4cfb7a564e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_DTOG\_TX@{USB\_EP7R\_DTOG\_TX}}
\index{USB\_EP7R\_DTOG\_TX@{USB\_EP7R\_DTOG\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_DTOG\_TX}{USB\_EP7R\_DTOG\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+DTOG\+\_\+\+TX~((uint16\+\_\+t)0x0040)}

Data Toggle, for transmission transfers \Hypertarget{group___peripheral___registers___bits___definition_ga7d3552066cff58ccb5d14e6544376bf2}\label{group___peripheral___registers___bits___definition_ga7d3552066cff58ccb5d14e6544376bf2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_EA@{USB\_EP7R\_EA}}
\index{USB\_EP7R\_EA@{USB\_EP7R\_EA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_EA}{USB\_EP7R\_EA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+EA~((uint16\+\_\+t)0x000F)}

Endpoint Address \Hypertarget{group___peripheral___registers___bits___definition_ga4f45620f93bc35cdc97f49c2296c4c5a}\label{group___peripheral___registers___bits___definition_ga4f45620f93bc35cdc97f49c2296c4c5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_EP\_KIND@{USB\_EP7R\_EP\_KIND}}
\index{USB\_EP7R\_EP\_KIND@{USB\_EP7R\_EP\_KIND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_EP\_KIND}{USB\_EP7R\_EP\_KIND}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+KIND~((uint16\+\_\+t)0x0100)}

Endpoint Kind \Hypertarget{group___peripheral___registers___bits___definition_ga8008f19cb9807a33e251ede8634bba92}\label{group___peripheral___registers___bits___definition_ga8008f19cb9807a33e251ede8634bba92} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_EP\_TYPE@{USB\_EP7R\_EP\_TYPE}}
\index{USB\_EP7R\_EP\_TYPE@{USB\_EP7R\_EP\_TYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_EP\_TYPE}{USB\_EP7R\_EP\_TYPE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE~((uint16\+\_\+t)0x0600)}

EP\+\_\+\+TYPE\mbox{[}1\+:0\mbox{]} bits (Endpoint type) \Hypertarget{group___peripheral___registers___bits___definition_gad35be686df9d41fe31b97dcbbb4121ac}\label{group___peripheral___registers___bits___definition_gad35be686df9d41fe31b97dcbbb4121ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_EP\_TYPE\_0@{USB\_EP7R\_EP\_TYPE\_0}}
\index{USB\_EP7R\_EP\_TYPE\_0@{USB\_EP7R\_EP\_TYPE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_EP\_TYPE\_0}{USB\_EP7R\_EP\_TYPE\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+0~((uint16\+\_\+t)0x0200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa71ac160279048c68a8fa9dc9418b68f}\label{group___peripheral___registers___bits___definition_gaa71ac160279048c68a8fa9dc9418b68f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_EP\_TYPE\_1@{USB\_EP7R\_EP\_TYPE\_1}}
\index{USB\_EP7R\_EP\_TYPE\_1@{USB\_EP7R\_EP\_TYPE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_EP\_TYPE\_1}{USB\_EP7R\_EP\_TYPE\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+EP\+\_\+\+TYPE\+\_\+1~((uint16\+\_\+t)0x0400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab6542407d1b4fc193be57fef798f5b40}\label{group___peripheral___registers___bits___definition_gab6542407d1b4fc193be57fef798f5b40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_SETUP@{USB\_EP7R\_SETUP}}
\index{USB\_EP7R\_SETUP@{USB\_EP7R\_SETUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_SETUP}{USB\_EP7R\_SETUP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+SETUP~((uint16\+\_\+t)0x0800)}

Setup transaction completed \Hypertarget{group___peripheral___registers___bits___definition_ga1a6297f8f4d92d046da5f5ed0b7df8bf}\label{group___peripheral___registers___bits___definition_ga1a6297f8f4d92d046da5f5ed0b7df8bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_STAT\_RX@{USB\_EP7R\_STAT\_RX}}
\index{USB\_EP7R\_STAT\_RX@{USB\_EP7R\_STAT\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_STAT\_RX}{USB\_EP7R\_STAT\_RX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX~((uint16\+\_\+t)0x3000)}

STAT\+\_\+\+RX\mbox{[}1\+:0\mbox{]} bits (Status bits, for reception transfers) \Hypertarget{group___peripheral___registers___bits___definition_gab1c69e0a08464ae204eeda0d32a0e5cf}\label{group___peripheral___registers___bits___definition_gab1c69e0a08464ae204eeda0d32a0e5cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_STAT\_RX\_0@{USB\_EP7R\_STAT\_RX\_0}}
\index{USB\_EP7R\_STAT\_RX\_0@{USB\_EP7R\_STAT\_RX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_STAT\_RX\_0}{USB\_EP7R\_STAT\_RX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+0~((uint16\+\_\+t)0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga28a0b7a215abd309bd235b94e7105d0e}\label{group___peripheral___registers___bits___definition_ga28a0b7a215abd309bd235b94e7105d0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_STAT\_RX\_1@{USB\_EP7R\_STAT\_RX\_1}}
\index{USB\_EP7R\_STAT\_RX\_1@{USB\_EP7R\_STAT\_RX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_STAT\_RX\_1}{USB\_EP7R\_STAT\_RX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+RX\+\_\+1~((uint16\+\_\+t)0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa54931d69b103edd1645da14aa95cd2f}\label{group___peripheral___registers___bits___definition_gaa54931d69b103edd1645da14aa95cd2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_STAT\_TX@{USB\_EP7R\_STAT\_TX}}
\index{USB\_EP7R\_STAT\_TX@{USB\_EP7R\_STAT\_TX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_STAT\_TX}{USB\_EP7R\_STAT\_TX}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX~((uint16\+\_\+t)0x0030)}

STAT\+\_\+\+TX\mbox{[}1\+:0\mbox{]} bits (Status bits, for transmission transfers) \Hypertarget{group___peripheral___registers___bits___definition_ga82501bdb4d24970c55d1665419f0fd08}\label{group___peripheral___registers___bits___definition_ga82501bdb4d24970c55d1665419f0fd08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_STAT\_TX\_0@{USB\_EP7R\_STAT\_TX\_0}}
\index{USB\_EP7R\_STAT\_TX\_0@{USB\_EP7R\_STAT\_TX\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_STAT\_TX\_0}{USB\_EP7R\_STAT\_TX\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+0~((uint16\+\_\+t)0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga52da5e2f3fe1ef908d1cab542453e439}\label{group___peripheral___registers___bits___definition_ga52da5e2f3fe1ef908d1cab542453e439} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_EP7R\_STAT\_TX\_1@{USB\_EP7R\_STAT\_TX\_1}}
\index{USB\_EP7R\_STAT\_TX\_1@{USB\_EP7R\_STAT\_TX\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_EP7R\_STAT\_TX\_1}{USB\_EP7R\_STAT\_TX\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+EP7\+R\+\_\+\+STAT\+\_\+\+TX\+\_\+1~((uint16\+\_\+t)0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5d3be7ef58e1f59a72987d64aa5659b7}\label{group___peripheral___registers___bits___definition_ga5d3be7ef58e1f59a72987d64aa5659b7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_FNR\_FN@{USB\_FNR\_FN}}
\index{USB\_FNR\_FN@{USB\_FNR\_FN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_FNR\_FN}{USB\_FNR\_FN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+FNR\+\_\+\+FN~((uint16\+\_\+t)0x07\+FF)}

Frame Number \Hypertarget{group___peripheral___registers___bits___definition_gaa1a3b491dc96066d1123013fad4d2212}\label{group___peripheral___registers___bits___definition_gaa1a3b491dc96066d1123013fad4d2212} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_FNR\_LCK@{USB\_FNR\_LCK}}
\index{USB\_FNR\_LCK@{USB\_FNR\_LCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_FNR\_LCK}{USB\_FNR\_LCK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+FNR\+\_\+\+LCK~((uint16\+\_\+t)0x2000)}

Locked \Hypertarget{group___peripheral___registers___bits___definition_ga2ea5d4b642e7fb5143bbc4e87c1bcf77}\label{group___peripheral___registers___bits___definition_ga2ea5d4b642e7fb5143bbc4e87c1bcf77} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_FNR\_LSOF@{USB\_FNR\_LSOF}}
\index{USB\_FNR\_LSOF@{USB\_FNR\_LSOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_FNR\_LSOF}{USB\_FNR\_LSOF}}
{\footnotesize\ttfamily \#define USB\+\_\+\+FNR\+\_\+\+LSOF~((uint16\+\_\+t)0x1800)}

Lost SOF \Hypertarget{group___peripheral___registers___bits___definition_ga111fda8e4479562f1de1891f33e795e2}\label{group___peripheral___registers___bits___definition_ga111fda8e4479562f1de1891f33e795e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_FNR\_RXDM@{USB\_FNR\_RXDM}}
\index{USB\_FNR\_RXDM@{USB\_FNR\_RXDM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_FNR\_RXDM}{USB\_FNR\_RXDM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+FNR\+\_\+\+RXDM~((uint16\+\_\+t)0x4000)}

Receive Data -\/ Line Status \Hypertarget{group___peripheral___registers___bits___definition_gaac5d46bbb39223fc1b5fda13cfa8f933}\label{group___peripheral___registers___bits___definition_gaac5d46bbb39223fc1b5fda13cfa8f933} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_FNR\_RXDP@{USB\_FNR\_RXDP}}
\index{USB\_FNR\_RXDP@{USB\_FNR\_RXDP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_FNR\_RXDP}{USB\_FNR\_RXDP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+FNR\+\_\+\+RXDP~((uint16\+\_\+t)0x8000)}

Receive Data + Line Status \Hypertarget{group___peripheral___registers___bits___definition_gaf7f60ffd5846c9e50d93ae095290c575}\label{group___peripheral___registers___bits___definition_gaf7f60ffd5846c9e50d93ae095290c575} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ISTR\_CTR@{USB\_ISTR\_CTR}}
\index{USB\_ISTR\_CTR@{USB\_ISTR\_CTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ISTR\_CTR}{USB\_ISTR\_CTR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ISTR\+\_\+\+CTR~((uint16\+\_\+t)0x8000)}

Correct Transfer \Hypertarget{group___peripheral___registers___bits___definition_ga81c3cbe7072f6821b808037365962a93}\label{group___peripheral___registers___bits___definition_ga81c3cbe7072f6821b808037365962a93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ISTR\_DIR@{USB\_ISTR\_DIR}}
\index{USB\_ISTR\_DIR@{USB\_ISTR\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ISTR\_DIR}{USB\_ISTR\_DIR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ISTR\+\_\+\+DIR~((uint16\+\_\+t)0x0010)}

Direction of transaction \Hypertarget{group___peripheral___registers___bits___definition_ga7aaa1c2bc97b02f8eac69a9a565ad73f}\label{group___peripheral___registers___bits___definition_ga7aaa1c2bc97b02f8eac69a9a565ad73f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ISTR\_EP\_ID@{USB\_ISTR\_EP\_ID}}
\index{USB\_ISTR\_EP\_ID@{USB\_ISTR\_EP\_ID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ISTR\_EP\_ID}{USB\_ISTR\_EP\_ID}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ISTR\+\_\+\+EP\+\_\+\+ID~((uint16\+\_\+t)0x000F)}

Endpoint Identifier \Hypertarget{group___peripheral___registers___bits___definition_ga50875e0075a050305a676eadcf6a5c3a}\label{group___peripheral___registers___bits___definition_ga50875e0075a050305a676eadcf6a5c3a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ISTR\_ERR@{USB\_ISTR\_ERR}}
\index{USB\_ISTR\_ERR@{USB\_ISTR\_ERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ISTR\_ERR}{USB\_ISTR\_ERR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ISTR\+\_\+\+ERR~((uint16\+\_\+t)0x2000)}

Error \Hypertarget{group___peripheral___registers___bits___definition_ga7b163b7bdc25b4f0671ec2c79cf10c88}\label{group___peripheral___registers___bits___definition_ga7b163b7bdc25b4f0671ec2c79cf10c88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ISTR\_ESOF@{USB\_ISTR\_ESOF}}
\index{USB\_ISTR\_ESOF@{USB\_ISTR\_ESOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ISTR\_ESOF}{USB\_ISTR\_ESOF}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ISTR\+\_\+\+ESOF~((uint16\+\_\+t)0x0100)}

Expected Start Of Frame \Hypertarget{group___peripheral___registers___bits___definition_gaa4581fce2e7008ea4be136cdfc3936e0}\label{group___peripheral___registers___bits___definition_gaa4581fce2e7008ea4be136cdfc3936e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ISTR\_PMAOVR@{USB\_ISTR\_PMAOVR}}
\index{USB\_ISTR\_PMAOVR@{USB\_ISTR\_PMAOVR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ISTR\_PMAOVR}{USB\_ISTR\_PMAOVR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ISTR\+\_\+\+PMAOVR~((uint16\+\_\+t)0x4000)}

Packet Memory Area Over / Underrun \Hypertarget{group___peripheral___registers___bits___definition_ga937fa6afcc3a8fa3b3597ac81b39216b}\label{group___peripheral___registers___bits___definition_ga937fa6afcc3a8fa3b3597ac81b39216b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ISTR\_RESET@{USB\_ISTR\_RESET}}
\index{USB\_ISTR\_RESET@{USB\_ISTR\_RESET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ISTR\_RESET}{USB\_ISTR\_RESET}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ISTR\+\_\+\+RESET~((uint16\+\_\+t)0x0400)}

USB RESET request \Hypertarget{group___peripheral___registers___bits___definition_ga91395f98d9e70d3addcfa2aaca531529}\label{group___peripheral___registers___bits___definition_ga91395f98d9e70d3addcfa2aaca531529} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ISTR\_SOF@{USB\_ISTR\_SOF}}
\index{USB\_ISTR\_SOF@{USB\_ISTR\_SOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ISTR\_SOF}{USB\_ISTR\_SOF}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ISTR\+\_\+\+SOF~((uint16\+\_\+t)0x0200)}

Start Of Frame \Hypertarget{group___peripheral___registers___bits___definition_gaa4853d529d9326e3d24ef5fd2861b7d1}\label{group___peripheral___registers___bits___definition_gaa4853d529d9326e3d24ef5fd2861b7d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ISTR\_SUSP@{USB\_ISTR\_SUSP}}
\index{USB\_ISTR\_SUSP@{USB\_ISTR\_SUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ISTR\_SUSP}{USB\_ISTR\_SUSP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ISTR\+\_\+\+SUSP~((uint16\+\_\+t)0x0800)}

Suspend mode request \Hypertarget{group___peripheral___registers___bits___definition_ga84e13c7c106d028a20a8af0244f66532}\label{group___peripheral___registers___bits___definition_ga84e13c7c106d028a20a8af0244f66532} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_ISTR\_WKUP@{USB\_ISTR\_WKUP}}
\index{USB\_ISTR\_WKUP@{USB\_ISTR\_WKUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_ISTR\_WKUP}{USB\_ISTR\_WKUP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+ISTR\+\_\+\+WKUP~((uint16\+\_\+t)0x1000)}

Wake up \Hypertarget{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}\label{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_EWI@{WWDG\_CFR\_EWI}}
\index{WWDG\_CFR\_EWI@{WWDG\_CFR\_EWI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_EWI}{WWDG\_CFR\_EWI}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+EWI~((uint16\+\_\+t)0x0200)}

Early Wakeup Interrupt \Hypertarget{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}\label{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W@{WWDG\_CFR\_W}}
\index{WWDG\_CFR\_W@{WWDG\_CFR\_W}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W}{WWDG\_CFR\_W}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+W~((uint16\+\_\+t)0x007F)}

W\mbox{[}6\+:0\mbox{]} bits (7-\/bit window value) \Hypertarget{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}\label{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W0@{WWDG\_CFR\_W0}}
\index{WWDG\_CFR\_W0@{WWDG\_CFR\_W0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W0}{WWDG\_CFR\_W0}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W0~((uint16\+\_\+t)0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}\label{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W1@{WWDG\_CFR\_W1}}
\index{WWDG\_CFR\_W1@{WWDG\_CFR\_W1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W1}{WWDG\_CFR\_W1}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W1~((uint16\+\_\+t)0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}\label{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W2@{WWDG\_CFR\_W2}}
\index{WWDG\_CFR\_W2@{WWDG\_CFR\_W2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W2}{WWDG\_CFR\_W2}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W2~((uint16\+\_\+t)0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}\label{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W3@{WWDG\_CFR\_W3}}
\index{WWDG\_CFR\_W3@{WWDG\_CFR\_W3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W3}{WWDG\_CFR\_W3}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W3~((uint16\+\_\+t)0x0008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}\label{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W4@{WWDG\_CFR\_W4}}
\index{WWDG\_CFR\_W4@{WWDG\_CFR\_W4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W4}{WWDG\_CFR\_W4}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W4~((uint16\+\_\+t)0x0010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}\label{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W5@{WWDG\_CFR\_W5}}
\index{WWDG\_CFR\_W5@{WWDG\_CFR\_W5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W5}{WWDG\_CFR\_W5}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W5~((uint16\+\_\+t)0x0020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}\label{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W6@{WWDG\_CFR\_W6}}
\index{WWDG\_CFR\_W6@{WWDG\_CFR\_W6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W6}{WWDG\_CFR\_W6}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W6~((uint16\+\_\+t)0x0040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}\label{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_WDGTB@{WWDG\_CFR\_WDGTB}}
\index{WWDG\_CFR\_WDGTB@{WWDG\_CFR\_WDGTB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_WDGTB}{WWDG\_CFR\_WDGTB}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+WDGTB~((uint16\+\_\+t)0x0180)}

WDGTB\mbox{[}1\+:0\mbox{]} bits (Timer Base) \Hypertarget{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}\label{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_WDGTB0@{WWDG\_CFR\_WDGTB0}}
\index{WWDG\_CFR\_WDGTB0@{WWDG\_CFR\_WDGTB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_WDGTB0}{WWDG\_CFR\_WDGTB0}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+WDGTB0~((uint16\+\_\+t)0x0080)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}\label{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_WDGTB1@{WWDG\_CFR\_WDGTB1}}
\index{WWDG\_CFR\_WDGTB1@{WWDG\_CFR\_WDGTB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_WDGTB1}{WWDG\_CFR\_WDGTB1}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+WDGTB1~((uint16\+\_\+t)0x0100)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}\label{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T@{WWDG\_CR\_T}}
\index{WWDG\_CR\_T@{WWDG\_CR\_T}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T}{WWDG\_CR\_T}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+T~((uint8\+\_\+t)0x7F)}

T\mbox{[}6\+:0\mbox{]} bits (7-\/Bit counter (MSB to LSB)) \Hypertarget{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}\label{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T0@{WWDG\_CR\_T0}}
\index{WWDG\_CR\_T0@{WWDG\_CR\_T0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T0}{WWDG\_CR\_T0}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T0~((uint8\+\_\+t)0x01)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}\label{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T1@{WWDG\_CR\_T1}}
\index{WWDG\_CR\_T1@{WWDG\_CR\_T1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T1}{WWDG\_CR\_T1}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T1~((uint8\+\_\+t)0x02)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}\label{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T2@{WWDG\_CR\_T2}}
\index{WWDG\_CR\_T2@{WWDG\_CR\_T2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T2}{WWDG\_CR\_T2}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T2~((uint8\+\_\+t)0x04)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}\label{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T3@{WWDG\_CR\_T3}}
\index{WWDG\_CR\_T3@{WWDG\_CR\_T3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T3}{WWDG\_CR\_T3}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T3~((uint8\+\_\+t)0x08)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}\label{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T4@{WWDG\_CR\_T4}}
\index{WWDG\_CR\_T4@{WWDG\_CR\_T4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T4}{WWDG\_CR\_T4}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T4~((uint8\+\_\+t)0x10)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}\label{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T5@{WWDG\_CR\_T5}}
\index{WWDG\_CR\_T5@{WWDG\_CR\_T5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T5}{WWDG\_CR\_T5}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T5~((uint8\+\_\+t)0x20)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}\label{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T6@{WWDG\_CR\_T6}}
\index{WWDG\_CR\_T6@{WWDG\_CR\_T6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T6}{WWDG\_CR\_T6}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T6~((uint8\+\_\+t)0x40)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}\label{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_WDGA@{WWDG\_CR\_WDGA}}
\index{WWDG\_CR\_WDGA@{WWDG\_CR\_WDGA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_WDGA}{WWDG\_CR\_WDGA}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+WDGA~((uint8\+\_\+t)0x80)}

Activation bit \Hypertarget{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}\label{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_SR\_EWIF@{WWDG\_SR\_EWIF}}
\index{WWDG\_SR\_EWIF@{WWDG\_SR\_EWIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_SR\_EWIF}{WWDG\_SR\_EWIF}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+SR\+\_\+\+EWIF~((uint8\+\_\+t)0x01)}

Early Wakeup Interrupt Flag 