vsim work.TopLevel_tb -voptargs=+acc
# vsim work.TopLevel_tb -voptargs="+acc" 
# Start time: 14:42:56 on May 31,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
add wave -position end  sim:/TopLevel_tb/Reset
add wave -position end  sim:/TopLevel_tb/Req
add wave -position end  sim:/TopLevel_tb/Clk
add wave -position end  sim:/TopLevel_tb/Ack
add wave -position end  sim:/TopLevel_tb/DUT/DM1/Core
add wave -position end  sim:/TopLevel_tb/DUT/DM1/DataIn
add wave -position end  sim:/TopLevel_tb/DUT/DM1/DataAddress
add wave -position end  sim:/TopLevel_tb/DUT/RF1/Registers
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
add wave -position end  sim:/TopLevel_tb/DUT/RF1/DataOutAccumulator
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart  -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
add wave -position end  sim:/TopLevel_tb/DUT/DM1/DataOut
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
add wave -position end  sim:/TopLevel_tb/DUT/CycleCount
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
add wave -position end  sim:/TopLevel_tb/DUT/Active_InstOut
restart-f
# invalid command name "restart-f"
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
add wave -position end  sim:/TopLevel_tb/DUT/PC1/ProgCtr
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 70 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   2 || sim time                60000
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   6 || sim time               105000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 115 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Causality operation skipped due to absence of debug database file
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction = 115 || sim time             17155000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 17165 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   6 || sim time               105000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 115 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   6 || sim time               105000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 115 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   6 || sim time               105000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 115 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction = 115 || sim time             17155000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 17165 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# xxxx_xxxx
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# xxxx_xxxx
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
run -all
# xxxx_xxxx
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
run -all
# xxxx_xxxx
# ------------------------------------------
# 02db_02db
# last instruction = 239 || sim time             21875000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 21885 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
run -all
# xxxx_xxxx
# ------------------------------------------
# 02db_02db
# last instruction = 239 || sim time             21875000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 21885 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction = 115 || sim time             17155000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 17165 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction = 115 || sim time             17155000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 17165 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction =   3 || sim time                75000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 85 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# Compile of ALU.sv was successful.
# Compile of Ctrl.sv was successful.
# Compile of DataMem.sv was successful.
# Compile of InstROM.sv was successful.
# Compile of LUT.sv was successful.
# Compile of ProgCtr.sv was successful.
# Compile of RegFile.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Compile of TopLevel.sv was successful.
# Compile of TopLevel_tb.sv was successful.
# 9 compiles, 0 failed with no errors.
run -all
# 5505_5505
# ------------------------------------------
# 5505_5505
# last instruction = 115 || sim time             17155000
# ** Note: $stop    : C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv(63)
#    Time: 17165 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/Darryl/Desktop/141L-test/TopLevel_tb.sv line 63
# End time: 16:46:03 on May 31,2022, Elapsed time: 2:03:07
# Errors: 0, Warnings: 2
