$version Generated by VerilatedVcd $end
$date Thu Oct 31 00:43:31 2024
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  1 # A $end
  $var wire  1 $ B $end
  $var wire  1 % Cin $end
  $var wire  1 ' Cout $end
  $var wire  1 & Sum $end
  $scope module full_adder_from_half $end
   $var wire  1 # A $end
   $var wire  1 $ B $end
   $var wire  1 % Cin $end
   $var wire  1 ' Cout $end
   $var wire  1 & Sum $end
   $var wire  1 ) c1 $end
   $var wire  1 * c2 $end
   $var wire  1 ( s1 $end
   $scope module half_1 $end
    $var wire  1 # A $end
    $var wire  1 $ B $end
    $var wire  1 ) Carry $end
    $var wire  1 ( Sum $end
   $upscope $end
   $scope module half_2 $end
    $var wire  1 ( A $end
    $var wire  1 % B $end
    $var wire  1 * Carry $end
    $var wire  1 & Sum $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
0)
0*
#1
1%
1&
#2
1$
0%
1(
#3
1%
0&
1'
1*
#4
1#
0$
0%
1&
0'
0*
#5
1%
0&
1'
1*
#6
1$
0%
0(
1)
0*
#7
1%
1&
