// Seed: 724839803
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri0 id_3;
  wor  id_4;
  always @(posedge 1 & 1'd0 or posedge "")
    for (id_3 = 1; id_1; id_4 += 1'b0)
      $display(id_4, id_1, 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_12 or negedge id_11) id_2 <= id_7;
  module_0(
      id_11, id_11
  );
endmodule
