// Seed: 1657241391
module module_0;
  wire id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  wor  id_3;
  wor  id_4;
  always @(negedge (1));
  wire id_5;
  assign module_3.id_0 = 0;
  wand id_6 = id_3 && id_4;
endmodule
module module_3 (
    input  tri   id_0
    , id_7,
    output wand  id_1,
    input  tri   id_2,
    output wire  id_3,
    input  uwire id_4,
    input  wor   id_5
);
  module_2 modCall_1 ();
  or primCall (id_1, id_2, id_4, id_5, id_7);
  assign id_7 = 1;
endmodule
