[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3368008 heartbeat IPC: 2.969 cumulative IPC: 2.969 (Simulation time: 00 hr 01 min 11 sec)
Tendency balance: 0.016663.
Warmup finished CPU 0 instructions: 20000000 cycles: 6990010 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 26 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6990010 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6990011 heartbeat IPC: 2.761 cumulative IPC: 3 (Simulation time: 00 hr 02 min 26 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 9273484 cumulative IPC: 1.078 (Simulation time: 00 hr 04 min 46 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 9273484 cumulative IPC: 1.078 (Simulation time: 00 hr 04 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/401.bzip2-226B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.078 instructions: 10000002 cycles: 9273484
CPU 0 Branch Prediction Accuracy: 99.98% MPKI: 0.0057 Average ROB Occupancy at Mispredict: 59.51
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0057
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     245800 HIT:     244827 MISS:        973 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     245800 HIT:     244827 MISS:        973 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 291.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     166942 HIT:     107540 MISS:      59402 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      28320 HIT:       9858 MISS:      18462 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      62122 HIT:      21836 MISS:      40286 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      76249 HIT:      75745 MISS:        504 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        251 HIT:        101 MISS:        150 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 182.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1738367 HIT:    1738356 MISS:         11 MSHR_MERGE:          5
cpu0->cpu0_L1I LOAD         ACCESS:    1738367 HIT:    1738356 MISS:         11 MSHR_MERGE:          5
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 256.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    2898119 HIT:    2340693 MISS:     557426 MSHR_MERGE:     466738
cpu0->cpu0_L1D LOAD         ACCESS:    1077439 HIT:     997903 MISS:      79536 MSHR_MERGE:      51222
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1819694 HIT:    1342061 MISS:     477633 MSHR_MERGE:     415510
cpu0->cpu0_L1D TRANSLATION  ACCESS:        986 HIT:        729 MISS:        257 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 127.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1530382 HIT:    1530382 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1530382 HIT:    1530382 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    2871787 HIT:    2614604 MISS:     257183 MSHR_MERGE:      11383
cpu0->cpu0_DTLB LOAD         ACCESS:    2871787 HIT:    2614604 MISS:     257183 MSHR_MERGE:      11383
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.157 cycles
cpu0->LLC TOTAL        ACCESS:     103536 HIT:      51540 MISS:      51996 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      18462 HIT:       5885 MISS:      12577 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      40286 HIT:       1332 MISS:      38954 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      44638 HIT:      44318 MISS:        320 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        150 HIT:          5 MISS:        145 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 194.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1795
  ROW_BUFFER_MISS:      49873
  AVG DBUS CONGESTED CYCLE: 14.97
Channel 0 WQ ROW_BUFFER_HIT:       9555
  ROW_BUFFER_MISS:      17542
  FULL:          0
Channel 0 REFRESHES ISSUED:        773
