WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1251663 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 13 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1251663 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 13 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 10532677 heartbeat IPC: 0.9494 cumulative IPC: 0.5387 (Simulation time: 00 hr 01 min 07 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 9281015 cumulative IPC: 0.5387 (Simulation time: 00 hr 01 min 07 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 9281015 cumulative IPC: 0.5387 (Simulation time: 00 hr 01 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_1495B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5387 instructions: 5000000 cycles: 9281015
CPU 0 Branch Prediction Accuracy: 98.01% MPKI: 0.0698 Average ROB Occupancy at Mispredict: 236.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0692
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:     102742 HIT:      27114 MISS:      75628
LLC LOAD         ACCESS:      44376 HIT:         34 MISS:      44342
LLC RFO          ACCESS:      27132 HIT:         44 MISS:      27088
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      27066 HIT:      27020 MISS:         46
LLC TRANSLATION  ACCESS:       4168 HIT:         16 MISS:       4152
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 960.2 cycles
cpu0_DTLB TOTAL        ACCESS:    1244104 HIT:    1075526 MISS:     168578
cpu0_DTLB LOAD         ACCESS:    1244104 HIT:    1075526 MISS:     168578
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 35.92 cycles
cpu0_ITLB TOTAL        ACCESS:     659290 HIT:     659282 MISS:          8
cpu0_ITLB LOAD         ACCESS:     659290 HIT:     659282 MISS:          8
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 112.6 cycles
cpu0_L1D TOTAL        ACCESS:    1905797 HIT:    1638629 MISS:     267168
cpu0_L1D LOAD         ACCESS:    1183566 HIT:    1099276 MISS:      84290
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     663760 HIT:     513233 MISS:     150527
cpu0_L1D TRANSLATION  ACCESS:      58471 HIT:      26120 MISS:      32351
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 243 cycles
cpu0_L1I TOTAL        ACCESS:     860395 HIT:     860321 MISS:         74
cpu0_L1I LOAD         ACCESS:     860395 HIT:     860321 MISS:         74
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 414.1 cycles
cpu0_L2C TOTAL        ACCESS:     158385 HIT:      82663 MISS:      75722
cpu0_L2C LOAD         ACCESS:      67930 HIT:      23554 MISS:      44376
cpu0_L2C RFO          ACCESS:      28843 HIT:       1711 MISS:      27132
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      29510 HIT:      29464 MISS:         46
cpu0_L2C TRANSLATION  ACCESS:      32102 HIT:      27934 MISS:       4168
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 980 cycles
cpu0_STLB TOTAL        ACCESS:     124485 HIT:      92464 MISS:      32021
cpu0_STLB LOAD         ACCESS:     124485 HIT:      92464 MISS:      32021
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13642
  ROW_BUFFER_MISS:      61940
 AVG DBUS CONGESTED CYCLE: 3.926
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        980
  FULL:      18757
