parent	,	V_6
S3C2410_DCLKCON_DCLK1_DIV_MASK	,	V_21
s3c24xx_round_dclk_rate	,	F_7
data	,	V_16
s3c24xx_clkout1	,	V_34
s3c24xx_clkout_setparent	,	F_13
S3C2410_MISCCR_CLK0_FCLK	,	V_28
s3c24xx_clkout0	,	V_32
dclkcon	,	V_3
S3C2410_DCLKCON_DCLK0_UCLK	,	V_12
S3C2410_DCLKCON_DCLK0_CMP	,	F_10
source	,	V_23
S3C24XX_DCLKCON	,	V_4
s3c24xx_dclk_enable	,	F_1
enable	,	V_2
S3C2410_DCLKCON_DCLK1_CMP	,	F_12
S3C2410_DCLKCON_DCLK1_CMP_MASK	,	V_22
S3C2410_DCLKCON_DCLK1_UCLK	,	V_13
clk	,	V_1
S3C2410_MISCCR_CLK0_DCLK0	,	V_33
S3C2410_MISCCR_CLK1_MASK	,	V_36
clk_f	,	V_27
clk_h	,	V_29
clk_get_rate	,	F_6
ctrlbit	,	V_5
clk_p	,	V_9
uclk	,	V_7
S3C2410_MISCCR_CLK0_PCLK	,	V_31
s3c2410_modify_misccr	,	F_14
s3c24xx_set_dclk_rate	,	F_8
S3C2410_MISCCR_CLK0_HCLK	,	V_30
S3C2410_DCLKCON_DCLK0EN	,	V_11
S3C2410_DCLKCON_DCLK0_DIV	,	F_9
s3c24xx_dclk0	,	V_17
s3c24xx_dclk1	,	V_20
s3c24xx_calc_div	,	F_5
__raw_writel	,	F_3
rate	,	V_14
S3C2410_DCLKCON_DCLK1_DIV	,	F_11
clk_mpll	,	V_24
__raw_readl	,	F_2
mask	,	V_15
s3c24xx_dclk_setparent	,	F_4
clk_upll	,	V_8
S3C2410_DCLKCON_DCLK0_CMP_MASK	,	V_19
S3C2410_DCLKCON_DCLK0_DIV_MASK	,	V_18
S3C2410_MISCCR_CLK0_UPLL	,	V_26
S3C2410_MISCCR_CLK0_MPLL	,	V_25
EINVAL	,	V_10
S3C2410_MISCCR_CLK0_MASK	,	V_35
