# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Dec 23 2017 14:22:58

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for pwm_tester|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (pwm_tester|CLK:R vs. pwm_tester|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: switch_dn
			6.1.2::Path details for port: switch_up
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: PWM_PIN
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: switch_dn
			6.4.2::Path details for port: switch_up
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: PWM_PIN
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: pwm_tester|CLK  | Frequency: 139.79 MHz  | Target: 75.82 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
pwm_tester|CLK  pwm_tester|CLK  13190            6036        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
switch_dn  CLK         627          pwm_tester|CLK:R       
switch_up  CLK         1603         pwm_tester|CLK:R       


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
PWM_PIN    CLK         11153         pwm_tester|CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
switch_dn  CLK         -234        pwm_tester|CLK:R       
switch_up  CLK         -1055       pwm_tester|CLK:R       


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
PWM_PIN    CLK         10747                 pwm_tester|CLK:R       


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for pwm_tester|CLK
********************************************
Clock: pwm_tester|CLK
Frequency: 139.79 MHz | Target: 75.82 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_7_LC_11_11_7/in3
Capture Clock    : duty_7_LC_11_11_7/clk
Setup Constraint : 13190p
Path slack       : 6037p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                6340
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/ltout  LogicCell40_SEQ_MODE_0000    344              6674   6036  FALL       1
I__393/I                               CascadeMux                     0              6674   6036  FALL       1
I__393/O                               CascadeMux                     0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in2     LogicCell40_SEQ_MODE_0000      0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout   LogicCell40_SEQ_MODE_0000    379              7053   6036  RISE       3
I__388/I                               LocalMux                       0              7053   6036  RISE       1
I__388/O                               LocalMux                     330              7383   6036  RISE       1
I__389/I                               InMux                          0              7383   6036  RISE       1
I__389/O                               InMux                        259              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/in3    LogicCell40_SEQ_MODE_0000      0              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/lcout  LogicCell40_SEQ_MODE_0000    316              7958   6036  RISE       1
I__317/I                               LocalMux                       0              7958   6036  RISE       1
I__317/O                               LocalMux                     330              8287   6036  RISE       1
I__318/I                               InMux                          0              8287   6036  RISE       1
I__318/O                               InMux                        259              8547   6036  RISE       1
I__319/I                               CascadeMux                     0              8547   6036  RISE       1
I__319/O                               CascadeMux                     0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/in2        LogicCell40_SEQ_MODE_0000      0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/carryout   LogicCell40_SEQ_MODE_0000    231              8778   6036  RISE       2
duty_1_LC_11_11_1/carryin              LogicCell40_SEQ_MODE_1000      0              8778   6036  RISE       1
duty_1_LC_11_11_1/carryout             LogicCell40_SEQ_MODE_1000    126              8905   6036  RISE       2
duty_2_LC_11_11_2/carryin              LogicCell40_SEQ_MODE_1000      0              8905   6036  RISE       1
duty_2_LC_11_11_2/carryout             LogicCell40_SEQ_MODE_1000    126              9031   6036  RISE       2
duty_3_LC_11_11_3/carryin              LogicCell40_SEQ_MODE_1000      0              9031   6036  RISE       1
duty_3_LC_11_11_3/carryout             LogicCell40_SEQ_MODE_1000    126              9157   6036  RISE       2
duty_4_LC_11_11_4/carryin              LogicCell40_SEQ_MODE_1000      0              9157   6036  RISE       1
duty_4_LC_11_11_4/carryout             LogicCell40_SEQ_MODE_1000    126              9283   6036  RISE       2
duty_5_LC_11_11_5/carryin              LogicCell40_SEQ_MODE_1000      0              9283   6036  RISE       1
duty_5_LC_11_11_5/carryout             LogicCell40_SEQ_MODE_1000    126              9410   6036  RISE       2
duty_6_LC_11_11_6/carryin              LogicCell40_SEQ_MODE_1000      0              9410   6036  RISE       1
duty_6_LC_11_11_6/carryout             LogicCell40_SEQ_MODE_1000    126              9536   6036  RISE       1
I__339/I                               InMux                          0              9536   6036  RISE       1
I__339/O                               InMux                        259              9795   6036  RISE       1
duty_7_LC_11_11_7/in3                  LogicCell40_SEQ_MODE_1000      0              9795   6036  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (pwm_tester|CLK:R vs. pwm_tester|CLK:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_7_LC_11_11_7/in3
Capture Clock    : duty_7_LC_11_11_7/clk
Setup Constraint : 13190p
Path slack       : 6037p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                6340
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/ltout  LogicCell40_SEQ_MODE_0000    344              6674   6036  FALL       1
I__393/I                               CascadeMux                     0              6674   6036  FALL       1
I__393/O                               CascadeMux                     0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in2     LogicCell40_SEQ_MODE_0000      0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout   LogicCell40_SEQ_MODE_0000    379              7053   6036  RISE       3
I__388/I                               LocalMux                       0              7053   6036  RISE       1
I__388/O                               LocalMux                     330              7383   6036  RISE       1
I__389/I                               InMux                          0              7383   6036  RISE       1
I__389/O                               InMux                        259              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/in3    LogicCell40_SEQ_MODE_0000      0              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/lcout  LogicCell40_SEQ_MODE_0000    316              7958   6036  RISE       1
I__317/I                               LocalMux                       0              7958   6036  RISE       1
I__317/O                               LocalMux                     330              8287   6036  RISE       1
I__318/I                               InMux                          0              8287   6036  RISE       1
I__318/O                               InMux                        259              8547   6036  RISE       1
I__319/I                               CascadeMux                     0              8547   6036  RISE       1
I__319/O                               CascadeMux                     0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/in2        LogicCell40_SEQ_MODE_0000      0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/carryout   LogicCell40_SEQ_MODE_0000    231              8778   6036  RISE       2
duty_1_LC_11_11_1/carryin              LogicCell40_SEQ_MODE_1000      0              8778   6036  RISE       1
duty_1_LC_11_11_1/carryout             LogicCell40_SEQ_MODE_1000    126              8905   6036  RISE       2
duty_2_LC_11_11_2/carryin              LogicCell40_SEQ_MODE_1000      0              8905   6036  RISE       1
duty_2_LC_11_11_2/carryout             LogicCell40_SEQ_MODE_1000    126              9031   6036  RISE       2
duty_3_LC_11_11_3/carryin              LogicCell40_SEQ_MODE_1000      0              9031   6036  RISE       1
duty_3_LC_11_11_3/carryout             LogicCell40_SEQ_MODE_1000    126              9157   6036  RISE       2
duty_4_LC_11_11_4/carryin              LogicCell40_SEQ_MODE_1000      0              9157   6036  RISE       1
duty_4_LC_11_11_4/carryout             LogicCell40_SEQ_MODE_1000    126              9283   6036  RISE       2
duty_5_LC_11_11_5/carryin              LogicCell40_SEQ_MODE_1000      0              9283   6036  RISE       1
duty_5_LC_11_11_5/carryout             LogicCell40_SEQ_MODE_1000    126              9410   6036  RISE       2
duty_6_LC_11_11_6/carryin              LogicCell40_SEQ_MODE_1000      0              9410   6036  RISE       1
duty_6_LC_11_11_6/carryout             LogicCell40_SEQ_MODE_1000    126              9536   6036  RISE       1
I__339/I                               InMux                          0              9536   6036  RISE       1
I__339/O                               InMux                        259              9795   6036  RISE       1
duty_7_LC_11_11_7/in3                  LogicCell40_SEQ_MODE_1000      0              9795   6036  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: switch_dn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : switch_dn
Clock Port        : CLK
Clock Reference   : pwm_tester|CLK:R
Setup Time        : 627


Data Path Delay                3269
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  627

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
switch_dn                           pwm_tester                 0      0                  RISE  1       
switch_dn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
switch_dn_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
switch_dn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
switch_dn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__492/I                            Odrv12                     0      1207               RISE  1       
I__492/O                            Odrv12                     491    1698               RISE  1       
I__493/I                            Span12Mux_h                0      1698               RISE  1       
I__493/O                            Span12Mux_h                491    2189               RISE  1       
I__494/I                            Span12Mux_v                0      2189               RISE  1       
I__494/O                            Span12Mux_v                491    2680               RISE  1       
I__495/I                            LocalMux                   0      2680               RISE  1       
I__495/O                            LocalMux                   330    3010               RISE  1       
I__496/I                            InMux                      0      3010               RISE  1       
I__496/O                            InMux                      259    3269               RISE  1       
d2.sync_0_LC_13_10_7/in3            LogicCell40_SEQ_MODE_1000  0      3269               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               pwm_tester                 0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__614/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__614/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__615/I                                          GlobalMux                  0      2452               RISE  1       
I__615/O                                          GlobalMux                  154    2607               RISE  1       
I__629/I                                          ClkMux                     0      2607               RISE  1       
I__629/O                                          ClkMux                     309    2915               RISE  1       
d2.sync_0_LC_13_10_7/clk                          LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.1.2::Path details for port: switch_up 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : switch_up
Clock Port        : CLK
Clock Reference   : pwm_tester|CLK:R
Setup Time        : 1603


Data Path Delay                4048
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1603

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
switch_up                           pwm_tester                 0      0                  RISE  1       
switch_up_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
switch_up_ibuf_iopad/DOUT           IO_PAD                     590    590                RISE  1       
switch_up_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
switch_up_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__322/I                            Odrv12                     0      1207               RISE  1       
I__322/O                            Odrv12                     491    1698               RISE  1       
I__323/I                            Span12Mux_v                0      1698               RISE  1       
I__323/O                            Span12Mux_v                491    2189               RISE  1       
I__324/I                            Span12Mux_h                0      2189               RISE  1       
I__324/O                            Span12Mux_h                491    2680               RISE  1       
I__325/I                            Sp12to4                    0      2680               RISE  1       
I__325/O                            Sp12to4                    428    3108               RISE  1       
I__326/I                            Span4Mux_v                 0      3108               RISE  1       
I__326/O                            Span4Mux_v                 351    3459               RISE  1       
I__327/I                            LocalMux                   0      3459               RISE  1       
I__327/O                            LocalMux                   330    3788               RISE  1       
I__328/I                            InMux                      0      3788               RISE  1       
I__328/O                            InMux                      259    4048               RISE  1       
d1.sync_0_LC_11_10_4/in0            LogicCell40_SEQ_MODE_1000  0      4048               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               pwm_tester                 0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__614/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__614/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__615/I                                          GlobalMux                  0      2452               RISE  1       
I__615/O                                          GlobalMux                  154    2607               RISE  1       
I__628/I                                          ClkMux                     0      2607               RISE  1       
I__628/O                                          ClkMux                     309    2915               RISE  1       
d1.sync_0_LC_11_10_4/clk                          LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: PWM_PIN   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PWM_PIN
Clock Port         : CLK
Clock Reference    : pwm_tester|CLK:R
Clock to Out Delay : 11153


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7698
---------------------------- ------
Clock To Out Delay            11153

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               pwm_tester                 0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__614/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__614/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__615/I                                          GlobalMux                  0      2452               RISE  1       
I__615/O                                          GlobalMux                  154    2607               RISE  1       
I__616/I                                          ClkMux                     0      2607               RISE  1       
I__616/O                                          ClkMux                     309    2915               RISE  1       
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
p.PWM_PIN_LC_12_12_0/lcout         LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__521/I                           Odrv12                     0      3455               FALL  1       
I__521/O                           Odrv12                     540    3995               FALL  1       
I__523/I                           Span12Mux_v                0      3995               FALL  1       
I__523/O                           Span12Mux_v                540    4535               FALL  1       
I__525/I                           Span12Mux_h                0      4535               FALL  1       
I__525/O                           Span12Mux_h                540    5075               FALL  1       
I__526/I                           Sp12to4                    0      5075               FALL  1       
I__526/O                           Sp12to4                    449    5524               FALL  1       
I__527/I                           Span4Mux_h                 0      5524               FALL  1       
I__527/O                           Span4Mux_h                 316    5840               FALL  1       
I__528/I                           Span4Mux_s1_v              0      5840               FALL  1       
I__528/O                           Span4Mux_s1_v              196    6036               FALL  1       
I__529/I                           LocalMux                   0      6036               FALL  1       
I__529/O                           LocalMux                   309    6345               FALL  1       
I__530/I                           IoInMux                    0      6345               FALL  1       
I__530/O                           IoInMux                    217    6562               FALL  1       
PWM_PIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6562               FALL  1       
PWM_PIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8799               FALL  1       
PWM_PIN_obuf_iopad/DIN             IO_PAD                     0      8799               FALL  1       
PWM_PIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   11153              FALL  1       
PWM_PIN                            pwm_tester                 0      11153              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: switch_dn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : switch_dn
Clock Port        : CLK
Clock Reference   : pwm_tester|CLK:R
Hold Time         : -234


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3149
---------------------------- ------
Hold Time                      -234

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
switch_dn                           pwm_tester                 0      0                  FALL  1       
switch_dn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
switch_dn_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
switch_dn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
switch_dn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__492/I                            Odrv12                     0      1003               FALL  1       
I__492/O                            Odrv12                     540    1543               FALL  1       
I__493/I                            Span12Mux_h                0      1543               FALL  1       
I__493/O                            Span12Mux_h                540    2083               FALL  1       
I__494/I                            Span12Mux_v                0      2083               FALL  1       
I__494/O                            Span12Mux_v                540    2623               FALL  1       
I__495/I                            LocalMux                   0      2623               FALL  1       
I__495/O                            LocalMux                   309    2932               FALL  1       
I__496/I                            InMux                      0      2932               FALL  1       
I__496/O                            InMux                      217    3149               FALL  1       
d2.sync_0_LC_13_10_7/in3            LogicCell40_SEQ_MODE_1000  0      3149               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               pwm_tester                 0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__614/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__614/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__615/I                                          GlobalMux                  0      2452               RISE  1       
I__615/O                                          GlobalMux                  154    2607               RISE  1       
I__629/I                                          ClkMux                     0      2607               RISE  1       
I__629/O                                          ClkMux                     309    2915               RISE  1       
d2.sync_0_LC_13_10_7/clk                          LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.4.2::Path details for port: switch_up 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : switch_up
Clock Port        : CLK
Clock Reference   : pwm_tester|CLK:R
Hold Time         : -1055


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3970
---------------------------- ------
Hold Time                     -1055

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
switch_up                           pwm_tester                 0      0                  FALL  1       
switch_up_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
switch_up_ibuf_iopad/DOUT           IO_PAD                     540    540                FALL  1       
switch_up_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
switch_up_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__322/I                            Odrv12                     0      1003               FALL  1       
I__322/O                            Odrv12                     540    1543               FALL  1       
I__323/I                            Span12Mux_v                0      1543               FALL  1       
I__323/O                            Span12Mux_v                540    2083               FALL  1       
I__324/I                            Span12Mux_h                0      2083               FALL  1       
I__324/O                            Span12Mux_h                540    2623               FALL  1       
I__325/I                            Sp12to4                    0      2623               FALL  1       
I__325/O                            Sp12to4                    449    3072               FALL  1       
I__326/I                            Span4Mux_v                 0      3072               FALL  1       
I__326/O                            Span4Mux_v                 372    3444               FALL  1       
I__327/I                            LocalMux                   0      3444               FALL  1       
I__327/O                            LocalMux                   309    3752               FALL  1       
I__328/I                            InMux                      0      3752               FALL  1       
I__328/O                            InMux                      217    3970               FALL  1       
d1.sync_0_LC_11_10_4/in0            LogicCell40_SEQ_MODE_1000  0      3970               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               pwm_tester                 0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__614/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__614/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__615/I                                          GlobalMux                  0      2452               RISE  1       
I__615/O                                          GlobalMux                  154    2607               RISE  1       
I__628/I                                          ClkMux                     0      2607               RISE  1       
I__628/O                                          ClkMux                     309    2915               RISE  1       
d1.sync_0_LC_11_10_4/clk                          LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: PWM_PIN   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PWM_PIN
Clock Port         : CLK
Clock Reference    : pwm_tester|CLK:R
Clock to Out Delay : 10747


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7292
---------------------------- ------
Clock To Out Delay            10747

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               pwm_tester                 0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__614/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__614/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__615/I                                          GlobalMux                  0      2452               RISE  1       
I__615/O                                          GlobalMux                  154    2607               RISE  1       
I__616/I                                          ClkMux                     0      2607               RISE  1       
I__616/O                                          ClkMux                     309    2915               RISE  1       
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
p.PWM_PIN_LC_12_12_0/lcout         LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__521/I                           Odrv12                     0      3455               RISE  1       
I__521/O                           Odrv12                     491    3946               RISE  1       
I__523/I                           Span12Mux_v                0      3946               RISE  1       
I__523/O                           Span12Mux_v                491    4437               RISE  1       
I__525/I                           Span12Mux_h                0      4437               RISE  1       
I__525/O                           Span12Mux_h                491    4928               RISE  1       
I__526/I                           Sp12to4                    0      4928               RISE  1       
I__526/O                           Sp12to4                    428    5356               RISE  1       
I__527/I                           Span4Mux_h                 0      5356               RISE  1       
I__527/O                           Span4Mux_h                 302    5657               RISE  1       
I__528/I                           Span4Mux_s1_v              0      5657               RISE  1       
I__528/O                           Span4Mux_s1_v              203    5861               RISE  1       
I__529/I                           LocalMux                   0      5861               RISE  1       
I__529/O                           LocalMux                   330    6190               RISE  1       
I__530/I                           IoInMux                    0      6190               RISE  1       
I__530/O                           IoInMux                    259    6450               RISE  1       
PWM_PIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6450               RISE  1       
PWM_PIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8456               RISE  1       
PWM_PIN_obuf_iopad/DIN             IO_PAD                     0      8456               RISE  1       
PWM_PIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   10747              RISE  1       
PWM_PIN                            pwm_tester                 0      10747              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_7_LC_11_11_7/in3
Capture Clock    : duty_7_LC_11_11_7/clk
Setup Constraint : 13190p
Path slack       : 6037p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                6340
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/ltout  LogicCell40_SEQ_MODE_0000    344              6674   6036  FALL       1
I__393/I                               CascadeMux                     0              6674   6036  FALL       1
I__393/O                               CascadeMux                     0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in2     LogicCell40_SEQ_MODE_0000      0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout   LogicCell40_SEQ_MODE_0000    379              7053   6036  RISE       3
I__388/I                               LocalMux                       0              7053   6036  RISE       1
I__388/O                               LocalMux                     330              7383   6036  RISE       1
I__389/I                               InMux                          0              7383   6036  RISE       1
I__389/O                               InMux                        259              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/in3    LogicCell40_SEQ_MODE_0000      0              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/lcout  LogicCell40_SEQ_MODE_0000    316              7958   6036  RISE       1
I__317/I                               LocalMux                       0              7958   6036  RISE       1
I__317/O                               LocalMux                     330              8287   6036  RISE       1
I__318/I                               InMux                          0              8287   6036  RISE       1
I__318/O                               InMux                        259              8547   6036  RISE       1
I__319/I                               CascadeMux                     0              8547   6036  RISE       1
I__319/O                               CascadeMux                     0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/in2        LogicCell40_SEQ_MODE_0000      0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/carryout   LogicCell40_SEQ_MODE_0000    231              8778   6036  RISE       2
duty_1_LC_11_11_1/carryin              LogicCell40_SEQ_MODE_1000      0              8778   6036  RISE       1
duty_1_LC_11_11_1/carryout             LogicCell40_SEQ_MODE_1000    126              8905   6036  RISE       2
duty_2_LC_11_11_2/carryin              LogicCell40_SEQ_MODE_1000      0              8905   6036  RISE       1
duty_2_LC_11_11_2/carryout             LogicCell40_SEQ_MODE_1000    126              9031   6036  RISE       2
duty_3_LC_11_11_3/carryin              LogicCell40_SEQ_MODE_1000      0              9031   6036  RISE       1
duty_3_LC_11_11_3/carryout             LogicCell40_SEQ_MODE_1000    126              9157   6036  RISE       2
duty_4_LC_11_11_4/carryin              LogicCell40_SEQ_MODE_1000      0              9157   6036  RISE       1
duty_4_LC_11_11_4/carryout             LogicCell40_SEQ_MODE_1000    126              9283   6036  RISE       2
duty_5_LC_11_11_5/carryin              LogicCell40_SEQ_MODE_1000      0              9283   6036  RISE       1
duty_5_LC_11_11_5/carryout             LogicCell40_SEQ_MODE_1000    126              9410   6036  RISE       2
duty_6_LC_11_11_6/carryin              LogicCell40_SEQ_MODE_1000      0              9410   6036  RISE       1
duty_6_LC_11_11_6/carryout             LogicCell40_SEQ_MODE_1000    126              9536   6036  RISE       1
I__339/I                               InMux                          0              9536   6036  RISE       1
I__339/O                               InMux                        259              9795   6036  RISE       1
duty_7_LC_11_11_7/in3                  LogicCell40_SEQ_MODE_1000      0              9795   6036  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_6_LC_11_11_6/in3
Capture Clock    : duty_6_LC_11_11_6/clk
Setup Constraint : 13190p
Path slack       : 6163p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                6214
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9669
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/ltout  LogicCell40_SEQ_MODE_0000    344              6674   6036  FALL       1
I__393/I                               CascadeMux                     0              6674   6036  FALL       1
I__393/O                               CascadeMux                     0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in2     LogicCell40_SEQ_MODE_0000      0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout   LogicCell40_SEQ_MODE_0000    379              7053   6036  RISE       3
I__388/I                               LocalMux                       0              7053   6036  RISE       1
I__388/O                               LocalMux                     330              7383   6036  RISE       1
I__389/I                               InMux                          0              7383   6036  RISE       1
I__389/O                               InMux                        259              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/in3    LogicCell40_SEQ_MODE_0000      0              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/lcout  LogicCell40_SEQ_MODE_0000    316              7958   6036  RISE       1
I__317/I                               LocalMux                       0              7958   6036  RISE       1
I__317/O                               LocalMux                     330              8287   6036  RISE       1
I__318/I                               InMux                          0              8287   6036  RISE       1
I__318/O                               InMux                        259              8547   6036  RISE       1
I__319/I                               CascadeMux                     0              8547   6036  RISE       1
I__319/O                               CascadeMux                     0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/in2        LogicCell40_SEQ_MODE_0000      0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/carryout   LogicCell40_SEQ_MODE_0000    231              8778   6036  RISE       2
duty_1_LC_11_11_1/carryin              LogicCell40_SEQ_MODE_1000      0              8778   6036  RISE       1
duty_1_LC_11_11_1/carryout             LogicCell40_SEQ_MODE_1000    126              8905   6036  RISE       2
duty_2_LC_11_11_2/carryin              LogicCell40_SEQ_MODE_1000      0              8905   6036  RISE       1
duty_2_LC_11_11_2/carryout             LogicCell40_SEQ_MODE_1000    126              9031   6036  RISE       2
duty_3_LC_11_11_3/carryin              LogicCell40_SEQ_MODE_1000      0              9031   6036  RISE       1
duty_3_LC_11_11_3/carryout             LogicCell40_SEQ_MODE_1000    126              9157   6036  RISE       2
duty_4_LC_11_11_4/carryin              LogicCell40_SEQ_MODE_1000      0              9157   6036  RISE       1
duty_4_LC_11_11_4/carryout             LogicCell40_SEQ_MODE_1000    126              9283   6036  RISE       2
duty_5_LC_11_11_5/carryin              LogicCell40_SEQ_MODE_1000      0              9283   6036  RISE       1
duty_5_LC_11_11_5/carryout             LogicCell40_SEQ_MODE_1000    126              9410   6036  RISE       2
I__340/I                               InMux                          0              9410   6163  RISE       1
I__340/O                               InMux                        259              9669   6163  RISE       1
duty_6_LC_11_11_6/in3                  LogicCell40_SEQ_MODE_1000      0              9669   6163  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_6_LC_11_11_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_5_LC_11_11_5/in3
Capture Clock    : duty_5_LC_11_11_5/clk
Setup Constraint : 13190p
Path slack       : 6289p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                6088
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9543
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/ltout  LogicCell40_SEQ_MODE_0000    344              6674   6036  FALL       1
I__393/I                               CascadeMux                     0              6674   6036  FALL       1
I__393/O                               CascadeMux                     0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in2     LogicCell40_SEQ_MODE_0000      0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout   LogicCell40_SEQ_MODE_0000    379              7053   6036  RISE       3
I__388/I                               LocalMux                       0              7053   6036  RISE       1
I__388/O                               LocalMux                     330              7383   6036  RISE       1
I__389/I                               InMux                          0              7383   6036  RISE       1
I__389/O                               InMux                        259              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/in3    LogicCell40_SEQ_MODE_0000      0              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/lcout  LogicCell40_SEQ_MODE_0000    316              7958   6036  RISE       1
I__317/I                               LocalMux                       0              7958   6036  RISE       1
I__317/O                               LocalMux                     330              8287   6036  RISE       1
I__318/I                               InMux                          0              8287   6036  RISE       1
I__318/O                               InMux                        259              8547   6036  RISE       1
I__319/I                               CascadeMux                     0              8547   6036  RISE       1
I__319/O                               CascadeMux                     0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/in2        LogicCell40_SEQ_MODE_0000      0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/carryout   LogicCell40_SEQ_MODE_0000    231              8778   6036  RISE       2
duty_1_LC_11_11_1/carryin              LogicCell40_SEQ_MODE_1000      0              8778   6036  RISE       1
duty_1_LC_11_11_1/carryout             LogicCell40_SEQ_MODE_1000    126              8905   6036  RISE       2
duty_2_LC_11_11_2/carryin              LogicCell40_SEQ_MODE_1000      0              8905   6036  RISE       1
duty_2_LC_11_11_2/carryout             LogicCell40_SEQ_MODE_1000    126              9031   6036  RISE       2
duty_3_LC_11_11_3/carryin              LogicCell40_SEQ_MODE_1000      0              9031   6036  RISE       1
duty_3_LC_11_11_3/carryout             LogicCell40_SEQ_MODE_1000    126              9157   6036  RISE       2
duty_4_LC_11_11_4/carryin              LogicCell40_SEQ_MODE_1000      0              9157   6036  RISE       1
duty_4_LC_11_11_4/carryout             LogicCell40_SEQ_MODE_1000    126              9283   6036  RISE       2
I__341/I                               InMux                          0              9283   6289  RISE       1
I__341/O                               InMux                        259              9543   6289  RISE       1
duty_5_LC_11_11_5/in3                  LogicCell40_SEQ_MODE_1000      0              9543   6289  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_5_LC_11_11_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_4_LC_11_11_4/in3
Capture Clock    : duty_4_LC_11_11_4/clk
Setup Constraint : 13190p
Path slack       : 6415p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                5962
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9417
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/ltout  LogicCell40_SEQ_MODE_0000    344              6674   6036  FALL       1
I__393/I                               CascadeMux                     0              6674   6036  FALL       1
I__393/O                               CascadeMux                     0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in2     LogicCell40_SEQ_MODE_0000      0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout   LogicCell40_SEQ_MODE_0000    379              7053   6036  RISE       3
I__388/I                               LocalMux                       0              7053   6036  RISE       1
I__388/O                               LocalMux                     330              7383   6036  RISE       1
I__389/I                               InMux                          0              7383   6036  RISE       1
I__389/O                               InMux                        259              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/in3    LogicCell40_SEQ_MODE_0000      0              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/lcout  LogicCell40_SEQ_MODE_0000    316              7958   6036  RISE       1
I__317/I                               LocalMux                       0              7958   6036  RISE       1
I__317/O                               LocalMux                     330              8287   6036  RISE       1
I__318/I                               InMux                          0              8287   6036  RISE       1
I__318/O                               InMux                        259              8547   6036  RISE       1
I__319/I                               CascadeMux                     0              8547   6036  RISE       1
I__319/O                               CascadeMux                     0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/in2        LogicCell40_SEQ_MODE_0000      0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/carryout   LogicCell40_SEQ_MODE_0000    231              8778   6036  RISE       2
duty_1_LC_11_11_1/carryin              LogicCell40_SEQ_MODE_1000      0              8778   6036  RISE       1
duty_1_LC_11_11_1/carryout             LogicCell40_SEQ_MODE_1000    126              8905   6036  RISE       2
duty_2_LC_11_11_2/carryin              LogicCell40_SEQ_MODE_1000      0              8905   6036  RISE       1
duty_2_LC_11_11_2/carryout             LogicCell40_SEQ_MODE_1000    126              9031   6036  RISE       2
duty_3_LC_11_11_3/carryin              LogicCell40_SEQ_MODE_1000      0              9031   6036  RISE       1
duty_3_LC_11_11_3/carryout             LogicCell40_SEQ_MODE_1000    126              9157   6036  RISE       2
I__344/I                               InMux                          0              9157   6415  RISE       1
I__344/O                               InMux                        259              9417   6415  RISE       1
duty_4_LC_11_11_4/in3                  LogicCell40_SEQ_MODE_1000      0              9417   6415  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_4_LC_11_11_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_3_LC_11_11_3/in3
Capture Clock    : duty_3_LC_11_11_3/clk
Setup Constraint : 13190p
Path slack       : 6542p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                5835
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9290
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/ltout  LogicCell40_SEQ_MODE_0000    344              6674   6036  FALL       1
I__393/I                               CascadeMux                     0              6674   6036  FALL       1
I__393/O                               CascadeMux                     0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in2     LogicCell40_SEQ_MODE_0000      0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout   LogicCell40_SEQ_MODE_0000    379              7053   6036  RISE       3
I__388/I                               LocalMux                       0              7053   6036  RISE       1
I__388/O                               LocalMux                     330              7383   6036  RISE       1
I__389/I                               InMux                          0              7383   6036  RISE       1
I__389/O                               InMux                        259              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/in3    LogicCell40_SEQ_MODE_0000      0              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/lcout  LogicCell40_SEQ_MODE_0000    316              7958   6036  RISE       1
I__317/I                               LocalMux                       0              7958   6036  RISE       1
I__317/O                               LocalMux                     330              8287   6036  RISE       1
I__318/I                               InMux                          0              8287   6036  RISE       1
I__318/O                               InMux                        259              8547   6036  RISE       1
I__319/I                               CascadeMux                     0              8547   6036  RISE       1
I__319/O                               CascadeMux                     0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/in2        LogicCell40_SEQ_MODE_0000      0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/carryout   LogicCell40_SEQ_MODE_0000    231              8778   6036  RISE       2
duty_1_LC_11_11_1/carryin              LogicCell40_SEQ_MODE_1000      0              8778   6036  RISE       1
duty_1_LC_11_11_1/carryout             LogicCell40_SEQ_MODE_1000    126              8905   6036  RISE       2
duty_2_LC_11_11_2/carryin              LogicCell40_SEQ_MODE_1000      0              8905   6036  RISE       1
duty_2_LC_11_11_2/carryout             LogicCell40_SEQ_MODE_1000    126              9031   6036  RISE       2
I__345/I                               InMux                          0              9031   6541  RISE       1
I__345/O                               InMux                        259              9290   6541  RISE       1
duty_3_LC_11_11_3/in3                  LogicCell40_SEQ_MODE_1000      0              9290   6541  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_3_LC_11_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_2_LC_11_11_2/in3
Capture Clock    : duty_2_LC_11_11_2/clk
Setup Constraint : 13190p
Path slack       : 6668p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                5709
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9164
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/ltout  LogicCell40_SEQ_MODE_0000    344              6674   6036  FALL       1
I__393/I                               CascadeMux                     0              6674   6036  FALL       1
I__393/O                               CascadeMux                     0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in2     LogicCell40_SEQ_MODE_0000      0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout   LogicCell40_SEQ_MODE_0000    379              7053   6036  RISE       3
I__388/I                               LocalMux                       0              7053   6036  RISE       1
I__388/O                               LocalMux                     330              7383   6036  RISE       1
I__389/I                               InMux                          0              7383   6036  RISE       1
I__389/O                               InMux                        259              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/in3    LogicCell40_SEQ_MODE_0000      0              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/lcout  LogicCell40_SEQ_MODE_0000    316              7958   6036  RISE       1
I__317/I                               LocalMux                       0              7958   6036  RISE       1
I__317/O                               LocalMux                     330              8287   6036  RISE       1
I__318/I                               InMux                          0              8287   6036  RISE       1
I__318/O                               InMux                        259              8547   6036  RISE       1
I__319/I                               CascadeMux                     0              8547   6036  RISE       1
I__319/O                               CascadeMux                     0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/in2        LogicCell40_SEQ_MODE_0000      0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/carryout   LogicCell40_SEQ_MODE_0000    231              8778   6036  RISE       2
duty_1_LC_11_11_1/carryin              LogicCell40_SEQ_MODE_1000      0              8778   6036  RISE       1
duty_1_LC_11_11_1/carryout             LogicCell40_SEQ_MODE_1000    126              8905   6036  RISE       2
I__346/I                               InMux                          0              8905   6667  RISE       1
I__346/O                               InMux                        259              9164   6667  RISE       1
duty_2_LC_11_11_2/in3                  LogicCell40_SEQ_MODE_1000      0              9164   6667  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_2_LC_11_11_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_1_LC_11_11_1/in3
Capture Clock    : duty_1_LC_11_11_1/clk
Setup Constraint : 13190p
Path slack       : 6794p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                5583
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9038
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/ltout  LogicCell40_SEQ_MODE_0000    344              6674   6036  FALL       1
I__393/I                               CascadeMux                     0              6674   6036  FALL       1
I__393/O                               CascadeMux                     0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in2     LogicCell40_SEQ_MODE_0000      0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout   LogicCell40_SEQ_MODE_0000    379              7053   6036  RISE       3
I__388/I                               LocalMux                       0              7053   6036  RISE       1
I__388/O                               LocalMux                     330              7383   6036  RISE       1
I__389/I                               InMux                          0              7383   6036  RISE       1
I__389/O                               InMux                        259              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/in3    LogicCell40_SEQ_MODE_0000      0              7642   6036  RISE       1
un1_duty_cry_0_c_RNO_LC_10_11_2/lcout  LogicCell40_SEQ_MODE_0000    316              7958   6036  RISE       1
I__317/I                               LocalMux                       0              7958   6036  RISE       1
I__317/O                               LocalMux                     330              8287   6036  RISE       1
I__318/I                               InMux                          0              8287   6036  RISE       1
I__318/O                               InMux                        259              8547   6036  RISE       1
I__319/I                               CascadeMux                     0              8547   6036  RISE       1
I__319/O                               CascadeMux                     0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/in2        LogicCell40_SEQ_MODE_0000      0              8547   6036  RISE       1
un1_duty_cry_0_c_LC_11_11_0/carryout   LogicCell40_SEQ_MODE_0000    231              8778   6036  RISE       2
I__316/I                               InMux                          0              8778   6794  RISE       1
I__316/O                               InMux                        259              9038   6794  RISE       1
duty_1_LC_11_11_1/in3                  LogicCell40_SEQ_MODE_1000      0              9038   6794  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_1_LC_11_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_2_LC_11_11_2/in2
Capture Clock    : duty_2_LC_11_11_2/clk
Setup Constraint : 13190p
Path slack       : 7123p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                5155
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8610
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/ltout  LogicCell40_SEQ_MODE_0000    344              6674   6036  FALL       1
I__393/I                               CascadeMux                     0              6674   6036  FALL       1
I__393/O                               CascadeMux                     0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in2     LogicCell40_SEQ_MODE_0000      0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout   LogicCell40_SEQ_MODE_0000    379              7053   6036  RISE       3
I__388/I                               LocalMux                       0              7053   6036  RISE       1
I__388/O                               LocalMux                     330              7383   6036  RISE       1
I__390/I                               InMux                          0              7383   6226  RISE       1
I__390/O                               InMux                        259              7642   6226  RISE       1
I__392/I                               CascadeMux                     0              7642   6226  RISE       1
I__392/O                               CascadeMux                     0              7642   6226  RISE       1
d2.state_RNIU5D07_LC_10_11_7/in2       LogicCell40_SEQ_MODE_0000      0              7642   6226  RISE       1
d2.state_RNIU5D07_LC_10_11_7/lcout     LogicCell40_SEQ_MODE_0000    379              8021   6226  RISE       1
I__347/I                               LocalMux                       0              8021   6226  RISE       1
I__347/O                               LocalMux                     330              8351   6226  RISE       1
I__348/I                               InMux                          0              8351   6226  RISE       1
I__348/O                               InMux                        259              8610   6226  RISE       1
I__349/I                               CascadeMux                     0              8610   6226  RISE       1
I__349/O                               CascadeMux                     0              8610   6226  RISE       1
duty_2_LC_11_11_2/in2                  LogicCell40_SEQ_MODE_1000      0              8610   7123  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_2_LC_11_11_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_4_LC_11_11_4/in1
Capture Clock    : duty_4_LC_11_11_4/clk
Setup Constraint : 13190p
Path slack       : 7368p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                4882
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8337
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              6709   6506  RISE       7
I__378/I                               LocalMux                       0              6709   6506  RISE       1
I__378/O                               LocalMux                     330              7039   6506  RISE       1
I__383/I                               InMux                          0              7039   6724  RISE       1
I__383/O                               InMux                        259              7299   6724  RISE       1
d2.state_RNIPC4P3_LC_11_12_2/in0       LogicCell40_SEQ_MODE_0000      0              7299   6724  RISE       1
d2.state_RNIPC4P3_LC_11_12_2/lcout     LogicCell40_SEQ_MODE_0000    449              7747   6724  RISE       1
I__335/I                               LocalMux                       0              7747   6724  RISE       1
I__335/O                               LocalMux                     330              8077   6724  RISE       1
I__336/I                               InMux                          0              8077   6724  RISE       1
I__336/O                               InMux                        259              8337   6724  RISE       1
duty_4_LC_11_11_4/in1                  LogicCell40_SEQ_MODE_1000      0              8337   7369  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_4_LC_11_11_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_6_LC_11_11_6/in1
Capture Clock    : duty_6_LC_11_11_6/clk
Setup Constraint : 13190p
Path slack       : 7368p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                4882
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8337
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              6709   6506  RISE       7
I__378/I                               LocalMux                       0              6709   6506  RISE       1
I__378/O                               LocalMux                     330              7039   6506  RISE       1
I__384/I                               InMux                          0              7039   6976  RISE       1
I__384/O                               InMux                        259              7299   6976  RISE       1
d2.state_RNIPC4P3_3_LC_11_12_0/in0     LogicCell40_SEQ_MODE_0000      0              7299   6976  RISE       1
d2.state_RNIPC4P3_3_LC_11_12_0/lcout   LogicCell40_SEQ_MODE_0000    449              7747   6976  RISE       1
I__337/I                               LocalMux                       0              7747   6976  RISE       1
I__337/O                               LocalMux                     330              8077   6976  RISE       1
I__338/I                               InMux                          0              8077   6976  RISE       1
I__338/O                               InMux                        259              8337   6976  RISE       1
duty_6_LC_11_11_6/in1                  LogicCell40_SEQ_MODE_1000      0              8337   7369  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_6_LC_11_11_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_5_LC_11_11_5/in1
Capture Clock    : duty_5_LC_11_11_5/clk
Setup Constraint : 13190p
Path slack       : 7502p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                4748
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8203
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              6709   6506  RISE       7
I__379/I                               LocalMux                       0              6709   6983  RISE       1
I__379/O                               LocalMux                     330              7039   6983  RISE       1
I__386/I                               InMux                          0              7039   6983  RISE       1
I__386/O                               InMux                        259              7299   6983  RISE       1
d2.state_RNIPC4P3_0_LC_10_11_1/in3     LogicCell40_SEQ_MODE_0000      0              7299   6983  RISE       1
d2.state_RNIPC4P3_0_LC_10_11_1/lcout   LogicCell40_SEQ_MODE_0000    316              7614   6983  RISE       1
I__342/I                               LocalMux                       0              7614   6983  RISE       1
I__342/O                               LocalMux                     330              7944   6983  RISE       1
I__343/I                               InMux                          0              7944   6983  RISE       1
I__343/O                               InMux                        259              8203   6983  RISE       1
duty_5_LC_11_11_5/in1                  LogicCell40_SEQ_MODE_1000      0              8203   7502  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_5_LC_11_11_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_3_LC_11_11_3/in1
Capture Clock    : duty_3_LC_11_11_3/clk
Setup Constraint : 13190p
Path slack       : 7502p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                4748
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8203
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              6709   6506  RISE       7
I__378/I                               LocalMux                       0              6709   6506  RISE       1
I__378/O                               LocalMux                     330              7039   6506  RISE       1
I__382/I                               InMux                          0              7039   6731  RISE       1
I__382/O                               InMux                        259              7299   6731  RISE       1
d2.state_RNIPC4P3_2_LC_11_12_3/in3     LogicCell40_SEQ_MODE_0000      0              7299   6731  RISE       1
d2.state_RNIPC4P3_2_LC_11_12_3/lcout   LogicCell40_SEQ_MODE_0000    316              7614   6731  RISE       1
I__399/I                               LocalMux                       0              7614   6731  RISE       1
I__399/O                               LocalMux                     330              7944   6731  RISE       1
I__400/I                               InMux                          0              7944   6731  RISE       1
I__400/O                               InMux                        259              8203   6731  RISE       1
duty_3_LC_11_11_3/in1                  LogicCell40_SEQ_MODE_1000      0              8203   7502  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_3_LC_11_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_1_LC_11_11_1/in2
Capture Clock    : duty_1_LC_11_11_1/clk
Setup Constraint : 13190p
Path slack       : 7530p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                4748
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8203
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              6709   6506  RISE       7
I__378/I                               LocalMux                       0              6709   6506  RISE       1
I__378/O                               LocalMux                     330              7039   6506  RISE       1
I__381/I                               InMux                          0              7039   6506  RISE       1
I__381/O                               InMux                        259              7299   6506  RISE       1
d2.state_RNIPC4P3_1_LC_11_12_7/in3     LogicCell40_SEQ_MODE_0000      0              7299   6506  RISE       1
d2.state_RNIPC4P3_1_LC_11_12_7/lcout   LogicCell40_SEQ_MODE_0000    316              7614   6506  RISE       1
I__375/I                               LocalMux                       0              7614   6506  RISE       1
I__375/O                               LocalMux                     330              7944   6506  RISE       1
I__376/I                               InMux                          0              7944   6506  RISE       1
I__376/O                               InMux                        259              8203   6506  RISE       1
I__377/I                               CascadeMux                     0              8203   6506  RISE       1
I__377/O                               CascadeMux                     0              8203   6506  RISE       1
duty_1_LC_11_11_1/in2                  LogicCell40_SEQ_MODE_1000      0              8203   7530  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_1_LC_11_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_0_LC_10_11_3/in0
Capture Clock    : duty_0_LC_10_11_3/clk
Setup Constraint : 13190p
Path slack       : 7993p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15635

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                4187
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7642
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/ltout  LogicCell40_SEQ_MODE_0000    344              6674   6036  FALL       1
I__393/I                               CascadeMux                     0              6674   6036  FALL       1
I__393/O                               CascadeMux                     0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in2     LogicCell40_SEQ_MODE_0000      0              6674   6036  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout   LogicCell40_SEQ_MODE_0000    379              7053   6036  RISE       3
I__388/I                               LocalMux                       0              7053   6036  RISE       1
I__388/O                               LocalMux                     330              7383   6036  RISE       1
I__391/I                               InMux                          0              7383   7993  RISE       1
I__391/O                               InMux                        259              7642   7993  RISE       1
duty_0_LC_10_11_3/in0                  LogicCell40_SEQ_MODE_1000      0              7642   7993  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
duty_0_LC_10_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : duty_7_LC_11_11_7/in1
Capture Clock    : duty_7_LC_11_11_7/clk
Setup Constraint : 13190p
Path slack       : 8406p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3844
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7299
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              6709   6506  RISE       7
I__380/I                               LocalMux                       0              6709   8407  RISE       1
I__380/O                               LocalMux                     330              7039   8407  RISE       1
I__387/I                               InMux                          0              7039   8407  RISE       1
I__387/O                               InMux                        259              7299   8407  RISE       1
duty_7_LC_11_11_7/in1                  LogicCell40_SEQ_MODE_1000      0              7299   8407  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : d2.state_LC_11_12_1/in3
Capture Clock    : d2.state_LC_11_12_1/clk
Setup Constraint : 13190p
Path slack       : 8533p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3844
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7299
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__465/I                               LocalMux                       0              3455   6036  RISE       1
I__465/O                               LocalMux                     330              3785   6036  RISE       1
I__467/I                               InMux                          0              3785   6036  RISE       1
I__467/O                               InMux                        259              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/in0      LogicCell40_SEQ_MODE_0000      0              4044   6036  RISE       1
d2.count_RNI237_11_LC_11_14_7/lcout    LogicCell40_SEQ_MODE_0000    449              4493   6036  RISE       1
I__450/I                               LocalMux                       0              4493   6036  RISE       1
I__450/O                               LocalMux                     330              4823   6036  RISE       1
I__451/I                               InMux                          0              4823   6036  RISE       1
I__451/O                               InMux                        259              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/in3      LogicCell40_SEQ_MODE_0000      0              5082   6036  RISE       1
d2.count_RNINDU8_0_LC_11_13_1/lcout    LogicCell40_SEQ_MODE_0000    316              5398   6036  RISE       1
I__372/I                               LocalMux                       0              5398   6036  RISE       1
I__372/O                               LocalMux                     330              5728   6036  RISE       1
I__373/I                               InMux                          0              5728   6036  RISE       1
I__373/O                               InMux                        259              5987   6036  RISE       1
I__374/I                               CascadeMux                     0              5987   6036  RISE       1
I__374/O                               CascadeMux                     0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/in2      LogicCell40_SEQ_MODE_0000      0              5987   6036  RISE       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    344              6331   6036  FALL       1
I__396/I                               CascadeMux                     0              6331   6036  FALL       1
I__396/O                               CascadeMux                     0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              6331   6036  FALL       1
d2.count_RNIK9TB3_10_LC_11_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              6709   6506  RISE       7
I__378/I                               LocalMux                       0              6709   6506  RISE       1
I__378/O                               LocalMux                     330              7039   6506  RISE       1
I__385/I                               InMux                          0              7039   8533  RISE       1
I__385/O                               InMux                        259              7299   8533  RISE       1
d2.state_LC_11_12_1/in3                LogicCell40_SEQ_MODE_1000      0              7299   8533  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_16_LC_10_14_7/sr
Capture Clock    : d2.count_16_LC_10_14_7/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__356/I                                      SRMux                          0              6576   8863  RISE       1
I__356/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_16_LC_10_14_7/sr                     LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_10_14_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_15_LC_10_14_6/sr
Capture Clock    : d2.count_15_LC_10_14_6/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__356/I                                      SRMux                          0              6576   8863  RISE       1
I__356/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_15_LC_10_14_6/sr                     LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_10_14_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_14_LC_10_14_5/sr
Capture Clock    : d2.count_14_LC_10_14_5/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__356/I                                      SRMux                          0              6576   8863  RISE       1
I__356/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_14_LC_10_14_5/sr                     LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_10_14_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_13_LC_10_14_4/sr
Capture Clock    : d2.count_13_LC_10_14_4/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__356/I                                      SRMux                          0              6576   8863  RISE       1
I__356/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_13_LC_10_14_4/sr                     LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_10_14_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_12_LC_10_14_3/sr
Capture Clock    : d2.count_12_LC_10_14_3/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__356/I                                      SRMux                          0              6576   8863  RISE       1
I__356/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_12_LC_10_14_3/sr                     LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_11_LC_10_14_2/sr
Capture Clock    : d2.count_11_LC_10_14_2/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__356/I                                      SRMux                          0              6576   8863  RISE       1
I__356/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_11_LC_10_14_2/sr                     LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_10_14_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_10_LC_10_14_1/sr
Capture Clock    : d2.count_10_LC_10_14_1/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__356/I                                      SRMux                          0              6576   8863  RISE       1
I__356/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_10_LC_10_14_1/sr                     LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_10_14_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_9_LC_10_14_0/sr
Capture Clock    : d2.count_9_LC_10_14_0/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__356/I                                      SRMux                          0              6576   8863  RISE       1
I__356/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_9_LC_10_14_0/sr                      LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_10_14_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_1_LC_11_13_4/sr
Capture Clock    : d2.count_1_LC_11_13_4/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__357/I                                      SRMux                          0              6576   8863  RISE       1
I__357/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_1_LC_11_13_4/sr                      LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_11_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_0_LC_11_13_3/sr
Capture Clock    : d2.count_0_LC_11_13_3/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__357/I                                      SRMux                          0              6576   8863  RISE       1
I__357/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_0_LC_11_13_3/sr                      LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_8_LC_10_13_7/sr
Capture Clock    : d2.count_8_LC_10_13_7/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__358/I                                      SRMux                          0              6576   8863  RISE       1
I__358/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_8_LC_10_13_7/sr                      LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_10_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_7_LC_10_13_6/sr
Capture Clock    : d2.count_7_LC_10_13_6/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__358/I                                      SRMux                          0              6576   8863  RISE       1
I__358/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_7_LC_10_13_6/sr                      LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_10_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_6_LC_10_13_5/sr
Capture Clock    : d2.count_6_LC_10_13_5/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__358/I                                      SRMux                          0              6576   8863  RISE       1
I__358/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_6_LC_10_13_5/sr                      LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_10_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_5_LC_10_13_4/sr
Capture Clock    : d2.count_5_LC_10_13_4/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__358/I                                      SRMux                          0              6576   8863  RISE       1
I__358/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_5_LC_10_13_4/sr                      LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_10_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_4_LC_10_13_3/sr
Capture Clock    : d2.count_4_LC_10_13_3/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__358/I                                      SRMux                          0              6576   8863  RISE       1
I__358/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_4_LC_10_13_3/sr                      LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_10_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_3_LC_10_13_2/sr
Capture Clock    : d2.count_3_LC_10_13_2/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__358/I                                      SRMux                          0              6576   8863  RISE       1
I__358/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_3_LC_10_13_2/sr                      LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_10_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_1_LC_12_12_2/lcout
Path End         : d2.count_2_LC_10_13_1/sr
Capture Clock    : d2.count_2_LC_10_13_1/clk
Setup Constraint : 13190p
Path slack       : 8863p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3584
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_1_LC_12_12_2/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7586  RISE       2
I__516/I                                      LocalMux                       0              3455   8863  RISE       1
I__516/O                                      LocalMux                     330              3785   8863  RISE       1
I__518/I                                      InMux                          0              3785   8863  RISE       1
I__518/O                                      InMux                        259              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/in1              LogicCell40_SEQ_MODE_0000      0              4044   8863  RISE       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    400              4444   8863  RISE       1
I__497/I                                      Odrv12                         0              4444   8863  RISE       1
I__497/O                                      Odrv12                       491              4935   8863  RISE       1
I__498/I                                      Span12Mux_s7_v                 0              4935   8863  RISE       1
I__498/O                                      Span12Mux_s7_v               281              5216   8863  RISE       1
I__499/I                                      LocalMux                       0              5216   8863  RISE       1
I__499/O                                      LocalMux                     330              5545   8863  RISE       1
I__500/I                                      IoInMux                        0              5545   8863  RISE       1
I__500/O                                      IoInMux                      259              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5805   8863  RISE       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6422   8863  RISE      17
I__354/I                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__354/O                                      gio2CtrlBuf                    0              6422   8863  RISE       1
I__355/I                                      GlobalMux                      0              6422   8863  RISE       1
I__355/O                                      GlobalMux                    154              6576   8863  RISE       1
I__358/I                                      SRMux                          0              6576   8863  RISE       1
I__358/O                                      SRMux                        463              7039   8863  RISE       1
d2.count_2_LC_10_13_1/sr                      LogicCell40_SEQ_MODE_1000      0              7039   8863  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_10_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_1_LC_8_11_3/sr
Capture Clock    : d1.count_1_LC_8_11_3/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__183/I                                      SRMux                          0              6464   8975  RISE       1
I__183/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_1_LC_8_11_3/sr                       LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_0_LC_8_11_0/sr
Capture Clock    : d1.count_0_LC_8_11_0/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__183/I                                      SRMux                          0              6464   8975  RISE       1
I__183/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_0_LC_8_11_0/sr                       LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_8_LC_9_12_7/sr
Capture Clock    : d1.count_8_LC_9_12_7/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__184/I                                      SRMux                          0              6464   8975  RISE       1
I__184/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_8_LC_9_12_7/sr                       LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_12_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_7_LC_9_12_6/sr
Capture Clock    : d1.count_7_LC_9_12_6/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__184/I                                      SRMux                          0              6464   8975  RISE       1
I__184/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_7_LC_9_12_6/sr                       LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_12_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_6_LC_9_12_5/sr
Capture Clock    : d1.count_6_LC_9_12_5/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__184/I                                      SRMux                          0              6464   8975  RISE       1
I__184/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_6_LC_9_12_5/sr                       LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_12_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_5_LC_9_12_4/sr
Capture Clock    : d1.count_5_LC_9_12_4/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__184/I                                      SRMux                          0              6464   8975  RISE       1
I__184/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_5_LC_9_12_4/sr                       LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_12_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_4_LC_9_12_3/sr
Capture Clock    : d1.count_4_LC_9_12_3/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__184/I                                      SRMux                          0              6464   8975  RISE       1
I__184/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_4_LC_9_12_3/sr                       LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_12_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_3_LC_9_12_2/sr
Capture Clock    : d1.count_3_LC_9_12_2/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__184/I                                      SRMux                          0              6464   8975  RISE       1
I__184/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_3_LC_9_12_2/sr                       LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_2_LC_9_12_1/sr
Capture Clock    : d1.count_2_LC_9_12_1/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__184/I                                      SRMux                          0              6464   8975  RISE       1
I__184/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_2_LC_9_12_1/sr                       LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_12_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_16_LC_9_13_7/sr
Capture Clock    : d1.count_16_LC_9_13_7/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__185/I                                      SRMux                          0              6464   8975  RISE       1
I__185/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_16_LC_9_13_7/sr                      LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_15_LC_9_13_6/sr
Capture Clock    : d1.count_15_LC_9_13_6/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__185/I                                      SRMux                          0              6464   8975  RISE       1
I__185/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_15_LC_9_13_6/sr                      LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_14_LC_9_13_5/sr
Capture Clock    : d1.count_14_LC_9_13_5/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__185/I                                      SRMux                          0              6464   8975  RISE       1
I__185/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_14_LC_9_13_5/sr                      LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_13_LC_9_13_4/sr
Capture Clock    : d1.count_13_LC_9_13_4/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__185/I                                      SRMux                          0              6464   8975  RISE       1
I__185/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_13_LC_9_13_4/sr                      LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_12_LC_9_13_3/sr
Capture Clock    : d1.count_12_LC_9_13_3/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__185/I                                      SRMux                          0              6464   8975  RISE       1
I__185/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_12_LC_9_13_3/sr                      LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_11_LC_9_13_2/sr
Capture Clock    : d1.count_11_LC_9_13_2/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__185/I                                      SRMux                          0              6464   8975  RISE       1
I__185/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_11_LC_9_13_2/sr                      LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_10_LC_9_13_1/sr
Capture Clock    : d1.count_10_LC_9_13_1/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__185/I                                      SRMux                          0              6464   8975  RISE       1
I__185/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_10_LC_9_13_1/sr                      LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_1_LC_10_11_6/lcout
Path End         : d1.count_9_LC_9_13_0/sr
Capture Clock    : d1.count_9_LC_9_13_0/clk
Setup Constraint : 13190p
Path slack       : 8975p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -203
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15902

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3472
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_1_LC_10_11_6/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   7593  RISE       2
I__251/I                                      LocalMux                       0              3455   8975  RISE       1
I__251/O                                      LocalMux                     330              3785   8975  RISE       1
I__253/I                                      InMux                          0              3785   8975  RISE       1
I__253/O                                      InMux                        259              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/in1               LogicCell40_SEQ_MODE_0000      0              4044   8975  RISE       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    400              4444   8975  RISE       1
I__133/I                                      Odrv12                         0              4444   8975  RISE       1
I__133/O                                      Odrv12                       491              4935   8975  RISE       1
I__134/I                                      Span12Mux_s3_h                 0              4935   8975  RISE       1
I__134/O                                      Span12Mux_s3_h               168              5103   8975  RISE       1
I__135/I                                      LocalMux                       0              5103   8975  RISE       1
I__135/O                                      LocalMux                     330              5433   8975  RISE       1
I__136/I                                      IoInMux                        0              5433   8975  RISE       1
I__136/O                                      IoInMux                      259              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5693   8975  RISE       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6310   8975  RISE      17
I__181/I                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__181/O                                      gio2CtrlBuf                    0              6310   8975  RISE       1
I__182/I                                      GlobalMux                      0              6310   8975  RISE       1
I__182/O                                      GlobalMux                    154              6464   8975  RISE       1
I__185/I                                      SRMux                          0              6464   8975  RISE       1
I__185/O                                      SRMux                        463              6927   8975  RISE       1
d1.count_9_LC_9_13_0/sr                       LogicCell40_SEQ_MODE_1000      0              6927   8975  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_13_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : p.count_7_LC_13_11_7/ce
Capture Clock    : p.count_7_LC_13_11_7/clk
Setup Constraint : 13190p
Path slack       : 9038p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16105

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3612
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7067
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   9038  RISE       2
I__611/I                               LocalMux                       0              3455   9038  RISE       1
I__611/O                               LocalMux                     330              3785   9038  RISE       1
I__612/I                               InMux                          0              3785   9038  RISE       1
I__612/O                               InMux                        259              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/in0     LogicCell40_SEQ_MODE_0000      0              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/lcout   LogicCell40_SEQ_MODE_0000    449              4493   9038  RISE       2
I__595/I                               LocalMux                       0              4493   9038  RISE       1
I__595/O                               LocalMux                     330              4823   9038  RISE       1
I__596/I                               InMux                          0              4823   9038  RISE       1
I__596/O                               InMux                        259              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/in1    LogicCell40_SEQ_MODE_0000      0              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              5482   9038  RISE       9
I__549/I                               Odrv4                          0              5482   9038  RISE       1
I__549/O                               Odrv4                        351              5833   9038  RISE       1
I__551/I                               Span4Mux_h                     0              5833   9038  RISE       1
I__551/O                               Span4Mux_h                   302              6134   9038  RISE       1
I__552/I                               LocalMux                       0              6134   9038  RISE       1
I__552/O                               LocalMux                     330              6464   9038  RISE       1
I__553/I                               CEMux                          0              6464   9038  RISE       1
I__553/O                               CEMux                        603              7067   9038  RISE       1
p.count_7_LC_13_11_7/ce                LogicCell40_SEQ_MODE_1000      0              7067   9038  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_7_LC_13_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : p.count_6_LC_13_11_6/ce
Capture Clock    : p.count_6_LC_13_11_6/clk
Setup Constraint : 13190p
Path slack       : 9038p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16105

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3612
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7067
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   9038  RISE       2
I__611/I                               LocalMux                       0              3455   9038  RISE       1
I__611/O                               LocalMux                     330              3785   9038  RISE       1
I__612/I                               InMux                          0              3785   9038  RISE       1
I__612/O                               InMux                        259              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/in0     LogicCell40_SEQ_MODE_0000      0              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/lcout   LogicCell40_SEQ_MODE_0000    449              4493   9038  RISE       2
I__595/I                               LocalMux                       0              4493   9038  RISE       1
I__595/O                               LocalMux                     330              4823   9038  RISE       1
I__596/I                               InMux                          0              4823   9038  RISE       1
I__596/O                               InMux                        259              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/in1    LogicCell40_SEQ_MODE_0000      0              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              5482   9038  RISE       9
I__549/I                               Odrv4                          0              5482   9038  RISE       1
I__549/O                               Odrv4                        351              5833   9038  RISE       1
I__551/I                               Span4Mux_h                     0              5833   9038  RISE       1
I__551/O                               Span4Mux_h                   302              6134   9038  RISE       1
I__552/I                               LocalMux                       0              6134   9038  RISE       1
I__552/O                               LocalMux                     330              6464   9038  RISE       1
I__553/I                               CEMux                          0              6464   9038  RISE       1
I__553/O                               CEMux                        603              7067   9038  RISE       1
p.count_6_LC_13_11_6/ce                LogicCell40_SEQ_MODE_1000      0              7067   9038  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_6_LC_13_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : p.count_5_LC_13_11_5/ce
Capture Clock    : p.count_5_LC_13_11_5/clk
Setup Constraint : 13190p
Path slack       : 9038p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16105

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3612
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7067
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   9038  RISE       2
I__611/I                               LocalMux                       0              3455   9038  RISE       1
I__611/O                               LocalMux                     330              3785   9038  RISE       1
I__612/I                               InMux                          0              3785   9038  RISE       1
I__612/O                               InMux                        259              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/in0     LogicCell40_SEQ_MODE_0000      0              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/lcout   LogicCell40_SEQ_MODE_0000    449              4493   9038  RISE       2
I__595/I                               LocalMux                       0              4493   9038  RISE       1
I__595/O                               LocalMux                     330              4823   9038  RISE       1
I__596/I                               InMux                          0              4823   9038  RISE       1
I__596/O                               InMux                        259              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/in1    LogicCell40_SEQ_MODE_0000      0              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              5482   9038  RISE       9
I__549/I                               Odrv4                          0              5482   9038  RISE       1
I__549/O                               Odrv4                        351              5833   9038  RISE       1
I__551/I                               Span4Mux_h                     0              5833   9038  RISE       1
I__551/O                               Span4Mux_h                   302              6134   9038  RISE       1
I__552/I                               LocalMux                       0              6134   9038  RISE       1
I__552/O                               LocalMux                     330              6464   9038  RISE       1
I__553/I                               CEMux                          0              6464   9038  RISE       1
I__553/O                               CEMux                        603              7067   9038  RISE       1
p.count_5_LC_13_11_5/ce                LogicCell40_SEQ_MODE_1000      0              7067   9038  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_5_LC_13_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : p.count_4_LC_13_11_4/ce
Capture Clock    : p.count_4_LC_13_11_4/clk
Setup Constraint : 13190p
Path slack       : 9038p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16105

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3612
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7067
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   9038  RISE       2
I__611/I                               LocalMux                       0              3455   9038  RISE       1
I__611/O                               LocalMux                     330              3785   9038  RISE       1
I__612/I                               InMux                          0              3785   9038  RISE       1
I__612/O                               InMux                        259              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/in0     LogicCell40_SEQ_MODE_0000      0              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/lcout   LogicCell40_SEQ_MODE_0000    449              4493   9038  RISE       2
I__595/I                               LocalMux                       0              4493   9038  RISE       1
I__595/O                               LocalMux                     330              4823   9038  RISE       1
I__596/I                               InMux                          0              4823   9038  RISE       1
I__596/O                               InMux                        259              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/in1    LogicCell40_SEQ_MODE_0000      0              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              5482   9038  RISE       9
I__549/I                               Odrv4                          0              5482   9038  RISE       1
I__549/O                               Odrv4                        351              5833   9038  RISE       1
I__551/I                               Span4Mux_h                     0              5833   9038  RISE       1
I__551/O                               Span4Mux_h                   302              6134   9038  RISE       1
I__552/I                               LocalMux                       0              6134   9038  RISE       1
I__552/O                               LocalMux                     330              6464   9038  RISE       1
I__553/I                               CEMux                          0              6464   9038  RISE       1
I__553/O                               CEMux                        603              7067   9038  RISE       1
p.count_4_LC_13_11_4/ce                LogicCell40_SEQ_MODE_1000      0              7067   9038  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_4_LC_13_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : p.count_3_LC_13_11_3/ce
Capture Clock    : p.count_3_LC_13_11_3/clk
Setup Constraint : 13190p
Path slack       : 9038p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16105

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3612
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7067
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   9038  RISE       2
I__611/I                               LocalMux                       0              3455   9038  RISE       1
I__611/O                               LocalMux                     330              3785   9038  RISE       1
I__612/I                               InMux                          0              3785   9038  RISE       1
I__612/O                               InMux                        259              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/in0     LogicCell40_SEQ_MODE_0000      0              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/lcout   LogicCell40_SEQ_MODE_0000    449              4493   9038  RISE       2
I__595/I                               LocalMux                       0              4493   9038  RISE       1
I__595/O                               LocalMux                     330              4823   9038  RISE       1
I__596/I                               InMux                          0              4823   9038  RISE       1
I__596/O                               InMux                        259              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/in1    LogicCell40_SEQ_MODE_0000      0              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              5482   9038  RISE       9
I__549/I                               Odrv4                          0              5482   9038  RISE       1
I__549/O                               Odrv4                        351              5833   9038  RISE       1
I__551/I                               Span4Mux_h                     0              5833   9038  RISE       1
I__551/O                               Span4Mux_h                   302              6134   9038  RISE       1
I__552/I                               LocalMux                       0              6134   9038  RISE       1
I__552/O                               LocalMux                     330              6464   9038  RISE       1
I__553/I                               CEMux                          0              6464   9038  RISE       1
I__553/O                               CEMux                        603              7067   9038  RISE       1
p.count_3_LC_13_11_3/ce                LogicCell40_SEQ_MODE_1000      0              7067   9038  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_3_LC_13_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : p.count_2_LC_13_11_2/ce
Capture Clock    : p.count_2_LC_13_11_2/clk
Setup Constraint : 13190p
Path slack       : 9038p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16105

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3612
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7067
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   9038  RISE       2
I__611/I                               LocalMux                       0              3455   9038  RISE       1
I__611/O                               LocalMux                     330              3785   9038  RISE       1
I__612/I                               InMux                          0              3785   9038  RISE       1
I__612/O                               InMux                        259              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/in0     LogicCell40_SEQ_MODE_0000      0              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/lcout   LogicCell40_SEQ_MODE_0000    449              4493   9038  RISE       2
I__595/I                               LocalMux                       0              4493   9038  RISE       1
I__595/O                               LocalMux                     330              4823   9038  RISE       1
I__596/I                               InMux                          0              4823   9038  RISE       1
I__596/O                               InMux                        259              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/in1    LogicCell40_SEQ_MODE_0000      0              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              5482   9038  RISE       9
I__549/I                               Odrv4                          0              5482   9038  RISE       1
I__549/O                               Odrv4                        351              5833   9038  RISE       1
I__551/I                               Span4Mux_h                     0              5833   9038  RISE       1
I__551/O                               Span4Mux_h                   302              6134   9038  RISE       1
I__552/I                               LocalMux                       0              6134   9038  RISE       1
I__552/O                               LocalMux                     330              6464   9038  RISE       1
I__553/I                               CEMux                          0              6464   9038  RISE       1
I__553/O                               CEMux                        603              7067   9038  RISE       1
p.count_2_LC_13_11_2/ce                LogicCell40_SEQ_MODE_1000      0              7067   9038  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_2_LC_13_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : p.count_1_LC_13_11_1/ce
Capture Clock    : p.count_1_LC_13_11_1/clk
Setup Constraint : 13190p
Path slack       : 9038p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16105

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3612
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7067
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   9038  RISE       2
I__611/I                               LocalMux                       0              3455   9038  RISE       1
I__611/O                               LocalMux                     330              3785   9038  RISE       1
I__612/I                               InMux                          0              3785   9038  RISE       1
I__612/O                               InMux                        259              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/in0     LogicCell40_SEQ_MODE_0000      0              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/lcout   LogicCell40_SEQ_MODE_0000    449              4493   9038  RISE       2
I__595/I                               LocalMux                       0              4493   9038  RISE       1
I__595/O                               LocalMux                     330              4823   9038  RISE       1
I__596/I                               InMux                          0              4823   9038  RISE       1
I__596/O                               InMux                        259              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/in1    LogicCell40_SEQ_MODE_0000      0              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              5482   9038  RISE       9
I__549/I                               Odrv4                          0              5482   9038  RISE       1
I__549/O                               Odrv4                        351              5833   9038  RISE       1
I__551/I                               Span4Mux_h                     0              5833   9038  RISE       1
I__551/O                               Span4Mux_h                   302              6134   9038  RISE       1
I__552/I                               LocalMux                       0              6134   9038  RISE       1
I__552/O                               LocalMux                     330              6464   9038  RISE       1
I__553/I                               CEMux                          0              6464   9038  RISE       1
I__553/O                               CEMux                        603              7067   9038  RISE       1
p.count_1_LC_13_11_1/ce                LogicCell40_SEQ_MODE_1000      0              7067   9038  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_1_LC_13_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : p.count_0_LC_13_11_0/ce
Capture Clock    : p.count_0_LC_13_11_0/clk
Setup Constraint : 13190p
Path slack       : 9038p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    16105

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3612
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7067
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   9038  RISE       2
I__611/I                               LocalMux                       0              3455   9038  RISE       1
I__611/O                               LocalMux                     330              3785   9038  RISE       1
I__612/I                               InMux                          0              3785   9038  RISE       1
I__612/O                               InMux                        259              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/in0     LogicCell40_SEQ_MODE_0000      0              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/lcout   LogicCell40_SEQ_MODE_0000    449              4493   9038  RISE       2
I__595/I                               LocalMux                       0              4493   9038  RISE       1
I__595/O                               LocalMux                     330              4823   9038  RISE       1
I__596/I                               InMux                          0              4823   9038  RISE       1
I__596/O                               InMux                        259              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/in1    LogicCell40_SEQ_MODE_0000      0              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              5482   9038  RISE       9
I__549/I                               Odrv4                          0              5482   9038  RISE       1
I__549/O                               Odrv4                        351              5833   9038  RISE       1
I__551/I                               Span4Mux_h                     0              5833   9038  RISE       1
I__551/O                               Span4Mux_h                   302              6134   9038  RISE       1
I__552/I                               LocalMux                       0              6134   9038  RISE       1
I__552/O                               LocalMux                     330              6464   9038  RISE       1
I__553/I                               CEMux                          0              6464   9038  RISE       1
I__553/O                               CEMux                        603              7067   9038  RISE       1
p.count_0_LC_13_11_0/ce                LogicCell40_SEQ_MODE_1000      0              7067   9038  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_0_LC_13_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_11_LC_9_13_2/lcout
Path End         : duty_0_LC_10_11_3/in2
Capture Clock    : duty_0_LC_10_11_3/clk
Setup Constraint : 13190p
Path slack       : 9262p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3016
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6471
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_11_LC_9_13_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   7123  RISE       3
I__210/I                             Odrv4                          0              3455   7123  RISE       1
I__210/O                             Odrv4                        351              3806   7123  RISE       1
I__212/I                             LocalMux                       0              3806   7123  RISE       1
I__212/O                             LocalMux                     330              4136   7123  RISE       1
I__214/I                             InMux                          0              4136   7123  RISE       1
I__214/O                             InMux                        259              4395   7123  RISE       1
d1.count_RNI5QJP_11_LC_9_11_0/in0    LogicCell40_SEQ_MODE_0000      0              4395   7123  RISE       1
d1.count_RNI5QJP_11_LC_9_11_0/lcout  LogicCell40_SEQ_MODE_0000    449              4844   7123  RISE       1
I__130/I                             LocalMux                       0              4844   7123  RISE       1
I__130/O                             LocalMux                     330              5174   7123  RISE       1
I__131/I                             InMux                          0              5174   7123  RISE       1
I__131/O                             InMux                        259              5433   7123  RISE       1
d1.count_RNI5P873_7_LC_9_11_3/in0    LogicCell40_SEQ_MODE_0000      0              5433   7123  RISE       1
d1.count_RNI5P873_7_LC_9_11_3/lcout  LogicCell40_SEQ_MODE_0000    449              5882   7123  RISE       3
I__266/I                             LocalMux                       0              5882   7123  RISE       1
I__266/O                             LocalMux                     330              6211   7123  RISE       1
I__269/I                             InMux                          0              6211   9262  RISE       1
I__269/O                             InMux                        259              6471   9262  RISE       1
I__270/I                             CascadeMux                     0              6471   9262  RISE       1
I__270/O                             CascadeMux                     0              6471   9262  RISE       1
duty_0_LC_10_11_3/in2                LogicCell40_SEQ_MODE_1000      0              6471   9262  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
duty_0_LC_10_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_13_11_0/lcout
Path End         : p.PWM_PIN_LC_12_12_0/in3
Capture Clock    : p.PWM_PIN_LC_12_12_0/clk
Setup Constraint : 13190p
Path slack       : 9284p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3093
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6548
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_0_LC_13_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_13_11_0/lcout                   LogicCell40_SEQ_MODE_1000    540              3455   9284  RISE       2
I__485/I                                     LocalMux                       0              3455   9284  RISE       1
I__485/O                                     LocalMux                     330              3785   9284  RISE       1
I__487/I                                     InMux                          0              3785   9284  RISE       1
I__487/O                                     InMux                        259              4044   9284  RISE       1
p.PWM_PIN_2_cry_0_c_inv_LC_12_11_0/in3       LogicCell40_SEQ_MODE_0000      0              4044   9284  RISE       1
p.PWM_PIN_2_cry_0_c_inv_LC_12_11_0/lcout     LogicCell40_SEQ_MODE_0000    316              4360   9284  RISE       1
I__439/I                                     LocalMux                       0              4360   9284  RISE       1
I__439/O                                     LocalMux                     330              4690   9284  RISE       1
I__440/I                                     InMux                          0              4690   9284  RISE       1
I__440/O                                     InMux                        259              4949   9284  RISE       1
p.PWM_PIN_2_cry_0_c_inv_LC_12_11_0/in1       LogicCell40_SEQ_MODE_0000      0              4949   9284  RISE       1
p.PWM_PIN_2_cry_0_c_inv_LC_12_11_0/carryout  LogicCell40_SEQ_MODE_0000    259              5209   9284  RISE       1
p.PWM_PIN_2_cry_1_c_inv_LC_12_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              5209   9284  RISE       1
p.PWM_PIN_2_cry_1_c_inv_LC_12_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              5335   9284  RISE       1
p.PWM_PIN_2_cry_2_c_inv_LC_12_11_2/carryin   LogicCell40_SEQ_MODE_0000      0              5335   9284  RISE       1
p.PWM_PIN_2_cry_2_c_inv_LC_12_11_2/carryout  LogicCell40_SEQ_MODE_0000    126              5461   9284  RISE       1
p.PWM_PIN_2_cry_3_c_inv_LC_12_11_3/carryin   LogicCell40_SEQ_MODE_0000      0              5461   9284  RISE       1
p.PWM_PIN_2_cry_3_c_inv_LC_12_11_3/carryout  LogicCell40_SEQ_MODE_0000    126              5587   9284  RISE       1
p.PWM_PIN_2_cry_4_c_inv_LC_12_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              5587   9284  RISE       1
p.PWM_PIN_2_cry_4_c_inv_LC_12_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              5714   9284  RISE       1
p.PWM_PIN_2_cry_5_c_inv_LC_12_11_5/carryin   LogicCell40_SEQ_MODE_0000      0              5714   9284  RISE       1
p.PWM_PIN_2_cry_5_c_inv_LC_12_11_5/carryout  LogicCell40_SEQ_MODE_0000    126              5840   9284  RISE       1
p.PWM_PIN_2_cry_6_c_inv_LC_12_11_6/carryin   LogicCell40_SEQ_MODE_0000      0              5840   9284  RISE       1
p.PWM_PIN_2_cry_6_c_inv_LC_12_11_6/carryout  LogicCell40_SEQ_MODE_0000    126              5966   9284  RISE       1
p.PWM_PIN_2_cry_7_c_inv_LC_12_11_7/carryin   LogicCell40_SEQ_MODE_0000      0              5966   9284  RISE       1
p.PWM_PIN_2_cry_7_c_inv_LC_12_11_7/carryout  LogicCell40_SEQ_MODE_0000    126              6092   9284  RISE       1
IN_MUX_bfv_12_12_0_/carryinitin              ICE_CARRY_IN_MUX               0              6092   9284  RISE       1
IN_MUX_bfv_12_12_0_/carryinitout             ICE_CARRY_IN_MUX             196              6289   9284  RISE       1
I__531/I                                     InMux                          0              6289   9284  RISE       1
I__531/O                                     InMux                        259              6548   9284  RISE       1
p.PWM_PIN_LC_12_12_0/in3                     LogicCell40_SEQ_MODE_1000      0              6548   9284  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_16_LC_10_14_7/in3
Capture Clock    : d2.count_16_LC_10_14_7/clk
Setup Constraint : 13190p
Path slack       : 9305p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3072
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d2.count_4_LC_10_13_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d2.count_4_LC_10_13_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d2.count_5_LC_10_13_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d2.count_5_LC_10_13_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d2.count_6_LC_10_13_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d2.count_6_LC_10_13_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d2.count_7_LC_10_13_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d2.count_7_LC_10_13_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d2.count_8_LC_10_13_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d2.count_8_LC_10_13_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d2.count_9_LC_10_14_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d2.count_9_LC_10_14_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
d2.count_10_LC_10_14_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   9305  RISE       1
d2.count_10_LC_10_14_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   9305  RISE       2
d2.count_11_LC_10_14_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   9305  RISE       1
d2.count_11_LC_10_14_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   9305  RISE       2
d2.count_12_LC_10_14_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   9305  RISE       1
d2.count_12_LC_10_14_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   9305  RISE       2
d2.count_13_LC_10_14_4/carryin            LogicCell40_SEQ_MODE_1000      0              5889   9305  RISE       1
d2.count_13_LC_10_14_4/carryout           LogicCell40_SEQ_MODE_1000    126              6015   9305  RISE       2
d2.count_14_LC_10_14_5/carryin            LogicCell40_SEQ_MODE_1000      0              6015   9305  RISE       1
d2.count_14_LC_10_14_5/carryout           LogicCell40_SEQ_MODE_1000    126              6141   9305  RISE       2
d2.count_15_LC_10_14_6/carryin            LogicCell40_SEQ_MODE_1000      0              6141   9305  RISE       1
d2.count_15_LC_10_14_6/carryout           LogicCell40_SEQ_MODE_1000    126              6268   9305  RISE       1
I__329/I                                  InMux                          0              6268   9305  RISE       1
I__329/O                                  InMux                        259              6527   9305  RISE       1
d2.count_16_LC_10_14_7/in3                LogicCell40_SEQ_MODE_1000      0              6527   9305  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_10_14_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_16_LC_9_13_7/in3
Capture Clock    : d1.count_16_LC_9_13_7/clk
Setup Constraint : 13190p
Path slack       : 9305p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3072
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d1.count_4_LC_9_12_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d1.count_4_LC_9_12_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d1.count_5_LC_9_12_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d1.count_5_LC_9_12_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d1.count_6_LC_9_12_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d1.count_6_LC_9_12_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d1.count_7_LC_9_12_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d1.count_7_LC_9_12_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d1.count_8_LC_9_12_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d1.count_8_LC_9_12_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d1.count_9_LC_9_13_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d1.count_9_LC_9_13_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
d1.count_10_LC_9_13_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   9305  RISE       1
d1.count_10_LC_9_13_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   9305  RISE       2
d1.count_11_LC_9_13_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   9305  RISE       1
d1.count_11_LC_9_13_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   9305  RISE       2
d1.count_12_LC_9_13_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   9305  RISE       1
d1.count_12_LC_9_13_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   9305  RISE       2
d1.count_13_LC_9_13_4/carryin            LogicCell40_SEQ_MODE_1000      0              5889   9305  RISE       1
d1.count_13_LC_9_13_4/carryout           LogicCell40_SEQ_MODE_1000    126              6015   9305  RISE       2
d1.count_14_LC_9_13_5/carryin            LogicCell40_SEQ_MODE_1000      0              6015   9305  RISE       1
d1.count_14_LC_9_13_5/carryout           LogicCell40_SEQ_MODE_1000    126              6141   9305  RISE       2
d1.count_15_LC_9_13_6/carryin            LogicCell40_SEQ_MODE_1000      0              6141   9305  RISE       1
d1.count_15_LC_9_13_6/carryout           LogicCell40_SEQ_MODE_1000    126              6268   9305  RISE       1
I__192/I                                 InMux                          0              6268   9305  RISE       1
I__192/O                                 InMux                        259              6527   9305  RISE       1
d1.count_16_LC_9_13_7/in3                LogicCell40_SEQ_MODE_1000      0              6527   9305  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_15_LC_9_13_6/in3
Capture Clock    : d1.count_15_LC_9_13_6/clk
Setup Constraint : 13190p
Path slack       : 9431p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2946
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6401
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d1.count_4_LC_9_12_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d1.count_4_LC_9_12_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d1.count_5_LC_9_12_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d1.count_5_LC_9_12_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d1.count_6_LC_9_12_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d1.count_6_LC_9_12_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d1.count_7_LC_9_12_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d1.count_7_LC_9_12_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d1.count_8_LC_9_12_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d1.count_8_LC_9_12_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d1.count_9_LC_9_13_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d1.count_9_LC_9_13_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
d1.count_10_LC_9_13_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   9305  RISE       1
d1.count_10_LC_9_13_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   9305  RISE       2
d1.count_11_LC_9_13_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   9305  RISE       1
d1.count_11_LC_9_13_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   9305  RISE       2
d1.count_12_LC_9_13_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   9305  RISE       1
d1.count_12_LC_9_13_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   9305  RISE       2
d1.count_13_LC_9_13_4/carryin            LogicCell40_SEQ_MODE_1000      0              5889   9305  RISE       1
d1.count_13_LC_9_13_4/carryout           LogicCell40_SEQ_MODE_1000    126              6015   9305  RISE       2
d1.count_14_LC_9_13_5/carryin            LogicCell40_SEQ_MODE_1000      0              6015   9305  RISE       1
d1.count_14_LC_9_13_5/carryout           LogicCell40_SEQ_MODE_1000    126              6141   9305  RISE       2
I__193/I                                 InMux                          0              6141   9431  RISE       1
I__193/O                                 InMux                        259              6401   9431  RISE       1
d1.count_15_LC_9_13_6/in3                LogicCell40_SEQ_MODE_1000      0              6401   9431  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_15_LC_10_14_6/in3
Capture Clock    : d2.count_15_LC_10_14_6/clk
Setup Constraint : 13190p
Path slack       : 9431p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2946
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6401
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d2.count_4_LC_10_13_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d2.count_4_LC_10_13_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d2.count_5_LC_10_13_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d2.count_5_LC_10_13_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d2.count_6_LC_10_13_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d2.count_6_LC_10_13_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d2.count_7_LC_10_13_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d2.count_7_LC_10_13_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d2.count_8_LC_10_13_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d2.count_8_LC_10_13_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d2.count_9_LC_10_14_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d2.count_9_LC_10_14_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
d2.count_10_LC_10_14_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   9305  RISE       1
d2.count_10_LC_10_14_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   9305  RISE       2
d2.count_11_LC_10_14_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   9305  RISE       1
d2.count_11_LC_10_14_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   9305  RISE       2
d2.count_12_LC_10_14_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   9305  RISE       1
d2.count_12_LC_10_14_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   9305  RISE       2
d2.count_13_LC_10_14_4/carryin            LogicCell40_SEQ_MODE_1000      0              5889   9305  RISE       1
d2.count_13_LC_10_14_4/carryout           LogicCell40_SEQ_MODE_1000    126              6015   9305  RISE       2
d2.count_14_LC_10_14_5/carryin            LogicCell40_SEQ_MODE_1000      0              6015   9305  RISE       1
d2.count_14_LC_10_14_5/carryout           LogicCell40_SEQ_MODE_1000    126              6141   9305  RISE       2
I__330/I                                  InMux                          0              6141   9431  RISE       1
I__330/O                                  InMux                        259              6401   9431  RISE       1
d2.count_15_LC_10_14_6/in3                LogicCell40_SEQ_MODE_1000      0              6401   9431  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_10_14_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_14_LC_9_13_5/in3
Capture Clock    : d1.count_14_LC_9_13_5/clk
Setup Constraint : 13190p
Path slack       : 9557p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2820
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6275
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d1.count_4_LC_9_12_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d1.count_4_LC_9_12_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d1.count_5_LC_9_12_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d1.count_5_LC_9_12_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d1.count_6_LC_9_12_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d1.count_6_LC_9_12_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d1.count_7_LC_9_12_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d1.count_7_LC_9_12_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d1.count_8_LC_9_12_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d1.count_8_LC_9_12_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d1.count_9_LC_9_13_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d1.count_9_LC_9_13_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
d1.count_10_LC_9_13_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   9305  RISE       1
d1.count_10_LC_9_13_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   9305  RISE       2
d1.count_11_LC_9_13_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   9305  RISE       1
d1.count_11_LC_9_13_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   9305  RISE       2
d1.count_12_LC_9_13_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   9305  RISE       1
d1.count_12_LC_9_13_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   9305  RISE       2
d1.count_13_LC_9_13_4/carryin            LogicCell40_SEQ_MODE_1000      0              5889   9305  RISE       1
d1.count_13_LC_9_13_4/carryout           LogicCell40_SEQ_MODE_1000    126              6015   9305  RISE       2
I__199/I                                 InMux                          0              6015   9557  RISE       1
I__199/O                                 InMux                        259              6275   9557  RISE       1
d1.count_14_LC_9_13_5/in3                LogicCell40_SEQ_MODE_1000      0              6275   9557  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_14_LC_10_14_5/in3
Capture Clock    : d2.count_14_LC_10_14_5/clk
Setup Constraint : 13190p
Path slack       : 9557p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2820
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6275
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d2.count_4_LC_10_13_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d2.count_4_LC_10_13_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d2.count_5_LC_10_13_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d2.count_5_LC_10_13_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d2.count_6_LC_10_13_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d2.count_6_LC_10_13_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d2.count_7_LC_10_13_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d2.count_7_LC_10_13_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d2.count_8_LC_10_13_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d2.count_8_LC_10_13_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d2.count_9_LC_10_14_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d2.count_9_LC_10_14_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
d2.count_10_LC_10_14_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   9305  RISE       1
d2.count_10_LC_10_14_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   9305  RISE       2
d2.count_11_LC_10_14_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   9305  RISE       1
d2.count_11_LC_10_14_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   9305  RISE       2
d2.count_12_LC_10_14_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   9305  RISE       1
d2.count_12_LC_10_14_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   9305  RISE       2
d2.count_13_LC_10_14_4/carryin            LogicCell40_SEQ_MODE_1000      0              5889   9305  RISE       1
d2.count_13_LC_10_14_4/carryout           LogicCell40_SEQ_MODE_1000    126              6015   9305  RISE       2
I__331/I                                  InMux                          0              6015   9557  RISE       1
I__331/O                                  InMux                        259              6275   9557  RISE       1
d2.count_14_LC_10_14_5/in3                LogicCell40_SEQ_MODE_1000      0              6275   9557  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_10_14_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : p.PWM_PIN_LC_12_12_0/in0
Capture Clock    : p.PWM_PIN_LC_12_12_0/clk
Setup Constraint : 13190p
Path slack       : 9564p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15635

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2616
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6071
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   9038  RISE       2
I__611/I                               LocalMux                       0              3455   9038  RISE       1
I__611/O                               LocalMux                     330              3785   9038  RISE       1
I__612/I                               InMux                          0              3785   9038  RISE       1
I__612/O                               InMux                        259              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/in0     LogicCell40_SEQ_MODE_0000      0              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/lcout   LogicCell40_SEQ_MODE_0000    449              4493   9038  RISE       2
I__595/I                               LocalMux                       0              4493   9038  RISE       1
I__595/O                               LocalMux                     330              4823   9038  RISE       1
I__596/I                               InMux                          0              4823   9038  RISE       1
I__596/O                               InMux                        259              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/in1    LogicCell40_SEQ_MODE_0000      0              5082   9038  RISE       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              5482   9038  RISE       9
I__548/I                               LocalMux                       0              5482   9564  RISE       1
I__548/O                               LocalMux                     330              5812   9564  RISE       1
I__550/I                               InMux                          0              5812   9564  RISE       1
I__550/O                               InMux                        259              6071   9564  RISE       1
p.PWM_PIN_LC_12_12_0/in0               LogicCell40_SEQ_MODE_1000      0              6071   9564  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_7_LC_13_11_7/in3
Capture Clock    : p.count_7_LC_13_11_7/clk
Setup Constraint : 13190p
Path slack       : 9635p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2742
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6197
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   9634  RISE       4
I__554/I                              LocalMux                       0              3455   9634  RISE       1
I__554/O                              LocalMux                     330              3785   9634  RISE       1
I__556/I                              InMux                          0              3785   9634  RISE       1
I__556/O                              InMux                        259              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              4360   9634  RISE       2
I__560/I                              LocalMux                       0              4360   9634  RISE       1
I__560/O                              LocalMux                     330              4690   9634  RISE       1
I__562/I                              InMux                          0              4690   9634  RISE       1
I__562/O                              InMux                        259              4949   9634  RISE       1
I__564/I                              CascadeMux                     0              4949   9634  RISE       1
I__564/O                              CascadeMux                     0              4949   9634  RISE       1
p.count_0_LC_13_11_0/in2              LogicCell40_SEQ_MODE_1000      0              4949   9634  RISE       1
p.count_0_LC_13_11_0/carryout         LogicCell40_SEQ_MODE_1000    231              5181   9634  RISE       2
p.count_1_LC_13_11_1/carryin          LogicCell40_SEQ_MODE_1000      0              5181   9634  RISE       1
p.count_1_LC_13_11_1/carryout         LogicCell40_SEQ_MODE_1000    126              5307   9634  RISE       2
p.count_2_LC_13_11_2/carryin          LogicCell40_SEQ_MODE_1000      0              5307   9634  RISE       1
p.count_2_LC_13_11_2/carryout         LogicCell40_SEQ_MODE_1000    126              5433   9634  RISE       2
p.count_3_LC_13_11_3/carryin          LogicCell40_SEQ_MODE_1000      0              5433   9634  RISE       1
p.count_3_LC_13_11_3/carryout         LogicCell40_SEQ_MODE_1000    126              5559   9634  RISE       2
p.count_4_LC_13_11_4/carryin          LogicCell40_SEQ_MODE_1000      0              5559   9634  RISE       1
p.count_4_LC_13_11_4/carryout         LogicCell40_SEQ_MODE_1000    126              5685   9634  RISE       2
p.count_5_LC_13_11_5/carryin          LogicCell40_SEQ_MODE_1000      0              5685   9634  RISE       1
p.count_5_LC_13_11_5/carryout         LogicCell40_SEQ_MODE_1000    126              5812   9634  RISE       2
p.count_6_LC_13_11_6/carryin          LogicCell40_SEQ_MODE_1000      0              5812   9634  RISE       1
p.count_6_LC_13_11_6/carryout         LogicCell40_SEQ_MODE_1000    126              5938   9634  RISE       1
I__569/I                              InMux                          0              5938   9634  RISE       1
I__569/O                              InMux                        259              6197   9634  RISE       1
p.count_7_LC_13_11_7/in3              LogicCell40_SEQ_MODE_1000      0              6197   9634  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_7_LC_13_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_13_LC_9_13_4/in3
Capture Clock    : d1.count_13_LC_9_13_4/clk
Setup Constraint : 13190p
Path slack       : 9684p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2693
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6148
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d1.count_4_LC_9_12_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d1.count_4_LC_9_12_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d1.count_5_LC_9_12_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d1.count_5_LC_9_12_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d1.count_6_LC_9_12_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d1.count_6_LC_9_12_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d1.count_7_LC_9_12_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d1.count_7_LC_9_12_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d1.count_8_LC_9_12_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d1.count_8_LC_9_12_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d1.count_9_LC_9_13_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d1.count_9_LC_9_13_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
d1.count_10_LC_9_13_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   9305  RISE       1
d1.count_10_LC_9_13_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   9305  RISE       2
d1.count_11_LC_9_13_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   9305  RISE       1
d1.count_11_LC_9_13_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   9305  RISE       2
d1.count_12_LC_9_13_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   9305  RISE       1
d1.count_12_LC_9_13_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   9305  RISE       2
I__200/I                                 InMux                          0              5889   9683  RISE       1
I__200/O                                 InMux                        259              6148   9683  RISE       1
d1.count_13_LC_9_13_4/in3                LogicCell40_SEQ_MODE_1000      0              6148   9683  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_13_LC_10_14_4/in3
Capture Clock    : d2.count_13_LC_10_14_4/clk
Setup Constraint : 13190p
Path slack       : 9684p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2693
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6148
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d2.count_4_LC_10_13_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d2.count_4_LC_10_13_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d2.count_5_LC_10_13_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d2.count_5_LC_10_13_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d2.count_6_LC_10_13_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d2.count_6_LC_10_13_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d2.count_7_LC_10_13_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d2.count_7_LC_10_13_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d2.count_8_LC_10_13_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d2.count_8_LC_10_13_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d2.count_9_LC_10_14_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d2.count_9_LC_10_14_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
d2.count_10_LC_10_14_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   9305  RISE       1
d2.count_10_LC_10_14_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   9305  RISE       2
d2.count_11_LC_10_14_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   9305  RISE       1
d2.count_11_LC_10_14_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   9305  RISE       2
d2.count_12_LC_10_14_3/carryin            LogicCell40_SEQ_MODE_1000      0              5763   9305  RISE       1
d2.count_12_LC_10_14_3/carryout           LogicCell40_SEQ_MODE_1000    126              5889   9305  RISE       2
I__332/I                                  InMux                          0              5889   9683  RISE       1
I__332/O                                  InMux                        259              6148   9683  RISE       1
d2.count_13_LC_10_14_4/in3                LogicCell40_SEQ_MODE_1000      0              6148   9683  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_10_14_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_9_12_2/lcout
Path End         : d1.state_LC_9_11_6/in1
Capture Clock    : d1.state_LC_9_11_6/clk
Setup Constraint : 13190p
Path slack       : 9718p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5987
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_9_12_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   7271  RISE       2
I__239/I                             LocalMux                       0              3455   7271  RISE       1
I__239/O                             LocalMux                     330              3785   7271  RISE       1
I__241/I                             InMux                          0              3785   7271  RISE       1
I__241/O                             InMux                        259              4044   7271  RISE       1
d1.count_RNI2PCE_3_LC_10_12_2/in0    LogicCell40_SEQ_MODE_0000      0              4044   7271  RISE       1
d1.count_RNI2PCE_3_LC_10_12_2/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7271  RISE       1
I__224/I                             LocalMux                       0              4493   7271  RISE       1
I__224/O                             LocalMux                     330              4823   7271  RISE       1
I__225/I                             InMux                          0              4823   7271  RISE       1
I__225/O                             InMux                        259              5082   7271  RISE       1
d1.count_RNI23S21_3_LC_9_11_2/in3    LogicCell40_SEQ_MODE_0000      0              5082   7271  RISE       1
d1.count_RNI23S21_3_LC_9_11_2/lcout  LogicCell40_SEQ_MODE_0000    316              5398   9718  RISE       1
I__126/I                             LocalMux                       0              5398   9718  RISE       1
I__126/O                             LocalMux                     330              5728   9718  RISE       1
I__127/I                             InMux                          0              5728   9718  RISE       1
I__127/O                             InMux                        259              5987   9718  RISE       1
d1.state_LC_9_11_6/in1               LogicCell40_SEQ_MODE_1000      0              5987   9718  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_6_LC_13_11_6/in3
Capture Clock    : p.count_6_LC_13_11_6/clk
Setup Constraint : 13190p
Path slack       : 9761p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2616
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6071
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   9634  RISE       4
I__554/I                              LocalMux                       0              3455   9634  RISE       1
I__554/O                              LocalMux                     330              3785   9634  RISE       1
I__556/I                              InMux                          0              3785   9634  RISE       1
I__556/O                              InMux                        259              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              4360   9634  RISE       2
I__560/I                              LocalMux                       0              4360   9634  RISE       1
I__560/O                              LocalMux                     330              4690   9634  RISE       1
I__562/I                              InMux                          0              4690   9634  RISE       1
I__562/O                              InMux                        259              4949   9634  RISE       1
I__564/I                              CascadeMux                     0              4949   9634  RISE       1
I__564/O                              CascadeMux                     0              4949   9634  RISE       1
p.count_0_LC_13_11_0/in2              LogicCell40_SEQ_MODE_1000      0              4949   9634  RISE       1
p.count_0_LC_13_11_0/carryout         LogicCell40_SEQ_MODE_1000    231              5181   9634  RISE       2
p.count_1_LC_13_11_1/carryin          LogicCell40_SEQ_MODE_1000      0              5181   9634  RISE       1
p.count_1_LC_13_11_1/carryout         LogicCell40_SEQ_MODE_1000    126              5307   9634  RISE       2
p.count_2_LC_13_11_2/carryin          LogicCell40_SEQ_MODE_1000      0              5307   9634  RISE       1
p.count_2_LC_13_11_2/carryout         LogicCell40_SEQ_MODE_1000    126              5433   9634  RISE       2
p.count_3_LC_13_11_3/carryin          LogicCell40_SEQ_MODE_1000      0              5433   9634  RISE       1
p.count_3_LC_13_11_3/carryout         LogicCell40_SEQ_MODE_1000    126              5559   9634  RISE       2
p.count_4_LC_13_11_4/carryin          LogicCell40_SEQ_MODE_1000      0              5559   9634  RISE       1
p.count_4_LC_13_11_4/carryout         LogicCell40_SEQ_MODE_1000    126              5685   9634  RISE       2
p.count_5_LC_13_11_5/carryin          LogicCell40_SEQ_MODE_1000      0              5685   9634  RISE       1
p.count_5_LC_13_11_5/carryout         LogicCell40_SEQ_MODE_1000    126              5812   9634  RISE       2
I__570/I                              InMux                          0              5812   9760  RISE       1
I__570/O                              InMux                        259              6071   9760  RISE       1
p.count_6_LC_13_11_6/in3              LogicCell40_SEQ_MODE_1000      0              6071   9760  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_6_LC_13_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_12_LC_9_13_3/in3
Capture Clock    : d1.count_12_LC_9_13_3/clk
Setup Constraint : 13190p
Path slack       : 9810p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2567
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6022
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d1.count_4_LC_9_12_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d1.count_4_LC_9_12_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d1.count_5_LC_9_12_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d1.count_5_LC_9_12_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d1.count_6_LC_9_12_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d1.count_6_LC_9_12_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d1.count_7_LC_9_12_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d1.count_7_LC_9_12_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d1.count_8_LC_9_12_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d1.count_8_LC_9_12_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d1.count_9_LC_9_13_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d1.count_9_LC_9_13_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
d1.count_10_LC_9_13_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   9305  RISE       1
d1.count_10_LC_9_13_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   9305  RISE       2
d1.count_11_LC_9_13_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   9305  RISE       1
d1.count_11_LC_9_13_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   9305  RISE       2
I__201/I                                 InMux                          0              5763   9810  RISE       1
I__201/O                                 InMux                        259              6022   9810  RISE       1
d1.count_12_LC_9_13_3/in3                LogicCell40_SEQ_MODE_1000      0              6022   9810  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_12_LC_10_14_3/in3
Capture Clock    : d2.count_12_LC_10_14_3/clk
Setup Constraint : 13190p
Path slack       : 9810p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2567
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6022
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d2.count_4_LC_10_13_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d2.count_4_LC_10_13_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d2.count_5_LC_10_13_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d2.count_5_LC_10_13_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d2.count_6_LC_10_13_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d2.count_6_LC_10_13_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d2.count_7_LC_10_13_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d2.count_7_LC_10_13_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d2.count_8_LC_10_13_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d2.count_8_LC_10_13_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d2.count_9_LC_10_14_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d2.count_9_LC_10_14_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
d2.count_10_LC_10_14_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   9305  RISE       1
d2.count_10_LC_10_14_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   9305  RISE       2
d2.count_11_LC_10_14_2/carryin            LogicCell40_SEQ_MODE_1000      0              5636   9305  RISE       1
d2.count_11_LC_10_14_2/carryout           LogicCell40_SEQ_MODE_1000    126              5763   9305  RISE       2
I__333/I                                  InMux                          0              5763   9810  RISE       1
I__333/O                                  InMux                        259              6022   9810  RISE       1
d2.count_12_LC_10_14_3/in3                LogicCell40_SEQ_MODE_1000      0              6022   9810  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_5_LC_13_11_5/in3
Capture Clock    : p.count_5_LC_13_11_5/clk
Setup Constraint : 13190p
Path slack       : 9887p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2490
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5945
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   9634  RISE       4
I__554/I                              LocalMux                       0              3455   9634  RISE       1
I__554/O                              LocalMux                     330              3785   9634  RISE       1
I__556/I                              InMux                          0              3785   9634  RISE       1
I__556/O                              InMux                        259              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              4360   9634  RISE       2
I__560/I                              LocalMux                       0              4360   9634  RISE       1
I__560/O                              LocalMux                     330              4690   9634  RISE       1
I__562/I                              InMux                          0              4690   9634  RISE       1
I__562/O                              InMux                        259              4949   9634  RISE       1
I__564/I                              CascadeMux                     0              4949   9634  RISE       1
I__564/O                              CascadeMux                     0              4949   9634  RISE       1
p.count_0_LC_13_11_0/in2              LogicCell40_SEQ_MODE_1000      0              4949   9634  RISE       1
p.count_0_LC_13_11_0/carryout         LogicCell40_SEQ_MODE_1000    231              5181   9634  RISE       2
p.count_1_LC_13_11_1/carryin          LogicCell40_SEQ_MODE_1000      0              5181   9634  RISE       1
p.count_1_LC_13_11_1/carryout         LogicCell40_SEQ_MODE_1000    126              5307   9634  RISE       2
p.count_2_LC_13_11_2/carryin          LogicCell40_SEQ_MODE_1000      0              5307   9634  RISE       1
p.count_2_LC_13_11_2/carryout         LogicCell40_SEQ_MODE_1000    126              5433   9634  RISE       2
p.count_3_LC_13_11_3/carryin          LogicCell40_SEQ_MODE_1000      0              5433   9634  RISE       1
p.count_3_LC_13_11_3/carryout         LogicCell40_SEQ_MODE_1000    126              5559   9634  RISE       2
p.count_4_LC_13_11_4/carryin          LogicCell40_SEQ_MODE_1000      0              5559   9634  RISE       1
p.count_4_LC_13_11_4/carryout         LogicCell40_SEQ_MODE_1000    126              5685   9634  RISE       2
I__575/I                              InMux                          0              5685   9887  RISE       1
I__575/O                              InMux                        259              5945   9887  RISE       1
p.count_5_LC_13_11_5/in3              LogicCell40_SEQ_MODE_1000      0              5945   9887  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_5_LC_13_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_11_LC_9_13_2/in3
Capture Clock    : d1.count_11_LC_9_13_2/clk
Setup Constraint : 13190p
Path slack       : 9936p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2441
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5896
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d1.count_4_LC_9_12_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d1.count_4_LC_9_12_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d1.count_5_LC_9_12_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d1.count_5_LC_9_12_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d1.count_6_LC_9_12_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d1.count_6_LC_9_12_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d1.count_7_LC_9_12_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d1.count_7_LC_9_12_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d1.count_8_LC_9_12_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d1.count_8_LC_9_12_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d1.count_9_LC_9_13_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d1.count_9_LC_9_13_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
d1.count_10_LC_9_13_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   9305  RISE       1
d1.count_10_LC_9_13_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   9305  RISE       2
I__209/I                                 InMux                          0              5636   9936  RISE       1
I__209/O                                 InMux                        259              5896   9936  RISE       1
d1.count_11_LC_9_13_2/in3                LogicCell40_SEQ_MODE_1000      0              5896   9936  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_11_LC_10_14_2/in3
Capture Clock    : d2.count_11_LC_10_14_2/clk
Setup Constraint : 13190p
Path slack       : 9936p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2441
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5896
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d2.count_4_LC_10_13_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d2.count_4_LC_10_13_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d2.count_5_LC_10_13_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d2.count_5_LC_10_13_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d2.count_6_LC_10_13_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d2.count_6_LC_10_13_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d2.count_7_LC_10_13_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d2.count_7_LC_10_13_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d2.count_8_LC_10_13_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d2.count_8_LC_10_13_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d2.count_9_LC_10_14_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d2.count_9_LC_10_14_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
d2.count_10_LC_10_14_1/carryin            LogicCell40_SEQ_MODE_1000      0              5510   9305  RISE       1
d2.count_10_LC_10_14_1/carryout           LogicCell40_SEQ_MODE_1000    126              5636   9305  RISE       2
I__334/I                                  InMux                          0              5636   9936  RISE       1
I__334/O                                  InMux                        259              5896   9936  RISE       1
d2.count_11_LC_10_14_2/in3                LogicCell40_SEQ_MODE_1000      0              5896   9936  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_10_14_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_4_LC_13_11_4/in3
Capture Clock    : p.count_4_LC_13_11_4/clk
Setup Constraint : 13190p
Path slack       : 10013p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2364
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   9634  RISE       4
I__554/I                              LocalMux                       0              3455   9634  RISE       1
I__554/O                              LocalMux                     330              3785   9634  RISE       1
I__556/I                              InMux                          0              3785   9634  RISE       1
I__556/O                              InMux                        259              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              4360   9634  RISE       2
I__560/I                              LocalMux                       0              4360   9634  RISE       1
I__560/O                              LocalMux                     330              4690   9634  RISE       1
I__562/I                              InMux                          0              4690   9634  RISE       1
I__562/O                              InMux                        259              4949   9634  RISE       1
I__564/I                              CascadeMux                     0              4949   9634  RISE       1
I__564/O                              CascadeMux                     0              4949   9634  RISE       1
p.count_0_LC_13_11_0/in2              LogicCell40_SEQ_MODE_1000      0              4949   9634  RISE       1
p.count_0_LC_13_11_0/carryout         LogicCell40_SEQ_MODE_1000    231              5181   9634  RISE       2
p.count_1_LC_13_11_1/carryin          LogicCell40_SEQ_MODE_1000      0              5181   9634  RISE       1
p.count_1_LC_13_11_1/carryout         LogicCell40_SEQ_MODE_1000    126              5307   9634  RISE       2
p.count_2_LC_13_11_2/carryin          LogicCell40_SEQ_MODE_1000      0              5307   9634  RISE       1
p.count_2_LC_13_11_2/carryout         LogicCell40_SEQ_MODE_1000    126              5433   9634  RISE       2
p.count_3_LC_13_11_3/carryin          LogicCell40_SEQ_MODE_1000      0              5433   9634  RISE       1
p.count_3_LC_13_11_3/carryout         LogicCell40_SEQ_MODE_1000    126              5559   9634  RISE       2
I__580/I                              InMux                          0              5559  10013  RISE       1
I__580/O                              InMux                        259              5819  10013  RISE       1
p.count_4_LC_13_11_4/in3              LogicCell40_SEQ_MODE_1000      0              5819  10013  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_4_LC_13_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_10_LC_9_13_1/in3
Capture Clock    : d1.count_10_LC_9_13_1/clk
Setup Constraint : 13190p
Path slack       : 10062p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2315
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d1.count_4_LC_9_12_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d1.count_4_LC_9_12_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d1.count_5_LC_9_12_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d1.count_5_LC_9_12_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d1.count_6_LC_9_12_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d1.count_6_LC_9_12_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d1.count_7_LC_9_12_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d1.count_7_LC_9_12_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d1.count_8_LC_9_12_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d1.count_8_LC_9_12_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d1.count_9_LC_9_13_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d1.count_9_LC_9_13_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
I__216/I                                 InMux                          0              5510  10062  RISE       1
I__216/O                                 InMux                        259              5770  10062  RISE       1
d1.count_10_LC_9_13_1/in3                LogicCell40_SEQ_MODE_1000      0              5770  10062  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_10_LC_10_14_1/in3
Capture Clock    : d2.count_10_LC_10_14_1/clk
Setup Constraint : 13190p
Path slack       : 10062p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2315
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d2.count_4_LC_10_13_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d2.count_4_LC_10_13_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d2.count_5_LC_10_13_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d2.count_5_LC_10_13_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d2.count_6_LC_10_13_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d2.count_6_LC_10_13_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d2.count_7_LC_10_13_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d2.count_7_LC_10_13_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d2.count_8_LC_10_13_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d2.count_8_LC_10_13_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
d2.count_9_LC_10_14_0/carryin             LogicCell40_SEQ_MODE_1000      0              5384   9305  RISE       1
d2.count_9_LC_10_14_0/carryout            LogicCell40_SEQ_MODE_1000    126              5510   9305  RISE       2
I__271/I                                  InMux                          0              5510  10062  RISE       1
I__271/O                                  InMux                        259              5770  10062  RISE       1
d2.count_10_LC_10_14_1/in3                LogicCell40_SEQ_MODE_1000      0              5770  10062  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_10_14_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_3_LC_13_11_3/in3
Capture Clock    : p.count_3_LC_13_11_3/clk
Setup Constraint : 13190p
Path slack       : 10139p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2238
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5693
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   9634  RISE       4
I__554/I                              LocalMux                       0              3455   9634  RISE       1
I__554/O                              LocalMux                     330              3785   9634  RISE       1
I__556/I                              InMux                          0              3785   9634  RISE       1
I__556/O                              InMux                        259              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              4360   9634  RISE       2
I__560/I                              LocalMux                       0              4360   9634  RISE       1
I__560/O                              LocalMux                     330              4690   9634  RISE       1
I__562/I                              InMux                          0              4690   9634  RISE       1
I__562/O                              InMux                        259              4949   9634  RISE       1
I__564/I                              CascadeMux                     0              4949   9634  RISE       1
I__564/O                              CascadeMux                     0              4949   9634  RISE       1
p.count_0_LC_13_11_0/in2              LogicCell40_SEQ_MODE_1000      0              4949   9634  RISE       1
p.count_0_LC_13_11_0/carryout         LogicCell40_SEQ_MODE_1000    231              5181   9634  RISE       2
p.count_1_LC_13_11_1/carryin          LogicCell40_SEQ_MODE_1000      0              5181   9634  RISE       1
p.count_1_LC_13_11_1/carryout         LogicCell40_SEQ_MODE_1000    126              5307   9634  RISE       2
p.count_2_LC_13_11_2/carryin          LogicCell40_SEQ_MODE_1000      0              5307   9634  RISE       1
p.count_2_LC_13_11_2/carryout         LogicCell40_SEQ_MODE_1000    126              5433   9634  RISE       2
I__585/I                              InMux                          0              5433  10139  RISE       1
I__585/O                              InMux                        259              5693  10139  RISE       1
p.count_3_LC_13_11_3/in3              LogicCell40_SEQ_MODE_1000      0              5693  10139  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_3_LC_13_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_9_LC_9_13_0/in3
Capture Clock    : d1.count_9_LC_9_13_0/clk
Setup Constraint : 13190p
Path slack       : 10189p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2188
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d1.count_4_LC_9_12_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d1.count_4_LC_9_12_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d1.count_5_LC_9_12_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d1.count_5_LC_9_12_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d1.count_6_LC_9_12_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d1.count_6_LC_9_12_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d1.count_7_LC_9_12_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d1.count_7_LC_9_12_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d1.count_8_LC_9_12_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d1.count_8_LC_9_12_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_9_13_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
I__137/I                                 InMux                          0              5384  10188  RISE       1
I__137/O                                 InMux                        259              5643  10188  RISE       1
d1.count_9_LC_9_13_0/in3                 LogicCell40_SEQ_MODE_1000      0              5643  10188  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_13_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_9_LC_10_14_0/in3
Capture Clock    : d2.count_9_LC_10_14_0/clk
Setup Constraint : 13190p
Path slack       : 10189p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2188
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d2.count_4_LC_10_13_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d2.count_4_LC_10_13_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d2.count_5_LC_10_13_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d2.count_5_LC_10_13_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d2.count_6_LC_10_13_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d2.count_6_LC_10_13_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d2.count_7_LC_10_13_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d2.count_7_LC_10_13_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
d2.count_8_LC_10_13_7/carryin             LogicCell40_SEQ_MODE_1000      0              5061   9305  RISE       1
d2.count_8_LC_10_13_7/carryout            LogicCell40_SEQ_MODE_1000    126              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitin           ICE_CARRY_IN_MUX               0              5188   9305  RISE       1
IN_MUX_bfv_10_14_0_/carryinitout          ICE_CARRY_IN_MUX             196              5384   9305  RISE       2
I__278/I                                  InMux                          0              5384  10188  RISE       1
I__278/O                                  InMux                        259              5643  10188  RISE       1
d2.count_9_LC_10_14_0/in3                 LogicCell40_SEQ_MODE_1000      0              5643  10188  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_10_14_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_2_LC_13_11_2/in3
Capture Clock    : p.count_2_LC_13_11_2/clk
Setup Constraint : 13190p
Path slack       : 10266p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2111
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5566
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   9634  RISE       4
I__554/I                              LocalMux                       0              3455   9634  RISE       1
I__554/O                              LocalMux                     330              3785   9634  RISE       1
I__556/I                              InMux                          0              3785   9634  RISE       1
I__556/O                              InMux                        259              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              4360   9634  RISE       2
I__560/I                              LocalMux                       0              4360   9634  RISE       1
I__560/O                              LocalMux                     330              4690   9634  RISE       1
I__562/I                              InMux                          0              4690   9634  RISE       1
I__562/O                              InMux                        259              4949   9634  RISE       1
I__564/I                              CascadeMux                     0              4949   9634  RISE       1
I__564/O                              CascadeMux                     0              4949   9634  RISE       1
p.count_0_LC_13_11_0/in2              LogicCell40_SEQ_MODE_1000      0              4949   9634  RISE       1
p.count_0_LC_13_11_0/carryout         LogicCell40_SEQ_MODE_1000    231              5181   9634  RISE       2
p.count_1_LC_13_11_1/carryin          LogicCell40_SEQ_MODE_1000      0              5181   9634  RISE       1
p.count_1_LC_13_11_1/carryout         LogicCell40_SEQ_MODE_1000    126              5307   9634  RISE       2
I__590/I                              InMux                          0              5307  10265  RISE       1
I__590/O                              InMux                        259              5566  10265  RISE       1
p.count_2_LC_13_11_2/in3              LogicCell40_SEQ_MODE_1000      0              5566  10265  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_2_LC_13_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_1_LC_13_11_1/in3
Capture Clock    : p.count_1_LC_13_11_1/clk
Setup Constraint : 13190p
Path slack       : 10392p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1985
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5440
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   9634  RISE       4
I__554/I                              LocalMux                       0              3455   9634  RISE       1
I__554/O                              LocalMux                     330              3785   9634  RISE       1
I__556/I                              InMux                          0              3785   9634  RISE       1
I__556/O                              InMux                        259              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              4360   9634  RISE       2
I__560/I                              LocalMux                       0              4360   9634  RISE       1
I__560/O                              LocalMux                     330              4690   9634  RISE       1
I__562/I                              InMux                          0              4690   9634  RISE       1
I__562/O                              InMux                        259              4949   9634  RISE       1
I__564/I                              CascadeMux                     0              4949   9634  RISE       1
I__564/O                              CascadeMux                     0              4949   9634  RISE       1
p.count_0_LC_13_11_0/in2              LogicCell40_SEQ_MODE_1000      0              4949   9634  RISE       1
p.count_0_LC_13_11_0/carryout         LogicCell40_SEQ_MODE_1000    231              5181   9634  RISE       2
I__480/I                              InMux                          0              5181  10392  RISE       1
I__480/O                              InMux                        259              5440  10392  RISE       1
p.count_1_LC_13_11_1/in3              LogicCell40_SEQ_MODE_1000      0              5440  10392  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_1_LC_13_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_8_LC_9_12_7/in3
Capture Clock    : d1.count_8_LC_9_12_7/clk
Setup Constraint : 13190p
Path slack       : 10511p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1866
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5321
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d1.count_4_LC_9_12_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d1.count_4_LC_9_12_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d1.count_5_LC_9_12_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d1.count_5_LC_9_12_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d1.count_6_LC_9_12_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d1.count_6_LC_9_12_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d1.count_7_LC_9_12_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d1.count_7_LC_9_12_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
I__145/I                                 InMux                          0              5061  10511  RISE       1
I__145/O                                 InMux                        259              5321  10511  RISE       1
d1.count_8_LC_9_12_7/in3                 LogicCell40_SEQ_MODE_1000      0              5321  10511  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_12_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_8_LC_10_13_7/in3
Capture Clock    : d2.count_8_LC_10_13_7/clk
Setup Constraint : 13190p
Path slack       : 10511p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1866
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5321
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d2.count_4_LC_10_13_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d2.count_4_LC_10_13_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d2.count_5_LC_10_13_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d2.count_5_LC_10_13_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d2.count_6_LC_10_13_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d2.count_6_LC_10_13_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
d2.count_7_LC_10_13_6/carryin             LogicCell40_SEQ_MODE_1000      0              4935   9305  RISE       1
d2.count_7_LC_10_13_6/carryout            LogicCell40_SEQ_MODE_1000    126              5061   9305  RISE       2
I__284/I                                  InMux                          0              5061  10511  RISE       1
I__284/O                                  InMux                        259              5321  10511  RISE       1
d2.count_8_LC_10_13_7/in3                 LogicCell40_SEQ_MODE_1000      0              5321  10511  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_10_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.state_LC_9_11_6/in0
Capture Clock    : d1.state_LC_9_11_6/clk
Setup Constraint : 13190p
Path slack       : 10553p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15635

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1627
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout            LogicCell40_SEQ_MODE_1000    540              3455   7523  RISE       4
I__259/I                            LocalMux                       0              3455   7523  RISE       1
I__259/O                            LocalMux                     330              3785   7523  RISE       1
I__262/I                            InMux                          0              3785   7523  RISE       1
I__262/O                            InMux                        259              4044   7523  RISE       1
d1.sync_1_RNI5IAP_LC_10_12_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   7523  RISE       1
d1.sync_1_RNI5IAP_LC_10_12_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7523  RISE       2
I__243/I                            LocalMux                       0              4493   7523  RISE       1
I__243/O                            LocalMux                     330              4823   7523  RISE       1
I__245/I                            InMux                          0              4823  10553  RISE       1
I__245/O                            InMux                        259              5082  10553  RISE       1
d1.state_LC_9_11_6/in0              LogicCell40_SEQ_MODE_1000      0              5082  10553  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : prescaler_6_LC_13_12_0/in1
Capture Clock    : prescaler_6_LC_13_12_0/clk
Setup Constraint : 13190p
Path slack       : 10623p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1627
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   9038  RISE       2
I__611/I                              LocalMux                       0              3455   9038  RISE       1
I__611/O                              LocalMux                     330              3785   9038  RISE       1
I__612/I                              InMux                          0              3785   9038  RISE       1
I__612/O                              InMux                        259              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/in0    LogicCell40_SEQ_MODE_0000      0              4044   9038  RISE       1
prescaler_RNIEVAM_1_LC_14_12_7/lcout  LogicCell40_SEQ_MODE_0000    449              4493   9038  RISE       2
I__595/I                              LocalMux                       0              4493   9038  RISE       1
I__595/O                              LocalMux                     330              4823   9038  RISE       1
I__597/I                              InMux                          0              4823  10623  RISE       1
I__597/O                              InMux                        259              5082  10623  RISE       1
prescaler_6_LC_13_12_0/in1            LogicCell40_SEQ_MODE_1000      0              5082  10623  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_7_LC_9_12_6/in3
Capture Clock    : d1.count_7_LC_9_12_6/clk
Setup Constraint : 13190p
Path slack       : 10637p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1740
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5195
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d1.count_4_LC_9_12_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d1.count_4_LC_9_12_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d1.count_5_LC_9_12_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d1.count_5_LC_9_12_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d1.count_6_LC_9_12_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d1.count_6_LC_9_12_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
I__151/I                                 InMux                          0              4935  10637  RISE       1
I__151/O                                 InMux                        259              5195  10637  RISE       1
d1.count_7_LC_9_12_6/in3                 LogicCell40_SEQ_MODE_1000      0              5195  10637  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_12_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_7_LC_10_13_6/in3
Capture Clock    : d2.count_7_LC_10_13_6/clk
Setup Constraint : 13190p
Path slack       : 10637p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1740
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5195
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d2.count_4_LC_10_13_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d2.count_4_LC_10_13_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d2.count_5_LC_10_13_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d2.count_5_LC_10_13_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
d2.count_6_LC_10_13_5/carryin             LogicCell40_SEQ_MODE_1000      0              4809   9305  RISE       1
d2.count_6_LC_10_13_5/carryout            LogicCell40_SEQ_MODE_1000    126              4935   9305  RISE       2
I__289/I                                  InMux                          0              4935  10637  RISE       1
I__289/O                                  InMux                        259              5195  10637  RISE       1
d2.count_7_LC_10_13_6/in3                 LogicCell40_SEQ_MODE_1000      0              5195  10637  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_10_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_10_LC_9_13_1/lcout
Path End         : d1.state_LC_9_11_6/in2
Capture Clock    : d1.state_LC_9_11_6/clk
Setup Constraint : 13190p
Path slack       : 10651p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1627
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_10_LC_9_13_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   7327  RISE       3
I__217/I                        Odrv4                          0              3455   7327  RISE       1
I__217/O                        Odrv4                        351              3806   7327  RISE       1
I__219/I                        LocalMux                       0              3806   7327  RISE       1
I__219/O                        LocalMux                     330              4136   7327  RISE       1
I__222/I                        InMux                          0              4136  10651  RISE       1
I__222/O                        InMux                        259              4395  10651  RISE       1
d1.state_RNO_1_LC_9_11_4/in1    LogicCell40_SEQ_MODE_0000      0              4395  10651  RISE       1
d1.state_RNO_1_LC_9_11_4/ltout  LogicCell40_SEQ_MODE_0000    379              4774  10651  FALL       1
I__128/I                        CascadeMux                     0              4774  10651  FALL       1
I__128/O                        CascadeMux                     0              4774  10651  FALL       1
d1.state_RNO_0_LC_9_11_5/in2    LogicCell40_SEQ_MODE_0000      0              4774  10651  FALL       1
d1.state_RNO_0_LC_9_11_5/ltout  LogicCell40_SEQ_MODE_0000    309              5082  10651  RISE       1
I__125/I                        CascadeMux                     0              5082  10651  RISE       1
I__125/O                        CascadeMux                     0              5082  10651  RISE       1
d1.state_LC_9_11_6/in2          LogicCell40_SEQ_MODE_1000      0              5082  10651  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_6_LC_9_12_5/in3
Capture Clock    : d1.count_6_LC_9_12_5/clk
Setup Constraint : 13190p
Path slack       : 10764p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1613
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5068
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d1.count_4_LC_9_12_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d1.count_4_LC_9_12_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d1.count_5_LC_9_12_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d1.count_5_LC_9_12_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
I__157/I                                 InMux                          0              4809  10763  RISE       1
I__157/O                                 InMux                        259              5068  10763  RISE       1
d1.count_6_LC_9_12_5/in3                 LogicCell40_SEQ_MODE_1000      0              5068  10763  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_12_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_6_LC_10_13_5/in3
Capture Clock    : d2.count_6_LC_10_13_5/clk
Setup Constraint : 13190p
Path slack       : 10764p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1613
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5068
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d2.count_4_LC_10_13_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d2.count_4_LC_10_13_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
d2.count_5_LC_10_13_4/carryin             LogicCell40_SEQ_MODE_1000      0              4683   9305  RISE       1
d2.count_5_LC_10_13_4/carryout            LogicCell40_SEQ_MODE_1000    126              4809   9305  RISE       2
I__294/I                                  InMux                          0              4809  10763  RISE       1
I__294/O                                  InMux                        259              5068  10763  RISE       1
d2.count_6_LC_10_13_5/in3                 LogicCell40_SEQ_MODE_1000      0              5068  10763  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_10_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_0_LC_13_11_0/in2
Capture Clock    : p.count_0_LC_13_11_0/clk
Setup Constraint : 13190p
Path slack       : 10784p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1494
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   9634  RISE       4
I__554/I                              LocalMux                       0              3455   9634  RISE       1
I__554/O                              LocalMux                     330              3785   9634  RISE       1
I__556/I                              InMux                          0              3785   9634  RISE       1
I__556/O                              InMux                        259              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              4360   9634  RISE       2
I__560/I                              LocalMux                       0              4360   9634  RISE       1
I__560/O                              LocalMux                     330              4690   9634  RISE       1
I__562/I                              InMux                          0              4690   9634  RISE       1
I__562/O                              InMux                        259              4949   9634  RISE       1
I__564/I                              CascadeMux                     0              4949   9634  RISE       1
I__564/O                              CascadeMux                     0              4949   9634  RISE       1
p.count_0_LC_13_11_0/in2              LogicCell40_SEQ_MODE_1000      0              4949  10784  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_0_LC_13_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_0_LC_13_11_0/in3
Capture Clock    : p.count_0_LC_13_11_0/clk
Setup Constraint : 13190p
Path slack       : 10883p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1494
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   9634  RISE       4
I__554/I                              LocalMux                       0              3455   9634  RISE       1
I__554/O                              LocalMux                     330              3785   9634  RISE       1
I__556/I                              InMux                          0              3785   9634  RISE       1
I__556/O                              InMux                        259              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0              4044   9634  RISE       1
prescaler_RNIFRI5_6_LC_13_12_4/lcout  LogicCell40_SEQ_MODE_0000    316              4360   9634  RISE       2
I__561/I                              LocalMux                       0              4360  10883  RISE       1
I__561/O                              LocalMux                     330              4690  10883  RISE       1
I__563/I                              InMux                          0              4690  10883  RISE       1
I__563/O                              InMux                        259              4949  10883  RISE       1
p.count_0_LC_13_11_0/in3              LogicCell40_SEQ_MODE_1000      0              4949  10883  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_0_LC_13_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_0_LC_13_12_7/lcout
Path End         : prescaler_5_LC_14_12_4/in3
Capture Clock    : prescaler_5_LC_14_12_4/clk
Setup Constraint : 13190p
Path slack       : 10890p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1487
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4942
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_0_LC_13_12_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_0_LC_13_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              3455  10027  RISE       5
I__633/I                                 LocalMux                       0              3455  10890  RISE       1
I__633/O                                 LocalMux                     330              3785  10890  RISE       1
I__637/I                                 InMux                          0              3785  10890  RISE       1
I__637/O                                 InMux                        259              4044  10890  RISE       1
prescaler_1_cry_1_c_LC_14_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044  10890  RISE       1
prescaler_1_cry_1_c_LC_14_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304  10890  RISE       2
prescaler_2_LC_14_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4304  10890  RISE       1
prescaler_2_LC_14_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4430  10890  RISE       2
prescaler_3_LC_14_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4430  10890  RISE       1
prescaler_3_LC_14_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4556  10890  RISE       2
prescaler_4_LC_14_12_3/carryin           LogicCell40_SEQ_MODE_1000      0              4556  10890  RISE       1
prescaler_4_LC_14_12_3/carryout          LogicCell40_SEQ_MODE_1000    126              4683  10890  RISE       1
I__646/I                                 InMux                          0              4683  10890  RISE       1
I__646/O                                 InMux                        259              4942  10890  RISE       1
prescaler_5_LC_14_12_4/in3               LogicCell40_SEQ_MODE_1000      0              4942  10890  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_5_LC_14_12_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_5_LC_9_12_4/in3
Capture Clock    : d1.count_5_LC_9_12_4/clk
Setup Constraint : 13190p
Path slack       : 10890p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1487
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4942
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d1.count_4_LC_9_12_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d1.count_4_LC_9_12_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
I__158/I                                 InMux                          0              4683  10890  RISE       1
I__158/O                                 InMux                        259              4942  10890  RISE       1
d1.count_5_LC_9_12_4/in3                 LogicCell40_SEQ_MODE_1000      0              4942  10890  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_12_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_5_LC_10_13_4/in3
Capture Clock    : d2.count_5_LC_10_13_4/clk
Setup Constraint : 13190p
Path slack       : 10890p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1487
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4942
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
d2.count_4_LC_10_13_3/carryin             LogicCell40_SEQ_MODE_1000      0              4556   9305  RISE       1
d2.count_4_LC_10_13_3/carryout            LogicCell40_SEQ_MODE_1000    126              4683   9305  RISE       2
I__300/I                                  InMux                          0              4683  10890  RISE       1
I__300/O                                  InMux                        259              4942  10890  RISE       1
d2.count_5_LC_10_13_4/in3                 LogicCell40_SEQ_MODE_1000      0              4942  10890  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_10_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_4_LC_9_12_3/in3
Capture Clock    : d1.count_4_LC_9_12_3/clk
Setup Constraint : 13190p
Path slack       : 11016p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1361
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4816
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d1.count_3_LC_9_12_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d1.count_3_LC_9_12_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
I__159/I                                 InMux                          0              4556  11016  RISE       1
I__159/O                                 InMux                        259              4816  11016  RISE       1
d1.count_4_LC_9_12_3/in3                 LogicCell40_SEQ_MODE_1000      0              4816  11016  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_12_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_4_LC_10_13_3/in3
Capture Clock    : d2.count_4_LC_10_13_3/clk
Setup Constraint : 13190p
Path slack       : 11016p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1361
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4816
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
d2.count_3_LC_10_13_2/carryin             LogicCell40_SEQ_MODE_1000      0              4430   9305  RISE       1
d2.count_3_LC_10_13_2/carryout            LogicCell40_SEQ_MODE_1000    126              4556   9305  RISE       2
I__305/I                                  InMux                          0              4556  11016  RISE       1
I__305/O                                  InMux                        259              4816  11016  RISE       1
d2.count_4_LC_10_13_3/in3                 LogicCell40_SEQ_MODE_1000      0              4816  11016  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_10_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_0_LC_13_12_7/lcout
Path End         : prescaler_4_LC_14_12_3/in3
Capture Clock    : prescaler_4_LC_14_12_3/clk
Setup Constraint : 13190p
Path slack       : 11016p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1361
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4816
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_0_LC_13_12_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_0_LC_13_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              3455  10027  RISE       5
I__633/I                                 LocalMux                       0              3455  10890  RISE       1
I__633/O                                 LocalMux                     330              3785  10890  RISE       1
I__637/I                                 InMux                          0              3785  10890  RISE       1
I__637/O                                 InMux                        259              4044  10890  RISE       1
prescaler_1_cry_1_c_LC_14_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044  10890  RISE       1
prescaler_1_cry_1_c_LC_14_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304  10890  RISE       2
prescaler_2_LC_14_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4304  10890  RISE       1
prescaler_2_LC_14_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4430  10890  RISE       2
prescaler_3_LC_14_12_2/carryin           LogicCell40_SEQ_MODE_1000      0              4430  10890  RISE       1
prescaler_3_LC_14_12_2/carryout          LogicCell40_SEQ_MODE_1000    126              4556  10890  RISE       2
I__647/I                                 InMux                          0              4556  11016  RISE       1
I__647/O                                 InMux                        259              4816  11016  RISE       1
prescaler_4_LC_14_12_3/in3               LogicCell40_SEQ_MODE_1000      0              4816  11016  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_4_LC_14_12_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_3_LC_9_12_2/in3
Capture Clock    : d1.count_3_LC_9_12_2/clk
Setup Constraint : 13190p
Path slack       : 11142p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1235
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
I__160/I                                 InMux                          0              4430  11142  RISE       1
I__160/O                                 InMux                        259              4690  11142  RISE       1
d1.count_3_LC_9_12_2/in3                 LogicCell40_SEQ_MODE_1000      0              4690  11142  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_3_LC_10_13_2/in3
Capture Clock    : d2.count_3_LC_10_13_2/clk
Setup Constraint : 13190p
Path slack       : 11142p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1235
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4304   9305  RISE       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    126              4430   9305  RISE       2
I__310/I                                  InMux                          0              4430  11142  RISE       1
I__310/O                                  InMux                        259              4690  11142  RISE       1
d2.count_3_LC_10_13_2/in3                 LogicCell40_SEQ_MODE_1000      0              4690  11142  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_10_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_0_LC_13_12_7/lcout
Path End         : prescaler_3_LC_14_12_2/in3
Capture Clock    : prescaler_3_LC_14_12_2/clk
Setup Constraint : 13190p
Path slack       : 11142p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1235
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_0_LC_13_12_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_0_LC_13_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              3455  10027  RISE       5
I__633/I                                 LocalMux                       0              3455  10890  RISE       1
I__633/O                                 LocalMux                     330              3785  10890  RISE       1
I__637/I                                 InMux                          0              3785  10890  RISE       1
I__637/O                                 InMux                        259              4044  10890  RISE       1
prescaler_1_cry_1_c_LC_14_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044  10890  RISE       1
prescaler_1_cry_1_c_LC_14_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304  10890  RISE       2
prescaler_2_LC_14_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4304  10890  RISE       1
prescaler_2_LC_14_12_1/carryout          LogicCell40_SEQ_MODE_1000    126              4430  10890  RISE       2
I__648/I                                 InMux                          0              4430  11142  RISE       1
I__648/O                                 InMux                        259              4690  11142  RISE       1
prescaler_3_LC_14_12_2/in3               LogicCell40_SEQ_MODE_1000      0              4690  11142  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_2_LC_9_12_1/in3
Capture Clock    : d1.count_2_LC_9_12_1/clk
Setup Constraint : 13190p
Path slack       : 11269p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1108
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4563
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__176/I                                 LocalMux                       0              3455   9305  RISE       1
I__176/O                                 LocalMux                     330              3785   9305  RISE       1
I__179/I                                 InMux                          0              3785   9305  RISE       1
I__179/O                                 InMux                        259              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
I__161/I                                 InMux                          0              4304  11268  RISE       1
I__161/O                                 InMux                        259              4563  11268  RISE       1
d1.count_2_LC_9_12_1/in3                 LogicCell40_SEQ_MODE_1000      0              4563  11268  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_12_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_2_LC_10_13_1/in3
Capture Clock    : d2.count_2_LC_10_13_1/clk
Setup Constraint : 13190p
Path slack       : 11269p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1108
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4563
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__367/I                                  LocalMux                       0              3455   9305  RISE       1
I__367/O                                  LocalMux                     330              3785   9305  RISE       1
I__371/I                                  InMux                          0              3785   9305  RISE       1
I__371/O                                  InMux                        259              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   9305  RISE       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   9305  RISE       2
I__315/I                                  InMux                          0              4304  11268  RISE       1
I__315/O                                  InMux                        259              4563  11268  RISE       1
d2.count_2_LC_10_13_1/in3                 LogicCell40_SEQ_MODE_1000      0              4563  11268  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_10_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_0_LC_13_12_7/lcout
Path End         : prescaler_2_LC_14_12_1/in3
Capture Clock    : prescaler_2_LC_14_12_1/clk
Setup Constraint : 13190p
Path slack       : 11269p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1108
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4563
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_0_LC_13_12_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_0_LC_13_12_7/lcout             LogicCell40_SEQ_MODE_1000    540              3455  10027  RISE       5
I__633/I                                 LocalMux                       0              3455  10890  RISE       1
I__633/O                                 LocalMux                     330              3785  10890  RISE       1
I__637/I                                 InMux                          0              3785  10890  RISE       1
I__637/O                                 InMux                        259              4044  10890  RISE       1
prescaler_1_cry_1_c_LC_14_12_0/in1       LogicCell40_SEQ_MODE_0000      0              4044  10890  RISE       1
prescaler_1_cry_1_c_LC_14_12_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304  10890  RISE       2
I__649/I                                 InMux                          0              4304  11268  RISE       1
I__649/O                                 InMux                        259              4563  11268  RISE       1
prescaler_2_LC_14_12_1/in3               LogicCell40_SEQ_MODE_1000      0              4563  11268  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_2_LC_14_12_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_0_LC_13_10_7/lcout
Path End         : d2.sync_1_LC_12_12_2/in3
Capture Clock    : d2.sync_1_LC_12_12_2/clk
Setup Constraint : 13190p
Path slack       : 11437p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 940
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__629/I                                          ClkMux                         0              2607  RISE       1
I__629/O                                          ClkMux                       309              2915  RISE       1
d2.sync_0_LC_13_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_0_LC_13_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455  11437  RISE       1
I__489/I                    Odrv4                          0              3455  11437  RISE       1
I__489/O                    Odrv4                        351              3806  11437  RISE       1
I__490/I                    LocalMux                       0              3806  11437  RISE       1
I__490/O                    LocalMux                     330              4136  11437  RISE       1
I__491/I                    InMux                          0              4136  11437  RISE       1
I__491/O                    InMux                        259              4395  11437  RISE       1
d2.sync_1_LC_12_12_2/in3    LogicCell40_SEQ_MODE_1000      0              4395  11437  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_1_LC_14_12_6/lcout
Path End         : prescaler_1_LC_14_12_6/in0
Capture Clock    : prescaler_1_LC_14_12_6/clk
Setup Constraint : 13190p
Path slack       : 11591p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15635

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_1_LC_14_12_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_1_LC_14_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9171  RISE       3
I__598/I                      LocalMux                       0              3455   9171  RISE       1
I__598/O                      LocalMux                     330              3785   9171  RISE       1
I__601/I                      InMux                          0              3785  11591  RISE       1
I__601/O                      InMux                        259              4044  11591  RISE       1
prescaler_1_LC_14_12_6/in0    LogicCell40_SEQ_MODE_1000      0              4044  11591  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_1_LC_14_12_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.state_LC_11_12_1/in0
Capture Clock    : d2.state_LC_11_12_1/clk
Setup Constraint : 13190p
Path slack       : 11591p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15635

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8049  RISE      10
I__501/I                   LocalMux                       0              3455   8049  RISE       1
I__501/O                   LocalMux                     330              3785   8049  RISE       1
I__511/I                   InMux                          0              3785  11591  RISE       1
I__511/O                   InMux                        259              4044  11591  RISE       1
d2.state_LC_11_12_1/in0    LogicCell40_SEQ_MODE_1000      0              4044  11591  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_8_11_0/lcout
Path End         : d1.count_1_LC_8_11_3/in0
Capture Clock    : d1.count_1_LC_8_11_3/clk
Setup Constraint : 13190p
Path slack       : 11591p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15635

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_8_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7523  RISE       5
I__168/I                    LocalMux                       0              3455  11591  RISE       1
I__168/O                    LocalMux                     330              3785  11591  RISE       1
I__173/I                    InMux                          0              3785  11591  RISE       1
I__173/O                    InMux                        259              4044  11591  RISE       1
d1.count_1_LC_8_11_3/in0    LogicCell40_SEQ_MODE_1000      0              4044  11591  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_1_LC_11_13_4/in0
Capture Clock    : d2.count_1_LC_11_13_4/clk
Setup Constraint : 13190p
Path slack       : 11591p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15635

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__366/I                     LocalMux                       0              3455   6990  RISE       1
I__366/O                     LocalMux                     330              3785   6990  RISE       1
I__370/I                     InMux                          0              3785  11591  RISE       1
I__370/O                     InMux                        259              4044  11591  RISE       1
d2.count_1_LC_11_13_4/in0    LogicCell40_SEQ_MODE_1000      0              4044  11591  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_11_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : duty_7_LC_11_11_7/in0
Capture Clock    : duty_7_LC_11_11_7/clk
Setup Constraint : 13190p
Path slack       : 11591p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15635

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8049  RISE      10
I__504/I                   LocalMux                       0              3455  11591  RISE       1
I__504/O                   LocalMux                     330              3785  11591  RISE       1
I__514/I                   InMux                          0              3785  11591  RISE       1
I__514/O                   InMux                        259              4044  11591  RISE       1
duty_7_LC_11_11_7/in0      LogicCell40_SEQ_MODE_1000      0              4044  11591  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_0_LC_13_12_7/lcout
Path End         : prescaler_6_LC_13_12_0/in0
Capture Clock    : prescaler_6_LC_13_12_0/clk
Setup Constraint : 13190p
Path slack       : 11591p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -470
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15635

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_0_LC_13_12_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_0_LC_13_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10027  RISE       5
I__632/I                      LocalMux                       0              3455  10027  RISE       1
I__632/O                      LocalMux                     330              3785  10027  RISE       1
I__636/I                      InMux                          0              3785  11591  RISE       1
I__636/O                      InMux                        259              4044  11591  RISE       1
prescaler_6_LC_13_12_0/in0    LogicCell40_SEQ_MODE_1000      0              4044  11591  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_5_LC_14_12_4/lcout
Path End         : prescaler_5_LC_14_12_4/in1
Capture Clock    : prescaler_5_LC_14_12_4/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_5_LC_14_12_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_5_LC_14_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10097  RISE       3
I__640/I                      LocalMux                       0              3455  11661  RISE       1
I__640/O                      LocalMux                     330              3785  11661  RISE       1
I__643/I                      InMux                          0              3785  11661  RISE       1
I__643/O                      InMux                        259              4044  11661  RISE       1
prescaler_5_LC_14_12_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_5_LC_14_12_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_2_LC_14_12_1/lcout
Path End         : prescaler_2_LC_14_12_1/in1
Capture Clock    : prescaler_2_LC_14_12_1/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_2_LC_14_12_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_2_LC_14_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9087  RISE       2
I__608/I                      LocalMux                       0              3455   9087  RISE       1
I__608/O                      LocalMux                     330              3785   9087  RISE       1
I__610/I                      InMux                          0              3785  11016  RISE       1
I__610/O                      InMux                        259              4044  11016  RISE       1
prescaler_2_LC_14_12_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_2_LC_14_12_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_7_LC_13_11_7/lcout
Path End         : p.count_7_LC_13_11_7/in1
Capture Clock    : p.count_7_LC_13_11_7/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_7_LC_13_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_7_LC_13_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10167  RISE       2
I__566/I                    LocalMux                       0              3455  11661  RISE       1
I__566/O                    LocalMux                     330              3785  11661  RISE       1
I__568/I                    InMux                          0              3785  11661  RISE       1
I__568/O                    InMux                        259              4044  11661  RISE       1
p.count_7_LC_13_11_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_7_LC_13_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_6_LC_13_11_6/lcout
Path End         : p.count_6_LC_13_11_6/in1
Capture Clock    : p.count_6_LC_13_11_6/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_6_LC_13_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_6_LC_13_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10041  RISE       2
I__572/I                    LocalMux                       0              3455  11268  RISE       1
I__572/O                    LocalMux                     330              3785  11268  RISE       1
I__574/I                    InMux                          0              3785  11268  RISE       1
I__574/O                    InMux                        259              4044  11268  RISE       1
p.count_6_LC_13_11_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_6_LC_13_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_5_LC_13_11_5/lcout
Path End         : p.count_5_LC_13_11_5/in1
Capture Clock    : p.count_5_LC_13_11_5/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_5_LC_13_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_5_LC_13_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9915  RISE       2
I__577/I                    LocalMux                       0              3455  11142  RISE       1
I__577/O                    LocalMux                     330              3785  11142  RISE       1
I__579/I                    InMux                          0              3785  11142  RISE       1
I__579/O                    InMux                        259              4044  11142  RISE       1
p.count_5_LC_13_11_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_5_LC_13_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_4_LC_13_11_4/lcout
Path End         : p.count_4_LC_13_11_4/in1
Capture Clock    : p.count_4_LC_13_11_4/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_4_LC_13_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_4_LC_13_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9655  RISE       2
I__582/I                    LocalMux                       0              3455  11016  RISE       1
I__582/O                    LocalMux                     330              3785  11016  RISE       1
I__584/I                    InMux                          0              3785  11016  RISE       1
I__584/O                    InMux                        259              4044  11016  RISE       1
p.count_4_LC_13_11_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_4_LC_13_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_3_LC_13_11_3/lcout
Path End         : p.count_3_LC_13_11_3/in1
Capture Clock    : p.count_3_LC_13_11_3/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_3_LC_13_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_3_LC_13_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9662  RISE       2
I__587/I                    LocalMux                       0              3455  10890  RISE       1
I__587/O                    LocalMux                     330              3785  10890  RISE       1
I__589/I                    InMux                          0              3785  10890  RISE       1
I__589/O                    InMux                        259              4044  10890  RISE       1
p.count_3_LC_13_11_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_3_LC_13_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_2_LC_13_11_2/lcout
Path End         : p.count_2_LC_13_11_2/in1
Capture Clock    : p.count_2_LC_13_11_2/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_2_LC_13_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_2_LC_13_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9536  RISE       2
I__592/I                    LocalMux                       0              3455  10763  RISE       1
I__592/O                    LocalMux                     330              3785  10763  RISE       1
I__594/I                    InMux                          0              3785  10763  RISE       1
I__594/O                    InMux                        259              4044  10763  RISE       1
p.count_2_LC_13_11_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_2_LC_13_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_1_LC_13_11_1/lcout
Path End         : p.count_1_LC_13_11_1/in1
Capture Clock    : p.count_1_LC_13_11_1/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_1_LC_13_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_1_LC_13_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9410  RISE       2
I__482/I                    LocalMux                       0              3455  10637  RISE       1
I__482/O                    LocalMux                     330              3785  10637  RISE       1
I__484/I                    InMux                          0              3785  10637  RISE       1
I__484/O                    InMux                        259              4044  10637  RISE       1
p.count_1_LC_13_11_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_1_LC_13_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_2_LC_11_11_2/lcout
Path End         : duty_2_LC_11_11_2/in1
Capture Clock    : duty_2_LC_11_11_2/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_2_LC_11_11_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_2_LC_11_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10469  RISE       2
I__428/I                 LocalMux                       0              3455  10763  RISE       1
I__428/O                 LocalMux                     330              3785  10763  RISE       1
I__430/I                 InMux                          0              3785  10763  RISE       1
I__430/O                 InMux                        259              4044  10763  RISE       1
duty_2_LC_11_11_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_2_LC_11_11_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_1_LC_11_11_1/lcout
Path End         : duty_1_LC_11_11_1/in1
Capture Clock    : duty_1_LC_11_11_1/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_1_LC_11_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_1_LC_11_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10343  RISE       2
I__435/I                 LocalMux                       0              3455  10637  RISE       1
I__435/O                 LocalMux                     330              3785  10637  RISE       1
I__437/I                 InMux                          0              3785  10637  RISE       1
I__437/O                 InMux                        259              4044  10637  RISE       1
duty_1_LC_11_11_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_1_LC_11_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_16_LC_10_14_7/lcout
Path End         : d2.count_16_LC_10_14_7/in1
Capture Clock    : d2.count_16_LC_10_14_7/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_10_14_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_16_LC_10_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6899  RISE       2
I__351/I                      LocalMux                       0              3455  11661  RISE       1
I__351/O                      LocalMux                     330              3785  11661  RISE       1
I__353/I                      InMux                          0              3785  11661  RISE       1
I__353/O                      InMux                        259              4044  11661  RISE       1
d2.count_16_LC_10_14_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_10_14_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_15_LC_10_14_6/lcout
Path End         : d2.count_15_LC_10_14_6/in1
Capture Clock    : d2.count_15_LC_10_14_6/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_10_14_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_15_LC_10_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6948  RISE       2
I__477/I                      LocalMux                       0              3455  11268  RISE       1
I__477/O                      LocalMux                     330              3785  11268  RISE       1
I__479/I                      InMux                          0              3785  11268  RISE       1
I__479/O                      InMux                        259              4044  11268  RISE       1
d2.count_15_LC_10_14_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_10_14_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_14_LC_10_14_5/lcout
Path End         : d2.count_14_LC_10_14_5/in1
Capture Clock    : d2.count_14_LC_10_14_5/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_10_14_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_14_LC_10_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6170  RISE       2
I__453/I                      LocalMux                       0              3455  11142  RISE       1
I__453/O                      LocalMux                     330              3785  11142  RISE       1
I__455/I                      InMux                          0              3785  11142  RISE       1
I__455/O                      InMux                        259              4044  11142  RISE       1
d2.count_14_LC_10_14_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_10_14_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_13_LC_10_14_4/lcout
Path End         : d2.count_13_LC_10_14_4/in1
Capture Clock    : d2.count_13_LC_10_14_4/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_10_14_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_13_LC_10_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6106  RISE       2
I__457/I                      LocalMux                       0              3455  11016  RISE       1
I__457/O                      LocalMux                     330              3785  11016  RISE       1
I__459/I                      InMux                          0              3785  11016  RISE       1
I__459/O                      InMux                        259              4044  11016  RISE       1
d2.count_13_LC_10_14_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_10_14_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_11_LC_10_14_2/lcout
Path End         : d2.count_11_LC_10_14_2/in1
Capture Clock    : d2.count_11_LC_10_14_2/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_10_14_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_11_LC_10_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6085  RISE       2
I__462/I                      LocalMux                       0              3455  10763  RISE       1
I__462/O                      LocalMux                     330              3785  10763  RISE       1
I__464/I                      InMux                          0              3785  10763  RISE       1
I__464/O                      InMux                        259              4044  10763  RISE       1
d2.count_11_LC_10_14_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_10_14_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_10_LC_10_14_1/lcout
Path End         : d2.count_10_LC_10_14_1/in1
Capture Clock    : d2.count_10_LC_10_14_1/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_10_14_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_10_LC_10_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6962  RISE       2
I__273/I                      LocalMux                       0              3455  10637  RISE       1
I__273/O                      LocalMux                     330              3785  10637  RISE       1
I__275/I                      InMux                          0              3785  10637  RISE       1
I__275/O                      InMux                        259              4044  10637  RISE       1
d2.count_10_LC_10_14_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_10_14_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_9_LC_10_14_0/lcout
Path End         : d2.count_9_LC_10_14_0/in1
Capture Clock    : d2.count_9_LC_10_14_0/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_10_14_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_9_LC_10_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6892  RISE       2
I__280/I                     LocalMux                       0              3455  10511  RISE       1
I__280/O                     LocalMux                     330              3785  10511  RISE       1
I__282/I                     InMux                          0              3785  10511  RISE       1
I__282/O                     InMux                        259              4044  10511  RISE       1
d2.count_9_LC_10_14_0/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_10_14_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_8_LC_10_13_7/lcout
Path End         : d2.count_8_LC_10_13_7/in1
Capture Clock    : d2.count_8_LC_10_13_7/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_10_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_8_LC_10_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7292  RISE       2
I__286/I                     LocalMux                       0              3455  10188  RISE       1
I__286/O                     LocalMux                     330              3785  10188  RISE       1
I__288/I                     InMux                          0              3785  10188  RISE       1
I__288/O                     InMux                        259              4044  10188  RISE       1
d2.count_8_LC_10_13_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_10_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_7_LC_10_13_6/lcout
Path End         : d2.count_7_LC_10_13_6/in1
Capture Clock    : d2.count_7_LC_10_13_6/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_10_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_7_LC_10_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7376  RISE       2
I__291/I                     LocalMux                       0              3455  10062  RISE       1
I__291/O                     LocalMux                     330              3785  10062  RISE       1
I__293/I                     InMux                          0              3785  10062  RISE       1
I__293/O                     InMux                        259              4044  10062  RISE       1
d2.count_7_LC_10_13_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_10_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_6_LC_10_13_5/lcout
Path End         : d2.count_6_LC_10_13_5/in1
Capture Clock    : d2.count_6_LC_10_13_5/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_10_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_6_LC_10_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7425  RISE       2
I__296/I                     LocalMux                       0              3455   9936  RISE       1
I__296/O                     LocalMux                     330              3785   9936  RISE       1
I__298/I                     InMux                          0              3785   9936  RISE       1
I__298/O                     InMux                        259              4044   9936  RISE       1
d2.count_6_LC_10_13_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_10_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_10_13_4/lcout
Path End         : d2.count_5_LC_10_13_4/in1
Capture Clock    : d2.count_5_LC_10_13_4/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_10_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_10_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7355  RISE       2
I__302/I                     LocalMux                       0              3455   9810  RISE       1
I__302/O                     LocalMux                     330              3785   9810  RISE       1
I__304/I                     InMux                          0              3785   9810  RISE       1
I__304/O                     InMux                        259              4044   9810  RISE       1
d2.count_5_LC_10_13_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_10_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_4_LC_10_13_3/lcout
Path End         : d2.count_4_LC_10_13_3/in1
Capture Clock    : d2.count_4_LC_10_13_3/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_10_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_4_LC_10_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7404  RISE       2
I__307/I                     LocalMux                       0              3455   9683  RISE       1
I__307/O                     LocalMux                     330              3785   9683  RISE       1
I__309/I                     InMux                          0              3785   9683  RISE       1
I__309/O                     InMux                        259              4044   9683  RISE       1
d2.count_4_LC_10_13_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_10_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_3_LC_10_13_2/lcout
Path End         : d2.count_3_LC_10_13_2/in1
Capture Clock    : d2.count_3_LC_10_13_2/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_10_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_3_LC_10_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7488  RISE       2
I__312/I                     LocalMux                       0              3455   9557  RISE       1
I__312/O                     LocalMux                     330              3785   9557  RISE       1
I__314/I                     InMux                          0              3785   9557  RISE       1
I__314/O                     InMux                        259              4044   9557  RISE       1
d2.count_3_LC_10_13_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_10_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_2_LC_10_13_1/lcout
Path End         : d2.count_2_LC_10_13_1/in1
Capture Clock    : d2.count_2_LC_10_13_1/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_10_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_2_LC_10_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7032  RISE       2
I__473/I                     LocalMux                       0              3455   9431  RISE       1
I__473/O                     LocalMux                     330              3785   9431  RISE       1
I__475/I                     InMux                          0              3785   9431  RISE       1
I__475/O                     InMux                        259              4044   9431  RISE       1
d2.count_2_LC_10_13_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_10_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_16_LC_9_13_7/lcout
Path End         : d1.count_16_LC_9_13_7/in1
Capture Clock    : d1.count_16_LC_9_13_7/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_16_LC_9_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7544  RISE       2
I__187/I                     LocalMux                       0              3455  11661  RISE       1
I__187/O                     LocalMux                     330              3785  11661  RISE       1
I__189/I                     InMux                          0              3785  11661  RISE       1
I__189/O                     InMux                        259              4044  11661  RISE       1
d1.count_16_LC_9_13_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_15_LC_9_13_6/lcout
Path End         : d1.count_15_LC_9_13_6/in1
Capture Clock    : d1.count_15_LC_9_13_6/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_15_LC_9_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7502  RISE       2
I__195/I                     LocalMux                       0              3455  11268  RISE       1
I__195/O                     LocalMux                     330              3785  11268  RISE       1
I__197/I                     InMux                          0              3785  11268  RISE       1
I__197/O                     InMux                        259              4044  11268  RISE       1
d1.count_15_LC_9_13_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_14_LC_9_13_5/lcout
Path End         : d1.count_14_LC_9_13_5/in1
Capture Clock    : d1.count_14_LC_9_13_5/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_14_LC_9_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7572  RISE       2
I__256/I                     LocalMux                       0              3455  11142  RISE       1
I__256/O                     LocalMux                     330              3785  11142  RISE       1
I__258/I                     InMux                          0              3785  11142  RISE       1
I__258/O                     InMux                        259              4044  11142  RISE       1
d1.count_14_LC_9_13_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_13_LC_9_13_4/lcout
Path End         : d1.count_13_LC_9_13_4/in1
Capture Clock    : d1.count_13_LC_9_13_4/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_13_LC_9_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7656  RISE       2
I__247/I                     LocalMux                       0              3455  11016  RISE       1
I__247/O                     LocalMux                     330              3785  11016  RISE       1
I__249/I                     InMux                          0              3785  11016  RISE       1
I__249/O                     InMux                        259              4044  11016  RISE       1
d1.count_13_LC_9_13_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_12_LC_9_13_3/lcout
Path End         : d1.count_12_LC_9_13_3/in1
Capture Clock    : d1.count_12_LC_9_13_3/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_12_LC_9_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7193  RISE       3
I__203/I                     LocalMux                       0              3455  10890  RISE       1
I__203/O                     LocalMux                     330              3785  10890  RISE       1
I__205/I                     InMux                          0              3785  10890  RISE       1
I__205/O                     InMux                        259              4044  10890  RISE       1
d1.count_12_LC_9_13_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_9_LC_9_13_0/lcout
Path End         : d1.count_9_LC_9_13_0/in1
Capture Clock    : d1.count_9_LC_9_13_0/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_13_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_9_LC_9_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7306  RISE       3
I__139/I                    LocalMux                       0              3455  10511  RISE       1
I__139/O                    LocalMux                     330              3785  10511  RISE       1
I__141/I                    InMux                          0              3785  10511  RISE       1
I__141/O                    InMux                        259              4044  10511  RISE       1
d1.count_9_LC_9_13_0/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_13_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_8_LC_9_12_7/lcout
Path End         : d1.count_8_LC_9_12_7/in1
Capture Clock    : d1.count_8_LC_9_12_7/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_12_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_8_LC_9_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7607  RISE       3
I__147/I                    LocalMux                       0              3455  10188  RISE       1
I__147/O                    LocalMux                     330              3785  10188  RISE       1
I__150/I                    InMux                          0              3785  10188  RISE       1
I__150/O                    InMux                        259              4044  10188  RISE       1
d1.count_8_LC_9_12_7/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_12_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_7_LC_9_12_6/lcout
Path End         : d1.count_7_LC_9_12_6/in1
Capture Clock    : d1.count_7_LC_9_12_6/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_12_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_7_LC_9_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7741  RISE       3
I__153/I                    LocalMux                       0              3455  10062  RISE       1
I__153/O                    LocalMux                     330              3785  10062  RISE       1
I__156/I                    InMux                          0              3785  10062  RISE       1
I__156/O                    InMux                        259              4044  10062  RISE       1
d1.count_7_LC_9_12_6/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_12_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_6_LC_9_12_5/lcout
Path End         : d1.count_6_LC_9_12_5/in1
Capture Clock    : d1.count_6_LC_9_12_5/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_12_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_6_LC_9_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7320  RISE       2
I__236/I                    LocalMux                       0              3455   9936  RISE       1
I__236/O                    LocalMux                     330              3785   9936  RISE       1
I__238/I                    InMux                          0              3785   9936  RISE       1
I__238/O                    InMux                        259              4044   9936  RISE       1
d1.count_6_LC_9_12_5/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_12_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_5_LC_9_12_4/lcout
Path End         : d1.count_5_LC_9_12_4/in1
Capture Clock    : d1.count_5_LC_9_12_4/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_12_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_5_LC_9_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7404  RISE       2
I__227/I                    LocalMux                       0              3455   9810  RISE       1
I__227/O                    LocalMux                     330              3785   9810  RISE       1
I__229/I                    InMux                          0              3785   9810  RISE       1
I__229/O                    InMux                        259              4044   9810  RISE       1
d1.count_5_LC_9_12_4/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_12_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_4_LC_9_12_3/lcout
Path End         : d1.count_4_LC_9_12_3/in1
Capture Clock    : d1.count_4_LC_9_12_3/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_12_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_4_LC_9_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7341  RISE       2
I__231/I                    LocalMux                       0              3455   9683  RISE       1
I__231/O                    LocalMux                     330              3785   9683  RISE       1
I__233/I                    InMux                          0              3785   9683  RISE       1
I__233/O                    InMux                        259              4044   9683  RISE       1
d1.count_4_LC_9_12_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_12_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_2_LC_9_12_1/lcout
Path End         : d1.count_2_LC_9_12_1/in1
Capture Clock    : d1.count_2_LC_9_12_1/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_12_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_2_LC_9_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7860  RISE       2
I__163/I                    LocalMux                       0              3455   9431  RISE       1
I__163/O                    LocalMux                     330              3785   9431  RISE       1
I__165/I                    InMux                          0              3785   9431  RISE       1
I__165/O                    InMux                        259              4044   9431  RISE       1
d1.count_2_LC_9_12_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_12_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_11_LC_9_13_2/lcout
Path End         : d1.count_11_LC_9_13_2/in1
Capture Clock    : d1.count_11_LC_9_13_2/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_11_LC_9_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7123  RISE       3
I__211/I                     LocalMux                       0              3455  10763  RISE       1
I__211/O                     LocalMux                     330              3785  10763  RISE       1
I__213/I                     InMux                          0              3785  10763  RISE       1
I__213/O                     InMux                        259              4044  10763  RISE       1
d1.count_11_LC_9_13_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_10_LC_9_13_1/lcout
Path End         : d1.count_10_LC_9_13_1/in1
Capture Clock    : d1.count_10_LC_9_13_1/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_10_LC_9_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7327  RISE       3
I__218/I                     LocalMux                       0              3455  10637  RISE       1
I__218/O                     LocalMux                     330              3785  10637  RISE       1
I__220/I                     InMux                          0              3785  10637  RISE       1
I__220/O                     InMux                        259              4044  10637  RISE       1
d1.count_10_LC_9_13_1/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_9_12_2/lcout
Path End         : d1.count_3_LC_9_12_2/in1
Capture Clock    : d1.count_3_LC_9_12_2/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_9_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7271  RISE       2
I__240/I                    LocalMux                       0              3455   9557  RISE       1
I__240/O                    LocalMux                     330              3785   9557  RISE       1
I__242/I                    InMux                          0              3785   9557  RISE       1
I__242/O                    InMux                        259              4044   9557  RISE       1
d1.count_3_LC_9_12_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : d2.count_12_LC_10_14_3/in1
Capture Clock    : d2.count_12_LC_10_14_3/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6036  RISE       2
I__466/I                      LocalMux                       0              3455  10890  RISE       1
I__466/O                      LocalMux                     330              3785  10890  RISE       1
I__468/I                      InMux                          0              3785  10890  RISE       1
I__468/O                      InMux                        259              4044  10890  RISE       1
d2.count_12_LC_10_14_3/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_13_11_0/lcout
Path End         : p.count_0_LC_13_11_0/in1
Capture Clock    : p.count_0_LC_13_11_0/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_0_LC_13_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_13_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9284  RISE       2
I__486/I                    LocalMux                       0              3455  10511  RISE       1
I__486/O                    LocalMux                     330              3785  10511  RISE       1
I__488/I                    InMux                          0              3785  10511  RISE       1
I__488/O                    InMux                        259              4044  10511  RISE       1
p.count_0_LC_13_11_0/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_0_LC_13_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.PWM_PIN_LC_12_12_0/in1
Capture Clock    : p.PWM_PIN_LC_12_12_0/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9634  RISE       4
I__555/I                      LocalMux                       0              3455  11661  RISE       1
I__555/O                      LocalMux                     330              3785  11661  RISE       1
I__559/I                      InMux                          0              3785  11661  RISE       1
I__559/O                      InMux                        259              4044  11661  RISE       1
p.PWM_PIN_LC_12_12_0/in1      LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : prescaler_3_LC_14_12_2/in1
Capture Clock    : prescaler_3_LC_14_12_2/clk
Setup Constraint : 13190p
Path slack       : 11661p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15705

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9038  RISE       2
I__611/I                      LocalMux                       0              3455   9038  RISE       1
I__611/O                      LocalMux                     330              3785   9038  RISE       1
I__613/I                      InMux                          0              3785  11142  RISE       1
I__613/O                      InMux                        259              4044  11142  RISE       1
prescaler_3_LC_14_12_2/in1    LogicCell40_SEQ_MODE_1000      0              4044  11661  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_4_LC_14_12_3/lcout
Path End         : prescaler_4_LC_14_12_3/in2
Capture Clock    : prescaler_4_LC_14_12_3/clk
Setup Constraint : 13190p
Path slack       : 11689p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_4_LC_14_12_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_4_LC_14_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9108  RISE       2
I__603/I                      LocalMux                       0              3455   9108  RISE       1
I__603/O                      LocalMux                     330              3785   9108  RISE       1
I__605/I                      InMux                          0              3785  11296  RISE       1
I__605/O                      InMux                        259              4044  11296  RISE       1
I__607/I                      CascadeMux                     0              4044  11296  RISE       1
I__607/O                      CascadeMux                     0              4044  11296  RISE       1
prescaler_4_LC_14_12_3/in2    LogicCell40_SEQ_MODE_1000      0              4044  11689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_4_LC_14_12_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.PWM_PIN_LC_12_12_0/lcout
Path End         : p.PWM_PIN_LC_12_12_0/in2
Capture Clock    : p.PWM_PIN_LC_12_12_0/clk
Setup Constraint : 13190p
Path slack       : 11689p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.PWM_PIN_LC_12_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455  11689  RISE       2
I__520/I                    LocalMux                       0              3455  11689  RISE       1
I__520/O                    LocalMux                     330              3785  11689  RISE       1
I__522/I                    InMux                          0              3785  11689  RISE       1
I__522/O                    InMux                        259              4044  11689  RISE       1
I__524/I                    CascadeMux                     0              4044  11689  RISE       1
I__524/O                    CascadeMux                     0              4044  11689  RISE       1
p.PWM_PIN_LC_12_12_0/in2    LogicCell40_SEQ_MODE_1000      0              4044  11689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_7_LC_11_11_7/lcout
Path End         : duty_7_LC_11_11_7/in2
Capture Clock    : duty_7_LC_11_11_7/clk
Setup Constraint : 13190p
Path slack       : 11689p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_7_LC_11_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455  11100  RISE       2
I__535/I                 LocalMux                       0              3455  11689  RISE       1
I__535/O                 LocalMux                     330              3785  11689  RISE       1
I__537/I                 InMux                          0              3785  11689  RISE       1
I__537/O                 InMux                        259              4044  11689  RISE       1
I__539/I                 CascadeMux                     0              4044  11689  RISE       1
I__539/O                 CascadeMux                     0              4044  11689  RISE       1
duty_7_LC_11_11_7/in2    LogicCell40_SEQ_MODE_1000      0              4044  11689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_6_LC_11_11_6/lcout
Path End         : duty_6_LC_11_11_6/in2
Capture Clock    : duty_6_LC_11_11_6/clk
Setup Constraint : 13190p
Path slack       : 11689p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_6_LC_11_11_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_6_LC_11_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10974  RISE       2
I__543/I                 LocalMux                       0              3455  11296  RISE       1
I__543/O                 LocalMux                     330              3785  11296  RISE       1
I__545/I                 InMux                          0              3785  11296  RISE       1
I__545/O                 InMux                        259              4044  11296  RISE       1
I__547/I                 CascadeMux                     0              4044  11296  RISE       1
I__547/O                 CascadeMux                     0              4044  11296  RISE       1
duty_6_LC_11_11_6/in2    LogicCell40_SEQ_MODE_1000      0              4044  11689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_6_LC_11_11_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_5_LC_11_11_5/lcout
Path End         : duty_5_LC_11_11_5/in2
Capture Clock    : duty_5_LC_11_11_5/clk
Setup Constraint : 13190p
Path slack       : 11689p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_5_LC_11_11_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_5_LC_11_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10848  RISE       2
I__404/I                 LocalMux                       0              3455  11170  RISE       1
I__404/O                 LocalMux                     330              3785  11170  RISE       1
I__406/I                 InMux                          0              3785  11170  RISE       1
I__406/O                 InMux                        259              4044  11170  RISE       1
I__408/I                 CascadeMux                     0              4044  11170  RISE       1
I__408/O                 CascadeMux                     0              4044  11170  RISE       1
duty_5_LC_11_11_5/in2    LogicCell40_SEQ_MODE_1000      0              4044  11689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_5_LC_11_11_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_4_LC_11_11_4/lcout
Path End         : duty_4_LC_11_11_4/in2
Capture Clock    : duty_4_LC_11_11_4/clk
Setup Constraint : 13190p
Path slack       : 11689p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_4_LC_11_11_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_4_LC_11_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10721  RISE       2
I__412/I                 LocalMux                       0              3455  11044  RISE       1
I__412/O                 LocalMux                     330              3785  11044  RISE       1
I__414/I                 InMux                          0              3785  11044  RISE       1
I__414/O                 InMux                        259              4044  11044  RISE       1
I__416/I                 CascadeMux                     0              4044  11044  RISE       1
I__416/O                 CascadeMux                     0              4044  11044  RISE       1
duty_4_LC_11_11_4/in2    LogicCell40_SEQ_MODE_1000      0              4044  11689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_4_LC_11_11_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_3_LC_11_11_3/lcout
Path End         : duty_3_LC_11_11_3/in2
Capture Clock    : duty_3_LC_11_11_3/clk
Setup Constraint : 13190p
Path slack       : 11689p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_3_LC_11_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_3_LC_11_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10595  RISE       2
I__420/I                 LocalMux                       0              3455  10918  RISE       1
I__420/O                 LocalMux                     330              3785  10918  RISE       1
I__422/I                 InMux                          0              3785  10918  RISE       1
I__422/O                 InMux                        259              4044  10918  RISE       1
I__424/I                 CascadeMux                     0              4044  10918  RISE       1
I__424/O                 CascadeMux                     0              4044  10918  RISE       1
duty_3_LC_11_11_3/in2    LogicCell40_SEQ_MODE_1000      0              4044  11689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_3_LC_11_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_5_LC_14_12_4/lcout
Path End         : prescaler_6_LC_13_12_0/in2
Capture Clock    : prescaler_6_LC_13_12_0/clk
Setup Constraint : 13190p
Path slack       : 11689p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -372
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15733

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_5_LC_14_12_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_5_LC_14_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10097  RISE       3
I__639/I                      LocalMux                       0              3455  10097  RISE       1
I__639/O                      LocalMux                     330              3785  10097  RISE       1
I__642/I                      InMux                          0              3785  11689  RISE       1
I__642/O                      InMux                        259              4044  11689  RISE       1
I__645/I                      CascadeMux                     0              4044  11689  RISE       1
I__645/O                      CascadeMux                     0              4044  11689  RISE       1
prescaler_6_LC_13_12_0/in2    LogicCell40_SEQ_MODE_1000      0              4044  11689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_11_13_4/lcout
Path End         : d2.count_1_LC_11_13_4/in3
Capture Clock    : d2.count_1_LC_11_13_4/clk
Setup Constraint : 13190p
Path slack       : 11788p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_11_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_11_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7944  RISE       3
I__361/I                     LocalMux                       0              3455  11787  RISE       1
I__361/O                     LocalMux                     330              3785  11787  RISE       1
I__364/I                     InMux                          0              3785  11787  RISE       1
I__364/O                     InMux                        259              4044  11787  RISE       1
d2.count_1_LC_11_13_4/in3    LogicCell40_SEQ_MODE_1000      0              4044  11787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_11_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_0_LC_11_10_4/lcout
Path End         : d1.sync_1_LC_10_11_6/in3
Capture Clock    : d1.sync_1_LC_10_11_6/clk
Setup Constraint : 13190p
Path slack       : 11788p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__628/I                                          ClkMux                         0              2607  RISE       1
I__628/O                                          ClkMux                       309              2915  RISE       1
d1.sync_0_LC_11_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_0_LC_11_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455  11787  RISE       1
I__320/I                    LocalMux                       0              3455  11787  RISE       1
I__320/O                    LocalMux                     330              3785  11787  RISE       1
I__321/I                    InMux                          0              3785  11787  RISE       1
I__321/O                    InMux                        259              4044  11787  RISE       1
d1.sync_1_LC_10_11_6/in3    LogicCell40_SEQ_MODE_1000      0              4044  11787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_0_LC_10_11_3/lcout
Path End         : duty_0_LC_10_11_3/in3
Capture Clock    : duty_0_LC_10_11_3/clk
Setup Constraint : 13190p
Path slack       : 11788p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
duty_0_LC_10_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_0_LC_10_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9866  RISE       4
I__443/I                 LocalMux                       0              3455  11787  RISE       1
I__443/O                 LocalMux                     330              3785  11787  RISE       1
I__446/I                 InMux                          0              3785  11787  RISE       1
I__446/O                 InMux                        259              4044  11787  RISE       1
duty_0_LC_10_11_3/in3    LogicCell40_SEQ_MODE_1000      0              4044  11787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
duty_0_LC_10_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_8_11_0/lcout
Path End         : d1.count_0_LC_8_11_0/in3
Capture Clock    : d1.count_0_LC_8_11_0/clk
Setup Constraint : 13190p
Path slack       : 11788p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_8_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7523  RISE       5
I__168/I                    LocalMux                       0              3455  11591  RISE       1
I__168/O                    LocalMux                     330              3785  11591  RISE       1
I__172/I                    InMux                          0              3785  11787  RISE       1
I__172/O                    InMux                        259              4044  11787  RISE       1
d1.count_0_LC_8_11_0/in3    LogicCell40_SEQ_MODE_1000      0              4044  11787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_1_LC_8_11_3/in3
Capture Clock    : d1.count_1_LC_8_11_3/clk
Setup Constraint : 13190p
Path slack       : 11788p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7965  RISE       3
I__177/I                    LocalMux                       0              3455  11787  RISE       1
I__177/O                    LocalMux                     330              3785  11787  RISE       1
I__180/I                    InMux                          0              3785  11787  RISE       1
I__180/O                    InMux                        259              4044  11787  RISE       1
d1.count_1_LC_8_11_3/in3    LogicCell40_SEQ_MODE_1000      0              4044  11787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.state_LC_9_11_6/in3
Capture Clock    : d1.state_LC_9_11_6/clk
Setup Constraint : 13190p
Path slack       : 11788p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7523  RISE       4
I__260/I                  LocalMux                       0              3455   7607  RISE       1
I__260/O                  LocalMux                     330              3785   7607  RISE       1
I__264/I                  InMux                          0              3785  11787  RISE       1
I__264/O                  InMux                        259              4044  11787  RISE       1
d1.state_LC_9_11_6/in3    LogicCell40_SEQ_MODE_1000      0              4044  11787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_0_LC_11_13_3/in3
Capture Clock    : d2.count_0_LC_11_13_3/clk
Setup Constraint : 13190p
Path slack       : 11788p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6990  RISE       4
I__366/I                     LocalMux                       0              3455   6990  RISE       1
I__366/O                     LocalMux                     330              3785   6990  RISE       1
I__369/I                     InMux                          0              3785  11787  RISE       1
I__369/O                     InMux                        259              4044  11787  RISE       1
d2.count_0_LC_11_13_3/in3    LogicCell40_SEQ_MODE_1000      0              4044  11787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : prescaler_6_LC_13_12_0/in3
Capture Clock    : prescaler_6_LC_13_12_0/clk
Setup Constraint : 13190p
Path slack       : 11788p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   9634  RISE       4
I__554/I                      LocalMux                       0              3455   9634  RISE       1
I__554/O                      LocalMux                     330              3785   9634  RISE       1
I__558/I                      InMux                          0              3785  11787  RISE       1
I__558/O                      InMux                        259              4044  11787  RISE       1
prescaler_6_LC_13_12_0/in3    LogicCell40_SEQ_MODE_1000      0              4044  11787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_0_LC_13_12_7/lcout
Path End         : prescaler_0_LC_13_12_7/in3
Capture Clock    : prescaler_0_LC_13_12_7/clk
Setup Constraint : 13190p
Path slack       : 11788p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_0_LC_13_12_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_0_LC_13_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10027  RISE       5
I__632/I                      LocalMux                       0              3455  10027  RISE       1
I__632/O                      LocalMux                     330              3785  10027  RISE       1
I__635/I                      InMux                          0              3785  11787  RISE       1
I__635/O                      InMux                        259              4044  11787  RISE       1
prescaler_0_LC_13_12_7/in3    LogicCell40_SEQ_MODE_1000      0              4044  11787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_0_LC_13_12_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_0_LC_13_12_7/lcout
Path End         : prescaler_1_LC_14_12_6/in3
Capture Clock    : prescaler_1_LC_14_12_6/clk
Setup Constraint : 13190p
Path slack       : 11788p

Capture Clock Arrival Time (pwm_tester|CLK:R#2)   13190
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -274
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15832

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_0_LC_13_12_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_0_LC_13_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455  10027  RISE       5
I__633/I                      LocalMux                       0              3455  10890  RISE       1
I__633/O                      LocalMux                     330              3785  10890  RISE       1
I__638/I                      InMux                          0              3785  11787  RISE       1
I__638/O                      InMux                        259              4044  11787  RISE       1
prescaler_1_LC_14_12_6/in3    LogicCell40_SEQ_MODE_1000      0              4044  11787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_1_LC_14_12_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switch_dn
Path End         : d2.sync_0_LC_13_10_7/in3
Capture Clock    : d2.sync_0_LC_13_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (pwm_tester|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -217
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3199
---------------------------------------   ---- 
End-of-path arrival time (ps)             3199
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
switch_dn                           pwm_tester                     0                 0   +INF  RISE       1
switch_dn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
switch_dn_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
switch_dn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
switch_dn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__492/I                            Odrv12                         0              1053   +INF  FALL       1
I__492/O                            Odrv12                       540              1593   +INF  FALL       1
I__493/I                            Span12Mux_h                    0              1593   +INF  FALL       1
I__493/O                            Span12Mux_h                  540              2133   +INF  FALL       1
I__494/I                            Span12Mux_v                    0              2133   +INF  FALL       1
I__494/O                            Span12Mux_v                  540              2673   +INF  FALL       1
I__495/I                            LocalMux                       0              2673   +INF  FALL       1
I__495/O                            LocalMux                     309              2982   +INF  FALL       1
I__496/I                            InMux                          0              2982   +INF  FALL       1
I__496/O                            InMux                        217              3199   +INF  FALL       1
d2.sync_0_LC_13_10_7/in3            LogicCell40_SEQ_MODE_1000      0              3199   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__629/I                                          ClkMux                         0              2607  RISE       1
I__629/O                                          ClkMux                       309              2915  RISE       1
d2.sync_0_LC_13_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switch_up
Path End         : d1.sync_0_LC_11_10_4/in0
Capture Clock    : d1.sync_0_LC_11_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (pwm_tester|CLK:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -400
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4020
---------------------------------------   ---- 
End-of-path arrival time (ps)             4020
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
switch_up                           pwm_tester                     0                 0   +INF  RISE       1
switch_up_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
switch_up_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
switch_up_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
switch_up_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__322/I                            Odrv12                         0              1053   +INF  FALL       1
I__322/O                            Odrv12                       540              1593   +INF  FALL       1
I__323/I                            Span12Mux_v                    0              1593   +INF  FALL       1
I__323/O                            Span12Mux_v                  540              2133   +INF  FALL       1
I__324/I                            Span12Mux_h                    0              2133   +INF  FALL       1
I__324/O                            Span12Mux_h                  540              2673   +INF  FALL       1
I__325/I                            Sp12to4                        0              2673   +INF  FALL       1
I__325/O                            Sp12to4                      449              3122   +INF  FALL       1
I__326/I                            Span4Mux_v                     0              3122   +INF  FALL       1
I__326/O                            Span4Mux_v                   372              3494   +INF  FALL       1
I__327/I                            LocalMux                       0              3494   +INF  FALL       1
I__327/O                            LocalMux                     309              3802   +INF  FALL       1
I__328/I                            InMux                          0              3802   +INF  FALL       1
I__328/O                            InMux                        217              4020   +INF  FALL       1
d1.sync_0_LC_11_10_4/in0            LogicCell40_SEQ_MODE_1000      0              4020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__628/I                                          ClkMux                         0              2607  RISE       1
I__628/O                                          ClkMux                       309              2915  RISE       1
d1.sync_0_LC_11_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.PWM_PIN_LC_12_12_0/lcout
Path End         : PWM_PIN
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (pwm_tester|CLK:R#1)       0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 7585
----------------------------------------------   ----- 
End-of-path arrival time (ps)                    11040
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.PWM_PIN_LC_12_12_0/lcout         LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__521/I                           Odrv12                         0              3455   +INF  RISE       1
I__521/O                           Odrv12                       491              3946   +INF  RISE       1
I__523/I                           Span12Mux_v                    0              3946   +INF  RISE       1
I__523/O                           Span12Mux_v                  491              4437   +INF  RISE       1
I__525/I                           Span12Mux_h                    0              4437   +INF  RISE       1
I__525/O                           Span12Mux_h                  491              4928   +INF  RISE       1
I__526/I                           Sp12to4                        0              4928   +INF  RISE       1
I__526/O                           Sp12to4                      428              5356   +INF  RISE       1
I__527/I                           Span4Mux_h                     0              5356   +INF  RISE       1
I__527/O                           Span4Mux_h                   302              5657   +INF  RISE       1
I__528/I                           Span4Mux_s1_v                  0              5657   +INF  RISE       1
I__528/O                           Span4Mux_s1_v                203              5861   +INF  RISE       1
I__529/I                           LocalMux                       0              5861   +INF  RISE       1
I__529/O                           LocalMux                     330              6190   +INF  RISE       1
I__530/I                           IoInMux                        0              6190   +INF  RISE       1
I__530/O                           IoInMux                      259              6450   +INF  RISE       1
PWM_PIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6450   +INF  RISE       1
PWM_PIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8687   +INF  FALL       1
PWM_PIN_obuf_iopad/DIN             IO_PAD                         0              8687   +INF  FALL       1
PWM_PIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             11040   +INF  FALL       1
PWM_PIN                            pwm_tester                     0             11040   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_1_LC_14_12_6/lcout
Path End         : prescaler_1_LC_14_12_6/in0
Capture Clock    : prescaler_1_LC_14_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_1_LC_14_12_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_1_LC_14_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__598/I                      LocalMux                       0              3455   1066  FALL       1
I__598/O                      LocalMux                     309              3764   1066  FALL       1
I__601/I                      InMux                          0              3764   1066  FALL       1
I__601/O                      InMux                        217              3981   1066  FALL       1
prescaler_1_LC_14_12_6/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_1_LC_14_12_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_5_LC_14_12_4/lcout
Path End         : prescaler_6_LC_13_12_0/in2
Capture Clock    : prescaler_6_LC_13_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_5_LC_14_12_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_5_LC_14_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__639/I                      LocalMux                       0              3455   1066  FALL       1
I__639/O                      LocalMux                     309              3764   1066  FALL       1
I__642/I                      InMux                          0              3764   1066  FALL       1
I__642/O                      InMux                        217              3981   1066  FALL       1
I__645/I                      CascadeMux                     0              3981   1066  FALL       1
I__645/O                      CascadeMux                     0              3981   1066  FALL       1
prescaler_6_LC_13_12_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_4_LC_14_12_3/lcout
Path End         : prescaler_4_LC_14_12_3/in2
Capture Clock    : prescaler_4_LC_14_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_4_LC_14_12_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_4_LC_14_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__603/I                      LocalMux                       0              3455   1066  FALL       1
I__603/O                      LocalMux                     309              3764   1066  FALL       1
I__605/I                      InMux                          0              3764   1066  FALL       1
I__605/O                      InMux                        217              3981   1066  FALL       1
I__607/I                      CascadeMux                     0              3981   1066  FALL       1
I__607/O                      CascadeMux                     0              3981   1066  FALL       1
prescaler_4_LC_14_12_3/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_4_LC_14_12_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : prescaler_3_LC_14_12_2/in1
Capture Clock    : prescaler_3_LC_14_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__611/I                      LocalMux                       0              3455   1066  FALL       1
I__611/O                      LocalMux                     309              3764   1066  FALL       1
I__613/I                      InMux                          0              3764   1066  FALL       1
I__613/O                      InMux                        217              3981   1066  FALL       1
prescaler_3_LC_14_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_2_LC_14_12_1/lcout
Path End         : prescaler_2_LC_14_12_1/in1
Capture Clock    : prescaler_2_LC_14_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_2_LC_14_12_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_2_LC_14_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__608/I                      LocalMux                       0              3455   1066  FALL       1
I__608/O                      LocalMux                     309              3764   1066  FALL       1
I__610/I                      InMux                          0              3764   1066  FALL       1
I__610/O                      InMux                        217              3981   1066  FALL       1
prescaler_2_LC_14_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_2_LC_14_12_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_0_LC_13_12_7/lcout
Path End         : prescaler_0_LC_13_12_7/in3
Capture Clock    : prescaler_0_LC_13_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_0_LC_13_12_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_0_LC_13_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__632/I                      LocalMux                       0              3455   1066  FALL       1
I__632/O                      LocalMux                     309              3764   1066  FALL       1
I__635/I                      InMux                          0              3764   1066  FALL       1
I__635/O                      InMux                        217              3981   1066  FALL       1
prescaler_0_LC_13_12_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_0_LC_13_12_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : prescaler_6_LC_13_12_0/in3
Capture Clock    : prescaler_6_LC_13_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__554/I                      LocalMux                       0              3455   1066  FALL       1
I__554/O                      LocalMux                     309              3764   1066  FALL       1
I__558/I                      InMux                          0              3764   1066  FALL       1
I__558/O                      InMux                        217              3981   1066  FALL       1
prescaler_6_LC_13_12_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_7_LC_13_11_7/lcout
Path End         : p.count_7_LC_13_11_7/in1
Capture Clock    : p.count_7_LC_13_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_7_LC_13_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_7_LC_13_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__566/I                    LocalMux                       0              3455   1066  FALL       1
I__566/O                    LocalMux                     309              3764   1066  FALL       1
I__568/I                    InMux                          0              3764   1066  FALL       1
I__568/O                    InMux                        217              3981   1066  FALL       1
p.count_7_LC_13_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_7_LC_13_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_6_LC_13_11_6/lcout
Path End         : p.count_6_LC_13_11_6/in1
Capture Clock    : p.count_6_LC_13_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_6_LC_13_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_6_LC_13_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__572/I                    LocalMux                       0              3455   1066  FALL       1
I__572/O                    LocalMux                     309              3764   1066  FALL       1
I__574/I                    InMux                          0              3764   1066  FALL       1
I__574/O                    InMux                        217              3981   1066  FALL       1
p.count_6_LC_13_11_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_6_LC_13_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_5_LC_13_11_5/lcout
Path End         : p.count_5_LC_13_11_5/in1
Capture Clock    : p.count_5_LC_13_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_5_LC_13_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_5_LC_13_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__577/I                    LocalMux                       0              3455   1066  FALL       1
I__577/O                    LocalMux                     309              3764   1066  FALL       1
I__579/I                    InMux                          0              3764   1066  FALL       1
I__579/O                    InMux                        217              3981   1066  FALL       1
p.count_5_LC_13_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_5_LC_13_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_4_LC_13_11_4/lcout
Path End         : p.count_4_LC_13_11_4/in1
Capture Clock    : p.count_4_LC_13_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_4_LC_13_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_4_LC_13_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__582/I                    LocalMux                       0              3455   1066  FALL       1
I__582/O                    LocalMux                     309              3764   1066  FALL       1
I__584/I                    InMux                          0              3764   1066  FALL       1
I__584/O                    InMux                        217              3981   1066  FALL       1
p.count_4_LC_13_11_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_4_LC_13_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_3_LC_13_11_3/lcout
Path End         : p.count_3_LC_13_11_3/in1
Capture Clock    : p.count_3_LC_13_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_3_LC_13_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_3_LC_13_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__587/I                    LocalMux                       0              3455   1066  FALL       1
I__587/O                    LocalMux                     309              3764   1066  FALL       1
I__589/I                    InMux                          0              3764   1066  FALL       1
I__589/O                    InMux                        217              3981   1066  FALL       1
p.count_3_LC_13_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_3_LC_13_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_2_LC_13_11_2/lcout
Path End         : p.count_2_LC_13_11_2/in1
Capture Clock    : p.count_2_LC_13_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_2_LC_13_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_2_LC_13_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__592/I                    LocalMux                       0              3455   1066  FALL       1
I__592/O                    LocalMux                     309              3764   1066  FALL       1
I__594/I                    InMux                          0              3764   1066  FALL       1
I__594/O                    InMux                        217              3981   1066  FALL       1
p.count_2_LC_13_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_2_LC_13_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_1_LC_13_11_1/lcout
Path End         : p.count_1_LC_13_11_1/in1
Capture Clock    : p.count_1_LC_13_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_1_LC_13_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_1_LC_13_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__482/I                    LocalMux                       0              3455   1066  FALL       1
I__482/O                    LocalMux                     309              3764   1066  FALL       1
I__484/I                    InMux                          0              3764   1066  FALL       1
I__484/O                    InMux                        217              3981   1066  FALL       1
p.count_1_LC_13_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_1_LC_13_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_13_11_0/lcout
Path End         : p.count_0_LC_13_11_0/in1
Capture Clock    : p.count_0_LC_13_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_0_LC_13_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_13_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__486/I                    LocalMux                       0              3455   1066  FALL       1
I__486/O                    LocalMux                     309              3764   1066  FALL       1
I__488/I                    InMux                          0              3764   1066  FALL       1
I__488/O                    InMux                        217              3981   1066  FALL       1
p.count_0_LC_13_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_0_LC_13_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.PWM_PIN_LC_12_12_0/lcout
Path End         : p.PWM_PIN_LC_12_12_0/in2
Capture Clock    : p.PWM_PIN_LC_12_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.PWM_PIN_LC_12_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__520/I                    LocalMux                       0              3455   1066  FALL       1
I__520/O                    LocalMux                     309              3764   1066  FALL       1
I__522/I                    InMux                          0              3764   1066  FALL       1
I__522/O                    InMux                        217              3981   1066  FALL       1
I__524/I                    CascadeMux                     0              3981   1066  FALL       1
I__524/O                    CascadeMux                     0              3981   1066  FALL       1
p.PWM_PIN_LC_12_12_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_11_13_4/lcout
Path End         : d2.count_1_LC_11_13_4/in3
Capture Clock    : d2.count_1_LC_11_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_11_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_11_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__361/I                     LocalMux                       0              3455   1066  FALL       1
I__361/O                     LocalMux                     309              3764   1066  FALL       1
I__364/I                     InMux                          0              3764   1066  FALL       1
I__364/O                     InMux                        217              3981   1066  FALL       1
d2.count_1_LC_11_13_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_11_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_0_LC_11_13_3/in3
Capture Clock    : d2.count_0_LC_11_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__366/I                     LocalMux                       0              3455   1066  FALL       1
I__366/O                     LocalMux                     309              3764   1066  FALL       1
I__369/I                     InMux                          0              3764   1066  FALL       1
I__369/O                     InMux                        217              3981   1066  FALL       1
d2.count_0_LC_11_13_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.state_LC_11_12_1/in0
Capture Clock    : d2.state_LC_11_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__501/I                   LocalMux                       0              3455   1066  FALL       1
I__501/O                   LocalMux                     309              3764   1066  FALL       1
I__511/I                   InMux                          0              3764   1066  FALL       1
I__511/O                   InMux                        217              3981   1066  FALL       1
d2.state_LC_11_12_1/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_7_LC_11_11_7/lcout
Path End         : duty_7_LC_11_11_7/in2
Capture Clock    : duty_7_LC_11_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_7_LC_11_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__535/I                 LocalMux                       0              3455   1066  FALL       1
I__535/O                 LocalMux                     309              3764   1066  FALL       1
I__537/I                 InMux                          0              3764   1066  FALL       1
I__537/O                 InMux                        217              3981   1066  FALL       1
I__539/I                 CascadeMux                     0              3981   1066  FALL       1
I__539/O                 CascadeMux                     0              3981   1066  FALL       1
duty_7_LC_11_11_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_6_LC_11_11_6/lcout
Path End         : duty_6_LC_11_11_6/in2
Capture Clock    : duty_6_LC_11_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_6_LC_11_11_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_6_LC_11_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__543/I                 LocalMux                       0              3455   1066  FALL       1
I__543/O                 LocalMux                     309              3764   1066  FALL       1
I__545/I                 InMux                          0              3764   1066  FALL       1
I__545/O                 InMux                        217              3981   1066  FALL       1
I__547/I                 CascadeMux                     0              3981   1066  FALL       1
I__547/O                 CascadeMux                     0              3981   1066  FALL       1
duty_6_LC_11_11_6/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_6_LC_11_11_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_5_LC_11_11_5/lcout
Path End         : duty_5_LC_11_11_5/in2
Capture Clock    : duty_5_LC_11_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_5_LC_11_11_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_5_LC_11_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__404/I                 LocalMux                       0              3455   1066  FALL       1
I__404/O                 LocalMux                     309              3764   1066  FALL       1
I__406/I                 InMux                          0              3764   1066  FALL       1
I__406/O                 InMux                        217              3981   1066  FALL       1
I__408/I                 CascadeMux                     0              3981   1066  FALL       1
I__408/O                 CascadeMux                     0              3981   1066  FALL       1
duty_5_LC_11_11_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_5_LC_11_11_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_4_LC_11_11_4/lcout
Path End         : duty_4_LC_11_11_4/in2
Capture Clock    : duty_4_LC_11_11_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_4_LC_11_11_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_4_LC_11_11_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__412/I                 LocalMux                       0              3455   1066  FALL       1
I__412/O                 LocalMux                     309              3764   1066  FALL       1
I__414/I                 InMux                          0              3764   1066  FALL       1
I__414/O                 InMux                        217              3981   1066  FALL       1
I__416/I                 CascadeMux                     0              3981   1066  FALL       1
I__416/O                 CascadeMux                     0              3981   1066  FALL       1
duty_4_LC_11_11_4/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_4_LC_11_11_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_3_LC_11_11_3/lcout
Path End         : duty_3_LC_11_11_3/in2
Capture Clock    : duty_3_LC_11_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_3_LC_11_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_3_LC_11_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__420/I                 LocalMux                       0              3455   1066  FALL       1
I__420/O                 LocalMux                     309              3764   1066  FALL       1
I__422/I                 InMux                          0              3764   1066  FALL       1
I__422/O                 InMux                        217              3981   1066  FALL       1
I__424/I                 CascadeMux                     0              3981   1066  FALL       1
I__424/O                 CascadeMux                     0              3981   1066  FALL       1
duty_3_LC_11_11_3/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_3_LC_11_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_2_LC_11_11_2/lcout
Path End         : duty_2_LC_11_11_2/in1
Capture Clock    : duty_2_LC_11_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_2_LC_11_11_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_2_LC_11_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__428/I                 LocalMux                       0              3455   1066  FALL       1
I__428/O                 LocalMux                     309              3764   1066  FALL       1
I__430/I                 InMux                          0              3764   1066  FALL       1
I__430/O                 InMux                        217              3981   1066  FALL       1
duty_2_LC_11_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_2_LC_11_11_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_1_LC_11_11_1/lcout
Path End         : duty_1_LC_11_11_1/in1
Capture Clock    : duty_1_LC_11_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_1_LC_11_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_1_LC_11_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__435/I                 LocalMux                       0              3455   1066  FALL       1
I__435/O                 LocalMux                     309              3764   1066  FALL       1
I__437/I                 InMux                          0              3764   1066  FALL       1
I__437/O                 InMux                        217              3981   1066  FALL       1
duty_1_LC_11_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_1_LC_11_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.sync_0_LC_11_10_4/lcout
Path End         : d1.sync_1_LC_10_11_6/in3
Capture Clock    : d1.sync_1_LC_10_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__628/I                                          ClkMux                         0              2607  RISE       1
I__628/O                                          ClkMux                       309              2915  RISE       1
d1.sync_0_LC_11_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.sync_0_LC_11_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__320/I                    LocalMux                       0              3455   1066  FALL       1
I__320/O                    LocalMux                     309              3764   1066  FALL       1
I__321/I                    InMux                          0              3764   1066  FALL       1
I__321/O                    InMux                        217              3981   1066  FALL       1
d1.sync_1_LC_10_11_6/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
d1.sync_1_LC_10_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_16_LC_10_14_7/lcout
Path End         : d2.count_16_LC_10_14_7/in1
Capture Clock    : d2.count_16_LC_10_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_10_14_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_16_LC_10_14_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__351/I                      LocalMux                       0              3455   1066  FALL       1
I__351/O                      LocalMux                     309              3764   1066  FALL       1
I__353/I                      InMux                          0              3764   1066  FALL       1
I__353/O                      InMux                        217              3981   1066  FALL       1
d2.count_16_LC_10_14_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_10_14_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_15_LC_10_14_6/lcout
Path End         : d2.count_15_LC_10_14_6/in1
Capture Clock    : d2.count_15_LC_10_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_10_14_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_15_LC_10_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__477/I                      LocalMux                       0              3455   1066  FALL       1
I__477/O                      LocalMux                     309              3764   1066  FALL       1
I__479/I                      InMux                          0              3764   1066  FALL       1
I__479/O                      InMux                        217              3981   1066  FALL       1
d2.count_15_LC_10_14_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_10_14_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_14_LC_10_14_5/lcout
Path End         : d2.count_14_LC_10_14_5/in1
Capture Clock    : d2.count_14_LC_10_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_10_14_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_14_LC_10_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__453/I                      LocalMux                       0              3455   1066  FALL       1
I__453/O                      LocalMux                     309              3764   1066  FALL       1
I__455/I                      InMux                          0              3764   1066  FALL       1
I__455/O                      InMux                        217              3981   1066  FALL       1
d2.count_14_LC_10_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_10_14_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_13_LC_10_14_4/lcout
Path End         : d2.count_13_LC_10_14_4/in1
Capture Clock    : d2.count_13_LC_10_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_10_14_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_13_LC_10_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__457/I                      LocalMux                       0              3455   1066  FALL       1
I__457/O                      LocalMux                     309              3764   1066  FALL       1
I__459/I                      InMux                          0              3764   1066  FALL       1
I__459/O                      InMux                        217              3981   1066  FALL       1
d2.count_13_LC_10_14_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_10_14_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : d2.count_12_LC_10_14_3/in1
Capture Clock    : d2.count_12_LC_10_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__466/I                      LocalMux                       0              3455   1066  FALL       1
I__466/O                      LocalMux                     309              3764   1066  FALL       1
I__468/I                      InMux                          0              3764   1066  FALL       1
I__468/O                      InMux                        217              3981   1066  FALL       1
d2.count_12_LC_10_14_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_11_LC_10_14_2/lcout
Path End         : d2.count_11_LC_10_14_2/in1
Capture Clock    : d2.count_11_LC_10_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_10_14_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_11_LC_10_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__462/I                      LocalMux                       0              3455   1066  FALL       1
I__462/O                      LocalMux                     309              3764   1066  FALL       1
I__464/I                      InMux                          0              3764   1066  FALL       1
I__464/O                      InMux                        217              3981   1066  FALL       1
d2.count_11_LC_10_14_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_10_14_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_10_LC_10_14_1/lcout
Path End         : d2.count_10_LC_10_14_1/in1
Capture Clock    : d2.count_10_LC_10_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_10_14_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_10_LC_10_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__273/I                      LocalMux                       0              3455   1066  FALL       1
I__273/O                      LocalMux                     309              3764   1066  FALL       1
I__275/I                      InMux                          0              3764   1066  FALL       1
I__275/O                      InMux                        217              3981   1066  FALL       1
d2.count_10_LC_10_14_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_10_14_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_9_LC_10_14_0/lcout
Path End         : d2.count_9_LC_10_14_0/in1
Capture Clock    : d2.count_9_LC_10_14_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_10_14_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_9_LC_10_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__280/I                     LocalMux                       0              3455   1066  FALL       1
I__280/O                     LocalMux                     309              3764   1066  FALL       1
I__282/I                     InMux                          0              3764   1066  FALL       1
I__282/O                     InMux                        217              3981   1066  FALL       1
d2.count_9_LC_10_14_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_10_14_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_8_LC_10_13_7/lcout
Path End         : d2.count_8_LC_10_13_7/in1
Capture Clock    : d2.count_8_LC_10_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_10_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_8_LC_10_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__286/I                     LocalMux                       0              3455   1066  FALL       1
I__286/O                     LocalMux                     309              3764   1066  FALL       1
I__288/I                     InMux                          0              3764   1066  FALL       1
I__288/O                     InMux                        217              3981   1066  FALL       1
d2.count_8_LC_10_13_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_10_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_7_LC_10_13_6/lcout
Path End         : d2.count_7_LC_10_13_6/in1
Capture Clock    : d2.count_7_LC_10_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_10_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_7_LC_10_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__291/I                     LocalMux                       0              3455   1066  FALL       1
I__291/O                     LocalMux                     309              3764   1066  FALL       1
I__293/I                     InMux                          0              3764   1066  FALL       1
I__293/O                     InMux                        217              3981   1066  FALL       1
d2.count_7_LC_10_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_10_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_6_LC_10_13_5/lcout
Path End         : d2.count_6_LC_10_13_5/in1
Capture Clock    : d2.count_6_LC_10_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_10_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_6_LC_10_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__296/I                     LocalMux                       0              3455   1066  FALL       1
I__296/O                     LocalMux                     309              3764   1066  FALL       1
I__298/I                     InMux                          0              3764   1066  FALL       1
I__298/O                     InMux                        217              3981   1066  FALL       1
d2.count_6_LC_10_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_10_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_10_13_4/lcout
Path End         : d2.count_5_LC_10_13_4/in1
Capture Clock    : d2.count_5_LC_10_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_10_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_10_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__302/I                     LocalMux                       0              3455   1066  FALL       1
I__302/O                     LocalMux                     309              3764   1066  FALL       1
I__304/I                     InMux                          0              3764   1066  FALL       1
I__304/O                     InMux                        217              3981   1066  FALL       1
d2.count_5_LC_10_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_10_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_4_LC_10_13_3/lcout
Path End         : d2.count_4_LC_10_13_3/in1
Capture Clock    : d2.count_4_LC_10_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_10_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_4_LC_10_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__307/I                     LocalMux                       0              3455   1066  FALL       1
I__307/O                     LocalMux                     309              3764   1066  FALL       1
I__309/I                     InMux                          0              3764   1066  FALL       1
I__309/O                     InMux                        217              3981   1066  FALL       1
d2.count_4_LC_10_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_10_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_3_LC_10_13_2/lcout
Path End         : d2.count_3_LC_10_13_2/in1
Capture Clock    : d2.count_3_LC_10_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_10_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_3_LC_10_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__312/I                     LocalMux                       0              3455   1066  FALL       1
I__312/O                     LocalMux                     309              3764   1066  FALL       1
I__314/I                     InMux                          0              3764   1066  FALL       1
I__314/O                     InMux                        217              3981   1066  FALL       1
d2.count_3_LC_10_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_10_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_2_LC_10_13_1/lcout
Path End         : d2.count_2_LC_10_13_1/in1
Capture Clock    : d2.count_2_LC_10_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_10_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_2_LC_10_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__473/I                     LocalMux                       0              3455   1066  FALL       1
I__473/O                     LocalMux                     309              3764   1066  FALL       1
I__475/I                     InMux                          0              3764   1066  FALL       1
I__475/O                     InMux                        217              3981   1066  FALL       1
d2.count_2_LC_10_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_10_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_0_LC_10_11_3/lcout
Path End         : duty_0_LC_10_11_3/in3
Capture Clock    : duty_0_LC_10_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
duty_0_LC_10_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_0_LC_10_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__443/I                 LocalMux                       0              3455   1066  FALL       1
I__443/O                 LocalMux                     309              3764   1066  FALL       1
I__446/I                 InMux                          0              3764   1066  FALL       1
I__446/O                 InMux                        217              3981   1066  FALL       1
duty_0_LC_10_11_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
duty_0_LC_10_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_16_LC_9_13_7/lcout
Path End         : d1.count_16_LC_9_13_7/in1
Capture Clock    : d1.count_16_LC_9_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_16_LC_9_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__187/I                     LocalMux                       0              3455   1066  FALL       1
I__187/O                     LocalMux                     309              3764   1066  FALL       1
I__189/I                     InMux                          0              3764   1066  FALL       1
I__189/O                     InMux                        217              3981   1066  FALL       1
d1.count_16_LC_9_13_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_15_LC_9_13_6/lcout
Path End         : d1.count_15_LC_9_13_6/in1
Capture Clock    : d1.count_15_LC_9_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_15_LC_9_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__195/I                     LocalMux                       0              3455   1066  FALL       1
I__195/O                     LocalMux                     309              3764   1066  FALL       1
I__197/I                     InMux                          0              3764   1066  FALL       1
I__197/O                     InMux                        217              3981   1066  FALL       1
d1.count_15_LC_9_13_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_14_LC_9_13_5/lcout
Path End         : d1.count_14_LC_9_13_5/in1
Capture Clock    : d1.count_14_LC_9_13_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_14_LC_9_13_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__256/I                     LocalMux                       0              3455   1066  FALL       1
I__256/O                     LocalMux                     309              3764   1066  FALL       1
I__258/I                     InMux                          0              3764   1066  FALL       1
I__258/O                     InMux                        217              3981   1066  FALL       1
d1.count_14_LC_9_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_13_LC_9_13_4/lcout
Path End         : d1.count_13_LC_9_13_4/in1
Capture Clock    : d1.count_13_LC_9_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_13_LC_9_13_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__247/I                     LocalMux                       0              3455   1066  FALL       1
I__247/O                     LocalMux                     309              3764   1066  FALL       1
I__249/I                     InMux                          0              3764   1066  FALL       1
I__249/O                     InMux                        217              3981   1066  FALL       1
d1.count_13_LC_9_13_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_12_LC_9_13_3/lcout
Path End         : d1.count_12_LC_9_13_3/in1
Capture Clock    : d1.count_12_LC_9_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_12_LC_9_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__203/I                     LocalMux                       0              3455   1066  FALL       1
I__203/O                     LocalMux                     309              3764   1066  FALL       1
I__205/I                     InMux                          0              3764   1066  FALL       1
I__205/O                     InMux                        217              3981   1066  FALL       1
d1.count_12_LC_9_13_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_11_LC_9_13_2/lcout
Path End         : d1.count_11_LC_9_13_2/in1
Capture Clock    : d1.count_11_LC_9_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_11_LC_9_13_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__211/I                     LocalMux                       0              3455   1066  FALL       1
I__211/O                     LocalMux                     309              3764   1066  FALL       1
I__213/I                     InMux                          0              3764   1066  FALL       1
I__213/O                     InMux                        217              3981   1066  FALL       1
d1.count_11_LC_9_13_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_10_LC_9_13_1/lcout
Path End         : d1.count_10_LC_9_13_1/in1
Capture Clock    : d1.count_10_LC_9_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_10_LC_9_13_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__218/I                     LocalMux                       0              3455   1066  FALL       1
I__218/O                     LocalMux                     309              3764   1066  FALL       1
I__220/I                     InMux                          0              3764   1066  FALL       1
I__220/O                     InMux                        217              3981   1066  FALL       1
d1.count_10_LC_9_13_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_9_LC_9_13_0/lcout
Path End         : d1.count_9_LC_9_13_0/in1
Capture Clock    : d1.count_9_LC_9_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_13_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_9_LC_9_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__139/I                    LocalMux                       0              3455   1066  FALL       1
I__139/O                    LocalMux                     309              3764   1066  FALL       1
I__141/I                    InMux                          0              3764   1066  FALL       1
I__141/O                    InMux                        217              3981   1066  FALL       1
d1.count_9_LC_9_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_13_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_8_LC_9_12_7/lcout
Path End         : d1.count_8_LC_9_12_7/in1
Capture Clock    : d1.count_8_LC_9_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_12_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_8_LC_9_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__147/I                    LocalMux                       0              3455   1066  FALL       1
I__147/O                    LocalMux                     309              3764   1066  FALL       1
I__150/I                    InMux                          0              3764   1066  FALL       1
I__150/O                    InMux                        217              3981   1066  FALL       1
d1.count_8_LC_9_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_12_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_7_LC_9_12_6/lcout
Path End         : d1.count_7_LC_9_12_6/in1
Capture Clock    : d1.count_7_LC_9_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_12_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_7_LC_9_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__153/I                    LocalMux                       0              3455   1066  FALL       1
I__153/O                    LocalMux                     309              3764   1066  FALL       1
I__156/I                    InMux                          0              3764   1066  FALL       1
I__156/O                    InMux                        217              3981   1066  FALL       1
d1.count_7_LC_9_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_12_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_6_LC_9_12_5/lcout
Path End         : d1.count_6_LC_9_12_5/in1
Capture Clock    : d1.count_6_LC_9_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_12_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_6_LC_9_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__236/I                    LocalMux                       0              3455   1066  FALL       1
I__236/O                    LocalMux                     309              3764   1066  FALL       1
I__238/I                    InMux                          0              3764   1066  FALL       1
I__238/O                    InMux                        217              3981   1066  FALL       1
d1.count_6_LC_9_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_12_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_5_LC_9_12_4/lcout
Path End         : d1.count_5_LC_9_12_4/in1
Capture Clock    : d1.count_5_LC_9_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_12_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_5_LC_9_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__227/I                    LocalMux                       0              3455   1066  FALL       1
I__227/O                    LocalMux                     309              3764   1066  FALL       1
I__229/I                    InMux                          0              3764   1066  FALL       1
I__229/O                    InMux                        217              3981   1066  FALL       1
d1.count_5_LC_9_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_12_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_4_LC_9_12_3/lcout
Path End         : d1.count_4_LC_9_12_3/in1
Capture Clock    : d1.count_4_LC_9_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_12_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_4_LC_9_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__231/I                    LocalMux                       0              3455   1066  FALL       1
I__231/O                    LocalMux                     309              3764   1066  FALL       1
I__233/I                    InMux                          0              3764   1066  FALL       1
I__233/O                    InMux                        217              3981   1066  FALL       1
d1.count_4_LC_9_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_12_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_9_12_2/lcout
Path End         : d1.count_3_LC_9_12_2/in1
Capture Clock    : d1.count_3_LC_9_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_9_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__240/I                    LocalMux                       0              3455   1066  FALL       1
I__240/O                    LocalMux                     309              3764   1066  FALL       1
I__242/I                    InMux                          0              3764   1066  FALL       1
I__242/O                    InMux                        217              3981   1066  FALL       1
d1.count_3_LC_9_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_2_LC_9_12_1/lcout
Path End         : d1.count_2_LC_9_12_1/in1
Capture Clock    : d1.count_2_LC_9_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_12_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_2_LC_9_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__163/I                    LocalMux                       0              3455   1066  FALL       1
I__163/O                    LocalMux                     309              3764   1066  FALL       1
I__165/I                    InMux                          0              3764   1066  FALL       1
I__165/O                    InMux                        217              3981   1066  FALL       1
d1.count_2_LC_9_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_12_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.state_LC_9_11_6/in3
Capture Clock    : d1.state_LC_9_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__260/I                  LocalMux                       0              3455   1066  FALL       1
I__260/O                  LocalMux                     309              3764   1066  FALL       1
I__264/I                  InMux                          0              3764   1066  FALL       1
I__264/O                  InMux                        217              3981   1066  FALL       1
d1.state_LC_9_11_6/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.count_1_LC_8_11_3/in3
Capture Clock    : d1.count_1_LC_8_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__177/I                    LocalMux                       0              3455   1066  FALL       1
I__177/O                    LocalMux                     309              3764   1066  FALL       1
I__180/I                    InMux                          0              3764   1066  FALL       1
I__180/O                    InMux                        217              3981   1066  FALL       1
d1.count_1_LC_8_11_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_8_11_0/lcout
Path End         : d1.count_0_LC_8_11_0/in3
Capture Clock    : d1.count_0_LC_8_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_8_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__168/I                    LocalMux                       0              3455   1066  FALL       1
I__168/O                    LocalMux                     309              3764   1066  FALL       1
I__172/I                    InMux                          0              3764   1066  FALL       1
I__172/O                    InMux                        217              3981   1066  FALL       1
d1.count_0_LC_8_11_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_8_11_0/lcout
Path End         : d1.count_1_LC_8_11_3/in0
Capture Clock    : d1.count_1_LC_8_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_8_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__168/I                    LocalMux                       0              3455   1066  FALL       1
I__168/O                    LocalMux                     309              3764   1066  FALL       1
I__173/I                    InMux                          0              3764   1066  FALL       1
I__173/O                    InMux                        217              3981   1066  FALL       1
d1.count_1_LC_8_11_3/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_0_LC_11_13_3/lcout
Path End         : d2.count_1_LC_11_13_4/in0
Capture Clock    : d2.count_1_LC_11_13_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_0_LC_11_13_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__366/I                     LocalMux                       0              3455   1066  FALL       1
I__366/O                     LocalMux                     309              3764   1066  FALL       1
I__370/I                     InMux                          0              3764   1066  FALL       1
I__370/O                     InMux                        217              3981   1066  FALL       1
d2.count_1_LC_11_13_4/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_11_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : duty_7_LC_11_11_7/in0
Capture Clock    : duty_7_LC_11_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__504/I                   LocalMux                       0              3455   1066  FALL       1
I__504/O                   LocalMux                     309              3764   1066  FALL       1
I__514/I                   InMux                          0              3764   1066  FALL       1
I__514/O                   InMux                        217              3981   1066  FALL       1
duty_7_LC_11_11_7/in0      LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.PWM_PIN_LC_12_12_0/in1
Capture Clock    : p.PWM_PIN_LC_12_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__555/I                      LocalMux                       0              3455   1066  FALL       1
I__555/O                      LocalMux                     309              3764   1066  FALL       1
I__559/I                      InMux                          0              3764   1066  FALL       1
I__559/O                      InMux                        217              3981   1066  FALL       1
p.PWM_PIN_LC_12_12_0/in1      LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_0_LC_13_12_7/lcout
Path End         : prescaler_1_LC_14_12_6/in3
Capture Clock    : prescaler_1_LC_14_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_0_LC_13_12_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_0_LC_13_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__633/I                      LocalMux                       0              3455   1066  FALL       1
I__633/O                      LocalMux                     309              3764   1066  FALL       1
I__638/I                      InMux                          0              3764   1066  FALL       1
I__638/O                      InMux                        217              3981   1066  FALL       1
prescaler_1_LC_14_12_6/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_1_LC_14_12_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_0_LC_13_12_7/lcout
Path End         : prescaler_6_LC_13_12_0/in0
Capture Clock    : prescaler_6_LC_13_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_0_LC_13_12_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_0_LC_13_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__632/I                      LocalMux                       0              3455   1066  FALL       1
I__632/O                      LocalMux                     309              3764   1066  FALL       1
I__636/I                      InMux                          0              3764   1066  FALL       1
I__636/O                      InMux                        217              3981   1066  FALL       1
prescaler_6_LC_13_12_0/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_5_LC_14_12_4/lcout
Path End         : prescaler_5_LC_14_12_4/in1
Capture Clock    : prescaler_5_LC_14_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_5_LC_14_12_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_5_LC_14_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__640/I                      LocalMux                       0              3455   1066  FALL       1
I__640/O                      LocalMux                     309              3764   1066  FALL       1
I__643/I                      InMux                          0              3764   1066  FALL       1
I__643/O                      InMux                        217              3981   1066  FALL       1
prescaler_5_LC_14_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_5_LC_14_12_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_8_11_0/lcout
Path End         : d1.count_2_LC_9_12_1/in3
Capture Clock    : d1.count_2_LC_9_12_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 877
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_8_11_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__167/I                                 LocalMux                       0              3455   1417  FALL       1
I__167/O                                 LocalMux                     309              3764   1417  FALL       1
I__171/I                                 InMux                          0              3764   1417  FALL       1
I__171/O                                 InMux                        217              3981   1417  FALL       1
I__174/I                                 CascadeMux                     0              3981   1417  FALL       1
I__174/O                                 CascadeMux                     0              3981   1417  FALL       1
d1.un3_count_cry_1_c_LC_9_12_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
I__161/I                                 InMux                          0              4114   1417  FALL       1
I__161/O                                 InMux                        217              4332   1417  FALL       1
d1.count_2_LC_9_12_1/in3                 LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_12_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_11_13_4/lcout
Path End         : d2.count_2_LC_10_13_1/in3
Capture Clock    : d2.count_2_LC_10_13_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 877
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_11_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_11_13_4/lcout               LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__360/I                                  LocalMux                       0              3455   1417  FALL       1
I__360/O                                  LocalMux                     309              3764   1417  FALL       1
I__363/I                                  InMux                          0              3764   1417  FALL       1
I__363/O                                  InMux                        217              3981   1417  FALL       1
I__365/I                                  CascadeMux                     0              3981   1417  FALL       1
I__365/O                                  CascadeMux                     0              3981   1417  FALL       1
d2.un3_count_cry_1_c_LC_10_13_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
I__315/I                                  InMux                          0              4114   1417  FALL       1
I__315/O                                  InMux                        217              4332   1417  FALL       1
d2.count_2_LC_10_13_1/in3                 LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_10_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_1_LC_14_12_6/lcout
Path End         : prescaler_2_LC_14_12_1/in3
Capture Clock    : prescaler_2_LC_14_12_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 877
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_1_LC_14_12_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_1_LC_14_12_6/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__598/I                                 LocalMux                       0              3455   1066  FALL       1
I__598/O                                 LocalMux                     309              3764   1066  FALL       1
I__600/I                                 InMux                          0              3764   1417  FALL       1
I__600/O                                 InMux                        217              3981   1417  FALL       1
I__602/I                                 CascadeMux                     0              3981   1417  FALL       1
I__602/O                                 CascadeMux                     0              3981   1417  FALL       1
prescaler_1_cry_1_c_LC_14_12_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
prescaler_1_cry_1_c_LC_14_12_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
I__649/I                                 InMux                          0              4114   1417  FALL       1
I__649/O                                 InMux                        217              4332   1417  FALL       1
prescaler_2_LC_14_12_1/in3               LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_2_LC_14_12_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_4_LC_14_12_3/lcout
Path End         : prescaler_5_LC_14_12_4/in3
Capture Clock    : prescaler_5_LC_14_12_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 877
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_4_LC_14_12_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_4_LC_14_12_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__603/I                         LocalMux                       0              3455   1066  FALL       1
I__603/O                         LocalMux                     309              3764   1066  FALL       1
I__605/I                         InMux                          0              3764   1066  FALL       1
I__605/O                         InMux                        217              3981   1066  FALL       1
I__607/I                         CascadeMux                     0              3981   1066  FALL       1
I__607/O                         CascadeMux                     0              3981   1066  FALL       1
prescaler_4_LC_14_12_3/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
prescaler_4_LC_14_12_3/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       1
I__646/I                         InMux                          0              4114   1417  FALL       1
I__646/O                         InMux                        217              4332   1417  FALL       1
prescaler_5_LC_14_12_4/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_5_LC_14_12_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_6_LC_11_11_6/lcout
Path End         : duty_7_LC_11_11_7/in3
Capture Clock    : duty_7_LC_11_11_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 877
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_6_LC_11_11_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_6_LC_11_11_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__543/I                    LocalMux                       0              3455   1066  FALL       1
I__543/O                    LocalMux                     309              3764   1066  FALL       1
I__545/I                    InMux                          0              3764   1066  FALL       1
I__545/O                    InMux                        217              3981   1066  FALL       1
I__547/I                    CascadeMux                     0              3981   1066  FALL       1
I__547/O                    CascadeMux                     0              3981   1066  FALL       1
duty_6_LC_11_11_6/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
duty_6_LC_11_11_6/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       1
I__339/I                    InMux                          0              4114   1417  FALL       1
I__339/O                    InMux                        217              4332   1417  FALL       1
duty_7_LC_11_11_7/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_5_LC_11_11_5/lcout
Path End         : duty_6_LC_11_11_6/in3
Capture Clock    : duty_6_LC_11_11_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 877
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_5_LC_11_11_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_5_LC_11_11_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__404/I                    LocalMux                       0              3455   1066  FALL       1
I__404/O                    LocalMux                     309              3764   1066  FALL       1
I__406/I                    InMux                          0              3764   1066  FALL       1
I__406/O                    InMux                        217              3981   1066  FALL       1
I__408/I                    CascadeMux                     0              3981   1066  FALL       1
I__408/O                    CascadeMux                     0              3981   1066  FALL       1
duty_5_LC_11_11_5/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
duty_5_LC_11_11_5/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__340/I                    InMux                          0              4114   1417  FALL       1
I__340/O                    InMux                        217              4332   1417  FALL       1
duty_6_LC_11_11_6/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_6_LC_11_11_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_4_LC_11_11_4/lcout
Path End         : duty_5_LC_11_11_5/in3
Capture Clock    : duty_5_LC_11_11_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 877
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_4_LC_11_11_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_4_LC_11_11_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__412/I                    LocalMux                       0              3455   1066  FALL       1
I__412/O                    LocalMux                     309              3764   1066  FALL       1
I__414/I                    InMux                          0              3764   1066  FALL       1
I__414/O                    InMux                        217              3981   1066  FALL       1
I__416/I                    CascadeMux                     0              3981   1066  FALL       1
I__416/O                    CascadeMux                     0              3981   1066  FALL       1
duty_4_LC_11_11_4/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
duty_4_LC_11_11_4/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__341/I                    InMux                          0              4114   1417  FALL       1
I__341/O                    InMux                        217              4332   1417  FALL       1
duty_5_LC_11_11_5/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_5_LC_11_11_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_3_LC_11_11_3/lcout
Path End         : duty_4_LC_11_11_4/in3
Capture Clock    : duty_4_LC_11_11_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 877
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_3_LC_11_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_3_LC_11_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__420/I                    LocalMux                       0              3455   1066  FALL       1
I__420/O                    LocalMux                     309              3764   1066  FALL       1
I__422/I                    InMux                          0              3764   1066  FALL       1
I__422/O                    InMux                        217              3981   1066  FALL       1
I__424/I                    CascadeMux                     0              3981   1066  FALL       1
I__424/O                    CascadeMux                     0              3981   1066  FALL       1
duty_3_LC_11_11_3/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
duty_3_LC_11_11_3/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__344/I                    InMux                          0              4114   1417  FALL       1
I__344/O                    InMux                        217              4332   1417  FALL       1
duty_4_LC_11_11_4/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_4_LC_11_11_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_8_11_0/lcout
Path End         : d1.state_LC_9_11_6/in2
Capture Clock    : d1.state_LC_9_11_6/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 891
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4346
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_8_11_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__166/I                        LocalMux                       0              3455   1431  FALL       1
I__166/O                        LocalMux                     309              3764   1431  FALL       1
I__170/I                        InMux                          0              3764   1431  FALL       1
I__170/O                        InMux                        217              3981   1431  FALL       1
d1.state_RNO_0_LC_9_11_5/in0    LogicCell40_SEQ_MODE_0000      0              3981   1431  FALL       1
d1.state_RNO_0_LC_9_11_5/ltout  LogicCell40_SEQ_MODE_0000    365              4346   1431  RISE       1
I__125/I                        CascadeMux                     0              4346   1431  RISE       1
I__125/O                        CascadeMux                     0              4346   1431  RISE       1
d1.state_LC_9_11_6/in2          LogicCell40_SEQ_MODE_1000      0              4346   1431  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.sync_0_LC_13_10_7/lcout
Path End         : d2.sync_1_LC_12_12_2/in3
Capture Clock    : d2.sync_1_LC_12_12_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 898
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__629/I                                          ClkMux                         0              2607  RISE       1
I__629/O                                          ClkMux                       309              2915  RISE       1
d2.sync_0_LC_13_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.sync_0_LC_13_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       1
I__489/I                    Odrv4                          0              3455   1438  FALL       1
I__489/O                    Odrv4                        372              3827   1438  FALL       1
I__490/I                    LocalMux                       0              3827   1438  FALL       1
I__490/O                    LocalMux                     309              4136   1438  FALL       1
I__491/I                    InMux                          0              4136   1438  FALL       1
I__491/O                    InMux                        217              4353   1438  FALL       1
d2.sync_1_LC_12_12_2/in3    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
d2.sync_1_LC_12_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_1_LC_14_12_6/lcout
Path End         : prescaler_3_LC_14_12_2/in3
Capture Clock    : prescaler_3_LC_14_12_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 982
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4437
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_1_LC_14_12_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_1_LC_14_12_6/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__598/I                                 LocalMux                       0              3455   1066  FALL       1
I__598/O                                 LocalMux                     309              3764   1066  FALL       1
I__600/I                                 InMux                          0              3764   1417  FALL       1
I__600/O                                 InMux                        217              3981   1417  FALL       1
I__602/I                                 CascadeMux                     0              3981   1417  FALL       1
I__602/O                                 CascadeMux                     0              3981   1417  FALL       1
prescaler_1_cry_1_c_LC_14_12_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
prescaler_1_cry_1_c_LC_14_12_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
prescaler_2_LC_14_12_1/carryin           LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
prescaler_2_LC_14_12_1/carryout          LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__648/I                                 InMux                          0              4220   1522  FALL       1
I__648/O                                 InMux                        217              4437   1522  FALL       1
prescaler_3_LC_14_12_2/in3               LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_1_LC_11_13_4/lcout
Path End         : d2.count_3_LC_10_13_2/in3
Capture Clock    : d2.count_3_LC_10_13_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 982
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4437
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_11_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_1_LC_11_13_4/lcout               LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__360/I                                  LocalMux                       0              3455   1417  FALL       1
I__360/O                                  LocalMux                     309              3764   1417  FALL       1
I__363/I                                  InMux                          0              3764   1417  FALL       1
I__363/O                                  InMux                        217              3981   1417  FALL       1
I__365/I                                  CascadeMux                     0              3981   1417  FALL       1
I__365/O                                  CascadeMux                     0              3981   1417  FALL       1
d2.un3_count_cry_1_c_LC_10_13_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
d2.un3_count_cry_1_c_LC_10_13_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
d2.count_2_LC_10_13_1/carryin             LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
d2.count_2_LC_10_13_1/carryout            LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__310/I                                  InMux                          0              4220   1522  FALL       1
I__310/O                                  InMux                        217              4437   1522  FALL       1
d2.count_3_LC_10_13_2/in3                 LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_10_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_0_LC_8_11_0/lcout
Path End         : d1.count_3_LC_9_12_2/in3
Capture Clock    : d1.count_3_LC_9_12_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 982
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4437
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_0_LC_8_11_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       5
I__167/I                                 LocalMux                       0              3455   1417  FALL       1
I__167/O                                 LocalMux                     309              3764   1417  FALL       1
I__171/I                                 InMux                          0              3764   1417  FALL       1
I__171/O                                 InMux                        217              3981   1417  FALL       1
I__174/I                                 CascadeMux                     0              3981   1417  FALL       1
I__174/O                                 CascadeMux                     0              3981   1417  FALL       1
d1.un3_count_cry_1_c_LC_9_12_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
d1.un3_count_cry_1_c_LC_9_12_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
d1.count_2_LC_9_12_1/carryin             LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
d1.count_2_LC_9_12_1/carryout            LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__160/I                                 InMux                          0              4220   1522  FALL       1
I__160/O                                 InMux                        217              4437   1522  FALL       1
d1.count_3_LC_9_12_2/in3                 LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_0_LC_10_11_3/lcout
Path End         : duty_1_LC_11_11_1/in3
Capture Clock    : duty_1_LC_11_11_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
duty_0_LC_10_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_0_LC_10_11_3/lcout               LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__442/I                              LocalMux                       0              3455   1529  FALL       1
I__442/O                              LocalMux                     309              3764   1529  FALL       1
I__445/I                              InMux                          0              3764   1529  FALL       1
I__445/O                              InMux                        217              3981   1529  FALL       1
un1_duty_cry_0_c_LC_11_11_0/in1       LogicCell40_SEQ_MODE_0000      0              3981   1529  FALL       1
un1_duty_cry_0_c_LC_11_11_0/carryout  LogicCell40_SEQ_MODE_0000    245              4227   1529  FALL       2
I__316/I                              InMux                          0              4227   1529  FALL       1
I__316/O                              InMux                        217              4444   1529  FALL       1
duty_1_LC_11_11_1/in3                 LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_1_LC_11_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_3_LC_14_12_2/lcout
Path End         : prescaler_4_LC_14_12_3/in3
Capture Clock    : prescaler_4_LC_14_12_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_3_LC_14_12_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_3_LC_14_12_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__611/I                         LocalMux                       0              3455   1066  FALL       1
I__611/O                         LocalMux                     309              3764   1066  FALL       1
I__613/I                         InMux                          0              3764   1066  FALL       1
I__613/O                         InMux                        217              3981   1066  FALL       1
prescaler_3_LC_14_12_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
prescaler_3_LC_14_12_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__647/I                         InMux                          0              4227   1529  FALL       1
I__647/O                         InMux                        217              4444   1529  FALL       1
prescaler_4_LC_14_12_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_4_LC_14_12_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_6_LC_13_11_6/lcout
Path End         : p.count_7_LC_13_11_7/in3
Capture Clock    : p.count_7_LC_13_11_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_6_LC_13_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_6_LC_13_11_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__572/I                       LocalMux                       0              3455   1066  FALL       1
I__572/O                       LocalMux                     309              3764   1066  FALL       1
I__574/I                       InMux                          0              3764   1066  FALL       1
I__574/O                       InMux                        217              3981   1066  FALL       1
p.count_6_LC_13_11_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_6_LC_13_11_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__569/I                       InMux                          0              4227   1529  FALL       1
I__569/O                       InMux                        217              4444   1529  FALL       1
p.count_7_LC_13_11_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_7_LC_13_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_5_LC_13_11_5/lcout
Path End         : p.count_6_LC_13_11_6/in3
Capture Clock    : p.count_6_LC_13_11_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_5_LC_13_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_5_LC_13_11_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__577/I                       LocalMux                       0              3455   1066  FALL       1
I__577/O                       LocalMux                     309              3764   1066  FALL       1
I__579/I                       InMux                          0              3764   1066  FALL       1
I__579/O                       InMux                        217              3981   1066  FALL       1
p.count_5_LC_13_11_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_5_LC_13_11_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__570/I                       InMux                          0              4227   1529  FALL       1
I__570/O                       InMux                        217              4444   1529  FALL       1
p.count_6_LC_13_11_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_6_LC_13_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_4_LC_13_11_4/lcout
Path End         : p.count_5_LC_13_11_5/in3
Capture Clock    : p.count_5_LC_13_11_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_4_LC_13_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_4_LC_13_11_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__582/I                       LocalMux                       0              3455   1066  FALL       1
I__582/O                       LocalMux                     309              3764   1066  FALL       1
I__584/I                       InMux                          0              3764   1066  FALL       1
I__584/O                       InMux                        217              3981   1066  FALL       1
p.count_4_LC_13_11_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_4_LC_13_11_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__575/I                       InMux                          0              4227   1529  FALL       1
I__575/O                       InMux                        217              4444   1529  FALL       1
p.count_5_LC_13_11_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_5_LC_13_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_3_LC_13_11_3/lcout
Path End         : p.count_4_LC_13_11_4/in3
Capture Clock    : p.count_4_LC_13_11_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_3_LC_13_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_3_LC_13_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__587/I                       LocalMux                       0              3455   1066  FALL       1
I__587/O                       LocalMux                     309              3764   1066  FALL       1
I__589/I                       InMux                          0              3764   1066  FALL       1
I__589/O                       InMux                        217              3981   1066  FALL       1
p.count_3_LC_13_11_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_3_LC_13_11_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__580/I                       InMux                          0              4227   1529  FALL       1
I__580/O                       InMux                        217              4444   1529  FALL       1
p.count_4_LC_13_11_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_4_LC_13_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_2_LC_13_11_2/lcout
Path End         : p.count_3_LC_13_11_3/in3
Capture Clock    : p.count_3_LC_13_11_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_2_LC_13_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_2_LC_13_11_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__592/I                       LocalMux                       0              3455   1066  FALL       1
I__592/O                       LocalMux                     309              3764   1066  FALL       1
I__594/I                       InMux                          0              3764   1066  FALL       1
I__594/O                       InMux                        217              3981   1066  FALL       1
p.count_2_LC_13_11_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_2_LC_13_11_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__585/I                       InMux                          0              4227   1529  FALL       1
I__585/O                       InMux                        217              4444   1529  FALL       1
p.count_3_LC_13_11_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_3_LC_13_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_1_LC_13_11_1/lcout
Path End         : p.count_2_LC_13_11_2/in3
Capture Clock    : p.count_2_LC_13_11_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_1_LC_13_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_1_LC_13_11_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__482/I                       LocalMux                       0              3455   1066  FALL       1
I__482/O                       LocalMux                     309              3764   1066  FALL       1
I__484/I                       InMux                          0              3764   1066  FALL       1
I__484/O                       InMux                        217              3981   1066  FALL       1
p.count_1_LC_13_11_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_1_LC_13_11_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__590/I                       InMux                          0              4227   1529  FALL       1
I__590/O                       InMux                        217              4444   1529  FALL       1
p.count_2_LC_13_11_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_2_LC_13_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.count_0_LC_13_11_0/lcout
Path End         : p.count_1_LC_13_11_1/in3
Capture Clock    : p.count_1_LC_13_11_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_0_LC_13_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.count_0_LC_13_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__486/I                       LocalMux                       0              3455   1066  FALL       1
I__486/O                       LocalMux                     309              3764   1066  FALL       1
I__488/I                       InMux                          0              3764   1066  FALL       1
I__488/O                       InMux                        217              3981   1066  FALL       1
p.count_0_LC_13_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
p.count_0_LC_13_11_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__480/I                       InMux                          0              4227   1529  FALL       1
I__480/O                       InMux                        217              4444   1529  FALL       1
p.count_1_LC_13_11_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_1_LC_13_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_2_LC_11_11_2/lcout
Path End         : duty_3_LC_11_11_3/in3
Capture Clock    : duty_3_LC_11_11_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_2_LC_11_11_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_2_LC_11_11_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__428/I                    LocalMux                       0              3455   1066  FALL       1
I__428/O                    LocalMux                     309              3764   1066  FALL       1
I__430/I                    InMux                          0              3764   1066  FALL       1
I__430/O                    InMux                        217              3981   1066  FALL       1
duty_2_LC_11_11_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
duty_2_LC_11_11_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__345/I                    InMux                          0              4227   1529  FALL       1
I__345/O                    InMux                        217              4444   1529  FALL       1
duty_3_LC_11_11_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_3_LC_11_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_1_LC_11_11_1/lcout
Path End         : duty_2_LC_11_11_2/in3
Capture Clock    : duty_2_LC_11_11_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_1_LC_11_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_1_LC_11_11_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__435/I                    LocalMux                       0              3455   1066  FALL       1
I__435/O                    LocalMux                     309              3764   1066  FALL       1
I__437/I                    InMux                          0              3764   1066  FALL       1
I__437/O                    InMux                        217              3981   1066  FALL       1
duty_1_LC_11_11_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
duty_1_LC_11_11_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__346/I                    InMux                          0              4227   1529  FALL       1
I__346/O                    InMux                        217              4444   1529  FALL       1
duty_2_LC_11_11_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_2_LC_11_11_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_15_LC_10_14_6/lcout
Path End         : d2.count_16_LC_10_14_7/in3
Capture Clock    : d2.count_16_LC_10_14_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_10_14_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_15_LC_10_14_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__477/I                         LocalMux                       0              3455   1066  FALL       1
I__477/O                         LocalMux                     309              3764   1066  FALL       1
I__479/I                         InMux                          0              3764   1066  FALL       1
I__479/O                         InMux                        217              3981   1066  FALL       1
d2.count_15_LC_10_14_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_15_LC_10_14_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__329/I                         InMux                          0              4227   1529  FALL       1
I__329/O                         InMux                        217              4444   1529  FALL       1
d2.count_16_LC_10_14_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_10_14_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_14_LC_10_14_5/lcout
Path End         : d2.count_15_LC_10_14_6/in3
Capture Clock    : d2.count_15_LC_10_14_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_10_14_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_14_LC_10_14_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__453/I                         LocalMux                       0              3455   1066  FALL       1
I__453/O                         LocalMux                     309              3764   1066  FALL       1
I__455/I                         InMux                          0              3764   1066  FALL       1
I__455/O                         InMux                        217              3981   1066  FALL       1
d2.count_14_LC_10_14_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_14_LC_10_14_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__330/I                         InMux                          0              4227   1529  FALL       1
I__330/O                         InMux                        217              4444   1529  FALL       1
d2.count_15_LC_10_14_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_10_14_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_13_LC_10_14_4/lcout
Path End         : d2.count_14_LC_10_14_5/in3
Capture Clock    : d2.count_14_LC_10_14_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_10_14_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_13_LC_10_14_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__457/I                         LocalMux                       0              3455   1066  FALL       1
I__457/O                         LocalMux                     309              3764   1066  FALL       1
I__459/I                         InMux                          0              3764   1066  FALL       1
I__459/O                         InMux                        217              3981   1066  FALL       1
d2.count_13_LC_10_14_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_13_LC_10_14_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__331/I                         InMux                          0              4227   1529  FALL       1
I__331/O                         InMux                        217              4444   1529  FALL       1
d2.count_14_LC_10_14_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_10_14_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_12_LC_10_14_3/lcout
Path End         : d2.count_13_LC_10_14_4/in3
Capture Clock    : d2.count_13_LC_10_14_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_12_LC_10_14_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__466/I                         LocalMux                       0              3455   1066  FALL       1
I__466/O                         LocalMux                     309              3764   1066  FALL       1
I__468/I                         InMux                          0              3764   1066  FALL       1
I__468/O                         InMux                        217              3981   1066  FALL       1
d2.count_12_LC_10_14_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_12_LC_10_14_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__332/I                         InMux                          0              4227   1529  FALL       1
I__332/O                         InMux                        217              4444   1529  FALL       1
d2.count_13_LC_10_14_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_10_14_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_11_LC_10_14_2/lcout
Path End         : d2.count_12_LC_10_14_3/in3
Capture Clock    : d2.count_12_LC_10_14_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_10_14_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_11_LC_10_14_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__462/I                         LocalMux                       0              3455   1066  FALL       1
I__462/O                         LocalMux                     309              3764   1066  FALL       1
I__464/I                         InMux                          0              3764   1066  FALL       1
I__464/O                         InMux                        217              3981   1066  FALL       1
d2.count_11_LC_10_14_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_11_LC_10_14_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__333/I                         InMux                          0              4227   1529  FALL       1
I__333/O                         InMux                        217              4444   1529  FALL       1
d2.count_12_LC_10_14_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_10_LC_10_14_1/lcout
Path End         : d2.count_11_LC_10_14_2/in3
Capture Clock    : d2.count_11_LC_10_14_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_10_14_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_10_LC_10_14_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__273/I                         LocalMux                       0              3455   1066  FALL       1
I__273/O                         LocalMux                     309              3764   1066  FALL       1
I__275/I                         InMux                          0              3764   1066  FALL       1
I__275/O                         InMux                        217              3981   1066  FALL       1
d2.count_10_LC_10_14_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_10_LC_10_14_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__334/I                         InMux                          0              4227   1529  FALL       1
I__334/O                         InMux                        217              4444   1529  FALL       1
d2.count_11_LC_10_14_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_10_14_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_9_LC_10_14_0/lcout
Path End         : d2.count_10_LC_10_14_1/in3
Capture Clock    : d2.count_10_LC_10_14_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_10_14_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_9_LC_10_14_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__280/I                        LocalMux                       0              3455   1066  FALL       1
I__280/O                        LocalMux                     309              3764   1066  FALL       1
I__282/I                        InMux                          0              3764   1066  FALL       1
I__282/O                        InMux                        217              3981   1066  FALL       1
d2.count_9_LC_10_14_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_9_LC_10_14_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__271/I                        InMux                          0              4227   1529  FALL       1
I__271/O                        InMux                        217              4444   1529  FALL       1
d2.count_10_LC_10_14_1/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_10_14_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_7_LC_10_13_6/lcout
Path End         : d2.count_8_LC_10_13_7/in3
Capture Clock    : d2.count_8_LC_10_13_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_10_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_7_LC_10_13_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__291/I                        LocalMux                       0              3455   1066  FALL       1
I__291/O                        LocalMux                     309              3764   1066  FALL       1
I__293/I                        InMux                          0              3764   1066  FALL       1
I__293/O                        InMux                        217              3981   1066  FALL       1
d2.count_7_LC_10_13_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_7_LC_10_13_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__284/I                        InMux                          0              4227   1529  FALL       1
I__284/O                        InMux                        217              4444   1529  FALL       1
d2.count_8_LC_10_13_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_10_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_6_LC_10_13_5/lcout
Path End         : d2.count_7_LC_10_13_6/in3
Capture Clock    : d2.count_7_LC_10_13_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_10_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_6_LC_10_13_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__296/I                        LocalMux                       0              3455   1066  FALL       1
I__296/O                        LocalMux                     309              3764   1066  FALL       1
I__298/I                        InMux                          0              3764   1066  FALL       1
I__298/O                        InMux                        217              3981   1066  FALL       1
d2.count_6_LC_10_13_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_6_LC_10_13_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__289/I                        InMux                          0              4227   1529  FALL       1
I__289/O                        InMux                        217              4444   1529  FALL       1
d2.count_7_LC_10_13_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_10_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_5_LC_10_13_4/lcout
Path End         : d2.count_6_LC_10_13_5/in3
Capture Clock    : d2.count_6_LC_10_13_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_10_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_5_LC_10_13_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__302/I                        LocalMux                       0              3455   1066  FALL       1
I__302/O                        LocalMux                     309              3764   1066  FALL       1
I__304/I                        InMux                          0              3764   1066  FALL       1
I__304/O                        InMux                        217              3981   1066  FALL       1
d2.count_5_LC_10_13_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_5_LC_10_13_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__294/I                        InMux                          0              4227   1529  FALL       1
I__294/O                        InMux                        217              4444   1529  FALL       1
d2.count_6_LC_10_13_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_10_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_4_LC_10_13_3/lcout
Path End         : d2.count_5_LC_10_13_4/in3
Capture Clock    : d2.count_5_LC_10_13_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_10_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_4_LC_10_13_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__307/I                        LocalMux                       0              3455   1066  FALL       1
I__307/O                        LocalMux                     309              3764   1066  FALL       1
I__309/I                        InMux                          0              3764   1066  FALL       1
I__309/O                        InMux                        217              3981   1066  FALL       1
d2.count_4_LC_10_13_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_4_LC_10_13_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__300/I                        InMux                          0              4227   1529  FALL       1
I__300/O                        InMux                        217              4444   1529  FALL       1
d2.count_5_LC_10_13_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_10_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_3_LC_10_13_2/lcout
Path End         : d2.count_4_LC_10_13_3/in3
Capture Clock    : d2.count_4_LC_10_13_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_10_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_3_LC_10_13_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__312/I                        LocalMux                       0              3455   1066  FALL       1
I__312/O                        LocalMux                     309              3764   1066  FALL       1
I__314/I                        InMux                          0              3764   1066  FALL       1
I__314/O                        InMux                        217              3981   1066  FALL       1
d2.count_3_LC_10_13_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d2.count_3_LC_10_13_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__305/I                        InMux                          0              4227   1529  FALL       1
I__305/O                        InMux                        217              4444   1529  FALL       1
d2.count_4_LC_10_13_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_10_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_15_LC_9_13_6/lcout
Path End         : d1.count_16_LC_9_13_7/in3
Capture Clock    : d1.count_16_LC_9_13_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_15_LC_9_13_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__195/I                        LocalMux                       0              3455   1066  FALL       1
I__195/O                        LocalMux                     309              3764   1066  FALL       1
I__197/I                        InMux                          0              3764   1066  FALL       1
I__197/O                        InMux                        217              3981   1066  FALL       1
d1.count_15_LC_9_13_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_15_LC_9_13_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__192/I                        InMux                          0              4227   1529  FALL       1
I__192/O                        InMux                        217              4444   1529  FALL       1
d1.count_16_LC_9_13_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_14_LC_9_13_5/lcout
Path End         : d1.count_15_LC_9_13_6/in3
Capture Clock    : d1.count_15_LC_9_13_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_14_LC_9_13_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__256/I                        LocalMux                       0              3455   1066  FALL       1
I__256/O                        LocalMux                     309              3764   1066  FALL       1
I__258/I                        InMux                          0              3764   1066  FALL       1
I__258/O                        InMux                        217              3981   1066  FALL       1
d1.count_14_LC_9_13_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_14_LC_9_13_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__193/I                        InMux                          0              4227   1529  FALL       1
I__193/O                        InMux                        217              4444   1529  FALL       1
d1.count_15_LC_9_13_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_13_LC_9_13_4/lcout
Path End         : d1.count_14_LC_9_13_5/in3
Capture Clock    : d1.count_14_LC_9_13_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_13_LC_9_13_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__247/I                        LocalMux                       0              3455   1066  FALL       1
I__247/O                        LocalMux                     309              3764   1066  FALL       1
I__249/I                        InMux                          0              3764   1066  FALL       1
I__249/O                        InMux                        217              3981   1066  FALL       1
d1.count_13_LC_9_13_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_13_LC_9_13_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__199/I                        InMux                          0              4227   1529  FALL       1
I__199/O                        InMux                        217              4444   1529  FALL       1
d1.count_14_LC_9_13_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_12_LC_9_13_3/lcout
Path End         : d1.count_13_LC_9_13_4/in3
Capture Clock    : d1.count_13_LC_9_13_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_12_LC_9_13_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__203/I                        LocalMux                       0              3455   1066  FALL       1
I__203/O                        LocalMux                     309              3764   1066  FALL       1
I__205/I                        InMux                          0              3764   1066  FALL       1
I__205/O                        InMux                        217              3981   1066  FALL       1
d1.count_12_LC_9_13_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_12_LC_9_13_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__200/I                        InMux                          0              4227   1529  FALL       1
I__200/O                        InMux                        217              4444   1529  FALL       1
d1.count_13_LC_9_13_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_11_LC_9_13_2/lcout
Path End         : d1.count_12_LC_9_13_3/in3
Capture Clock    : d1.count_12_LC_9_13_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_11_LC_9_13_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__211/I                        LocalMux                       0              3455   1066  FALL       1
I__211/O                        LocalMux                     309              3764   1066  FALL       1
I__213/I                        InMux                          0              3764   1066  FALL       1
I__213/O                        InMux                        217              3981   1066  FALL       1
d1.count_11_LC_9_13_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_11_LC_9_13_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__201/I                        InMux                          0              4227   1529  FALL       1
I__201/O                        InMux                        217              4444   1529  FALL       1
d1.count_12_LC_9_13_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_10_LC_9_13_1/lcout
Path End         : d1.count_11_LC_9_13_2/in3
Capture Clock    : d1.count_11_LC_9_13_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_10_LC_9_13_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__218/I                        LocalMux                       0              3455   1066  FALL       1
I__218/O                        LocalMux                     309              3764   1066  FALL       1
I__220/I                        InMux                          0              3764   1066  FALL       1
I__220/O                        InMux                        217              3981   1066  FALL       1
d1.count_10_LC_9_13_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_10_LC_9_13_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__209/I                        InMux                          0              4227   1529  FALL       1
I__209/O                        InMux                        217              4444   1529  FALL       1
d1.count_11_LC_9_13_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_9_LC_9_13_0/lcout
Path End         : d1.count_10_LC_9_13_1/in3
Capture Clock    : d1.count_10_LC_9_13_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_13_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_9_LC_9_13_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__139/I                       LocalMux                       0              3455   1066  FALL       1
I__139/O                       LocalMux                     309              3764   1066  FALL       1
I__141/I                       InMux                          0              3764   1066  FALL       1
I__141/O                       InMux                        217              3981   1066  FALL       1
d1.count_9_LC_9_13_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_9_LC_9_13_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__216/I                       InMux                          0              4227   1529  FALL       1
I__216/O                       InMux                        217              4444   1529  FALL       1
d1.count_10_LC_9_13_1/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_7_LC_9_12_6/lcout
Path End         : d1.count_8_LC_9_12_7/in3
Capture Clock    : d1.count_8_LC_9_12_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_12_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_7_LC_9_12_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__153/I                       LocalMux                       0              3455   1066  FALL       1
I__153/O                       LocalMux                     309              3764   1066  FALL       1
I__156/I                       InMux                          0              3764   1066  FALL       1
I__156/O                       InMux                        217              3981   1066  FALL       1
d1.count_7_LC_9_12_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_7_LC_9_12_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__145/I                       InMux                          0              4227   1529  FALL       1
I__145/O                       InMux                        217              4444   1529  FALL       1
d1.count_8_LC_9_12_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_12_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_6_LC_9_12_5/lcout
Path End         : d1.count_7_LC_9_12_6/in3
Capture Clock    : d1.count_7_LC_9_12_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_12_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_6_LC_9_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__236/I                       LocalMux                       0              3455   1066  FALL       1
I__236/O                       LocalMux                     309              3764   1066  FALL       1
I__238/I                       InMux                          0              3764   1066  FALL       1
I__238/O                       InMux                        217              3981   1066  FALL       1
d1.count_6_LC_9_12_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_6_LC_9_12_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__151/I                       InMux                          0              4227   1529  FALL       1
I__151/O                       InMux                        217              4444   1529  FALL       1
d1.count_7_LC_9_12_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_12_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_5_LC_9_12_4/lcout
Path End         : d1.count_6_LC_9_12_5/in3
Capture Clock    : d1.count_6_LC_9_12_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_12_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_5_LC_9_12_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__227/I                       LocalMux                       0              3455   1066  FALL       1
I__227/O                       LocalMux                     309              3764   1066  FALL       1
I__229/I                       InMux                          0              3764   1066  FALL       1
I__229/O                       InMux                        217              3981   1066  FALL       1
d1.count_5_LC_9_12_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_5_LC_9_12_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__157/I                       InMux                          0              4227   1529  FALL       1
I__157/O                       InMux                        217              4444   1529  FALL       1
d1.count_6_LC_9_12_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_12_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_4_LC_9_12_3/lcout
Path End         : d1.count_5_LC_9_12_4/in3
Capture Clock    : d1.count_5_LC_9_12_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_12_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_4_LC_9_12_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__231/I                       LocalMux                       0              3455   1066  FALL       1
I__231/O                       LocalMux                     309              3764   1066  FALL       1
I__233/I                       InMux                          0              3764   1066  FALL       1
I__233/O                       InMux                        217              3981   1066  FALL       1
d1.count_4_LC_9_12_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_4_LC_9_12_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__158/I                       InMux                          0              4227   1529  FALL       1
I__158/O                       InMux                        217              4444   1529  FALL       1
d1.count_5_LC_9_12_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_12_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_3_LC_9_12_2/lcout
Path End         : d1.count_4_LC_9_12_3/in3
Capture Clock    : d1.count_4_LC_9_12_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_3_LC_9_12_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__240/I                       LocalMux                       0              3455   1066  FALL       1
I__240/O                       LocalMux                     309              3764   1066  FALL       1
I__242/I                       InMux                          0              3764   1066  FALL       1
I__242/O                       InMux                        217              3981   1066  FALL       1
d1.count_3_LC_9_12_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
d1.count_3_LC_9_12_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__159/I                       InMux                          0              4227   1529  FALL       1
I__159/O                       InMux                        217              4444   1529  FALL       1
d1.count_4_LC_9_12_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_12_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : duty_7_LC_11_11_7/lcout
Path End         : p.PWM_PIN_LC_12_12_0/in3
Capture Clock    : p.PWM_PIN_LC_12_12_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1052
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4507
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
duty_7_LC_11_11_7/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__534/I                                     LocalMux                       0              3455   1592  FALL       1
I__534/O                                     LocalMux                     309              3764   1592  FALL       1
I__536/I                                     InMux                          0              3764   1592  FALL       1
I__536/O                                     InMux                        217              3981   1592  FALL       1
I__538/I                                     CascadeMux                     0              3981   1592  FALL       1
I__538/O                                     CascadeMux                     0              3981   1592  FALL       1
p.PWM_PIN_2_cry_7_c_inv_LC_12_11_7/in2       LogicCell40_SEQ_MODE_0000      0              3981   1592  FALL       1
p.PWM_PIN_2_cry_7_c_inv_LC_12_11_7/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1592  FALL       1
IN_MUX_bfv_12_12_0_/carryinitin              ICE_CARRY_IN_MUX               0              4114   1592  FALL       1
IN_MUX_bfv_12_12_0_/carryinitout             ICE_CARRY_IN_MUX             175              4290   1592  FALL       1
I__531/I                                     InMux                          0              4290   1592  FALL       1
I__531/O                                     InMux                        217              4507   1592  FALL       1
p.PWM_PIN_LC_12_12_0/in3                     LogicCell40_SEQ_MODE_1000      0              4507   1592  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.count_8_LC_10_13_7/lcout
Path End         : d2.count_9_LC_10_14_0/in3
Capture Clock    : d2.count_9_LC_10_14_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1164
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_10_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.count_8_LC_10_13_7/lcout       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__286/I                          LocalMux                       0              3455   1066  FALL       1
I__286/O                          LocalMux                     309              3764   1066  FALL       1
I__288/I                          InMux                          0              3764   1066  FALL       1
I__288/O                          InMux                        217              3981   1066  FALL       1
d2.count_8_LC_10_13_7/in1         LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
d2.count_8_LC_10_13_7/carryout    LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_10_14_0_/carryinitin   ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_10_14_0_/carryinitout  ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__278/I                          InMux                          0              4402   1704  FALL       1
I__278/O                          InMux                        217              4619   1704  FALL       1
d2.count_9_LC_10_14_0/in3         LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_10_14_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_8_LC_9_12_7/lcout
Path End         : d1.count_9_LC_9_13_0/in3
Capture Clock    : d1.count_9_LC_9_13_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1164
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_12_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_8_LC_9_12_7/lcout       LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__147/I                         LocalMux                       0              3455   1066  FALL       1
I__147/O                         LocalMux                     309              3764   1066  FALL       1
I__150/I                         InMux                          0              3764   1066  FALL       1
I__150/O                         InMux                        217              3981   1066  FALL       1
d1.count_8_LC_9_12_7/in1         LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
d1.count_8_LC_9_12_7/carryout    LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_9_13_0_/carryinitin   ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_9_13_0_/carryinitout  ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__137/I                         InMux                          0              4402   1704  FALL       1
I__137/O                         InMux                        217              4619   1704  FALL       1
d1.count_9_LC_9_13_0/in3         LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_13_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_13_LC_9_13_4/lcout
Path End         : d1.state_LC_9_11_6/in0
Capture Clock    : d1.state_LC_9_11_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1340
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_13_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__246/I                            LocalMux                       0              3455   1880  FALL       1
I__246/O                            LocalMux                     309              3764   1880  FALL       1
I__248/I                            InMux                          0              3764   1880  FALL       1
I__248/O                            InMux                        217              3981   1880  FALL       1
d1.sync_1_RNI5IAP_LC_10_12_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d1.sync_1_RNI5IAP_LC_10_12_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__243/I                            LocalMux                       0              4269   1880  FALL       1
I__243/O                            LocalMux                     309              4577   1880  FALL       1
I__245/I                            InMux                          0              4577   1880  FALL       1
I__245/O                            InMux                        217              4795   1880  FALL       1
d1.state_LC_9_11_6/in0              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : duty_0_LC_10_11_3/in0
Capture Clock    : duty_0_LC_10_11_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1340
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__501/I                              LocalMux                       0              3455   1066  FALL       1
I__501/O                              LocalMux                     309              3764   1066  FALL       1
I__506/I                              InMux                          0              3764   1880  FALL       1
I__506/O                              InMux                        217              3981   1880  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       3
I__388/I                              LocalMux                       0              4269   1880  FALL       1
I__388/O                              LocalMux                     309              4577   1880  FALL       1
I__391/I                              InMux                          0              4577   1880  FALL       1
I__391/O                              InMux                        217              4795   1880  FALL       1
duty_0_LC_10_11_3/in0                 LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
duty_0_LC_10_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : duty_4_LC_11_11_4/in1
Capture Clock    : duty_4_LC_11_11_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1340
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__501/I                            LocalMux                       0              3455   1066  FALL       1
I__501/O                            LocalMux                     309              3764   1066  FALL       1
I__509/I                            InMux                          0              3764   1880  FALL       1
I__509/O                            InMux                        217              3981   1880  FALL       1
d2.state_RNIPC4P3_LC_11_12_2/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d2.state_RNIPC4P3_LC_11_12_2/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__335/I                            LocalMux                       0              4269   1880  FALL       1
I__335/O                            LocalMux                     309              4577   1880  FALL       1
I__336/I                            InMux                          0              4577   1880  FALL       1
I__336/O                            InMux                        217              4795   1880  FALL       1
duty_4_LC_11_11_4/in1               LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_4_LC_11_11_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : duty_6_LC_11_11_6/in1
Capture Clock    : duty_6_LC_11_11_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1340
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__501/I                              LocalMux                       0              3455   1066  FALL       1
I__501/O                              LocalMux                     309              3764   1066  FALL       1
I__510/I                              InMux                          0              3764   1880  FALL       1
I__510/O                              InMux                        217              3981   1880  FALL       1
d2.state_RNIPC4P3_3_LC_11_12_0/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d2.state_RNIPC4P3_3_LC_11_12_0/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__337/I                              LocalMux                       0              4269   1880  FALL       1
I__337/O                              LocalMux                     309              4577   1880  FALL       1
I__338/I                              InMux                          0              4577   1880  FALL       1
I__338/O                              InMux                        217              4795   1880  FALL       1
duty_6_LC_11_11_6/in1                 LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_6_LC_11_11_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_0_LC_13_11_0/in2
Capture Clock    : p.count_0_LC_13_11_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1340
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__554/I                              LocalMux                       0              3455   1066  FALL       1
I__554/O                              LocalMux                     309              3764   1066  FALL       1
I__556/I                              InMux                          0              3764   1880  FALL       1
I__556/O                              InMux                        217              3981   1880  FALL       1
prescaler_RNIFRI5_6_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
prescaler_RNIFRI5_6_LC_13_12_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__560/I                              LocalMux                       0              4269   1880  FALL       1
I__560/O                              LocalMux                     309              4577   1880  FALL       1
I__562/I                              InMux                          0              4577   1880  FALL       1
I__562/O                              InMux                        217              4795   1880  FALL       1
I__564/I                              CascadeMux                     0              4795   1880  FALL       1
I__564/O                              CascadeMux                     0              4795   1880  FALL       1
p.count_0_LC_13_11_0/in2              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_0_LC_13_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.PWM_PIN_LC_12_12_0/in0
Capture Clock    : p.PWM_PIN_LC_12_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1340
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__554/I                               LocalMux                       0              3455   1066  FALL       1
I__554/O                               LocalMux                     309              3764   1066  FALL       1
I__557/I                               InMux                          0              3764   1880  FALL       1
I__557/O                               InMux                        217              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       9
I__548/I                               LocalMux                       0              4269   1880  FALL       1
I__548/O                               LocalMux                     309              4577   1880  FALL       1
I__550/I                               InMux                          0              4577   1880  FALL       1
I__550/O                               InMux                        217              4795   1880  FALL       1
p.PWM_PIN_LC_12_12_0/in0               LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_0_LC_13_11_0/in3
Capture Clock    : p.count_0_LC_13_11_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1340
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__554/I                              LocalMux                       0              3455   1066  FALL       1
I__554/O                              LocalMux                     309              3764   1066  FALL       1
I__556/I                              InMux                          0              3764   1880  FALL       1
I__556/O                              InMux                        217              3981   1880  FALL       1
prescaler_RNIFRI5_6_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
prescaler_RNIFRI5_6_LC_13_12_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__561/I                              LocalMux                       0              4269   1880  FALL       1
I__561/O                              LocalMux                     309              4577   1880  FALL       1
I__563/I                              InMux                          0              4577   1880  FALL       1
I__563/O                              InMux                        217              4795   1880  FALL       1
p.count_0_LC_13_11_0/in3              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_0_LC_13_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_1_LC_14_12_6/lcout
Path End         : prescaler_6_LC_13_12_0/in1
Capture Clock    : prescaler_6_LC_13_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1340
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__625/I                                          ClkMux                         0              2607  RISE       1
I__625/O                                          ClkMux                       309              2915  RISE       1
prescaler_1_LC_14_12_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_1_LC_14_12_6/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__598/I                              LocalMux                       0              3455   1066  FALL       1
I__598/O                              LocalMux                     309              3764   1066  FALL       1
I__599/I                              InMux                          0              3764   1880  FALL       1
I__599/O                              InMux                        217              3981   1880  FALL       1
prescaler_RNIEVAM_1_LC_14_12_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
prescaler_RNIEVAM_1_LC_14_12_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__595/I                              LocalMux                       0              4269   1880  FALL       1
I__595/O                              LocalMux                     309              4577   1880  FALL       1
I__597/I                              InMux                          0              4577   1880  FALL       1
I__597/O                              InMux                        217              4795   1880  FALL       1
prescaler_6_LC_13_12_0/in1            LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : duty_5_LC_11_11_5/in1
Capture Clock    : duty_5_LC_11_11_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__503/I                              LocalMux                       0              3455   1971  FALL       1
I__503/O                              LocalMux                     309              3764   1971  FALL       1
I__513/I                              InMux                          0              3764   1971  FALL       1
I__513/O                              InMux                        217              3981   1971  FALL       1
d2.state_RNIPC4P3_0_LC_10_11_1/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
d2.state_RNIPC4P3_0_LC_10_11_1/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       1
I__342/I                              LocalMux                       0              4360   1971  FALL       1
I__342/O                              LocalMux                     309              4669   1971  FALL       1
I__343/I                              InMux                          0              4669   1971  FALL       1
I__343/O                              InMux                        217              4886   1971  FALL       1
duty_5_LC_11_11_5/in1                 LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_5_LC_11_11_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : duty_1_LC_11_11_1/in2
Capture Clock    : duty_1_LC_11_11_1/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1438
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4893
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__501/I                              LocalMux                       0              3455   1066  FALL       1
I__501/O                              LocalMux                     309              3764   1066  FALL       1
I__507/I                              InMux                          0              3764   1978  FALL       1
I__507/O                              InMux                        217              3981   1978  FALL       1
d2.state_RNIPC4P3_1_LC_11_12_7/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
d2.state_RNIPC4P3_1_LC_11_12_7/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       1
I__375/I                              LocalMux                       0              4367   1978  FALL       1
I__375/O                              LocalMux                     309              4676   1978  FALL       1
I__376/I                              InMux                          0              4676   1978  FALL       1
I__376/O                              InMux                        217              4893   1978  FALL       1
I__377/I                              CascadeMux                     0              4893   1978  FALL       1
I__377/O                              CascadeMux                     0              4893   1978  FALL       1
duty_1_LC_11_11_1/in2                 LogicCell40_SEQ_MODE_1000      0              4893   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_1_LC_11_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : duty_3_LC_11_11_3/in1
Capture Clock    : duty_3_LC_11_11_3/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1438
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4893
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__501/I                              LocalMux                       0              3455   1066  FALL       1
I__501/O                              LocalMux                     309              3764   1066  FALL       1
I__508/I                              InMux                          0              3764   1978  FALL       1
I__508/O                              InMux                        217              3981   1978  FALL       1
d2.state_RNIPC4P3_2_LC_11_12_3/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
d2.state_RNIPC4P3_2_LC_11_12_3/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       1
I__399/I                              LocalMux                       0              4367   1978  FALL       1
I__399/O                              LocalMux                     309              4676   1978  FALL       1
I__400/I                              InMux                          0              4676   1978  FALL       1
I__400/O                              InMux                        217              4893   1978  FALL       1
duty_3_LC_11_11_3/in1                 LogicCell40_SEQ_MODE_1000      0              4893   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_3_LC_11_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : d1.state_LC_9_11_6/in1
Capture Clock    : d1.state_LC_9_11_6/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1669
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__175/I                             LocalMux                       0              3455   2209  FALL       1
I__175/O                             LocalMux                     309              3764   2209  FALL       1
I__178/I                             InMux                          0              3764   2209  FALL       1
I__178/O                             InMux                        217              3981   2209  FALL       1
d1.count_RNI0AFK_16_LC_9_11_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
d1.count_RNI0AFK_16_LC_9_11_1/ltout  LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__132/I                             CascadeMux                     0              4248   2209  RISE       1
I__132/O                             CascadeMux                     0              4248   2209  RISE       1
d1.count_RNI23S21_3_LC_9_11_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
d1.count_RNI23S21_3_LC_9_11_2/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       1
I__126/I                             LocalMux                       0              4598   2209  FALL       1
I__126/O                             LocalMux                     309              4907   2209  FALL       1
I__127/I                             InMux                          0              4907   2209  FALL       1
I__127/O                             InMux                        217              5124   2209  FALL       1
d1.state_LC_9_11_6/in1               LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.state_LC_11_12_1/in3
Capture Clock    : d2.state_LC_11_12_1/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1669
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__501/I                               LocalMux                       0              3455   1066  FALL       1
I__501/O                               LocalMux                     309              3764   1066  FALL       1
I__505/I                               InMux                          0              3764   2209  FALL       1
I__505/O                               InMux                        217              3981   2209  FALL       1
d2.sync_1_RNI3PR51_LC_11_12_4/in3      LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__396/I                               CascadeMux                     0              4248   2209  RISE       1
I__396/O                               CascadeMux                     0              4248   2209  RISE       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
d2.count_RNIK9TB3_10_LC_11_12_5/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       7
I__378/I                               LocalMux                       0              4598   2209  FALL       1
I__378/O                               LocalMux                     309              4907   2209  FALL       1
I__385/I                               InMux                          0              4907   2209  FALL       1
I__385/O                               InMux                        217              5124   2209  FALL       1
d2.state_LC_11_12_1/in3                LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : duty_7_LC_11_11_7/in1
Capture Clock    : duty_7_LC_11_11_7/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1669
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout              LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__501/I                               LocalMux                       0              3455   1066  FALL       1
I__501/O                               LocalMux                     309              3764   1066  FALL       1
I__505/I                               InMux                          0              3764   2209  FALL       1
I__505/O                               InMux                        217              3981   2209  FALL       1
d2.sync_1_RNI3PR51_LC_11_12_4/in3      LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
d2.sync_1_RNI3PR51_LC_11_12_4/ltout    LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__396/I                               CascadeMux                     0              4248   2209  RISE       1
I__396/O                               CascadeMux                     0              4248   2209  RISE       1
d2.count_RNIK9TB3_10_LC_11_12_5/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
d2.count_RNIK9TB3_10_LC_11_12_5/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       7
I__380/I                               LocalMux                       0              4598   2209  FALL       1
I__380/O                               LocalMux                     309              4907   2209  FALL       1
I__387/I                               InMux                          0              4907   2209  FALL       1
I__387/O                               InMux                        217              5124   2209  FALL       1
duty_7_LC_11_11_7/in1                  LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_7_LC_11_11_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.count_1_LC_8_11_3/lcout
Path End         : duty_0_LC_10_11_3/in2
Capture Clock    : duty_0_LC_10_11_3/clk
Hold Constraint  : 0p
Path slack       : 2518p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                1978
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5433
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.count_1_LC_8_11_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__175/I                             LocalMux                       0              3455   2209  FALL       1
I__175/O                             LocalMux                     309              3764   2209  FALL       1
I__178/I                             InMux                          0              3764   2209  FALL       1
I__178/O                             InMux                        217              3981   2209  FALL       1
d1.count_RNI0AFK_16_LC_9_11_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
d1.count_RNI0AFK_16_LC_9_11_1/ltout  LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__132/I                             CascadeMux                     0              4248   2209  RISE       1
I__132/O                             CascadeMux                     0              4248   2209  RISE       1
d1.count_RNI23S21_3_LC_9_11_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
d1.count_RNI23S21_3_LC_9_11_2/ltout  LogicCell40_SEQ_MODE_0000    309              4556   2518  RISE       1
I__129/I                             CascadeMux                     0              4556   2518  RISE       1
I__129/O                             CascadeMux                     0              4556   2518  RISE       1
d1.count_RNI5P873_7_LC_9_11_3/in2    LogicCell40_SEQ_MODE_0000      0              4556   2518  RISE       1
d1.count_RNI5P873_7_LC_9_11_3/lcout  LogicCell40_SEQ_MODE_0000    351              4907   2518  FALL       3
I__266/I                             LocalMux                       0              4907   2518  FALL       1
I__266/O                             LocalMux                     309              5216   2518  FALL       1
I__269/I                             InMux                          0              5216   2518  FALL       1
I__269/O                             InMux                        217              5433   2518  FALL       1
I__270/I                             CascadeMux                     0              5433   2518  FALL       1
I__270/O                             CascadeMux                     0              5433   2518  FALL       1
duty_0_LC_10_11_3/in2                LogicCell40_SEQ_MODE_1000      0              5433   2518  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__627/I                                          ClkMux                         0              2607  RISE       1
I__627/O                                          ClkMux                       309              2915  RISE       1
duty_0_LC_10_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : duty_2_LC_11_11_2/in2
Capture Clock    : duty_2_LC_11_11_2/clk
Hold Constraint  : 0p
Path slack       : 2756p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2216
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5671
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__501/I                              LocalMux                       0              3455   1066  FALL       1
I__501/O                              LocalMux                     309              3764   1066  FALL       1
I__506/I                              InMux                          0              3764   1880  FALL       1
I__506/O                              InMux                        217              3981   1880  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
d2.state_RNIPC4P3_4_LC_11_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       3
I__388/I                              LocalMux                       0              4269   1880  FALL       1
I__388/O                              LocalMux                     309              4577   1880  FALL       1
I__390/I                              InMux                          0              4577   2756  FALL       1
I__390/O                              InMux                        217              4795   2756  FALL       1
I__392/I                              CascadeMux                     0              4795   2756  FALL       1
I__392/O                              CascadeMux                     0              4795   2756  FALL       1
d2.state_RNIU5D07_LC_10_11_7/in2      LogicCell40_SEQ_MODE_0000      0              4795   2756  FALL       1
d2.state_RNIU5D07_LC_10_11_7/lcout    LogicCell40_SEQ_MODE_0000    351              5145   2756  FALL       1
I__347/I                              LocalMux                       0              5145   2756  FALL       1
I__347/O                              LocalMux                     309              5454   2756  FALL       1
I__348/I                              InMux                          0              5454   2756  FALL       1
I__348/O                              InMux                        217              5671   2756  FALL       1
I__349/I                              CascadeMux                     0              5671   2756  FALL       1
I__349/O                              CascadeMux                     0              5671   2756  FALL       1
duty_2_LC_11_11_2/in2                 LogicCell40_SEQ_MODE_1000      0              5671   2756  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
duty_2_LC_11_11_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_7_LC_13_11_7/ce
Capture Clock    : p.count_7_LC_13_11_7/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2364
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__554/I                               LocalMux                       0              3455   1066  FALL       1
I__554/O                               LocalMux                     309              3764   1066  FALL       1
I__557/I                               InMux                          0              3764   1880  FALL       1
I__557/O                               InMux                        217              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       9
I__549/I                               Odrv4                          0              4269   2904  FALL       1
I__549/O                               Odrv4                        372              4640   2904  FALL       1
I__551/I                               Span4Mux_h                     0              4640   2904  FALL       1
I__551/O                               Span4Mux_h                   316              4956   2904  FALL       1
I__552/I                               LocalMux                       0              4956   2904  FALL       1
I__552/O                               LocalMux                     309              5265   2904  FALL       1
I__553/I                               CEMux                          0              5265   2904  FALL       1
I__553/O                               CEMux                        554              5819   2904  FALL       1
p.count_7_LC_13_11_7/ce                LogicCell40_SEQ_MODE_1000      0              5819   2904  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_7_LC_13_11_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_6_LC_13_11_6/ce
Capture Clock    : p.count_6_LC_13_11_6/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2364
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__554/I                               LocalMux                       0              3455   1066  FALL       1
I__554/O                               LocalMux                     309              3764   1066  FALL       1
I__557/I                               InMux                          0              3764   1880  FALL       1
I__557/O                               InMux                        217              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       9
I__549/I                               Odrv4                          0              4269   2904  FALL       1
I__549/O                               Odrv4                        372              4640   2904  FALL       1
I__551/I                               Span4Mux_h                     0              4640   2904  FALL       1
I__551/O                               Span4Mux_h                   316              4956   2904  FALL       1
I__552/I                               LocalMux                       0              4956   2904  FALL       1
I__552/O                               LocalMux                     309              5265   2904  FALL       1
I__553/I                               CEMux                          0              5265   2904  FALL       1
I__553/O                               CEMux                        554              5819   2904  FALL       1
p.count_6_LC_13_11_6/ce                LogicCell40_SEQ_MODE_1000      0              5819   2904  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_6_LC_13_11_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_5_LC_13_11_5/ce
Capture Clock    : p.count_5_LC_13_11_5/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2364
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__554/I                               LocalMux                       0              3455   1066  FALL       1
I__554/O                               LocalMux                     309              3764   1066  FALL       1
I__557/I                               InMux                          0              3764   1880  FALL       1
I__557/O                               InMux                        217              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       9
I__549/I                               Odrv4                          0              4269   2904  FALL       1
I__549/O                               Odrv4                        372              4640   2904  FALL       1
I__551/I                               Span4Mux_h                     0              4640   2904  FALL       1
I__551/O                               Span4Mux_h                   316              4956   2904  FALL       1
I__552/I                               LocalMux                       0              4956   2904  FALL       1
I__552/O                               LocalMux                     309              5265   2904  FALL       1
I__553/I                               CEMux                          0              5265   2904  FALL       1
I__553/O                               CEMux                        554              5819   2904  FALL       1
p.count_5_LC_13_11_5/ce                LogicCell40_SEQ_MODE_1000      0              5819   2904  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_5_LC_13_11_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_4_LC_13_11_4/ce
Capture Clock    : p.count_4_LC_13_11_4/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2364
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__554/I                               LocalMux                       0              3455   1066  FALL       1
I__554/O                               LocalMux                     309              3764   1066  FALL       1
I__557/I                               InMux                          0              3764   1880  FALL       1
I__557/O                               InMux                        217              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       9
I__549/I                               Odrv4                          0              4269   2904  FALL       1
I__549/O                               Odrv4                        372              4640   2904  FALL       1
I__551/I                               Span4Mux_h                     0              4640   2904  FALL       1
I__551/O                               Span4Mux_h                   316              4956   2904  FALL       1
I__552/I                               LocalMux                       0              4956   2904  FALL       1
I__552/O                               LocalMux                     309              5265   2904  FALL       1
I__553/I                               CEMux                          0              5265   2904  FALL       1
I__553/O                               CEMux                        554              5819   2904  FALL       1
p.count_4_LC_13_11_4/ce                LogicCell40_SEQ_MODE_1000      0              5819   2904  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_4_LC_13_11_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_3_LC_13_11_3/ce
Capture Clock    : p.count_3_LC_13_11_3/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2364
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__554/I                               LocalMux                       0              3455   1066  FALL       1
I__554/O                               LocalMux                     309              3764   1066  FALL       1
I__557/I                               InMux                          0              3764   1880  FALL       1
I__557/O                               InMux                        217              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       9
I__549/I                               Odrv4                          0              4269   2904  FALL       1
I__549/O                               Odrv4                        372              4640   2904  FALL       1
I__551/I                               Span4Mux_h                     0              4640   2904  FALL       1
I__551/O                               Span4Mux_h                   316              4956   2904  FALL       1
I__552/I                               LocalMux                       0              4956   2904  FALL       1
I__552/O                               LocalMux                     309              5265   2904  FALL       1
I__553/I                               CEMux                          0              5265   2904  FALL       1
I__553/O                               CEMux                        554              5819   2904  FALL       1
p.count_3_LC_13_11_3/ce                LogicCell40_SEQ_MODE_1000      0              5819   2904  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_3_LC_13_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_2_LC_13_11_2/ce
Capture Clock    : p.count_2_LC_13_11_2/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2364
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__554/I                               LocalMux                       0              3455   1066  FALL       1
I__554/O                               LocalMux                     309              3764   1066  FALL       1
I__557/I                               InMux                          0              3764   1880  FALL       1
I__557/O                               InMux                        217              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       9
I__549/I                               Odrv4                          0              4269   2904  FALL       1
I__549/O                               Odrv4                        372              4640   2904  FALL       1
I__551/I                               Span4Mux_h                     0              4640   2904  FALL       1
I__551/O                               Span4Mux_h                   316              4956   2904  FALL       1
I__552/I                               LocalMux                       0              4956   2904  FALL       1
I__552/O                               LocalMux                     309              5265   2904  FALL       1
I__553/I                               CEMux                          0              5265   2904  FALL       1
I__553/O                               CEMux                        554              5819   2904  FALL       1
p.count_2_LC_13_11_2/ce                LogicCell40_SEQ_MODE_1000      0              5819   2904  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_2_LC_13_11_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_1_LC_13_11_1/ce
Capture Clock    : p.count_1_LC_13_11_1/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2364
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__554/I                               LocalMux                       0              3455   1066  FALL       1
I__554/O                               LocalMux                     309              3764   1066  FALL       1
I__557/I                               InMux                          0              3764   1880  FALL       1
I__557/O                               InMux                        217              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       9
I__549/I                               Odrv4                          0              4269   2904  FALL       1
I__549/O                               Odrv4                        372              4640   2904  FALL       1
I__551/I                               Span4Mux_h                     0              4640   2904  FALL       1
I__551/O                               Span4Mux_h                   316              4956   2904  FALL       1
I__552/I                               LocalMux                       0              4956   2904  FALL       1
I__552/O                               LocalMux                     309              5265   2904  FALL       1
I__553/I                               CEMux                          0              5265   2904  FALL       1
I__553/O                               CEMux                        554              5819   2904  FALL       1
p.count_1_LC_13_11_1/ce                LogicCell40_SEQ_MODE_1000      0              5819   2904  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_1_LC_13_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescaler_6_LC_13_12_0/lcout
Path End         : p.count_0_LC_13_11_0/ce
Capture Clock    : p.count_0_LC_13_11_0/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2915

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                2364
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
prescaler_6_LC_13_12_0/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescaler_6_LC_13_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__554/I                               LocalMux                       0              3455   1066  FALL       1
I__554/O                               LocalMux                     309              3764   1066  FALL       1
I__557/I                               InMux                          0              3764   1880  FALL       1
I__557/O                               InMux                        217              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
prescaler_RNIKA371_5_LC_13_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       9
I__549/I                               Odrv4                          0              4269   2904  FALL       1
I__549/O                               Odrv4                        372              4640   2904  FALL       1
I__551/I                               Span4Mux_h                     0              4640   2904  FALL       1
I__551/O                               Span4Mux_h                   316              4956   2904  FALL       1
I__552/I                               LocalMux                       0              4956   2904  FALL       1
I__552/O                               LocalMux                     309              5265   2904  FALL       1
I__553/I                               CEMux                          0              5265   2904  FALL       1
I__553/O                               CEMux                        554              5819   2904  FALL       1
p.count_0_LC_13_11_0/ce                LogicCell40_SEQ_MODE_1000      0              5819   2904  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
p.count_0_LC_13_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_1_LC_8_11_3/sr
Capture Clock    : d1.count_1_LC_8_11_3/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__183/I                                      SRMux                          0              6155   3795  FALL       1
I__183/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_1_LC_8_11_3/sr                       LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_1_LC_8_11_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_0_LC_8_11_0/sr
Capture Clock    : d1.count_0_LC_8_11_0/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__183/I                                      SRMux                          0              6155   3795  FALL       1
I__183/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_0_LC_8_11_0/sr                       LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__631/I                                          ClkMux                         0              2607  RISE       1
I__631/O                                          ClkMux                       309              2915  RISE       1
d1.count_0_LC_8_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_8_LC_9_12_7/sr
Capture Clock    : d1.count_8_LC_9_12_7/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__184/I                                      SRMux                          0              6155   3795  FALL       1
I__184/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_8_LC_9_12_7/sr                       LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_8_LC_9_12_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_7_LC_9_12_6/sr
Capture Clock    : d1.count_7_LC_9_12_6/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__184/I                                      SRMux                          0              6155   3795  FALL       1
I__184/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_7_LC_9_12_6/sr                       LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_7_LC_9_12_6/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_6_LC_9_12_5/sr
Capture Clock    : d1.count_6_LC_9_12_5/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__184/I                                      SRMux                          0              6155   3795  FALL       1
I__184/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_6_LC_9_12_5/sr                       LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_6_LC_9_12_5/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_5_LC_9_12_4/sr
Capture Clock    : d1.count_5_LC_9_12_4/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__184/I                                      SRMux                          0              6155   3795  FALL       1
I__184/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_5_LC_9_12_4/sr                       LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_5_LC_9_12_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_4_LC_9_12_3/sr
Capture Clock    : d1.count_4_LC_9_12_3/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__184/I                                      SRMux                          0              6155   3795  FALL       1
I__184/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_4_LC_9_12_3/sr                       LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_4_LC_9_12_3/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_3_LC_9_12_2/sr
Capture Clock    : d1.count_3_LC_9_12_2/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__184/I                                      SRMux                          0              6155   3795  FALL       1
I__184/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_3_LC_9_12_2/sr                       LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_3_LC_9_12_2/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_2_LC_9_12_1/sr
Capture Clock    : d1.count_2_LC_9_12_1/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__184/I                                      SRMux                          0              6155   3795  FALL       1
I__184/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_2_LC_9_12_1/sr                       LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__626/I                                          ClkMux                         0              2607  RISE       1
I__626/O                                          ClkMux                       309              2915  RISE       1
d1.count_2_LC_9_12_1/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_16_LC_9_13_7/sr
Capture Clock    : d1.count_16_LC_9_13_7/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__185/I                                      SRMux                          0              6155   3795  FALL       1
I__185/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_16_LC_9_13_7/sr                      LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_16_LC_9_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_15_LC_9_13_6/sr
Capture Clock    : d1.count_15_LC_9_13_6/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__185/I                                      SRMux                          0              6155   3795  FALL       1
I__185/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_15_LC_9_13_6/sr                      LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_15_LC_9_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_14_LC_9_13_5/sr
Capture Clock    : d1.count_14_LC_9_13_5/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__185/I                                      SRMux                          0              6155   3795  FALL       1
I__185/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_14_LC_9_13_5/sr                      LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_14_LC_9_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_13_LC_9_13_4/sr
Capture Clock    : d1.count_13_LC_9_13_4/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__185/I                                      SRMux                          0              6155   3795  FALL       1
I__185/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_13_LC_9_13_4/sr                      LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_13_LC_9_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_12_LC_9_13_3/sr
Capture Clock    : d1.count_12_LC_9_13_3/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__185/I                                      SRMux                          0              6155   3795  FALL       1
I__185/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_12_LC_9_13_3/sr                      LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_12_LC_9_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_11_LC_9_13_2/sr
Capture Clock    : d1.count_11_LC_9_13_2/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__185/I                                      SRMux                          0              6155   3795  FALL       1
I__185/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_11_LC_9_13_2/sr                      LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_11_LC_9_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_10_LC_9_13_1/sr
Capture Clock    : d1.count_10_LC_9_13_1/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__185/I                                      SRMux                          0              6155   3795  FALL       1
I__185/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_10_LC_9_13_1/sr                      LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_10_LC_9_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d1.state_LC_9_11_6/lcout
Path End         : d1.count_9_LC_9_13_0/sr
Capture Clock    : d1.count_9_LC_9_13_0/clk
Hold Constraint  : 0p
Path slack       : 3795p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3058
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6513
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__630/I                                          ClkMux                         0              2607  RISE       1
I__630/O                                          ClkMux                       309              2915  RISE       1
d1.state_LC_9_11_6/clk                            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d1.state_LC_9_11_6/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__261/I                                      LocalMux                       0              3455   3795  FALL       1
I__261/O                                      LocalMux                     309              3764   3795  FALL       1
I__265/I                                      InMux                          0              3764   3795  FALL       1
I__265/O                                      InMux                        217              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/in3               LogicCell40_SEQ_MODE_0000      0              3981   3795  FALL       1
d1.sync_1_RNIKI1C_LC_9_10_5/lcout             LogicCell40_SEQ_MODE_0000    288              4269   3795  FALL       1
I__133/I                                      Odrv12                         0              4269   3795  FALL       1
I__133/O                                      Odrv12                       540              4809   3795  FALL       1
I__134/I                                      Span12Mux_s3_h                 0              4809   3795  FALL       1
I__134/O                                      Span12Mux_s3_h               182              4991   3795  FALL       1
I__135/I                                      LocalMux                       0              4991   3795  FALL       1
I__135/O                                      LocalMux                     309              5300   3795  FALL       1
I__136/I                                      IoInMux                        0              5300   3795  FALL       1
I__136/O                                      IoInMux                      217              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5517   3795  FALL       1
d1.sync_1_RNIKI1C_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6078   3795  FALL      17
I__181/I                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__181/O                                      gio2CtrlBuf                    0              6078   3795  FALL       1
I__182/I                                      GlobalMux                      0              6078   3795  FALL       1
I__182/O                                      GlobalMux                     77              6155   3795  FALL       1
I__185/I                                      SRMux                          0              6155   3795  FALL       1
I__185/O                                      SRMux                        358              6513   3795  FALL       1
d1.count_9_LC_9_13_0/sr                       LogicCell40_SEQ_MODE_1000      0              6513   3795  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
d1.count_9_LC_9_13_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_16_LC_10_14_7/sr
Capture Clock    : d2.count_16_LC_10_14_7/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__356/I                                      SRMux                          0              6289   3929  FALL       1
I__356/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_16_LC_10_14_7/sr                     LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_16_LC_10_14_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_15_LC_10_14_6/sr
Capture Clock    : d2.count_15_LC_10_14_6/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__356/I                                      SRMux                          0              6289   3929  FALL       1
I__356/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_15_LC_10_14_6/sr                     LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_15_LC_10_14_6/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_14_LC_10_14_5/sr
Capture Clock    : d2.count_14_LC_10_14_5/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__356/I                                      SRMux                          0              6289   3929  FALL       1
I__356/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_14_LC_10_14_5/sr                     LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_14_LC_10_14_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_13_LC_10_14_4/sr
Capture Clock    : d2.count_13_LC_10_14_4/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__356/I                                      SRMux                          0              6289   3929  FALL       1
I__356/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_13_LC_10_14_4/sr                     LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_13_LC_10_14_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_12_LC_10_14_3/sr
Capture Clock    : d2.count_12_LC_10_14_3/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__356/I                                      SRMux                          0              6289   3929  FALL       1
I__356/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_12_LC_10_14_3/sr                     LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_12_LC_10_14_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_11_LC_10_14_2/sr
Capture Clock    : d2.count_11_LC_10_14_2/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__356/I                                      SRMux                          0              6289   3929  FALL       1
I__356/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_11_LC_10_14_2/sr                     LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_11_LC_10_14_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_10_LC_10_14_1/sr
Capture Clock    : d2.count_10_LC_10_14_1/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__356/I                                      SRMux                          0              6289   3929  FALL       1
I__356/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_10_LC_10_14_1/sr                     LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_10_LC_10_14_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_9_LC_10_14_0/sr
Capture Clock    : d2.count_9_LC_10_14_0/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__356/I                                      SRMux                          0              6289   3929  FALL       1
I__356/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_9_LC_10_14_0/sr                      LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
d2.count_9_LC_10_14_0/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_1_LC_11_13_4/sr
Capture Clock    : d2.count_1_LC_11_13_4/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__357/I                                      SRMux                          0              6289   3929  FALL       1
I__357/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_1_LC_11_13_4/sr                      LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_1_LC_11_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_0_LC_11_13_3/sr
Capture Clock    : d2.count_0_LC_11_13_3/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__357/I                                      SRMux                          0              6289   3929  FALL       1
I__357/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_0_LC_11_13_3/sr                      LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
d2.count_0_LC_11_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_8_LC_10_13_7/sr
Capture Clock    : d2.count_8_LC_10_13_7/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__358/I                                      SRMux                          0              6289   3929  FALL       1
I__358/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_8_LC_10_13_7/sr                      LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_8_LC_10_13_7/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_7_LC_10_13_6/sr
Capture Clock    : d2.count_7_LC_10_13_6/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__358/I                                      SRMux                          0              6289   3929  FALL       1
I__358/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_7_LC_10_13_6/sr                      LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_7_LC_10_13_6/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_6_LC_10_13_5/sr
Capture Clock    : d2.count_6_LC_10_13_5/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__358/I                                      SRMux                          0              6289   3929  FALL       1
I__358/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_6_LC_10_13_5/sr                      LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_6_LC_10_13_5/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_5_LC_10_13_4/sr
Capture Clock    : d2.count_5_LC_10_13_4/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__358/I                                      SRMux                          0              6289   3929  FALL       1
I__358/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_5_LC_10_13_4/sr                      LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_5_LC_10_13_4/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_4_LC_10_13_3/sr
Capture Clock    : d2.count_4_LC_10_13_3/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__358/I                                      SRMux                          0              6289   3929  FALL       1
I__358/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_4_LC_10_13_3/sr                      LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_4_LC_10_13_3/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_3_LC_10_13_2/sr
Capture Clock    : d2.count_3_LC_10_13_2/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__358/I                                      SRMux                          0              6289   3929  FALL       1
I__358/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_3_LC_10_13_2/sr                      LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_3_LC_10_13_2/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : d2.state_LC_11_12_1/lcout
Path End         : d2.count_2_LC_10_13_1/sr
Capture Clock    : d2.count_2_LC_10_13_1/clk
Hold Constraint  : 0p
Path slack       : 3928p

Capture Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2915
- Setup Time                                      -197
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2718

Launch Clock Arrival Time (pwm_tester|CLK:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2915
+ Clock To Q                                      540
+ Data Path Delay                                3191
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6646
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
d2.state_LC_11_12_1/clk                           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
d2.state_LC_11_12_1/lcout                     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__502/I                                      LocalMux                       0              3455   3929  FALL       1
I__502/O                                      LocalMux                     309              3764   3929  FALL       1
I__512/I                                      InMux                          0              3764   3929  FALL       1
I__512/O                                      InMux                        217              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/in3              LogicCell40_SEQ_MODE_0000      0              3981   3929  FALL       1
d2.sync_1_RNIMV5K_LC_12_12_7/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3929  FALL       1
I__497/I                                      Odrv12                         0              4269   3929  FALL       1
I__497/O                                      Odrv12                       540              4809   3929  FALL       1
I__498/I                                      Span12Mux_s7_v                 0              4809   3929  FALL       1
I__498/O                                      Span12Mux_s7_v               316              5124   3929  FALL       1
I__499/I                                      LocalMux                       0              5124   3929  FALL       1
I__499/O                                      LocalMux                     309              5433   3929  FALL       1
I__500/I                                      IoInMux                        0              5433   3929  FALL       1
I__500/O                                      IoInMux                      217              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5650   3929  FALL       1
d2.sync_1_RNIMV5K_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              6211   3929  FALL      17
I__354/I                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__354/O                                      gio2CtrlBuf                    0              6211   3929  FALL       1
I__355/I                                      GlobalMux                      0              6211   3929  FALL       1
I__355/O                                      GlobalMux                     77              6289   3929  FALL       1
I__358/I                                      SRMux                          0              6289   3929  FALL       1
I__358/O                                      SRMux                        358              6646   3929  FALL       1
d2.count_2_LC_10_13_1/sr                      LogicCell40_SEQ_MODE_1000      0              6646   3929  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
d2.count_2_LC_10_13_1/clk                         LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switch_dn
Path End         : d2.sync_0_LC_13_10_7/in3
Capture Clock    : d2.sync_0_LC_13_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (pwm_tester|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3199
---------------------------------------   ---- 
End-of-path arrival time (ps)             3199
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
switch_dn                           pwm_tester                     0                 0   +INF  RISE       1
switch_dn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
switch_dn_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
switch_dn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
switch_dn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__492/I                            Odrv12                         0              1053   +INF  FALL       1
I__492/O                            Odrv12                       540              1593   +INF  FALL       1
I__493/I                            Span12Mux_h                    0              1593   +INF  FALL       1
I__493/O                            Span12Mux_h                  540              2133   +INF  FALL       1
I__494/I                            Span12Mux_v                    0              2133   +INF  FALL       1
I__494/O                            Span12Mux_v                  540              2673   +INF  FALL       1
I__495/I                            LocalMux                       0              2673   +INF  FALL       1
I__495/O                            LocalMux                     309              2982   +INF  FALL       1
I__496/I                            InMux                          0              2982   +INF  FALL       1
I__496/O                            InMux                        217              3199   +INF  FALL       1
d2.sync_0_LC_13_10_7/in3            LogicCell40_SEQ_MODE_1000      0              3199   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__629/I                                          ClkMux                         0              2607  RISE       1
I__629/O                                          ClkMux                       309              2915  RISE       1
d2.sync_0_LC_13_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : switch_up
Path End         : d1.sync_0_LC_11_10_4/in0
Capture Clock    : d1.sync_0_LC_11_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (pwm_tester|CLK:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4020
---------------------------------------   ---- 
End-of-path arrival time (ps)             4020
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
switch_up                           pwm_tester                     0                 0   +INF  RISE       1
switch_up_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
switch_up_ibuf_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
switch_up_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
switch_up_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__322/I                            Odrv12                         0              1053   +INF  FALL       1
I__322/O                            Odrv12                       540              1593   +INF  FALL       1
I__323/I                            Span12Mux_v                    0              1593   +INF  FALL       1
I__323/O                            Span12Mux_v                  540              2133   +INF  FALL       1
I__324/I                            Span12Mux_h                    0              2133   +INF  FALL       1
I__324/O                            Span12Mux_h                  540              2673   +INF  FALL       1
I__325/I                            Sp12to4                        0              2673   +INF  FALL       1
I__325/O                            Sp12to4                      449              3122   +INF  FALL       1
I__326/I                            Span4Mux_v                     0              3122   +INF  FALL       1
I__326/O                            Span4Mux_v                   372              3494   +INF  FALL       1
I__327/I                            LocalMux                       0              3494   +INF  FALL       1
I__327/O                            LocalMux                     309              3802   +INF  FALL       1
I__328/I                            InMux                          0              3802   +INF  FALL       1
I__328/O                            InMux                        217              4020   +INF  FALL       1
d1.sync_0_LC_11_10_4/in0            LogicCell40_SEQ_MODE_1000      0              4020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__628/I                                          ClkMux                         0              2607  RISE       1
I__628/O                                          ClkMux                       309              2915  RISE       1
d1.sync_0_LC_11_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : p.PWM_PIN_LC_12_12_0/lcout
Path End         : PWM_PIN
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (pwm_tester|CLK:R#1)       0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2915
+ Clock To Q                                       540
+ Data Path Delay                                 7585
----------------------------------------------   ----- 
End-of-path arrival time (ps)                    11040
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               pwm_tester                     0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__614/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__614/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__615/I                                          GlobalMux                      0              2452  RISE       1
I__615/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
p.PWM_PIN_LC_12_12_0/clk                          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
p.PWM_PIN_LC_12_12_0/lcout         LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__521/I                           Odrv12                         0              3455   +INF  RISE       1
I__521/O                           Odrv12                       491              3946   +INF  RISE       1
I__523/I                           Span12Mux_v                    0              3946   +INF  RISE       1
I__523/O                           Span12Mux_v                  491              4437   +INF  RISE       1
I__525/I                           Span12Mux_h                    0              4437   +INF  RISE       1
I__525/O                           Span12Mux_h                  491              4928   +INF  RISE       1
I__526/I                           Sp12to4                        0              4928   +INF  RISE       1
I__526/O                           Sp12to4                      428              5356   +INF  RISE       1
I__527/I                           Span4Mux_h                     0              5356   +INF  RISE       1
I__527/O                           Span4Mux_h                   302              5657   +INF  RISE       1
I__528/I                           Span4Mux_s1_v                  0              5657   +INF  RISE       1
I__528/O                           Span4Mux_s1_v                203              5861   +INF  RISE       1
I__529/I                           LocalMux                       0              5861   +INF  RISE       1
I__529/O                           LocalMux                     330              6190   +INF  RISE       1
I__530/I                           IoInMux                        0              6190   +INF  RISE       1
I__530/O                           IoInMux                      259              6450   +INF  RISE       1
PWM_PIN_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6450   +INF  RISE       1
PWM_PIN_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8687   +INF  FALL       1
PWM_PIN_obuf_iopad/DIN             IO_PAD                         0              8687   +INF  FALL       1
PWM_PIN_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             11040   +INF  FALL       1
PWM_PIN                            pwm_tester                     0             11040   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

