<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\TMDS_PLL\TMDS_PLL.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\arp\arp.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\arp\arp_rx.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\arp\arp_tx.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\arp\crc32_d8.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\bayer_to_rgb\bayer_rgb.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\bayer_to_rgb\ram_line.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\bayer_to_rgb\shift_line.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\bayer_to_rgb\video_format_detect.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\ddr3_memory_interface\ddr3_memory_interface.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\dvi_tx_top\dvi_tx_defines.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\dvi_tx_top\dvi_tx_top.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\dvi_tx_top\rgb2dvi.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\eth_ctrl.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\fifo_sc_top\sync_fifo_2048x32b.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\fifo_top\async_fifo_512x32b.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\fifo_top\aync_fifo_2048x16b.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\frame_buffer\fifo\fifo_dma_read_128_16.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\frame_buffer\fifo\fifo_dma_write_16_128.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\frame_buffer\vfb_defines.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\frame_buffer\vfb_top.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\frame_buffer\vfb_wrapper.vp<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\gmii_to_rgmii\gmii_to_rgmii.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\gmii_to_rgmii\rgmii_rx.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\gmii_to_rgmii\rgmii_tx.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\gowin_pll\pix_pll.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\gowin_rpll\gowin_rpll.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\i2c_master\i2c_master.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\img_data_pkt.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\key_debounceN.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\mipi_csi\CSI2RAW8.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\mipi_csi\control_capture_lane2.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\mipi_csi\fifo_top\fifo16b_8b.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\mipi_csi\pll_8bit_2lane.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\mipi_csi\raw8_lane2.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\ov5647_init\I2C_Interface.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\ov5647_init\OV5647_Controller.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\ov5647_init\OV5647_Registers.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\syn_code\syn_gen.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\testpattern.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\udp\udp.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\udp\udp_rx.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\udp\udp_tx.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\video_top.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\wm8978\audio_cache_rx_ctrl.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\wm8978\audio_cache_tx_ctrl.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\wm8978\audio_receive.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\wm8978\audio_send.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\wm8978\i2c_dri.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\wm8978\i2c_reg_cfg.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\wm8978\wm8978_config.v<br>
C:\Users\MaiBenBen\Desktop\csi5&nbspmic&nbsp8k\dk_video_csi\src\wm8978\wm8978_ctrl.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.7Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 14 14:54:21 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>video_top</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device:</td>
<td>GW2A-18</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Port </b></td>
<td>99</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>95</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>47</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspBUFG</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_IBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>4399</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>208</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>198</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>96</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>176</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>144</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>167</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>1842</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1464</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDL</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4959</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT1</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>1156</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1317</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2485</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>488</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>488</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>74</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP2</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>73</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>65</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>65</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>99</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDDR</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDP</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label">Logic</td>
<td>5956(5024 LUTs, 488 ALUs, 74 SSRAMs) / 20736</td>
<td>29%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>4399 / 16512</td>
<td>27%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>24 / 46</td>
<td>52%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>I_CSI_CKP</td>
<td>Base</td>
<td>3.125</td>
<td>320.0</td>
<td>0.000</td>
<td>1.563</td>
<td> </td>
<td> </td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I </td>
</tr>
<tr>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst_1/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst_1/I </td>
</tr>
<tr>
<td>u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/I </td>
</tr>
<tr>
<td>aud_bclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>aud_bclk_ibuf/I </td>
</tr>
<tr>
<td>eth_rxc</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>eth_rxc_ibuf/I </td>
</tr>
<tr>
<td>I_clk_27m</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I_clk_27m_ibuf/I </td>
</tr>
<tr>
<td>Gowin_rPLL_inst1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.333</td>
<td>120.0</td>
<td>0.000</td>
<td>4.167</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>Gowin_rPLL_inst1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>Gowin_rPLL_inst1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.333</td>
<td>120.0</td>
<td>0.000</td>
<td>4.167</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>Gowin_rPLL_inst1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>Gowin_rPLL_inst1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>500.000</td>
<td>2.0</td>
<td>0.000</td>
<td>250.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>Gowin_rPLL_inst1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>Gowin_rPLL_inst1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>25.000</td>
<td>40.0</td>
<td>0.000</td>
<td>12.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>Gowin_rPLL_inst1/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.0</td>
<td>0.000</td>
<td>2.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT </td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.0</td>
<td>2.500</td>
<td>0.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP </td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD </td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.7</td>
<td>0.000</td>
<td>7.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3 </td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.692</td>
<td>371.4</td>
<td>0.000</td>
<td>1.346</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.692</td>
<td>371.4</td>
<td>0.000</td>
<td>1.346</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.385</td>
<td>185.7</td>
<td>0.000</td>
<td>2.692</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.077</td>
<td>123.8</td>
<td>0.000</td>
<td>4.038</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.500</td>
<td>80.0</td>
<td>0.000</td>
<td>6.250</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
<td>I_CSI_CKP</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.462</td>
<td>74.3</td>
<td>0.000</td>
<td>6.731</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.250</td>
<td>160.0</td>
<td>0.000</td>
<td>3.125</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.250</td>
<td>160.0</td>
<td>1.563</td>
<td>4.688</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.500</td>
<td>80.0</td>
<td>0.000</td>
<td>6.250</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.750</td>
<td>53.3</td>
<td>0.000</td>
<td>9.375</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT </td>
</tr>
</table><br/>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_CSI_CKP</td>
<td>320.0 MHz</td>
<td>352.1 MHz</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>50.0 MHz</td>
<td>181.6 MHz</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/I</td>
<td>100.0 MHz</td>
<td>149.1 MHz</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>aud_bclk</td>
<td>100.0 MHz</td>
<td>162.3 MHz</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>eth_rxc</td>
<td>100.0 MHz</td>
<td>196.6 MHz</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>I_clk_27m</td>
<td>100.0 MHz</td>
<td>204.0 MHz</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>80.0 MHz</td>
<td>195.6 MHz</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.3 MHz</td>
<td>227.4 MHz</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>160.0 MHz</td>
<td>192.7 MHz</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>50.0 MHz</td>
<td>137.9 MHz</td>
<td>10</td>
<td>TOP</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_debounceN_inst0/key_n_out1_s0/CLK</td>
</tr>
<tr>
<td>1.094</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>key_debounceN_inst0/key_n_out1_s0/Q</td>
</tr>
<tr>
<td>1.331</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>1.848</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>2.085</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.346</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.583</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>0</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.517, 42.273%; route: 0.474, 38.757%; tC2Q: 0.232, 18.970% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 100.000% </td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_debounceN_inst0/key_n_out1_s0/CLK</td>
</tr>
<tr>
<td>1.094</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>key_debounceN_inst0/key_n_out1_s0/Q</td>
</tr>
<tr>
<td>1.331</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>1.848</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>2.085</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.346</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.583</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.251</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 1.365, 79.130%; route: 0.360, 20.870% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.034, 46.703%; route: 0.948, 42.818%; tC2Q: 0.232, 10.479% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000% </td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_debounceN_inst0/key_n_out1_s0/CLK</td>
</tr>
<tr>
<td>1.094</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>key_debounceN_inst0/key_n_out1_s0/Q</td>
</tr>
<tr>
<td>1.331</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>1.848</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>2.085</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.346</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.583</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.877</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 2.048, 79.130%; route: 0.540, 20.870% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.551, 48.393%; route: 1.422, 44.368%; tC2Q: 0.232, 7.239% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.711, 100.000% </td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_debounceN_inst0/key_n_out1_s0/CLK</td>
</tr>
<tr>
<td>1.094</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>key_debounceN_inst0/key_n_out1_s0/Q</td>
</tr>
<tr>
<td>1.331</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>1.848</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>2.085</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.346</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.583</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-2.502</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 2.730, 79.130%; route: 0.720, 20.870% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.068, 49.285%; route: 1.896, 45.186%; tC2Q: 0.232, 5.529% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.948, 100.000% </td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>145</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_debounceN_inst0/key_n_out1_s0/CLK</td>
</tr>
<tr>
<td>1.094</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>key_debounceN_inst0/key_n_out1_s0/Q</td>
</tr>
<tr>
<td>1.331</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>1.848</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>2.085</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.18</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-3.185</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 3.412, 79.130%; route: 0.900, 20.870% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.585, 49.836%; route: 2.370, 45.691%; tC2Q: 0.232, 4.473% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 1.128, 100.000% </td></tr>
</table>
<br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:55s realtime, 0h:1m:20s cputime
<br/>
Memory peak: 383.7MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
