# Multicycle-RISC-Processor-in-Verilog
Designing a Multi-Cycle RISC processor in Verilog HDL with 32-bit instructions and 16 registers. Its segmented memory layout supports R, I, J, and S-type instructions for flexibility. Controlled by a state machine, it offers insights into real-world processor design.
