#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14ae07d10 .scope module, "testALU" "testALU" 2 61;
 .timescale 0 0;
v0x14ae1f260_0 .var/s "a", 3 0;
v0x14ae1f310_0 .var/s "b", 3 0;
v0x14ae1f3a0_0 .var "op", 3 0;
v0x14ae1f470_0 .net/s "result", 3 0, L_0x14ae23d00;  1 drivers
v0x14ae1f520_0 .net "zero", 0 0, L_0x14ae23b30;  1 drivers
S_0x14ae09a50 .scope module, "alu" "ALU" 2 67, 2 3 0, S_0x14ae07d10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /OUTPUT 4 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x14ae23b30 .functor NOR 1, L_0x14ae23f90, L_0x14ae24130, L_0x14ae24210, L_0x14ae24380;
v0x14ae1e810_0 .net *"_ivl_58", 0 0, L_0x14ae23f90;  1 drivers
v0x14ae1e8d0_0 .net *"_ivl_60", 0 0, L_0x14ae24130;  1 drivers
v0x14ae1e970_0 .net *"_ivl_62", 0 0, L_0x14ae24210;  1 drivers
v0x14ae1ea00_0 .net *"_ivl_64", 0 0, L_0x14ae24380;  1 drivers
v0x14ae1eaa0_0 .net "a", 3 0, v0x14ae1f260_0;  1 drivers
v0x14ae1eb90_0 .net "b", 3 0, v0x14ae1f310_0;  1 drivers
v0x14ae1ec40_0 .net "c1", 0 0, L_0x14ae1fb50;  1 drivers
v0x14ae1ed10_0 .net "c2", 0 0, L_0x14ae20db0;  1 drivers
v0x14ae1ede0_0 .net "c3", 0 0, L_0x14ae21fb0;  1 drivers
v0x14ae1eef0_0 .net "c4", 0 0, L_0x14ae23170;  1 drivers
v0x14ae1ef80_0 .net "op", 3 0, v0x14ae1f3a0_0;  1 drivers
v0x14ae1f010_0 .net "result", 3 0, L_0x14ae23d00;  alias, 1 drivers
v0x14ae1f0a0_0 .net "set", 0 0, L_0x14ae23270;  1 drivers
v0x14ae1f170_0 .net "zero", 0 0, L_0x14ae23b30;  alias, 1 drivers
L_0x14ae203b0 .part v0x14ae1f260_0, 0, 1;
L_0x14ae204d0 .part v0x14ae1f310_0, 0, 1;
L_0x14ae20570 .part v0x14ae1f3a0_0, 3, 1;
L_0x14ae20690 .part v0x14ae1f3a0_0, 2, 1;
L_0x14ae20770 .part v0x14ae1f3a0_0, 0, 2;
L_0x14ae20890 .part v0x14ae1f3a0_0, 2, 1;
L_0x14ae21690 .part v0x14ae1f260_0, 1, 1;
L_0x14ae217b0 .part v0x14ae1f310_0, 1, 1;
L_0x14ae21850 .part v0x14ae1f3a0_0, 3, 1;
L_0x14ae21940 .part v0x14ae1f3a0_0, 2, 1;
L_0x14ae219e0 .part v0x14ae1f3a0_0, 0, 2;
L_0x14ae22870 .part v0x14ae1f260_0, 2, 1;
L_0x14ae22a10 .part v0x14ae1f310_0, 2, 1;
L_0x14ae22ba0 .part v0x14ae1f3a0_0, 3, 1;
L_0x14ae22c40 .part v0x14ae1f3a0_0, 2, 1;
L_0x14ae22d60 .part v0x14ae1f3a0_0, 0, 2;
L_0x14ae23a10 .part v0x14ae1f260_0, 3, 1;
L_0x14ae23bc0 .part v0x14ae1f310_0, 3, 1;
L_0x14ae23c60 .part v0x14ae1f3a0_0, 3, 1;
L_0x14ae23da0 .part v0x14ae1f3a0_0, 2, 1;
L_0x14ae23e40 .part v0x14ae1f3a0_0, 0, 2;
L_0x14ae23d00 .concat8 [ 1 1 1 1], v0x14ae1a8c0_0, v0x14ae1bd10_0, v0x14ae1d1a0_0, v0x14ae1e630_0;
L_0x14ae23f90 .part L_0x14ae23d00, 0, 1;
L_0x14ae24130 .part L_0x14ae23d00, 1, 1;
L_0x14ae24210 .part L_0x14ae23d00, 2, 1;
L_0x14ae24380 .part L_0x14ae23d00, 3, 1;
S_0x14ae09bc0 .scope module, "alu0" "ALU1" 2 9, 2 17 0, S_0x14ae09a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x14ae1f5f0 .functor NOT 1, L_0x14ae203b0, C4<0>, C4<0>, C4<0>;
L_0x14ae1f800 .functor NOT 1, L_0x14ae204d0, C4<0>, C4<0>, C4<0>;
L_0x14ae1f9d0 .functor AND 1, L_0x14ae1f6a0, L_0x14ae1f870, C4<1>, C4<1>;
L_0x14ae1fac0 .functor OR 1, L_0x14ae1f6a0, L_0x14ae1f870, C4<0>, C4<0>;
v0x14ae07480_0 .net *"_ivl_15", 1 0, L_0x14ae1fd30;  1 drivers
L_0x150050010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae199b0_0 .net *"_ivl_18", 0 0, L_0x150050010;  1 drivers
v0x14ae19a60_0 .net *"_ivl_19", 1 0, L_0x14ae1fe80;  1 drivers
L_0x150050058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae19b20_0 .net *"_ivl_22", 0 0, L_0x150050058;  1 drivers
v0x14ae19bd0_0 .net *"_ivl_23", 1 0, L_0x14ae1ffc0;  1 drivers
v0x14ae19cc0_0 .net *"_ivl_25", 1 0, L_0x14ae20140;  1 drivers
L_0x1500500a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae19d70_0 .net *"_ivl_28", 0 0, L_0x1500500a0;  1 drivers
v0x14ae19e20_0 .net *"_ivl_29", 1 0, L_0x14ae20220;  1 drivers
v0x14ae19ed0_0 .net "a", 0 0, L_0x14ae203b0;  1 drivers
v0x14ae19fe0_0 .net "a1", 0 0, L_0x14ae1f6a0;  1 drivers
v0x14ae1a070_0 .net "a_and_b", 0 0, L_0x14ae1f9d0;  1 drivers
v0x14ae1a110_0 .net "a_inv", 0 0, L_0x14ae1f5f0;  1 drivers
v0x14ae1a1b0_0 .net "a_or_b", 0 0, L_0x14ae1fac0;  1 drivers
v0x14ae1a250_0 .net "ainvert", 0 0, L_0x14ae20570;  1 drivers
v0x14ae1a2f0_0 .net "b", 0 0, L_0x14ae204d0;  1 drivers
v0x14ae1a390_0 .net "b1", 0 0, L_0x14ae1f870;  1 drivers
v0x14ae1a430_0 .net "b_inv", 0 0, L_0x14ae1f800;  1 drivers
v0x14ae1a5c0_0 .net "binvert", 0 0, L_0x14ae20690;  1 drivers
v0x14ae1a650_0 .net "carryin", 0 0, L_0x14ae20890;  1 drivers
v0x14ae1a6e0_0 .net "carryout", 0 0, L_0x14ae1fb50;  alias, 1 drivers
v0x14ae1a770_0 .net "less", 0 0, L_0x14ae23270;  alias, 1 drivers
v0x14ae1a810_0 .net "op", 1 0, L_0x14ae20770;  1 drivers
v0x14ae1a8c0_0 .var "result", 0 0;
v0x14ae1a960_0 .net "sum", 0 0, L_0x14ae1fc30;  1 drivers
E_0x14ae076f0/0 .event edge, v0x14ae1a810_0, v0x14ae1a770_0, v0x14ae1a960_0, v0x14ae1a1b0_0;
E_0x14ae076f0/1 .event edge, v0x14ae1a070_0;
E_0x14ae076f0 .event/or E_0x14ae076f0/0, E_0x14ae076f0/1;
L_0x14ae1f6a0 .functor MUXZ 1, L_0x14ae203b0, L_0x14ae1f5f0, L_0x14ae20570, C4<>;
L_0x14ae1f870 .functor MUXZ 1, L_0x14ae204d0, L_0x14ae1f800, L_0x14ae20690, C4<>;
L_0x14ae1fb50 .part L_0x14ae20220, 1, 1;
L_0x14ae1fc30 .part L_0x14ae20220, 0, 1;
L_0x14ae1fd30 .concat [ 1 1 0 0], L_0x14ae203b0, L_0x150050010;
L_0x14ae1fe80 .concat [ 1 1 0 0], L_0x14ae1f870, L_0x150050058;
L_0x14ae1ffc0 .arith/sum 2, L_0x14ae1fd30, L_0x14ae1fe80;
L_0x14ae20140 .concat [ 1 1 0 0], L_0x14ae20890, L_0x1500500a0;
L_0x14ae20220 .arith/sum 2, L_0x14ae1ffc0, L_0x14ae20140;
S_0x14ae1aae0 .scope module, "alu1" "ALU1" 2 10, 2 17 0, S_0x14ae09a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x14ae20930 .functor NOT 1, L_0x14ae21690, C4<0>, C4<0>, C4<0>;
L_0x14ae20ac0 .functor NOT 1, L_0x14ae217b0, C4<0>, C4<0>, C4<0>;
L_0x14ae20c50 .functor AND 1, L_0x14ae209a0, L_0x14ae20b30, C4<1>, C4<1>;
L_0x14ae20d40 .functor OR 1, L_0x14ae209a0, L_0x14ae20b30, C4<0>, C4<0>;
v0x14ae1ad90_0 .net *"_ivl_15", 1 0, L_0x14ae20f90;  1 drivers
L_0x1500500e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae1ae30_0 .net *"_ivl_18", 0 0, L_0x1500500e8;  1 drivers
v0x14ae1aee0_0 .net *"_ivl_19", 1 0, L_0x14ae210e0;  1 drivers
L_0x150050130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae1afa0_0 .net *"_ivl_22", 0 0, L_0x150050130;  1 drivers
v0x14ae1b050_0 .net *"_ivl_23", 1 0, L_0x14ae21260;  1 drivers
v0x14ae1b140_0 .net *"_ivl_25", 1 0, L_0x14ae213e0;  1 drivers
L_0x150050178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae1b1f0_0 .net *"_ivl_28", 0 0, L_0x150050178;  1 drivers
v0x14ae1b2a0_0 .net *"_ivl_29", 1 0, L_0x14ae21500;  1 drivers
v0x14ae1b350_0 .net "a", 0 0, L_0x14ae21690;  1 drivers
v0x14ae1b460_0 .net "a1", 0 0, L_0x14ae209a0;  1 drivers
v0x14ae1b4f0_0 .net "a_and_b", 0 0, L_0x14ae20c50;  1 drivers
v0x14ae1b590_0 .net "a_inv", 0 0, L_0x14ae20930;  1 drivers
v0x14ae1b630_0 .net "a_or_b", 0 0, L_0x14ae20d40;  1 drivers
v0x14ae1b6d0_0 .net "ainvert", 0 0, L_0x14ae21850;  1 drivers
v0x14ae1b770_0 .net "b", 0 0, L_0x14ae217b0;  1 drivers
v0x14ae1b810_0 .net "b1", 0 0, L_0x14ae20b30;  1 drivers
v0x14ae1b8b0_0 .net "b_inv", 0 0, L_0x14ae20ac0;  1 drivers
v0x14ae1ba40_0 .net "binvert", 0 0, L_0x14ae21940;  1 drivers
v0x14ae1bad0_0 .net "carryin", 0 0, L_0x14ae1fb50;  alias, 1 drivers
v0x14ae1bb60_0 .net "carryout", 0 0, L_0x14ae20db0;  alias, 1 drivers
L_0x1500501c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae1bbf0_0 .net "less", 0 0, L_0x1500501c0;  1 drivers
v0x14ae1bc80_0 .net "op", 1 0, L_0x14ae219e0;  1 drivers
v0x14ae1bd10_0 .var "result", 0 0;
v0x14ae1bda0_0 .net "sum", 0 0, L_0x14ae20e90;  1 drivers
E_0x14ae1ad30/0 .event edge, v0x14ae1bc80_0, v0x14ae1bbf0_0, v0x14ae1bda0_0, v0x14ae1b630_0;
E_0x14ae1ad30/1 .event edge, v0x14ae1b4f0_0;
E_0x14ae1ad30 .event/or E_0x14ae1ad30/0, E_0x14ae1ad30/1;
L_0x14ae209a0 .functor MUXZ 1, L_0x14ae21690, L_0x14ae20930, L_0x14ae21850, C4<>;
L_0x14ae20b30 .functor MUXZ 1, L_0x14ae217b0, L_0x14ae20ac0, L_0x14ae21940, C4<>;
L_0x14ae20db0 .part L_0x14ae21500, 1, 1;
L_0x14ae20e90 .part L_0x14ae21500, 0, 1;
L_0x14ae20f90 .concat [ 1 1 0 0], L_0x14ae21690, L_0x1500500e8;
L_0x14ae210e0 .concat [ 1 1 0 0], L_0x14ae20b30, L_0x150050130;
L_0x14ae21260 .arith/sum 2, L_0x14ae20f90, L_0x14ae210e0;
L_0x14ae213e0 .concat [ 1 1 0 0], L_0x14ae1fb50, L_0x150050178;
L_0x14ae21500 .arith/sum 2, L_0x14ae21260, L_0x14ae213e0;
S_0x14ae1bee0 .scope module, "alu2" "ALU1" 2 11, 2 17 0, S_0x14ae09a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
L_0x14ae20810 .functor NOT 1, L_0x14ae22870, C4<0>, C4<0>, C4<0>;
L_0x14ae21cc0 .functor NOT 1, L_0x14ae22a10, C4<0>, C4<0>, C4<0>;
L_0x14ae21e50 .functor AND 1, L_0x14ae21be0, L_0x14ae21d30, C4<1>, C4<1>;
L_0x14ae21f40 .functor OR 1, L_0x14ae21be0, L_0x14ae21d30, C4<0>, C4<0>;
v0x14ae1c200_0 .net *"_ivl_15", 1 0, L_0x14ae22170;  1 drivers
L_0x150050208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae1c2c0_0 .net *"_ivl_18", 0 0, L_0x150050208;  1 drivers
v0x14ae1c370_0 .net *"_ivl_19", 1 0, L_0x14ae222c0;  1 drivers
L_0x150050250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae1c430_0 .net *"_ivl_22", 0 0, L_0x150050250;  1 drivers
v0x14ae1c4e0_0 .net *"_ivl_23", 1 0, L_0x14ae22480;  1 drivers
v0x14ae1c5d0_0 .net *"_ivl_25", 1 0, L_0x14ae225c0;  1 drivers
L_0x150050298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae1c680_0 .net *"_ivl_28", 0 0, L_0x150050298;  1 drivers
v0x14ae1c730_0 .net *"_ivl_29", 1 0, L_0x14ae226e0;  1 drivers
v0x14ae1c7e0_0 .net "a", 0 0, L_0x14ae22870;  1 drivers
v0x14ae1c8f0_0 .net "a1", 0 0, L_0x14ae21be0;  1 drivers
v0x14ae1c980_0 .net "a_and_b", 0 0, L_0x14ae21e50;  1 drivers
v0x14ae1ca20_0 .net "a_inv", 0 0, L_0x14ae20810;  1 drivers
v0x14ae1cac0_0 .net "a_or_b", 0 0, L_0x14ae21f40;  1 drivers
v0x14ae1cb60_0 .net "ainvert", 0 0, L_0x14ae22ba0;  1 drivers
v0x14ae1cc00_0 .net "b", 0 0, L_0x14ae22a10;  1 drivers
v0x14ae1cca0_0 .net "b1", 0 0, L_0x14ae21d30;  1 drivers
v0x14ae1cd40_0 .net "b_inv", 0 0, L_0x14ae21cc0;  1 drivers
v0x14ae1ced0_0 .net "binvert", 0 0, L_0x14ae22c40;  1 drivers
v0x14ae1cf60_0 .net "carryin", 0 0, L_0x14ae20db0;  alias, 1 drivers
v0x14ae1cff0_0 .net "carryout", 0 0, L_0x14ae21fb0;  alias, 1 drivers
L_0x1500502e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae1d080_0 .net "less", 0 0, L_0x1500502e0;  1 drivers
v0x14ae1d110_0 .net "op", 1 0, L_0x14ae22d60;  1 drivers
v0x14ae1d1a0_0 .var "result", 0 0;
v0x14ae1d230_0 .net "sum", 0 0, L_0x14ae22070;  1 drivers
E_0x14ae1c1a0/0 .event edge, v0x14ae1d110_0, v0x14ae1d080_0, v0x14ae1d230_0, v0x14ae1cac0_0;
E_0x14ae1c1a0/1 .event edge, v0x14ae1c980_0;
E_0x14ae1c1a0 .event/or E_0x14ae1c1a0/0, E_0x14ae1c1a0/1;
L_0x14ae21be0 .functor MUXZ 1, L_0x14ae22870, L_0x14ae20810, L_0x14ae22ba0, C4<>;
L_0x14ae21d30 .functor MUXZ 1, L_0x14ae22a10, L_0x14ae21cc0, L_0x14ae22c40, C4<>;
L_0x14ae21fb0 .part L_0x14ae226e0, 1, 1;
L_0x14ae22070 .part L_0x14ae226e0, 0, 1;
L_0x14ae22170 .concat [ 1 1 0 0], L_0x14ae22870, L_0x150050208;
L_0x14ae222c0 .concat [ 1 1 0 0], L_0x14ae21d30, L_0x150050250;
L_0x14ae22480 .arith/sum 2, L_0x14ae22170, L_0x14ae222c0;
L_0x14ae225c0 .concat [ 1 1 0 0], L_0x14ae20db0, L_0x150050298;
L_0x14ae226e0 .arith/sum 2, L_0x14ae22480, L_0x14ae225c0;
S_0x14ae1d370 .scope module, "alu3" "ALUmsb" 2 12, 2 39 0, S_0x14ae09a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ainvert";
    .port_info 3 /INPUT 1 "binvert";
    .port_info 4 /INPUT 2 "op";
    .port_info 5 /INPUT 1 "less";
    .port_info 6 /INPUT 1 "carryin";
    .port_info 7 /OUTPUT 1 "carryout";
    .port_info 8 /OUTPUT 1 "result";
    .port_info 9 /OUTPUT 1 "sum";
L_0x14ae22b30 .functor NOT 1, L_0x14ae23a10, C4<0>, C4<0>, C4<0>;
L_0x14ae22ea0 .functor NOT 1, L_0x14ae23bc0, C4<0>, C4<0>, C4<0>;
L_0x14ae22ff0 .functor AND 1, L_0x14ae22e00, L_0x14ae22f10, C4<1>, C4<1>;
L_0x14ae230e0 .functor OR 1, L_0x14ae22e00, L_0x14ae22f10, C4<0>, C4<0>;
v0x14ae1d690_0 .net *"_ivl_15", 1 0, L_0x14ae23350;  1 drivers
L_0x150050328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae1d750_0 .net *"_ivl_18", 0 0, L_0x150050328;  1 drivers
v0x14ae1d800_0 .net *"_ivl_19", 1 0, L_0x14ae234a0;  1 drivers
L_0x150050370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae1d8c0_0 .net *"_ivl_22", 0 0, L_0x150050370;  1 drivers
v0x14ae1d970_0 .net *"_ivl_23", 1 0, L_0x14ae235e0;  1 drivers
v0x14ae1da60_0 .net *"_ivl_25", 1 0, L_0x14ae23760;  1 drivers
L_0x1500503b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae1db10_0 .net *"_ivl_28", 0 0, L_0x1500503b8;  1 drivers
v0x14ae1dbc0_0 .net *"_ivl_29", 1 0, L_0x14ae23880;  1 drivers
v0x14ae1dc70_0 .net "a", 0 0, L_0x14ae23a10;  1 drivers
v0x14ae1dd80_0 .net "a1", 0 0, L_0x14ae22e00;  1 drivers
v0x14ae1de10_0 .net "a_and_b", 0 0, L_0x14ae22ff0;  1 drivers
v0x14ae1deb0_0 .net "a_inv", 0 0, L_0x14ae22b30;  1 drivers
v0x14ae1df50_0 .net "a_or_b", 0 0, L_0x14ae230e0;  1 drivers
v0x14ae1dff0_0 .net "ainvert", 0 0, L_0x14ae23c60;  1 drivers
v0x14ae1e090_0 .net "b", 0 0, L_0x14ae23bc0;  1 drivers
v0x14ae1e130_0 .net "b1", 0 0, L_0x14ae22f10;  1 drivers
v0x14ae1e1d0_0 .net "b_inv", 0 0, L_0x14ae22ea0;  1 drivers
v0x14ae1e360_0 .net "binvert", 0 0, L_0x14ae23da0;  1 drivers
v0x14ae1e3f0_0 .net "carryin", 0 0, L_0x14ae21fb0;  alias, 1 drivers
v0x14ae1e480_0 .net "carryout", 0 0, L_0x14ae23170;  alias, 1 drivers
L_0x150050400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14ae1e510_0 .net "less", 0 0, L_0x150050400;  1 drivers
v0x14ae1e5a0_0 .net "op", 1 0, L_0x14ae23e40;  1 drivers
v0x14ae1e630_0 .var "result", 0 0;
v0x14ae1e6c0_0 .net "sum", 0 0, L_0x14ae23270;  alias, 1 drivers
E_0x14ae1d620/0 .event edge, v0x14ae1e5a0_0, v0x14ae1e510_0, v0x14ae1a770_0, v0x14ae1df50_0;
E_0x14ae1d620/1 .event edge, v0x14ae1de10_0;
E_0x14ae1d620 .event/or E_0x14ae1d620/0, E_0x14ae1d620/1;
L_0x14ae22e00 .functor MUXZ 1, L_0x14ae23a10, L_0x14ae22b30, L_0x14ae23c60, C4<>;
L_0x14ae22f10 .functor MUXZ 1, L_0x14ae23bc0, L_0x14ae22ea0, L_0x14ae23da0, C4<>;
L_0x14ae23170 .part L_0x14ae23880, 1, 1;
L_0x14ae23270 .part L_0x14ae23880, 0, 1;
L_0x14ae23350 .concat [ 1 1 0 0], L_0x14ae23a10, L_0x150050328;
L_0x14ae234a0 .concat [ 1 1 0 0], L_0x14ae22f10, L_0x150050370;
L_0x14ae235e0 .arith/sum 2, L_0x14ae23350, L_0x14ae234a0;
L_0x14ae23760 .concat [ 1 1 0 0], L_0x14ae21fb0, L_0x1500503b8;
L_0x14ae23880 .arith/sum 2, L_0x14ae235e0, L_0x14ae23760;
    .scope S_0x14ae09bc0;
T_0 ;
    %wait E_0x14ae076f0;
    %load/vec4 v0x14ae1a810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x14ae1a070_0;
    %store/vec4 v0x14ae1a8c0_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x14ae1a1b0_0;
    %store/vec4 v0x14ae1a8c0_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x14ae1a960_0;
    %store/vec4 v0x14ae1a8c0_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x14ae1a770_0;
    %store/vec4 v0x14ae1a8c0_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14ae1aae0;
T_1 ;
    %wait E_0x14ae1ad30;
    %load/vec4 v0x14ae1bc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x14ae1b4f0_0;
    %store/vec4 v0x14ae1bd10_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x14ae1b630_0;
    %store/vec4 v0x14ae1bd10_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x14ae1bda0_0;
    %store/vec4 v0x14ae1bd10_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x14ae1bbf0_0;
    %store/vec4 v0x14ae1bd10_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14ae1bee0;
T_2 ;
    %wait E_0x14ae1c1a0;
    %load/vec4 v0x14ae1d110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x14ae1c980_0;
    %store/vec4 v0x14ae1d1a0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x14ae1cac0_0;
    %store/vec4 v0x14ae1d1a0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x14ae1d230_0;
    %store/vec4 v0x14ae1d1a0_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x14ae1d080_0;
    %store/vec4 v0x14ae1d1a0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14ae1d370;
T_3 ;
    %wait E_0x14ae1d620;
    %load/vec4 v0x14ae1e5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x14ae1de10_0;
    %store/vec4 v0x14ae1e630_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x14ae1df50_0;
    %store/vec4 v0x14ae1e630_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x14ae1e6c0_0;
    %store/vec4 v0x14ae1e630_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x14ae1e510_0;
    %store/vec4 v0x14ae1e630_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14ae07d10;
T_4 ;
    %vpi_call 2 69 "$display", "op   a        b        result   zero" {0 0 0};
    %vpi_call 2 70 "$monitor", "%b %b(%d) %b(%d) %b(%d) %b", v0x14ae1f3a0_0, v0x14ae1f260_0, v0x14ae1f260_0, v0x14ae1f310_0, v0x14ae1f310_0, v0x14ae1f470_0, v0x14ae1f470_0, v0x14ae1f520_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14ae1f3a0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14ae1f260_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14ae1f310_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14ae1f3a0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14ae1f260_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ae1f310_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ae1f3a0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14ae1f260_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ae1f310_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ae1f3a0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14ae1f260_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14ae1f310_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14ae1f3a0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14ae1f260_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14ae1f310_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14ae1f3a0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x14ae1f260_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14ae1f310_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14ae1f3a0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14ae1f260_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14ae1f310_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14ae1f3a0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x14ae1f260_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x14ae1f310_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x14ae1f3a0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14ae1f260_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ae1f310_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x14ae1f3a0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14ae1f260_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ae1f310_0, 0, 4;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ALU4-mixed.vl";
