

================================================================
== Vivado HLS Report for 'output_transfer'
================================================================
* Date:           Wed Dec 10 22:44:38 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.22|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2698|  4101|  2698|  4101|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2048|  2048|         2|          2|          1|  1024|    yes   |
        |- Loop 2  |   646|   646|         2|          2|          1|   323|    yes   |
        |- Loop 3  |  1402|  1402|         2|          2|          1|   701|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 3
  Pipeline-0: II = 2, D = 2, States = { 2 3 }
  Pipeline-1: II = 2, D = 2, States = { 4 5 }
  Pipeline-2: II = 2, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond7)
	3  / (!exitcond7)
3 --> 
	2  / true
4 --> 
	6  / (exitcond6)
	5  / (!exitcond6)
5 --> 
	4  / true
6 --> 
	7  / (sel_tmp)
	9  / (!sel_tmp)
7 --> 
	9  / (exitcond5)
	8  / (!exitcond5)
8 --> 
	7  / true
9 --> 
* FSM state operations: 

 <State 1>: 6.63ns
ST_1: base_output_load [1/1] 0.00ns
entry_ifconv:0  %base_output_load = load i32* @base_output, align 4 ; <i32> [#uses=5]

ST_1: sel_tmp [1/1] 2.52ns
entry_ifconv:1  %sel_tmp = icmp eq i32 %base_output_load, 3     ; <i1> [#uses=2]

ST_1: sel_tmp5 [1/1] 2.52ns
entry_ifconv:2  %sel_tmp5 = icmp eq i32 %base_output_load, 2    ; <i1> [#uses=2]

ST_1: sel_tmp4_cast [1/1] 1.37ns
entry_ifconv:3  %sel_tmp4_cast = select i1 %sel_tmp5, i10 -378, i10 -55 ; <i10> [#uses=1]

ST_1: tmp_32 [1/1] 1.37ns
entry_ifconv:4  %tmp_32 = or i1 %sel_tmp5, %sel_tmp             ; <i1> [#uses=1]

ST_1: sel_tmp6 [1/1] 1.37ns
entry_ifconv:5  %sel_tmp6 = select i1 %tmp_32, i10 %sel_tmp4_cast, i10 0 ; <i10> [#uses=1]

ST_1: sel_tmp7 [1/1] 2.52ns
entry_ifconv:6  %sel_tmp7 = icmp eq i32 %base_output_load, 1    ; <i1> [#uses=1]

ST_1: offset [1/1] 1.37ns
entry_ifconv:7  %offset = select i1 %sel_tmp7, i10 323, i10 %sel_tmp6 ; <i10> [#uses=1]

ST_1: offset_cast [1/1] 0.00ns
entry_ifconv:8  %offset_cast = zext i10 %offset to i11          ; <i11> [#uses=2]

ST_1: stg_19 [1/1] 1.39ns
entry_ifconv:9  br label %bb8


 <State 2>: 4.23ns
ST_2: i [1/1] 0.00ns
bb8:0  %i = phi i11 [ 0, %entry_ifconv ], [ %i_5, %bb6 ] ; <i11> [#uses=4]

ST_2: exitcond7 [1/1] 2.11ns
bb8:1  %exitcond7 = icmp eq i11 %i, -1024              ; <i1> [#uses=1]

ST_2: i_5 [1/1] 1.84ns
bb8:2  %i_5 = add i11 %i, 1                            ; <i11> [#uses=1]

ST_2: stg_23 [1/1] 1.39ns
bb8:3  br i1 %exitcond7, label %bb12, label %bb6

ST_2: tmp [1/1] 0.00ns
bb6:3  %tmp = zext i11 %i to i64                       ; <i64> [#uses=1]

ST_2: tmp_s [1/1] 1.84ns
bb6:4  %tmp_s = add i11 %i, %offset_cast               ; <i11> [#uses=1]

ST_2: tmp_22 [1/1] 0.00ns
bb6:5  %tmp_22 = zext i11 %tmp_s to i64                ; <i64> [#uses=1]

ST_2: output_buffer_V_addr [1/1] 0.00ns
bb6:6  %output_buffer_V_addr = getelementptr [1993 x i32]* @output_buffer_V, i64 0, i64 %tmp_22 ; <i32*> [#uses=2]

ST_2: p_Val2_s [2/2] 2.39ns
bb6:7  %p_Val2_s = load i32* %output_buffer_V_addr, align 4 ; <i32> [#uses=1]

ST_2: output_array_V_addr [1/1] 0.00ns
bb6:8  %output_array_V_addr = getelementptr [1024 x i32]* @output_array_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_2: p_Val2_283 [2/2] 2.39ns
bb6:9  %p_Val2_283 = load i32* %output_array_V_addr, align 4 ; <i32> [#uses=1]


 <State 3>: 7.22ns
ST_3: empty [1/1] 0.00ns
bb6:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_3: tmp_33 [1/1] 0.00ns
bb6:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str391) nounwind ; <i32> [#uses=1]

ST_3: stg_33 [1/1] 0.00ns
bb6:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

ST_3: p_Val2_s [1/2] 2.39ns
bb6:7  %p_Val2_s = load i32* %output_buffer_V_addr, align 4 ; <i32> [#uses=1]

ST_3: p_Val2_283 [1/2] 2.39ns
bb6:9  %p_Val2_283 = load i32* %output_array_V_addr, align 4 ; <i32> [#uses=1]

ST_3: r_V [1/1] 2.44ns
bb6:10  %r_V = add i32 %p_Val2_283, %p_Val2_s           ; <i32> [#uses=1]

ST_3: stg_37 [1/1] 2.39ns
bb6:11  store i32 %r_V, i32* %output_buffer_V_addr, align 4

ST_3: empty_88 [1/1] 0.00ns
bb6:12  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str391, i32 %tmp_33) nounwind ; <i32> [#uses=0]

ST_3: stg_39 [1/1] 0.00ns
bb6:13  br label %bb8


 <State 4>: 4.23ns
ST_4: jj [1/1] 0.00ns
bb12:0  %jj = phi i9 [ %jj_1, %bb11 ], [ 0, %bb8 ]      ; <i9> [#uses=4]

ST_4: exitcond6 [1/1] 2.03ns
bb12:1  %exitcond6 = icmp eq i9 %jj, -189               ; <i1> [#uses=1]

ST_4: jj_1 [1/1] 1.84ns
bb12:2  %jj_1 = add i9 %jj, 1                           ; <i9> [#uses=1]

ST_4: stg_43 [1/1] 0.00ns
bb12:3  br i1 %exitcond6, label %bb13, label %bb11

ST_4: jj_cast [1/1] 0.00ns
bb11:0  %jj_cast = zext i9 %jj to i11                   ; <i11> [#uses=1]

ST_4: tmp_24 [1/1] 1.84ns
bb11:4  %tmp_24 = add i11 %jj_cast, %offset_cast        ; <i11> [#uses=1]

ST_4: tmp_25 [1/1] 0.00ns
bb11:5  %tmp_25 = zext i11 %tmp_24 to i64               ; <i64> [#uses=1]

ST_4: output_buffer_V_addr_1 [1/1] 0.00ns
bb11:7  %output_buffer_V_addr_1 = getelementptr [1993 x i32]* @output_buffer_V, i64 0, i64 %tmp_25 ; <i32*> [#uses=2]

ST_4: output_buffer_V_load [2/2] 2.39ns
bb11:8  %output_buffer_V_load = load i32* %output_buffer_V_addr_1, align 4 ; <i32> [#uses=1]


 <State 5>: 4.78ns
ST_5: empty_89 [1/1] 0.00ns
bb11:1  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 323, i64 323, i64 323) nounwind ; <i32> [#uses=0]

ST_5: tmp_34 [1/1] 0.00ns
bb11:2  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str492) nounwind ; <i32> [#uses=1]

ST_5: stg_51 [1/1] 0.00ns
bb11:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

ST_5: tmp_26 [1/1] 0.00ns
bb11:6  %tmp_26 = zext i9 %jj to i64                    ; <i64> [#uses=1]

ST_5: output_buffer_V_load [1/2] 2.39ns
bb11:8  %output_buffer_V_load = load i32* %output_buffer_V_addr_1, align 4 ; <i32> [#uses=1]

ST_5: transfer_array_V_addr [1/1] 0.00ns
bb11:9  %transfer_array_V_addr = getelementptr [323 x i32]* @transfer_array_V, i64 0, i64 %tmp_26 ; <i32*> [#uses=1]

ST_5: stg_55 [1/1] 2.39ns
bb11:10  store i32 %output_buffer_V_load, i32* %transfer_array_V_addr, align 4

ST_5: stg_56 [1/1] 2.39ns
bb11:11  store i32 0, i32* %output_buffer_V_addr_1, align 4

ST_5: empty_90 [1/1] 0.00ns
bb11:12  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str492, i32 %tmp_34) nounwind ; <i32> [#uses=0]

ST_5: stg_58 [1/1] 0.00ns
bb11:13  br label %bb12


 <State 6>: 1.39ns
ST_6: stg_59 [1/1] 1.39ns
bb13:0  br i1 %sel_tmp, label %bb17, label %bb18


 <State 7>: 4.23ns
ST_7: j [1/1] 0.00ns
bb17:0  %j = phi i10 [ %j_1, %bb16 ], [ 0, %bb13 ]      ; <i10> [#uses=4]

ST_7: exitcond5 [1/1] 2.07ns
bb17:1  %exitcond5 = icmp eq i10 %j, -323               ; <i1> [#uses=1]

ST_7: j_1 [1/1] 1.84ns
bb17:2  %j_1 = add i10 %j, 1                            ; <i10> [#uses=1]

ST_7: stg_63 [1/1] 0.00ns
bb17:3  br i1 %exitcond5, label %bb18, label %bb16

ST_7: j_cast9 [1/1] 0.00ns
bb16:0  %j_cast9 = zext i10 %j to i11                   ; <i11> [#uses=1]

ST_7: tmp_29 [1/1] 1.84ns
bb16:4  %tmp_29 = add i11 %j_cast9, -756                ; <i11> [#uses=1]

ST_7: tmp_30 [1/1] 0.00ns
bb16:5  %tmp_30 = zext i11 %tmp_29 to i64               ; <i64> [#uses=1]

ST_7: output_buffer_V_addr_2 [1/1] 0.00ns
bb16:7  %output_buffer_V_addr_2 = getelementptr [1993 x i32]* @output_buffer_V, i64 0, i64 %tmp_30 ; <i32*> [#uses=2]

ST_7: output_buffer_V_load_1 [2/2] 2.39ns
bb16:8  %output_buffer_V_load_1 = load i32* %output_buffer_V_addr_2, align 4 ; <i32> [#uses=1]


 <State 8>: 4.78ns
ST_8: empty_91 [1/1] 0.00ns
bb16:1  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701) nounwind ; <i32> [#uses=0]

ST_8: tmp_35 [1/1] 0.00ns
bb16:2  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind ; <i32> [#uses=1]

ST_8: stg_71 [1/1] 0.00ns
bb16:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

ST_8: tmp_31 [1/1] 0.00ns
bb16:6  %tmp_31 = zext i10 %j to i64                    ; <i64> [#uses=1]

ST_8: output_buffer_V_load_1 [1/2] 2.39ns
bb16:8  %output_buffer_V_load_1 = load i32* %output_buffer_V_addr_2, align 4 ; <i32> [#uses=1]

ST_8: output_buffer_V_addr_3 [1/1] 0.00ns
bb16:9  %output_buffer_V_addr_3 = getelementptr [1993 x i32]* @output_buffer_V, i64 0, i64 %tmp_31 ; <i32*> [#uses=1]

ST_8: stg_75 [1/1] 2.39ns
bb16:10  store i32 %output_buffer_V_load_1, i32* %output_buffer_V_addr_3, align 4

ST_8: stg_76 [1/1] 2.39ns
bb16:11  store i32 0, i32* %output_buffer_V_addr_2, align 4

ST_8: empty_92 [1/1] 0.00ns
bb16:12  %empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_35) nounwind ; <i32> [#uses=0]

ST_8: stg_78 [1/1] 0.00ns
bb16:13  br label %bb17


 <State 9>: 5.18ns
ST_9: tmp_27 [1/1] 2.44ns
bb18:0  %tmp_27 = add nsw i32 %base_output_load, 1      ; <i32> [#uses=2]

ST_9: tmp_98 [1/1] 0.00ns
bb18:1  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_27, i32 31) ; <i1> [#uses=1]

ST_9: tmp_99 [1/1] 0.00ns
bb18:2  %tmp_99 = trunc i32 %tmp_27 to i2               ; <i2> [#uses=1]

ST_9: p_and_f [1/1] 0.00ns
bb18:3  %p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 0, i2 %tmp_99) ; <i32> [#uses=1]

ST_9: p_neg [1/1] 1.37ns
bb18:4  %p_neg = xor i32 %base_output_load, -1          ; <i32> [#uses=1]

ST_9: tmp_100 [1/1] 0.00ns
bb18:5  %tmp_100 = trunc i32 %p_neg to i2               ; <i2> [#uses=1]

ST_9: p_and_t [1/1] 0.00ns
bb18:6  %p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 0, i2 %tmp_100) ; <i32> [#uses=1]

ST_9: p_neg_t [1/1] 2.44ns
bb18:7  %p_neg_t = sub i32 0, %p_and_t                  ; <i32> [#uses=1]

ST_9: tmp_28 [1/1] 1.37ns
bb18:8  %tmp_28 = select i1 %tmp_98, i32 %p_neg_t, i32 %p_and_f ; <i32> [#uses=1]

ST_9: stg_88 [1/1] 0.00ns
bb18:9  store i32 %tmp_28, i32* @base_output, align 4

ST_9: stg_89 [1/1] 0.00ns
bb18:10  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
