Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 30 18:27:07 2018
| Host         : Arodyslaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             208 |          102 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |              84 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             140 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+-------------------------------+------------------+----------------+
|     Clock Signal     |             Enable Signal            |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------+-------------------------------+------------------+----------------+
|  r_CLOCK_IBUF_BUFG   | UART_TX_INST/__0/i__n_2              |                               |                1 |              1 |
|  r_CLOCK_IBUF_BUFG   |                                      | UART_TX_INST/w_TX_DONE        |                3 |              4 |
|  r_CLOCK_IBUF_BUFG   | UART_RX_INST/state                   | UART_RX_INST/state[3]_i_1_n_2 |                1 |              4 |
| ~r_CLOCK_IBUF_BUFG   |                                      |                               |                3 |              5 |
|  r_CLOCK_IBUF_BUFG   | UART_TX_INST/r_TX_Data[6]_i_1_n_2    |                               |                3 |              7 |
|  r_CLOCK_IBUF_BUFG   | UART_TX_INST/E[0]                    |                               |                3 |              7 |
|  r_CLOCK_IBUF_BUFG   | UART_RX_INST/buff[23]_i_2_n_2        | UART_RX_INST/buff[23]_i_1_n_2 |                5 |              8 |
|  r_CLOCK_IBUF_BUFG   | UART_RX_INST/buff[15]_i_2_n_2        | UART_RX_INST/buff[15]_i_1_n_2 |                3 |              8 |
|  r_CLOCK_IBUF_BUFG   | UART_RX_INST/buff[7]_i_2_n_2         | UART_RX_INST/buff[7]_i_1_n_2  |                3 |              8 |
|  r_CLOCK_IBUF_BUFG   | UART_RX_INST/buff[31]_i_2_n_2        | UART_RX_INST/buff[31]_i_1_n_2 |                3 |              8 |
|  r_CLOCK_IBUF_BUFG   | UART_RX_INST/r_Clk_Count             |                               |                6 |             14 |
|  r_CLOCK_IBUF_BUFG   | UART_TX_INST/r_Clk_Count[13]_i_1_n_2 |                               |                6 |             15 |
|  r_CLOCK_IBUF_BUFG   |                                      |                               |               15 |             25 |
| ~r_CLOCK_IBUF_BUFG   | LOWMSG_Index[0]_i_2_n_2              | LOWMSG_Index[0]_i_1_n_2       |                8 |             32 |
|  n_1_796_BUFG        |                                      |                               |               18 |             33 |
| ~r_CLOCK_IBUF_BUFG   | HIGHMSG_Index_rep[3]_i_2_n_2         | HIGHMSG_Index_rep[3]_i_1_n_2  |               10 |             36 |
| ~r_CLOCK_IBUF_BUFG   | WINMSG_Index_rep[3]_i_2_n_2          | WINMSG_Index_rep[3]_i_1_n_2   |               10 |             36 |
| ~r_CLOCK_IBUF_BUFG   | MSG_Index_rep[7]_i_1_n_2             |                               |               11 |             40 |
|  inputFlag2_out_BUFG |                                      |                               |               32 |             65 |
|  n_0_179_BUFG        |                                      |                               |               34 |             80 |
+----------------------+--------------------------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 7      |                     2 |
| 8      |                     4 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


