TimeQuest Timing Analyzer report for Mod_Teste
Thu Jun 01 12:03:31 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'frequencydivider:myfrequency1Hz|myclk'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'CLOCK_27'
 14. Slow Model Hold: 'CLOCK_27'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'frequencydivider:myfrequency1Hz|myclk'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'CLOCK_27'
 19. Slow Model Minimum Pulse Width: 'frequencydivider:myfrequency1Hz|myclk'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'frequencydivider:myfrequency1Hz|myclk'
 32. Fast Model Setup: 'CLOCK_50'
 33. Fast Model Setup: 'CLOCK_27'
 34. Fast Model Hold: 'CLOCK_27'
 35. Fast Model Hold: 'CLOCK_50'
 36. Fast Model Hold: 'frequencydivider:myfrequency1Hz|myclk'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50'
 38. Fast Model Minimum Pulse Width: 'CLOCK_27'
 39. Fast Model Minimum Pulse Width: 'frequencydivider:myfrequency1Hz|myclk'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Progagation Delay
 52. Minimum Progagation Delay
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                       ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; Clock Name                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                   ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; CLOCK_27                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_27 }                              ;
; CLOCK_50                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                              ;
; frequencydivider:myfrequency1Hz|myclk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frequencydivider:myfrequency1Hz|myclk } ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 81.59 MHz  ; 81.59 MHz       ; CLOCK_50                              ;      ;
; 94.67 MHz  ; 94.67 MHz       ; frequencydivider:myfrequency1Hz|myclk ;      ;
; 270.71 MHz ; 270.71 MHz      ; CLOCK_27                              ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow Model Setup Summary                                        ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; frequencydivider:myfrequency1Hz|myclk ; -12.783 ; -859.026      ;
; CLOCK_50                              ; -11.257 ; -285.422      ;
; CLOCK_27                              ; -2.694  ; -51.428       ;
+---------------------------------------+---------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_27                              ; -2.492 ; -2.492        ;
; CLOCK_50                              ; 0.391  ; 0.000         ;
; frequencydivider:myfrequency1Hz|myclk ; 1.060  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -2.000 ; -197.916      ;
; CLOCK_27                              ; -1.380 ; -29.380       ;
; frequencydivider:myfrequency1Hz|myclk ; -0.500 ; -72.000       ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'frequencydivider:myfrequency1Hz|myclk'                                                                                                                                                                                                                ;
+---------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                              ; To Node                               ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -12.783 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 14.058     ;
; -12.783 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 14.058     ;
; -12.783 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 14.058     ;
; -12.783 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 14.058     ;
; -12.783 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 14.058     ;
; -12.783 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 14.058     ;
; -12.783 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 14.058     ;
; -12.783 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 14.058     ;
; -12.781 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.260      ; 14.077     ;
; -12.781 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.260      ; 14.077     ;
; -12.781 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.260      ; 14.077     ;
; -12.781 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.260      ; 14.077     ;
; -12.781 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.260      ; 14.077     ;
; -12.781 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.260      ; 14.077     ;
; -12.781 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.260      ; 14.077     ;
; -12.781 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.260      ; 14.077     ;
; -12.753 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.253      ; 14.042     ;
; -12.753 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.253      ; 14.042     ;
; -12.753 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.253      ; 14.042     ;
; -12.753 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.253      ; 14.042     ;
; -12.753 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.253      ; 14.042     ;
; -12.753 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.253      ; 14.042     ;
; -12.753 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.253      ; 14.042     ;
; -12.753 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.253      ; 14.042     ;
; -12.741 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.259      ; 14.036     ;
; -12.741 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.259      ; 14.036     ;
; -12.741 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.259      ; 14.036     ;
; -12.741 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.259      ; 14.036     ;
; -12.741 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.259      ; 14.036     ;
; -12.741 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.259      ; 14.036     ;
; -12.741 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.259      ; 14.036     ;
; -12.741 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.259      ; 14.036     ;
; -12.665 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.937     ;
; -12.665 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.937     ;
; -12.665 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.937     ;
; -12.665 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.937     ;
; -12.665 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.937     ;
; -12.665 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.937     ;
; -12.665 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.937     ;
; -12.665 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.937     ;
; -12.610 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.885     ;
; -12.610 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.885     ;
; -12.610 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.885     ;
; -12.610 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.885     ;
; -12.610 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.885     ;
; -12.610 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.885     ;
; -12.610 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.885     ;
; -12.610 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.885     ;
; -12.607 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.882     ;
; -12.607 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.882     ;
; -12.607 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.882     ;
; -12.607 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.882     ;
; -12.607 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.882     ;
; -12.607 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.882     ;
; -12.607 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.882     ;
; -12.607 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.882     ;
; -12.578 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.850     ;
; -12.578 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.850     ;
; -12.578 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.850     ;
; -12.578 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.850     ;
; -12.578 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.850     ;
; -12.578 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.850     ;
; -12.578 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.850     ;
; -12.578 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.850     ;
; -12.573 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.845     ;
; -12.573 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.845     ;
; -12.573 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.845     ;
; -12.573 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.845     ;
; -12.573 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.845     ;
; -12.573 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.845     ;
; -12.573 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.845     ;
; -12.573 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.845     ;
; -12.572 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.844     ;
; -12.572 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.844     ;
; -12.572 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.844     ;
; -12.572 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.844     ;
; -12.572 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.844     ;
; -12.572 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.844     ;
; -12.572 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.844     ;
; -12.572 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.236      ; 13.844     ;
; -12.565 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.840     ;
; -12.565 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.840     ;
; -12.565 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.840     ;
; -12.565 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.840     ;
; -12.565 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.840     ;
; -12.565 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.840     ;
; -12.565 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.840     ;
; -12.565 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.840     ;
; -12.564 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.839     ;
; -12.564 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.839     ;
; -12.564 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.839     ;
; -12.564 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.839     ;
; -12.564 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.839     ;
; -12.564 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.839     ;
; -12.564 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.839     ;
; -12.564 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.239      ; 13.839     ;
; -12.516 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[3][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.260      ; 13.812     ;
; -12.516 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[3][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.260      ; 13.812     ;
; -12.516 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[3][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.260      ; 13.812     ;
; -12.516 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[3][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.260      ; 13.812     ;
+---------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                             ;
+---------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -11.257 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 12.223     ;
; -11.257 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 12.223     ;
; -11.257 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 12.223     ;
; -11.257 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 12.223     ;
; -11.257 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 12.223     ;
; -11.257 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 12.223     ;
; -11.257 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 12.223     ;
; -11.257 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 12.223     ;
; -9.939  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.905     ;
; -9.939  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.905     ;
; -9.939  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.905     ;
; -9.939  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.905     ;
; -9.939  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.905     ;
; -9.939  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.905     ;
; -9.939  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.905     ;
; -9.939  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.905     ;
; -9.906  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.872     ;
; -9.906  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.872     ;
; -9.906  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.872     ;
; -9.906  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.872     ;
; -9.906  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.872     ;
; -9.906  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.872     ;
; -9.906  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.872     ;
; -9.906  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.872     ;
; -9.792  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.758     ;
; -9.792  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.758     ;
; -9.792  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.758     ;
; -9.792  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.758     ;
; -9.792  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.758     ;
; -9.792  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.758     ;
; -9.792  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.758     ;
; -9.792  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.758     ;
; -9.710  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.676     ;
; -9.710  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.676     ;
; -9.710  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.676     ;
; -9.710  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.676     ;
; -9.710  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.676     ;
; -9.710  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.676     ;
; -9.710  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.676     ;
; -9.710  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.676     ;
; -9.608  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.574     ;
; -9.608  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.574     ;
; -9.608  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.574     ;
; -9.608  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.574     ;
; -9.608  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.574     ;
; -9.608  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.574     ;
; -9.608  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.574     ;
; -9.608  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.574     ;
; -9.586  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.552     ;
; -9.586  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.552     ;
; -9.586  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.552     ;
; -9.586  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.552     ;
; -9.586  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.552     ;
; -9.586  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.552     ;
; -9.586  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.552     ;
; -9.586  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.552     ;
; -9.538  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.504     ;
; -9.538  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.504     ;
; -9.538  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.504     ;
; -9.538  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.504     ;
; -9.538  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.504     ;
; -9.538  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.504     ;
; -9.538  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.504     ;
; -9.538  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.504     ;
; -9.452  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.418     ;
; -9.452  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.418     ;
; -9.452  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.418     ;
; -9.452  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.418     ;
; -9.452  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.418     ;
; -9.452  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.418     ;
; -9.452  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.418     ;
; -9.452  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; 0.001      ; 10.418     ;
; -8.761  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 9.725      ;
; -8.761  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 9.725      ;
; -8.761  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 9.725      ;
; -8.761  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 9.725      ;
; -8.761  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 9.725      ;
; -8.761  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 9.725      ;
; -8.761  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 9.725      ;
; -8.761  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 9.725      ;
; -8.037  ; RegisterFile:myRegisterFile|mem[6][3]                                                                                  ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 1.000        ; -0.233     ; 8.769      ;
; -7.978  ; RegisterFile:myRegisterFile|mem[5][2]                                                                                  ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 1.000        ; -0.240     ; 8.703      ;
; -7.723  ; RegisterFile:myRegisterFile|mem[4][3]                                                                                  ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 1.000        ; -0.238     ; 8.450      ;
; -7.669  ; RegisterFile:myRegisterFile|mem[3][1]                                                                                  ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 1.000        ; -0.240     ; 8.394      ;
; -7.646  ; RegisterFile:myRegisterFile|mem[6][1]                                                                                  ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 1.000        ; -0.236     ; 8.375      ;
; -7.609  ; RegisterFile:myRegisterFile|mem[6][5]                                                                                  ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 1.000        ; -0.235     ; 8.339      ;
; -7.579  ; RegisterFile:myRegisterFile|mem[5][0]                                                                                  ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 1.000        ; -0.238     ; 8.306      ;
; -7.567  ; RegisterFile:myRegisterFile|mem[4][2]                                                                                  ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 1.000        ; -0.238     ; 8.294      ;
; -7.564  ; RegisterFile:myRegisterFile|mem[2][1]                                                                                  ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 1.000        ; -0.238     ; 8.291      ;
; -7.543  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 8.507      ;
; -7.543  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 8.507      ;
; -7.543  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 8.507      ;
; -7.543  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 8.507      ;
; -7.543  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 8.507      ;
; -7.543  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 8.507      ;
; -7.543  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 8.507      ;
; -7.543  ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                              ; CLOCK_50    ; 1.000        ; -0.001     ; 8.507      ;
; -7.518  ; RegisterFile:myRegisterFile|mem[5][1]                                                                                  ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 1.000        ; -0.240     ; 8.243      ;
; -7.517  ; RegisterFile:myRegisterFile|mem[5][4]                                                                                  ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 1.000        ; -0.240     ; 8.242      ;
; -7.513  ; RegisterFile:myRegisterFile|mem[4][0]                                                                                  ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 1.000        ; -0.238     ; 8.240      ;
+---------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_27'                                                                                                                                             ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.694 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.724      ;
; -2.662 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.693      ;
; -2.631 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.661      ;
; -2.599 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.630      ;
; -2.596 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.626      ;
; -2.579 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.615      ;
; -2.578 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.614      ;
; -2.564 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.595      ;
; -2.564 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.600      ;
; -2.563 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.599      ;
; -2.559 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.595      ;
; -2.558 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.594      ;
; -2.552 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.582      ;
; -2.549 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.585      ;
; -2.548 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.584      ;
; -2.528 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.558      ;
; -2.517 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.553      ;
; -2.516 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.552      ;
; -2.496 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.527      ;
; -2.489 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.519      ;
; -2.466 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.497      ;
; -2.454 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.484      ;
; -2.447 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 3.484      ;
; -2.443 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.473      ;
; -2.437 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.468      ;
; -2.432 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 3.469      ;
; -2.427 ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.463      ;
; -2.427 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 3.464      ;
; -2.426 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.456      ;
; -2.426 ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.462      ;
; -2.417 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 3.454      ;
; -2.403 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.434      ;
; -2.398 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.427      ;
; -2.394 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.425      ;
; -2.386 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.416      ;
; -2.385 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 3.422      ;
; -2.380 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.410      ;
; -2.374 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.405      ;
; -2.372 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.402      ;
; -2.371 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.402      ;
; -2.368 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.399      ;
; -2.366 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.397      ;
; -2.366 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.396      ;
; -2.356 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.387      ;
; -2.352 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.388      ;
; -2.351 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.387      ;
; -2.345 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.375      ;
; -2.339 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.370      ;
; -2.309 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.339      ;
; -2.308 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.338      ;
; -2.308 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.339      ;
; -2.305 ; frequencydivider:myfrequency1Hz|counter[8]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.341      ;
; -2.304 ; frequencydivider:myfrequency1Hz|counter[8]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.340      ;
; -2.303 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.334      ;
; -2.300 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.331      ;
; -2.297 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.327      ;
; -2.295 ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 3.332      ;
; -2.293 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[11] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.324      ;
; -2.293 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.324      ;
; -2.293 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.323      ;
; -2.292 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 3.327      ;
; -2.291 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 3.326      ;
; -2.281 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.317      ;
; -2.280 ; frequencydivider:myfrequency1Hz|counter[11] ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 3.315      ;
; -2.280 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.316      ;
; -2.278 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.308      ;
; -2.278 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.308      ;
; -2.277 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.307      ;
; -2.274 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.304      ;
; -2.273 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.304      ;
; -2.271 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.302      ;
; -2.268 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.299      ;
; -2.265 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.296      ;
; -2.263 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.294      ;
; -2.263 ; frequencydivider:myfrequency1Hz|counter[10] ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.299      ;
; -2.262 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.293      ;
; -2.262 ; frequencydivider:myfrequency1Hz|counter[10] ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.298      ;
; -2.258 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.289      ;
; -2.256 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 3.285      ;
; -2.248 ; frequencydivider:myfrequency1Hz|counter[11] ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.284      ;
; -2.248 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.279      ;
; -2.247 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.278      ;
; -2.233 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.264      ;
; -2.232 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.263      ;
; -2.230 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.260      ;
; -2.230 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[11] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.261      ;
; -2.220 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 3.257      ;
; -2.206 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.236      ;
; -2.205 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.236      ;
; -2.200 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.231      ;
; -2.198 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.229      ;
; -2.195 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[11] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.226      ;
; -2.190 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.221      ;
; -2.181 ; frequencydivider:myfrequency1Hz|counter[9]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.217      ;
; -2.180 ; frequencydivider:myfrequency1Hz|counter[9]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 3.216      ;
; -2.175 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.205      ;
; -2.173 ; frequencydivider:myfrequency1Hz|counter[8]  ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 3.210      ;
; -2.170 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.200      ;
; -2.169 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 3.200      ;
; -2.167 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 3.197      ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_27'                                                                                                                                                                       ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -2.492 ; frequencydivider:myfrequency1Hz|myclk       ; frequencydivider:myfrequency1Hz|myclk       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_27    ; 0.000        ; 2.633      ; 0.657      ;
; -1.992 ; frequencydivider:myfrequency1Hz|myclk       ; frequencydivider:myfrequency1Hz|myclk       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_27    ; -0.500       ; 2.633      ; 0.657      ;
; 0.531  ; frequencydivider:myfrequency1Hz|counter[26] ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.797      ;
; 0.795  ; frequencydivider:myfrequency1Hz|counter[8]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.061      ;
; 0.801  ; frequencydivider:myfrequency1Hz|counter[10] ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; frequencydivider:myfrequency1Hz|counter[15] ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; frequencydivider:myfrequency1Hz|counter[17] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.068      ;
; 0.806  ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[1]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[4]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.076      ;
; 0.835  ; frequencydivider:myfrequency1Hz|counter[23] ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; frequencydivider:myfrequency1Hz|counter[25] ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[2]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[5]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[3]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; frequencydivider:myfrequency1Hz|counter[9]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.108      ;
; 1.178  ; frequencydivider:myfrequency1Hz|counter[8]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.444      ;
; 1.181  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[1]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.447      ;
; 1.189  ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[2]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.455      ;
; 1.190  ; frequencydivider:myfrequency1Hz|counter[22] ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.456      ;
; 1.190  ; frequencydivider:myfrequency1Hz|counter[24] ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.456      ;
; 1.200  ; frequencydivider:myfrequency1Hz|counter[22] ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.466      ;
; 1.200  ; frequencydivider:myfrequency1Hz|counter[24] ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.466      ;
; 1.206  ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.472      ;
; 1.221  ; frequencydivider:myfrequency1Hz|counter[25] ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.487      ;
; 1.224  ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[3]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.491      ;
; 1.228  ; frequencydivider:myfrequency1Hz|counter[9]  ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.494      ;
; 1.228  ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[4]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.494      ;
; 1.249  ; frequencydivider:myfrequency1Hz|counter[8]  ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.515      ;
; 1.252  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[2]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.518      ;
; 1.255  ; frequencydivider:myfrequency1Hz|counter[15] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.521      ;
; 1.260  ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[3]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.526      ;
; 1.261  ; frequencydivider:myfrequency1Hz|counter[24] ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.527      ;
; 1.285  ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[5]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.551      ;
; 1.292  ; frequencydivider:myfrequency1Hz|counter[23] ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.558      ;
; 1.295  ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[4]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.562      ;
; 1.298  ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.564      ;
; 1.323  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[3]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.589      ;
; 1.331  ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[4]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.597      ;
; 1.332  ; frequencydivider:myfrequency1Hz|counter[22] ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.598      ;
; 1.363  ; frequencydivider:myfrequency1Hz|counter[23] ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.629      ;
; 1.366  ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.632      ;
; 1.369  ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.635      ;
; 1.376  ; frequencydivider:myfrequency1Hz|counter[14] ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.641      ;
; 1.387  ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[5]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.653      ;
; 1.394  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[4]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.660      ;
; 1.399  ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.664      ;
; 1.402  ; frequencydivider:myfrequency1Hz|counter[21] ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.667      ;
; 1.403  ; frequencydivider:myfrequency1Hz|counter[22] ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.669      ;
; 1.427  ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.693      ;
; 1.435  ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.006     ; 1.695      ;
; 1.440  ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.706      ;
; 1.444  ; frequencydivider:myfrequency1Hz|counter[13] ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.709      ;
; 1.455  ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[5]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.721      ;
; 1.470  ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.735      ;
; 1.490  ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[5]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.756      ;
; 1.498  ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.764      ;
; 1.507  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.773      ;
; 1.511  ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.777      ;
; 1.518  ; frequencydivider:myfrequency1Hz|counter[14] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.783      ;
; 1.522  ; frequencydivider:myfrequency1Hz|counter[21] ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.788      ;
; 1.529  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.795      ;
; 1.529  ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.795      ;
; 1.541  ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.806      ;
; 1.544  ; frequencydivider:myfrequency1Hz|counter[18] ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.810      ;
; 1.544  ; frequencydivider:myfrequency1Hz|counter[21] ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.809      ;
; 1.549  ; frequencydivider:myfrequency1Hz|counter[10] ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.006     ; 1.809      ;
; 1.553  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[5]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.819      ;
; 1.569  ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.835      ;
; 1.576  ; frequencydivider:myfrequency1Hz|counter[19] ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.842      ;
; 1.577  ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.006     ; 1.837      ;
; 1.581  ; frequencydivider:myfrequency1Hz|counter[14] ; frequencydivider:myfrequency1Hz|counter[14] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.847      ;
; 1.586  ; frequencydivider:myfrequency1Hz|counter[13] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.851      ;
; 1.597  ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.863      ;
; 1.600  ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.866      ;
; 1.603  ; frequencydivider:myfrequency1Hz|counter[16] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.868      ;
; 1.609  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.874      ;
; 1.612  ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.877      ;
; 1.614  ; frequencydivider:myfrequency1Hz|counter[23] ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.880      ;
; 1.615  ; frequencydivider:myfrequency1Hz|counter[21] ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.880      ;
; 1.628  ; frequencydivider:myfrequency1Hz|counter[17] ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.894      ;
; 1.632  ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.898      ;
; 1.640  ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.906      ;
; 1.649  ; frequencydivider:myfrequency1Hz|counter[10] ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.915      ;
; 1.650  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|myclk       ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.916      ;
; 1.653  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[11] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.919      ;
; 1.654  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.920      ;
; 1.654  ; frequencydivider:myfrequency1Hz|counter[22] ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.920      ;
; 1.655  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.921      ;
; 1.659  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.925      ;
; 1.663  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[14] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.929      ;
; 1.664  ; frequencydivider:myfrequency1Hz|counter[9]  ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.006     ; 1.924      ;
; 1.668  ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.934      ;
; 1.671  ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.937      ;
; 1.681  ; frequencydivider:myfrequency1Hz|counter[19] ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 1.946      ;
; 1.685  ; frequencydivider:myfrequency1Hz|counter[8]  ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.006     ; 1.945      ;
; 1.691  ; frequencydivider:myfrequency1Hz|counter[10] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.006     ; 1.951      ;
; 1.695  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 1.961      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.536 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.544 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.810      ;
; 0.549 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.550 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.569 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.835      ;
; 0.681 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.947      ;
; 0.684 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.950      ;
; 0.686 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.952      ;
; 0.687 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.953      ;
; 0.730 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.995      ;
; 0.733 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.998      ;
; 0.788 ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.790 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.056      ;
; 0.796 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.800 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.805 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.817 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.822 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.088      ;
; 0.822 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.088      ;
; 0.826 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.092      ;
; 0.829 ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.095      ;
; 0.832 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.834 ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.837 ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.839 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.106      ;
; 0.840 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.106      ;
; 0.844 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.864 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.130      ;
; 0.866 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.132      ;
; 0.896 ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.162      ;
; 0.956 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.978 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.245      ;
; 1.008 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.274      ;
; 1.009 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.275      ;
; 1.036 ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.039 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.059 ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.325      ;
; 1.080 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.120 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.387      ;
; 1.120 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.387      ;
; 1.120 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.387      ;
; 1.120 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.387      ;
; 1.120 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.387      ;
; 1.120 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.387      ;
; 1.120 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.387      ;
; 1.120 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.387      ;
; 1.120 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.387      ;
; 1.147 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.412      ;
; 1.147 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.412      ;
; 1.179 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.445      ;
; 1.183 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.449      ;
; 1.188 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.193 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.193 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.463      ;
; 1.224 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.230 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.496      ;
; 1.231 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.231 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.497      ;
; 1.232 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.239 ; LCD_TEST:MyLCD|mLCD_ST.000000             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.505      ;
; 1.248 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.514      ;
; 1.248 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.514      ;
; 1.250 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.516      ;
; 1.250 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.516      ;
; 1.250 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.516      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'frequencydivider:myfrequency1Hz|myclk'                                                                                                                                                          ;
+-------+---------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 1.060 ; RegisterFile:myRegisterFile|mem[3][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.326      ;
; 1.540 ; RegisterFile:myRegisterFile|mem[2][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.022     ; 1.784      ;
; 1.578 ; RegisterFile:myRegisterFile|mem[6][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.003      ; 1.847      ;
; 1.745 ; RegisterFile:myRegisterFile|mem[7][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.003      ; 2.014      ;
; 1.942 ; RegisterFile:myRegisterFile|mem[1][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.001     ; 2.207      ;
; 1.982 ; RegisterFile:myRegisterFile|mem[4][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 2.248      ;
; 2.148 ; PC:myPC|PCout[7]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 2.414      ;
; 2.344 ; PC:myPC|PCout[3]                      ; PC:myPC|PCout[3]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 2.610      ;
; 2.370 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[0]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 2.636      ;
; 2.371 ; PC:myPC|PCout[6]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 2.637      ;
; 2.402 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[1]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 2.668      ;
; 2.404 ; PC:myPC|PCout[2]                      ; PC:myPC|PCout[2]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 2.670      ;
; 2.437 ; PC:myPC|PCout[4]                      ; PC:myPC|PCout[4]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 2.703      ;
; 2.477 ; PC:myPC|PCout[5]                      ; PC:myPC|PCout[5]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 2.743      ;
; 2.534 ; RegisterFile:myRegisterFile|mem[6][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.022     ; 2.778      ;
; 2.585 ; RegisterFile:myRegisterFile|mem[5][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 2.849      ;
; 2.642 ; RegisterFile:myRegisterFile|mem[2][4] ; parallel_out:output_parallel|register[4] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.024     ; 2.884      ;
; 2.752 ; PC:myPC|PCout[2]                      ; PC:myPC|PCout[3]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.018      ;
; 2.768 ; PC:myPC|PCout[3]                      ; PC:myPC|PCout[4]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.034      ;
; 2.782 ; PC:myPC|PCout[6]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.048      ;
; 2.784 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[2]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.050      ;
; 2.789 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[1]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.055      ;
; 2.793 ; PC:myPC|PCout[5]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.059      ;
; 2.812 ; RegisterFile:myRegisterFile|mem[6][6] ; parallel_out:output_parallel|register[6] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.015     ; 3.063      ;
; 2.813 ; RegisterFile:myRegisterFile|mem[7][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 3.077      ;
; 2.817 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[3]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.083      ;
; 2.848 ; PC:myPC|PCout[4]                      ; PC:myPC|PCout[5]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.114      ;
; 2.849 ; PC:myPC|PCout[4]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.115      ;
; 2.859 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[2]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.125      ;
; 2.864 ; PC:myPC|PCout[2]                      ; PC:myPC|PCout[4]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.130      ;
; 2.864 ; PC:myPC|PCout[3]                      ; PC:myPC|PCout[5]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.130      ;
; 2.865 ; PC:myPC|PCout[3]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.131      ;
; 2.892 ; PC:myPC|PCout[5]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.158      ;
; 2.892 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[3]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.158      ;
; 2.929 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[4]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.195      ;
; 2.939 ; RegisterFile:myRegisterFile|mem[7][4] ; parallel_out:output_parallel|register[4] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 3.203      ;
; 2.948 ; PC:myPC|PCout[4]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.214      ;
; 2.954 ; RegisterFile:myRegisterFile|mem[2][3] ; parallel_out:output_parallel|register[3] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.021     ; 3.199      ;
; 2.957 ; RegisterFile:myRegisterFile|mem[2][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.016     ; 3.207      ;
; 2.960 ; PC:myPC|PCout[2]                      ; PC:myPC|PCout[5]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.226      ;
; 2.961 ; PC:myPC|PCout[2]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.227      ;
; 2.964 ; PC:myPC|PCout[3]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.230      ;
; 3.004 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[4]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.270      ;
; 3.025 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[5]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.291      ;
; 3.026 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.292      ;
; 3.045 ; RegisterFile:myRegisterFile|mem[3][6] ; parallel_out:output_parallel|register[6] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.020     ; 3.291      ;
; 3.060 ; PC:myPC|PCout[2]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.326      ;
; 3.083 ; RegisterFile:myRegisterFile|mem[3][0] ; parallel_out:output_parallel|register[0] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.001      ; 3.350      ;
; 3.097 ; RegisterFile:myRegisterFile|mem[7][0] ; parallel_out:output_parallel|register[0] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.001      ; 3.364      ;
; 3.100 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[5]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.366      ;
; 3.101 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.367      ;
; 3.116 ; RegisterFile:myRegisterFile|mem[3][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.023     ; 3.359      ;
; 3.125 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.391      ;
; 3.150 ; RegisterFile:myRegisterFile|mem[2][5] ; parallel_out:output_parallel|register[5] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.023     ; 3.393      ;
; 3.169 ; RegisterFile:myRegisterFile|mem[1][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.021     ; 3.414      ;
; 3.200 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.466      ;
; 3.210 ; RegisterFile:myRegisterFile|mem[4][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 3.474      ;
; 3.238 ; RegisterFile:myRegisterFile|mem[1][4] ; parallel_out:output_parallel|register[4] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.004      ; 3.508      ;
; 3.241 ; RegisterFile:myRegisterFile|mem[3][3] ; parallel_out:output_parallel|register[3] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.507      ;
; 3.265 ; RegisterFile:myRegisterFile|mem[6][4] ; RegisterFile:myRegisterFile|mem[5][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.531      ;
; 3.267 ; RegisterFile:myRegisterFile|mem[6][4] ; RegisterFile:myRegisterFile|mem[6][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.533      ;
; 3.272 ; RegisterFile:myRegisterFile|mem[3][4] ; parallel_out:output_parallel|register[4] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.004      ; 3.542      ;
; 3.329 ; RegisterFile:myRegisterFile|mem[4][4] ; parallel_out:output_parallel|register[4] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 3.593      ;
; 3.380 ; RegisterFile:myRegisterFile|mem[5][5] ; parallel_out:output_parallel|register[5] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.022     ; 3.624      ;
; 3.395 ; RegisterFile:myRegisterFile|mem[4][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.018     ; 3.643      ;
; 3.452 ; RegisterFile:myRegisterFile|mem[1][4] ; RegisterFile:myRegisterFile|mem[5][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.008      ; 3.726      ;
; 3.454 ; RegisterFile:myRegisterFile|mem[1][4] ; RegisterFile:myRegisterFile|mem[6][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.008      ; 3.728      ;
; 3.469 ; RegisterFile:myRegisterFile|mem[7][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.022     ; 3.713      ;
; 3.471 ; RegisterFile:myRegisterFile|mem[1][5] ; parallel_out:output_parallel|register[5] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.021     ; 3.716      ;
; 3.487 ; RegisterFile:myRegisterFile|mem[3][4] ; RegisterFile:myRegisterFile|mem[5][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.008      ; 3.761      ;
; 3.489 ; RegisterFile:myRegisterFile|mem[3][4] ; RegisterFile:myRegisterFile|mem[6][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.008      ; 3.763      ;
; 3.491 ; RegisterFile:myRegisterFile|mem[4][0] ; parallel_out:output_parallel|register[0] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.001      ; 3.758      ;
; 3.556 ; RegisterFile:myRegisterFile|mem[6][4] ; parallel_out:output_parallel|register[4] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.004     ; 3.818      ;
; 3.563 ; RegisterFile:myRegisterFile|mem[5][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.022     ; 3.807      ;
; 3.578 ; RegisterFile:myRegisterFile|mem[5][3] ; parallel_out:output_parallel|register[3] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.001     ; 3.843      ;
; 3.621 ; RegisterFile:myRegisterFile|mem[2][6] ; parallel_out:output_parallel|register[6] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.018     ; 3.869      ;
; 3.641 ; RegisterFile:myRegisterFile|mem[4][6] ; parallel_out:output_parallel|register[6] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.015     ; 3.892      ;
; 3.650 ; RegisterFile:myRegisterFile|mem[1][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.916      ;
; 3.662 ; RegisterFile:myRegisterFile|mem[5][4] ; RegisterFile:myRegisterFile|mem[5][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.928      ;
; 3.664 ; RegisterFile:myRegisterFile|mem[5][4] ; RegisterFile:myRegisterFile|mem[6][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.930      ;
; 3.675 ; RegisterFile:myRegisterFile|mem[2][4] ; RegisterFile:myRegisterFile|mem[5][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.020     ; 3.921      ;
; 3.677 ; RegisterFile:myRegisterFile|mem[2][4] ; RegisterFile:myRegisterFile|mem[6][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.020     ; 3.923      ;
; 3.683 ; RegisterFile:myRegisterFile|mem[7][5] ; RegisterFile:myRegisterFile|mem[2][5]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.024      ; 3.973      ;
; 3.701 ; RegisterFile:myRegisterFile|mem[5][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.004     ; 3.963      ;
; 3.703 ; RegisterFile:myRegisterFile|mem[6][4] ; RegisterFile:myRegisterFile|mem[2][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.020      ; 3.989      ;
; 3.703 ; RegisterFile:myRegisterFile|mem[1][3] ; parallel_out:output_parallel|register[3] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.969      ;
; 3.711 ; RegisterFile:myRegisterFile|mem[1][0] ; parallel_out:output_parallel|register[0] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 3.977      ;
; 3.747 ; RegisterFile:myRegisterFile|mem[2][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 4.011      ;
; 3.752 ; RegisterFile:myRegisterFile|mem[3][5] ; RegisterFile:myRegisterFile|mem[2][5]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 4.018      ;
; 3.756 ; RegisterFile:myRegisterFile|mem[2][0] ; parallel_out:output_parallel|register[0] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.018     ; 4.004      ;
; 3.765 ; RegisterFile:myRegisterFile|mem[7][4] ; RegisterFile:myRegisterFile|mem[5][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.002      ; 4.033      ;
; 3.767 ; RegisterFile:myRegisterFile|mem[7][4] ; RegisterFile:myRegisterFile|mem[6][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.002      ; 4.035      ;
; 3.829 ; RegisterFile:myRegisterFile|mem[6][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 4.095      ;
; 3.829 ; RegisterFile:myRegisterFile|mem[3][5] ; parallel_out:output_parallel|register[5] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.023     ; 4.072      ;
; 3.852 ; RegisterFile:myRegisterFile|mem[3][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.004     ; 4.114      ;
; 3.855 ; RegisterFile:myRegisterFile|mem[4][5] ; parallel_out:output_parallel|register[5] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 4.119      ;
; 3.885 ; RegisterFile:myRegisterFile|mem[6][4] ; RegisterFile:myRegisterFile|mem[3][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.008     ; 4.143      ;
; 3.885 ; RegisterFile:myRegisterFile|mem[6][4] ; RegisterFile:myRegisterFile|mem[1][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.008     ; 4.143      ;
; 3.890 ; RegisterFile:myRegisterFile|mem[1][4] ; RegisterFile:myRegisterFile|mem[2][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.028      ; 4.184      ;
; 3.903 ; RegisterFile:myRegisterFile|mem[7][1] ; RegisterFile:myRegisterFile|mem[3][1]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.002      ; 4.171      ;
+-------+---------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|myclk       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|myclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[16]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[16]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[17]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[17]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[18]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[18]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[19]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[19]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[20]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[20]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[21]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[21]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[22]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[22]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[23]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[23]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[24]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[24]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[25]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[25]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[26]|clk              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'frequencydivider:myfrequency1Hz|myclk'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[6][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[6][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[6][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[6][1] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; KEY[*]    ; frequencydivider:myfrequency1Hz|myclk ; 8.093 ; 8.093 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  KEY[1]   ; frequencydivider:myfrequency1Hz|myclk ; 8.093 ; 8.093 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
; SW[*]     ; frequencydivider:myfrequency1Hz|myclk ; 1.961 ; 1.961 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[0]    ; frequencydivider:myfrequency1Hz|myclk ; 1.705 ; 1.705 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[1]    ; frequencydivider:myfrequency1Hz|myclk ; 1.605 ; 1.605 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[2]    ; frequencydivider:myfrequency1Hz|myclk ; 1.960 ; 1.960 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[3]    ; frequencydivider:myfrequency1Hz|myclk ; 1.866 ; 1.866 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[4]    ; frequencydivider:myfrequency1Hz|myclk ; 1.961 ; 1.961 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[5]    ; frequencydivider:myfrequency1Hz|myclk ; 1.750 ; 1.750 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[6]    ; frequencydivider:myfrequency1Hz|myclk ; 1.516 ; 1.516 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[7]    ; frequencydivider:myfrequency1Hz|myclk ; 1.672 ; 1.672 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; KEY[*]    ; frequencydivider:myfrequency1Hz|myclk ; -4.102 ; -4.102 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  KEY[1]   ; frequencydivider:myfrequency1Hz|myclk ; -4.102 ; -4.102 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
; SW[*]     ; frequencydivider:myfrequency1Hz|myclk ; -0.144 ; -0.144 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[0]    ; frequencydivider:myfrequency1Hz|myclk ; -0.915 ; -0.915 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[1]    ; frequencydivider:myfrequency1Hz|myclk ; -0.742 ; -0.742 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[2]    ; frequencydivider:myfrequency1Hz|myclk ; -1.188 ; -1.188 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[3]    ; frequencydivider:myfrequency1Hz|myclk ; -0.996 ; -0.996 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[4]    ; frequencydivider:myfrequency1Hz|myclk ; -0.994 ; -0.994 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[5]    ; frequencydivider:myfrequency1Hz|myclk ; -0.221 ; -0.221 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[6]    ; frequencydivider:myfrequency1Hz|myclk ; -0.616 ; -0.616 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[7]    ; frequencydivider:myfrequency1Hz|myclk ; -0.144 ; -0.144 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port    ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+--------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                              ; 8.428  ; 8.428  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[0] ; CLOCK_50                              ; 7.972  ; 7.972  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[1] ; CLOCK_50                              ; 7.984  ; 7.984  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[2] ; CLOCK_50                              ; 8.407  ; 8.407  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[3] ; CLOCK_50                              ; 8.101  ; 8.101  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[4] ; CLOCK_50                              ; 8.034  ; 8.034  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[5] ; CLOCK_50                              ; 7.980  ; 7.980  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[6] ; CLOCK_50                              ; 8.428  ; 8.428  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[7] ; CLOCK_50                              ; 8.098  ; 8.098  ; Rise       ; CLOCK_50                              ;
; LCD_EN       ; CLOCK_50                              ; 7.734  ; 7.734  ; Rise       ; CLOCK_50                              ;
; LCD_RS       ; CLOCK_50                              ; 7.716  ; 7.716  ; Rise       ; CLOCK_50                              ;
; LEDR[*]      ; CLOCK_50                              ; 15.977 ; 15.977 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]     ; CLOCK_50                              ; 14.983 ; 14.983 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]     ; CLOCK_50                              ; 14.147 ; 14.147 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]     ; CLOCK_50                              ; 14.424 ; 14.424 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]     ; CLOCK_50                              ; 12.840 ; 12.840 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]     ; CLOCK_50                              ; 15.977 ; 15.977 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]     ; CLOCK_50                              ; 15.321 ; 15.321 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]     ; CLOCK_50                              ; 13.973 ; 13.973 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]     ; CLOCK_50                              ; 13.680 ; 13.680 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]     ; CLOCK_50                              ; 15.139 ; 15.139 ; Rise       ; CLOCK_50                              ;
; LEDG[*]      ; frequencydivider:myfrequency1Hz|myclk ; 4.134  ;        ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  LEDG[0]     ; frequencydivider:myfrequency1Hz|myclk ; 4.134  ;        ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
; LEDG[*]      ; frequencydivider:myfrequency1Hz|myclk ;        ; 4.134  ; Fall       ; frequencydivider:myfrequency1Hz|myclk ;
;  LEDG[0]     ; frequencydivider:myfrequency1Hz|myclk ;        ; 4.134  ; Fall       ; frequencydivider:myfrequency1Hz|myclk ;
+--------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port    ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+--------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                              ; 7.972  ; 7.972  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[0] ; CLOCK_50                              ; 7.972  ; 7.972  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[1] ; CLOCK_50                              ; 7.984  ; 7.984  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[2] ; CLOCK_50                              ; 8.407  ; 8.407  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[3] ; CLOCK_50                              ; 8.101  ; 8.101  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[4] ; CLOCK_50                              ; 8.034  ; 8.034  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[5] ; CLOCK_50                              ; 7.980  ; 7.980  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[6] ; CLOCK_50                              ; 8.428  ; 8.428  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[7] ; CLOCK_50                              ; 8.098  ; 8.098  ; Rise       ; CLOCK_50                              ;
; LCD_EN       ; CLOCK_50                              ; 7.734  ; 7.734  ; Rise       ; CLOCK_50                              ;
; LCD_RS       ; CLOCK_50                              ; 7.716  ; 7.716  ; Rise       ; CLOCK_50                              ;
; LEDR[*]      ; CLOCK_50                              ; 11.778 ; 11.778 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]     ; CLOCK_50                              ; 13.842 ; 13.842 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]     ; CLOCK_50                              ; 12.393 ; 12.393 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]     ; CLOCK_50                              ; 12.669 ; 12.669 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]     ; CLOCK_50                              ; 11.778 ; 11.778 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]     ; CLOCK_50                              ; 13.197 ; 13.197 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]     ; CLOCK_50                              ; 13.154 ; 13.154 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]     ; CLOCK_50                              ; 12.682 ; 12.682 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]     ; CLOCK_50                              ; 12.709 ; 12.709 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]     ; CLOCK_50                              ; 12.812 ; 12.812 ; Rise       ; CLOCK_50                              ;
; LEDG[*]      ; frequencydivider:myfrequency1Hz|myclk ; 4.134  ;        ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  LEDG[0]     ; frequencydivider:myfrequency1Hz|myclk ; 4.134  ;        ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
; LEDG[*]      ; frequencydivider:myfrequency1Hz|myclk ;        ; 4.134  ; Fall       ; frequencydivider:myfrequency1Hz|myclk ;
;  LEDG[0]     ; frequencydivider:myfrequency1Hz|myclk ;        ; 4.134  ; Fall       ; frequencydivider:myfrequency1Hz|myclk ;
+--------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[1]     ; LEDG[1]     ;    ; 9.494 ; 9.494 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[1]     ; LEDG[1]     ;    ; 9.494 ; 9.494 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; frequencydivider:myfrequency1Hz|myclk ; -5.877 ; -396.491      ;
; CLOCK_50                              ; -5.110 ; -105.164      ;
; CLOCK_27                              ; -0.762 ; -10.699       ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_27                              ; -1.541 ; -1.541        ;
; CLOCK_50                              ; 0.215  ; 0.000         ;
; frequencydivider:myfrequency1Hz|myclk ; 0.497  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -2.000 ; -197.916      ;
; CLOCK_27                              ; -1.380 ; -29.380       ;
; frequencydivider:myfrequency1Hz|myclk ; -0.500 ; -72.000       ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'frequencydivider:myfrequency1Hz|myclk'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                               ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -5.877 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.911      ;
; -5.877 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.911      ;
; -5.877 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.911      ;
; -5.877 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.911      ;
; -5.877 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.911      ;
; -5.877 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.911      ;
; -5.877 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.911      ;
; -5.877 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[4][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.911      ;
; -5.868 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.014      ; 6.914      ;
; -5.868 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.014      ; 6.914      ;
; -5.868 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.014      ; 6.914      ;
; -5.868 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.014      ; 6.914      ;
; -5.868 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.014      ; 6.914      ;
; -5.868 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.014      ; 6.914      ;
; -5.868 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.014      ; 6.914      ;
; -5.868 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[2][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.014      ; 6.914      ;
; -5.861 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.022      ; 6.915      ;
; -5.861 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.022      ; 6.915      ;
; -5.861 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.022      ; 6.915      ;
; -5.861 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.022      ; 6.915      ;
; -5.861 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.022      ; 6.915      ;
; -5.861 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.022      ; 6.915      ;
; -5.861 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.022      ; 6.915      ;
; -5.861 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[3][7] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.022      ; 6.915      ;
; -5.839 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.021      ; 6.892      ;
; -5.839 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.021      ; 6.892      ;
; -5.839 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.021      ; 6.892      ;
; -5.839 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.021      ; 6.892      ;
; -5.839 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.021      ; 6.892      ;
; -5.839 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.021      ; 6.892      ;
; -5.839 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.021      ; 6.892      ;
; -5.839 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[5][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.021      ; 6.892      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[5][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.812 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[7][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.844      ;
; -5.808 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.842      ;
; -5.808 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.842      ;
; -5.808 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.842      ;
; -5.808 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.842      ;
; -5.808 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.842      ;
; -5.808 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.842      ;
; -5.808 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.842      ;
; -5.808 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[7][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.842      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.837      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.839      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.837      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.837      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.837      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.837      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.837      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.837      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[6][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.837      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.839      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.839      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.839      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.839      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.839      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.839      ;
; -5.805 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[4][4] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.839      ;
; -5.793 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.825      ;
; -5.793 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.825      ;
; -5.793 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.825      ;
; -5.793 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.825      ;
; -5.793 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.825      ;
; -5.793 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.825      ;
; -5.793 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.825      ;
; -5.793 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[7][5] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.000      ; 6.825      ;
; -5.774 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.808      ;
; -5.774 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.808      ;
; -5.774 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.808      ;
; -5.774 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.808      ;
; -5.774 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.808      ;
; -5.774 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.808      ;
; -5.774 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.808      ;
; -5.774 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[4][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.808      ;
; -5.773 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.807      ;
; -5.773 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.807      ;
; -5.773 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.807      ;
; -5.773 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.807      ;
; -5.773 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.807      ;
; -5.773 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.807      ;
; -5.773 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.807      ;
; -5.773 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RegisterFile:myRegisterFile|mem[7][1] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.002      ; 6.807      ;
; -5.761 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:myRegisterFile|mem[3][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.022      ; 6.815      ;
; -5.761 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RegisterFile:myRegisterFile|mem[3][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.022      ; 6.815      ;
; -5.761 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RegisterFile:myRegisterFile|mem[3][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.022      ; 6.815      ;
; -5.761 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RegisterFile:myRegisterFile|mem[3][6] ; CLOCK_50     ; frequencydivider:myfrequency1Hz|myclk ; 1.000        ; 0.022      ; 6.815      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.110 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.111      ;
; -5.110 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.111      ;
; -5.110 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.111      ;
; -5.110 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.111      ;
; -5.110 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.111      ;
; -5.110 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.111      ;
; -5.110 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.111      ;
; -5.110 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.111      ;
; -4.529 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.530      ;
; -4.529 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.530      ;
; -4.529 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.530      ;
; -4.529 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.530      ;
; -4.529 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.530      ;
; -4.529 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.530      ;
; -4.529 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.530      ;
; -4.529 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.530      ;
; -4.523 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.524      ;
; -4.523 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.524      ;
; -4.523 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.524      ;
; -4.523 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.524      ;
; -4.523 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.524      ;
; -4.523 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.524      ;
; -4.523 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.524      ;
; -4.523 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.524      ;
; -4.456 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.457      ;
; -4.456 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.457      ;
; -4.456 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.457      ;
; -4.456 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.457      ;
; -4.456 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.457      ;
; -4.456 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.457      ;
; -4.456 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.457      ;
; -4.456 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.457      ;
; -4.370 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.371      ;
; -4.370 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.371      ;
; -4.370 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.371      ;
; -4.370 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.371      ;
; -4.370 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.371      ;
; -4.370 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.371      ;
; -4.370 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.371      ;
; -4.370 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.371      ;
; -4.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.362      ;
; -4.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.362      ;
; -4.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.362      ;
; -4.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.362      ;
; -4.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.362      ;
; -4.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.362      ;
; -4.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.362      ;
; -4.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.362      ;
; -4.349 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.350      ;
; -4.349 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.350      ;
; -4.349 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.350      ;
; -4.349 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.350      ;
; -4.349 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.350      ;
; -4.349 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.350      ;
; -4.349 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.350      ;
; -4.349 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.350      ;
; -4.290 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.291      ;
; -4.290 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.291      ;
; -4.290 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.291      ;
; -4.290 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.291      ;
; -4.290 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.291      ;
; -4.290 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.291      ;
; -4.290 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.291      ;
; -4.290 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.291      ;
; -4.287 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.288      ;
; -4.287 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.288      ;
; -4.287 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.288      ;
; -4.287 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.288      ;
; -4.287 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.288      ;
; -4.287 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.288      ;
; -4.287 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.288      ;
; -4.287 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.288      ;
; -3.909 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.907      ;
; -3.909 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.907      ;
; -3.909 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.907      ;
; -3.909 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.907      ;
; -3.909 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.907      ;
; -3.909 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.907      ;
; -3.909 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.907      ;
; -3.909 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.907      ;
; -3.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.359      ;
; -3.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.359      ;
; -3.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.359      ;
; -3.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.359      ;
; -3.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.359      ;
; -3.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.359      ;
; -3.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.359      ;
; -3.361 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.359      ;
; -3.272 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.270      ;
; -3.272 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.270      ;
; -3.272 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.270      ;
; -3.272 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.270      ;
; -3.272 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.270      ;
; -3.272 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.270      ;
; -3.272 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.270      ;
; -3.272 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.270      ;
; -3.099 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.097      ;
; -3.099 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.097      ;
; -3.099 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.097      ;
; -3.099 ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.097      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_27'                                                                                                                                             ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.762 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.788      ;
; -0.733 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.760      ;
; -0.731 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.757      ;
; -0.709 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.735      ;
; -0.702 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.729      ;
; -0.691 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.717      ;
; -0.680 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.707      ;
; -0.674 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.700      ;
; -0.668 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.694      ;
; -0.660 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.686      ;
; -0.645 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.672      ;
; -0.638 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.664      ;
; -0.637 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.663      ;
; -0.633 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.659      ;
; -0.632 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.659      ;
; -0.622 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.648      ;
; -0.615 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.641      ;
; -0.614 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.646      ;
; -0.614 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.646      ;
; -0.608 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.635      ;
; -0.603 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.629      ;
; -0.602 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.628      ;
; -0.601 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.628      ;
; -0.601 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.633      ;
; -0.601 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.633      ;
; -0.594 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.626      ;
; -0.594 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.626      ;
; -0.593 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.620      ;
; -0.584 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.609      ;
; -0.581 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.608      ;
; -0.581 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.613      ;
; -0.581 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.613      ;
; -0.580 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.606      ;
; -0.580 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.606      ;
; -0.579 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.606      ;
; -0.578 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.605      ;
; -0.577 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.604      ;
; -0.573 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.600      ;
; -0.572 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.604      ;
; -0.572 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.604      ;
; -0.564 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 1.597      ;
; -0.563 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.589      ;
; -0.555 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.581      ;
; -0.555 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.582      ;
; -0.551 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.577      ;
; -0.551 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 1.584      ;
; -0.550 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.577      ;
; -0.547 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.574      ;
; -0.545 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.571      ;
; -0.544 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.570      ;
; -0.544 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.571      ;
; -0.544 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 1.577      ;
; -0.542 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.569      ;
; -0.532 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.558      ;
; -0.531 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 1.564      ;
; -0.528 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.554      ;
; -0.528 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.555      ;
; -0.525 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.552      ;
; -0.522 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 1.555      ;
; -0.520 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.547      ;
; -0.520 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.547      ;
; -0.515 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.542      ;
; -0.515 ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.547      ;
; -0.515 ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.547      ;
; -0.514 ; frequencydivider:myfrequency1Hz|counter[11] ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 1.545      ;
; -0.513 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.538      ;
; -0.511 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.538      ;
; -0.510 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.537      ;
; -0.510 ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.536      ;
; -0.498 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.525      ;
; -0.497 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.524      ;
; -0.494 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[11] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.521      ;
; -0.493 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.519      ;
; -0.493 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.520      ;
; -0.492 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.519      ;
; -0.490 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.515      ;
; -0.490 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.517      ;
; -0.489 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.521      ;
; -0.489 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.521      ;
; -0.485 ; frequencydivider:myfrequency1Hz|counter[11] ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.517      ;
; -0.485 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.512      ;
; -0.485 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.511      ;
; -0.479 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 1.510      ;
; -0.479 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.001     ; 1.510      ;
; -0.475 ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.501      ;
; -0.475 ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.501      ;
; -0.469 ; frequencydivider:myfrequency1Hz|counter[8]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.501      ;
; -0.469 ; frequencydivider:myfrequency1Hz|counter[8]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.501      ;
; -0.469 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[16] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.496      ;
; -0.468 ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.495      ;
; -0.468 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[13] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.495      ;
; -0.465 ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[6]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.001      ; 1.498      ;
; -0.463 ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[11] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.005     ; 1.490      ;
; -0.456 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.482      ;
; -0.456 ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.482      ;
; -0.455 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.007     ; 1.480      ;
; -0.454 ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.480      ;
; -0.451 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.000      ; 1.483      ;
; -0.450 ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.006     ; 1.476      ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_27'                                                                                                                                                                       ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.541 ; frequencydivider:myfrequency1Hz|myclk       ; frequencydivider:myfrequency1Hz|myclk       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_27    ; 0.000        ; 1.615      ; 0.367      ;
; -1.041 ; frequencydivider:myfrequency1Hz|myclk       ; frequencydivider:myfrequency1Hz|myclk       ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_27    ; -0.500       ; 1.615      ; 0.367      ;
; 0.243  ; frequencydivider:myfrequency1Hz|counter[26] ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.395      ;
; 0.356  ; frequencydivider:myfrequency1Hz|counter[8]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; frequencydivider:myfrequency1Hz|counter[10] ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; frequencydivider:myfrequency1Hz|counter[15] ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; frequencydivider:myfrequency1Hz|counter[17] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.510      ;
; 0.363  ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[1]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[4]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.515      ;
; 0.369  ; frequencydivider:myfrequency1Hz|counter[23] ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; frequencydivider:myfrequency1Hz|counter[25] ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.521      ;
; 0.373  ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[5]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[2]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[3]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; frequencydivider:myfrequency1Hz|counter[9]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.526      ;
; 0.494  ; frequencydivider:myfrequency1Hz|counter[8]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.646      ;
; 0.497  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[1]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.649      ;
; 0.500  ; frequencydivider:myfrequency1Hz|counter[22] ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; frequencydivider:myfrequency1Hz|counter[24] ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[2]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.653      ;
; 0.509  ; frequencydivider:myfrequency1Hz|counter[25] ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.661      ;
; 0.514  ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; frequencydivider:myfrequency1Hz|counter[9]  ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[4]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[3]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.666      ;
; 0.525  ; frequencydivider:myfrequency1Hz|counter[22] ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.677      ;
; 0.526  ; frequencydivider:myfrequency1Hz|counter[24] ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.678      ;
; 0.529  ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; frequencydivider:myfrequency1Hz|counter[8]  ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.681      ;
; 0.531  ; frequencydivider:myfrequency1Hz|counter[15] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.683      ;
; 0.532  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[2]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.684      ;
; 0.535  ; frequencydivider:myfrequency1Hz|counter[24] ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[3]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.688      ;
; 0.544  ; frequencydivider:myfrequency1Hz|counter[23] ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.696      ;
; 0.548  ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.700      ;
; 0.549  ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[4]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.701      ;
; 0.556  ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[5]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.708      ;
; 0.567  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[3]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.719      ;
; 0.570  ; frequencydivider:myfrequency1Hz|counter[22] ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[4]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.723      ;
; 0.579  ; frequencydivider:myfrequency1Hz|counter[23] ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.731      ;
; 0.583  ; frequencydivider:myfrequency1Hz|counter[14] ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.734      ;
; 0.583  ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.735      ;
; 0.584  ; frequencydivider:myfrequency1Hz|counter[7]  ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.736      ;
; 0.588  ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.739      ;
; 0.602  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[4]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.754      ;
; 0.605  ; frequencydivider:myfrequency1Hz|counter[21] ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.756      ;
; 0.605  ; frequencydivider:myfrequency1Hz|counter[22] ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.757      ;
; 0.608  ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[5]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.760      ;
; 0.617  ; frequencydivider:myfrequency1Hz|counter[13] ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.768      ;
; 0.618  ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.770      ;
; 0.623  ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.774      ;
; 0.626  ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.778      ;
; 0.626  ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.006     ; 0.772      ;
; 0.643  ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[5]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.795      ;
; 0.653  ; frequencydivider:myfrequency1Hz|counter[14] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.804      ;
; 0.653  ; frequencydivider:myfrequency1Hz|counter[5]  ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.805      ;
; 0.658  ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.809      ;
; 0.661  ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.813      ;
; 0.662  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[0]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.814      ;
; 0.665  ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[5]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.817      ;
; 0.672  ; frequencydivider:myfrequency1Hz|counter[21] ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.824      ;
; 0.673  ; frequencydivider:myfrequency1Hz|counter[23] ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.825      ;
; 0.675  ; frequencydivider:myfrequency1Hz|counter[21] ; frequencydivider:myfrequency1Hz|counter[25] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.826      ;
; 0.678  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[20] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.830      ;
; 0.678  ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.830      ;
; 0.683  ; frequencydivider:myfrequency1Hz|counter[16] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.834      ;
; 0.687  ; frequencydivider:myfrequency1Hz|counter[18] ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.839      ;
; 0.687  ; frequencydivider:myfrequency1Hz|counter[13] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.838      ;
; 0.693  ; frequencydivider:myfrequency1Hz|counter[19] ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.845      ;
; 0.693  ; frequencydivider:myfrequency1Hz|counter[6]  ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.844      ;
; 0.694  ; frequencydivider:myfrequency1Hz|counter[10] ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.006     ; 0.840      ;
; 0.695  ; frequencydivider:myfrequency1Hz|counter[14] ; frequencydivider:myfrequency1Hz|counter[14] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.847      ;
; 0.695  ; frequencydivider:myfrequency1Hz|counter[10] ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.847      ;
; 0.696  ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.848      ;
; 0.696  ; frequencydivider:myfrequency1Hz|counter[0]  ; frequencydivider:myfrequency1Hz|counter[5]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.848      ;
; 0.696  ; frequencydivider:myfrequency1Hz|counter[12] ; frequencydivider:myfrequency1Hz|counter[17] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.006     ; 0.842      ;
; 0.699  ; frequencydivider:myfrequency1Hz|counter[22] ; frequencydivider:myfrequency1Hz|counter[24] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.851      ;
; 0.708  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.859      ;
; 0.710  ; frequencydivider:myfrequency1Hz|counter[21] ; frequencydivider:myfrequency1Hz|counter[26] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.861      ;
; 0.713  ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.865      ;
; 0.713  ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.865      ;
; 0.730  ; frequencydivider:myfrequency1Hz|counter[17] ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.882      ;
; 0.731  ; frequencydivider:myfrequency1Hz|counter[4]  ; frequencydivider:myfrequency1Hz|counter[10] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.883      ;
; 0.733  ; frequencydivider:myfrequency1Hz|counter[21] ; frequencydivider:myfrequency1Hz|counter[22] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.884      ;
; 0.734  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|myclk       ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.886      ;
; 0.735  ; frequencydivider:myfrequency1Hz|counter[1]  ; frequencydivider:myfrequency1Hz|counter[7]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.887      ;
; 0.736  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[11] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.888      ;
; 0.736  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[19] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.888      ;
; 0.738  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[21] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.890      ;
; 0.740  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.892      ;
; 0.743  ; frequencydivider:myfrequency1Hz|counter[20] ; frequencydivider:myfrequency1Hz|counter[14] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.895      ;
; 0.745  ; frequencydivider:myfrequency1Hz|counter[17] ; frequencydivider:myfrequency1Hz|counter[18] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.001      ; 0.898      ;
; 0.747  ; frequencydivider:myfrequency1Hz|counter[9]  ; frequencydivider:myfrequency1Hz|counter[15] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.006     ; 0.893      ;
; 0.748  ; frequencydivider:myfrequency1Hz|counter[9]  ; frequencydivider:myfrequency1Hz|counter[12] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.900      ;
; 0.748  ; frequencydivider:myfrequency1Hz|counter[3]  ; frequencydivider:myfrequency1Hz|counter[9]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.900      ;
; 0.748  ; frequencydivider:myfrequency1Hz|counter[2]  ; frequencydivider:myfrequency1Hz|counter[8]  ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; 0.000      ; 0.900      ;
; 0.751  ; frequencydivider:myfrequency1Hz|counter[19] ; frequencydivider:myfrequency1Hz|counter[23] ; CLOCK_27                              ; CLOCK_27    ; 0.000        ; -0.001     ; 0.902      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                          ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.254 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.258 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.265 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.417      ;
; 0.273 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.425      ;
; 0.304 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.456      ;
; 0.307 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                          ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.459      ;
; 0.313 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.465      ;
; 0.338 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 0.489      ;
; 0.339 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.491      ;
; 0.354 ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.357 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 0.510      ;
; 0.359 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.362 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                          ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                          ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                          ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.391 ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.395 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.001      ; 0.548      ;
; 0.400 ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                          ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.552      ;
; 0.404 ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.556      ;
; 0.443 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.001      ; 0.596      ;
; 0.455 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.607      ;
; 0.456 ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.608      ;
; 0.466 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.618      ;
; 0.471 ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.623      ;
; 0.473 ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.625      ;
; 0.493 ; PC:myPC|PCout[2]                          ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 0.000        ; 0.003      ; 0.634      ;
; 0.495 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; PC:myPC|PCout[4]                          ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 0.000        ; 0.003      ; 0.638      ;
; 0.497 ; PC:myPC|PCout[1]                          ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 0.000        ; 0.003      ; 0.638      ;
; 0.500 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.503 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.505 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; PC:myPC|PCout[7]                          ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 0.000        ; 0.003      ; 0.646      ;
; 0.506 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; PC:myPC|PCout[4]                          ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 0.000        ; 0.006      ; 0.651      ;
; 0.512 ; PC:myPC|PCout[1]                          ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 0.000        ; 0.006      ; 0.656      ;
; 0.515 ; PC:myPC|PCout[2]                          ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50    ; 0.000        ; 0.006      ; 0.659      ;
; 0.517 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.671      ;
; 0.522 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.674      ;
; 0.522 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.674      ;
; 0.530 ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[11]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.682      ;
; 0.532 ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.535 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 0.686      ;
; 0.535 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; -0.001     ; 0.686      ;
; 0.535 ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.538 ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.690      ;
; 0.540 ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.693      ;
; 0.544 ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                            ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.005      ; 0.702      ;
; 0.547 ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_Start                                                                                              ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; LCD_TEST:MyLCD|mLCD_ST.000000             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                          ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.552 ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.552 ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                                 ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.552 ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                                ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                               ; CLOCK_50                              ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'frequencydivider:myfrequency1Hz|myclk'                                                                                                                                                          ;
+-------+---------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.497 ; RegisterFile:myRegisterFile|mem[3][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 0.649      ;
; 0.686 ; RegisterFile:myRegisterFile|mem[6][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.002      ; 0.840      ;
; 0.735 ; RegisterFile:myRegisterFile|mem[2][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.021     ; 0.866      ;
; 0.761 ; RegisterFile:myRegisterFile|mem[7][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.002      ; 0.915      ;
; 0.859 ; RegisterFile:myRegisterFile|mem[1][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 1.009      ;
; 0.894 ; RegisterFile:myRegisterFile|mem[4][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.046      ;
; 0.970 ; PC:myPC|PCout[7]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.122      ;
; 1.041 ; PC:myPC|PCout[3]                      ; PC:myPC|PCout[3]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.193      ;
; 1.055 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[0]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.207      ;
; 1.064 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[1]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.216      ;
; 1.071 ; PC:myPC|PCout[2]                      ; PC:myPC|PCout[2]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.223      ;
; 1.071 ; PC:myPC|PCout[6]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.223      ;
; 1.075 ; PC:myPC|PCout[4]                      ; PC:myPC|PCout[4]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.227      ;
; 1.104 ; PC:myPC|PCout[5]                      ; PC:myPC|PCout[5]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.256      ;
; 1.126 ; RegisterFile:myRegisterFile|mem[5][2] ; parallel_out:output_parallel|register[2] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 1.276      ;
; 1.178 ; RegisterFile:myRegisterFile|mem[6][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.021     ; 1.309      ;
; 1.191 ; PC:myPC|PCout[3]                      ; PC:myPC|PCout[4]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.343      ;
; 1.200 ; PC:myPC|PCout[2]                      ; PC:myPC|PCout[3]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.352      ;
; 1.201 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[2]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.353      ;
; 1.204 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[1]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.356      ;
; 1.210 ; PC:myPC|PCout[5]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.362      ;
; 1.225 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[3]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.377      ;
; 1.227 ; PC:myPC|PCout[6]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.379      ;
; 1.232 ; RegisterFile:myRegisterFile|mem[2][4] ; parallel_out:output_parallel|register[4] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.023     ; 1.361      ;
; 1.235 ; PC:myPC|PCout[4]                      ; PC:myPC|PCout[5]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.387      ;
; 1.236 ; PC:myPC|PCout[4]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.388      ;
; 1.238 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[2]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.390      ;
; 1.246 ; PC:myPC|PCout[3]                      ; PC:myPC|PCout[5]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.398      ;
; 1.247 ; PC:myPC|PCout[2]                      ; PC:myPC|PCout[4]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.399      ;
; 1.247 ; PC:myPC|PCout[3]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.399      ;
; 1.262 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[3]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.414      ;
; 1.263 ; PC:myPC|PCout[5]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.415      ;
; 1.272 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[4]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.424      ;
; 1.289 ; PC:myPC|PCout[4]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.441      ;
; 1.300 ; PC:myPC|PCout[3]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.452      ;
; 1.302 ; PC:myPC|PCout[2]                      ; PC:myPC|PCout[5]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.454      ;
; 1.303 ; PC:myPC|PCout[2]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.455      ;
; 1.309 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[4]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.461      ;
; 1.324 ; RegisterFile:myRegisterFile|mem[6][6] ; parallel_out:output_parallel|register[6] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.014     ; 1.462      ;
; 1.327 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[5]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.479      ;
; 1.328 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.480      ;
; 1.329 ; RegisterFile:myRegisterFile|mem[7][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 1.479      ;
; 1.356 ; PC:myPC|PCout[2]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.508      ;
; 1.364 ; RegisterFile:myRegisterFile|mem[7][4] ; parallel_out:output_parallel|register[4] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 1.514      ;
; 1.364 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[5]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.516      ;
; 1.365 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[6]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.517      ;
; 1.374 ; RegisterFile:myRegisterFile|mem[2][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.014     ; 1.512      ;
; 1.379 ; RegisterFile:myRegisterFile|mem[2][3] ; parallel_out:output_parallel|register[3] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.020     ; 1.511      ;
; 1.381 ; PC:myPC|PCout[1]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.533      ;
; 1.415 ; RegisterFile:myRegisterFile|mem[3][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.022     ; 1.545      ;
; 1.418 ; RegisterFile:myRegisterFile|mem[3][6] ; parallel_out:output_parallel|register[6] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.019     ; 1.551      ;
; 1.418 ; PC:myPC|PCout[0]                      ; PC:myPC|PCout[7]                         ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.570      ;
; 1.421 ; RegisterFile:myRegisterFile|mem[6][4] ; RegisterFile:myRegisterFile|mem[5][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.573      ;
; 1.421 ; RegisterFile:myRegisterFile|mem[3][0] ; parallel_out:output_parallel|register[0] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.001      ; 1.574      ;
; 1.424 ; RegisterFile:myRegisterFile|mem[6][4] ; RegisterFile:myRegisterFile|mem[6][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.576      ;
; 1.433 ; RegisterFile:myRegisterFile|mem[7][0] ; parallel_out:output_parallel|register[0] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.001      ; 1.586      ;
; 1.437 ; RegisterFile:myRegisterFile|mem[1][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.020     ; 1.569      ;
; 1.455 ; RegisterFile:myRegisterFile|mem[2][5] ; parallel_out:output_parallel|register[5] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.022     ; 1.585      ;
; 1.488 ; RegisterFile:myRegisterFile|mem[1][4] ; parallel_out:output_parallel|register[4] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.003      ; 1.643      ;
; 1.495 ; RegisterFile:myRegisterFile|mem[4][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 1.645      ;
; 1.496 ; RegisterFile:myRegisterFile|mem[3][4] ; parallel_out:output_parallel|register[4] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.003      ; 1.651      ;
; 1.503 ; RegisterFile:myRegisterFile|mem[3][3] ; parallel_out:output_parallel|register[3] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.001     ; 1.654      ;
; 1.526 ; RegisterFile:myRegisterFile|mem[4][4] ; parallel_out:output_parallel|register[4] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.002     ; 1.676      ;
; 1.527 ; RegisterFile:myRegisterFile|mem[1][4] ; RegisterFile:myRegisterFile|mem[5][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.007      ; 1.686      ;
; 1.530 ; RegisterFile:myRegisterFile|mem[1][4] ; RegisterFile:myRegisterFile|mem[6][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.007      ; 1.689      ;
; 1.536 ; RegisterFile:myRegisterFile|mem[4][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.017     ; 1.671      ;
; 1.536 ; RegisterFile:myRegisterFile|mem[3][4] ; RegisterFile:myRegisterFile|mem[5][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.007      ; 1.695      ;
; 1.539 ; RegisterFile:myRegisterFile|mem[3][4] ; RegisterFile:myRegisterFile|mem[6][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.007      ; 1.698      ;
; 1.552 ; RegisterFile:myRegisterFile|mem[5][5] ; parallel_out:output_parallel|register[5] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.021     ; 1.683      ;
; 1.567 ; RegisterFile:myRegisterFile|mem[7][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.021     ; 1.698      ;
; 1.584 ; RegisterFile:myRegisterFile|mem[5][4] ; RegisterFile:myRegisterFile|mem[5][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.736      ;
; 1.587 ; RegisterFile:myRegisterFile|mem[5][4] ; RegisterFile:myRegisterFile|mem[6][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.739      ;
; 1.587 ; RegisterFile:myRegisterFile|mem[1][5] ; parallel_out:output_parallel|register[5] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.020     ; 1.719      ;
; 1.597 ; RegisterFile:myRegisterFile|mem[4][0] ; parallel_out:output_parallel|register[0] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.001      ; 1.750      ;
; 1.602 ; RegisterFile:myRegisterFile|mem[7][5] ; RegisterFile:myRegisterFile|mem[2][5]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.022      ; 1.776      ;
; 1.604 ; RegisterFile:myRegisterFile|mem[6][4] ; parallel_out:output_parallel|register[4] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.004     ; 1.752      ;
; 1.612 ; RegisterFile:myRegisterFile|mem[5][7] ; parallel_out:output_parallel|register[7] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.021     ; 1.743      ;
; 1.618 ; RegisterFile:myRegisterFile|mem[6][4] ; RegisterFile:myRegisterFile|mem[2][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.019      ; 1.789      ;
; 1.619 ; RegisterFile:myRegisterFile|mem[5][3] ; parallel_out:output_parallel|register[3] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.001     ; 1.770      ;
; 1.637 ; RegisterFile:myRegisterFile|mem[2][4] ; RegisterFile:myRegisterFile|mem[5][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.019     ; 1.770      ;
; 1.640 ; RegisterFile:myRegisterFile|mem[1][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.792      ;
; 1.640 ; RegisterFile:myRegisterFile|mem[7][4] ; RegisterFile:myRegisterFile|mem[5][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.002      ; 1.794      ;
; 1.640 ; RegisterFile:myRegisterFile|mem[2][4] ; RegisterFile:myRegisterFile|mem[6][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.019     ; 1.773      ;
; 1.643 ; RegisterFile:myRegisterFile|mem[7][4] ; RegisterFile:myRegisterFile|mem[6][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.002      ; 1.797      ;
; 1.645 ; RegisterFile:myRegisterFile|mem[2][6] ; parallel_out:output_parallel|register[6] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.017     ; 1.780      ;
; 1.646 ; RegisterFile:myRegisterFile|mem[4][6] ; parallel_out:output_parallel|register[6] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.014     ; 1.784      ;
; 1.669 ; RegisterFile:myRegisterFile|mem[1][3] ; parallel_out:output_parallel|register[3] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.001     ; 1.820      ;
; 1.673 ; RegisterFile:myRegisterFile|mem[1][0] ; parallel_out:output_parallel|register[0] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.001     ; 1.824      ;
; 1.688 ; RegisterFile:myRegisterFile|mem[5][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.004     ; 1.836      ;
; 1.688 ; RegisterFile:myRegisterFile|mem[3][5] ; RegisterFile:myRegisterFile|mem[2][5]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.840      ;
; 1.689 ; RegisterFile:myRegisterFile|mem[6][5] ; RegisterFile:myRegisterFile|mem[2][5]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.022      ; 1.863      ;
; 1.691 ; RegisterFile:myRegisterFile|mem[6][4] ; RegisterFile:myRegisterFile|mem[3][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.007     ; 1.836      ;
; 1.692 ; RegisterFile:myRegisterFile|mem[6][4] ; RegisterFile:myRegisterFile|mem[1][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.007     ; 1.837      ;
; 1.701 ; RegisterFile:myRegisterFile|mem[2][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.003     ; 1.850      ;
; 1.713 ; RegisterFile:myRegisterFile|mem[2][0] ; parallel_out:output_parallel|register[0] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; -0.017     ; 1.848      ;
; 1.716 ; RegisterFile:myRegisterFile|mem[7][1] ; RegisterFile:myRegisterFile|mem[5][1]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.002      ; 1.870      ;
; 1.716 ; RegisterFile:myRegisterFile|mem[7][1] ; RegisterFile:myRegisterFile|mem[3][1]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.002      ; 1.870      ;
; 1.724 ; RegisterFile:myRegisterFile|mem[1][4] ; RegisterFile:myRegisterFile|mem[2][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.026      ; 1.902      ;
; 1.733 ; RegisterFile:myRegisterFile|mem[3][4] ; RegisterFile:myRegisterFile|mem[2][4]    ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.026      ; 1.911      ;
; 1.735 ; RegisterFile:myRegisterFile|mem[6][1] ; parallel_out:output_parallel|register[1] ; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 0.000        ; 0.000      ; 1.887      ;
+-------+---------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:myRamDataMem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:myRomInstMem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|counter[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|myclk       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; frequencydivider:myfrequency1Hz|myclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[16]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[16]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[17]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[17]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[18]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[18]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[19]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[19]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[20]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[20]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[21]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[21]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[22]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[22]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[23]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[23]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[24]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[24]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[25]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[25]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; myfrequency1Hz|counter[26]|clk              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'frequencydivider:myfrequency1Hz|myclk'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; PC:myPC|PCout[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[5][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[6][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[6][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[6][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; frequencydivider:myfrequency1Hz|myclk ; Rise       ; RegisterFile:myRegisterFile|mem[6][1] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; KEY[*]    ; frequencydivider:myfrequency1Hz|myclk ; 4.073 ; 4.073 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  KEY[1]   ; frequencydivider:myfrequency1Hz|myclk ; 4.073 ; 4.073 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
; SW[*]     ; frequencydivider:myfrequency1Hz|myclk ; 0.755 ; 0.755 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[0]    ; frequencydivider:myfrequency1Hz|myclk ; 0.553 ; 0.553 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[1]    ; frequencydivider:myfrequency1Hz|myclk ; 0.494 ; 0.494 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[2]    ; frequencydivider:myfrequency1Hz|myclk ; 0.643 ; 0.643 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[3]    ; frequencydivider:myfrequency1Hz|myclk ; 0.694 ; 0.694 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[4]    ; frequencydivider:myfrequency1Hz|myclk ; 0.755 ; 0.755 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[5]    ; frequencydivider:myfrequency1Hz|myclk ; 0.564 ; 0.564 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[6]    ; frequencydivider:myfrequency1Hz|myclk ; 0.454 ; 0.454 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[7]    ; frequencydivider:myfrequency1Hz|myclk ; 0.530 ; 0.530 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; KEY[*]    ; frequencydivider:myfrequency1Hz|myclk ; -2.280 ; -2.280 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  KEY[1]   ; frequencydivider:myfrequency1Hz|myclk ; -2.280 ; -2.280 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
; SW[*]     ; frequencydivider:myfrequency1Hz|myclk ; 0.189  ; 0.189  ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[0]    ; frequencydivider:myfrequency1Hz|myclk ; -0.174 ; -0.174 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[1]    ; frequencydivider:myfrequency1Hz|myclk ; -0.067 ; -0.067 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[2]    ; frequencydivider:myfrequency1Hz|myclk ; -0.280 ; -0.280 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[3]    ; frequencydivider:myfrequency1Hz|myclk ; -0.261 ; -0.261 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[4]    ; frequencydivider:myfrequency1Hz|myclk ; -0.300 ; -0.300 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[5]    ; frequencydivider:myfrequency1Hz|myclk ; 0.168  ; 0.168  ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[6]    ; frequencydivider:myfrequency1Hz|myclk ; 0.012  ; 0.012  ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[7]    ; frequencydivider:myfrequency1Hz|myclk ; 0.189  ; 0.189  ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port    ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+--------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                              ; 4.579 ; 4.579 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[0] ; CLOCK_50                              ; 4.354 ; 4.354 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[1] ; CLOCK_50                              ; 4.363 ; 4.363 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[2] ; CLOCK_50                              ; 4.565 ; 4.565 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[3] ; CLOCK_50                              ; 4.414 ; 4.414 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[4] ; CLOCK_50                              ; 4.393 ; 4.393 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[5] ; CLOCK_50                              ; 4.364 ; 4.364 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[6] ; CLOCK_50                              ; 4.579 ; 4.579 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[7] ; CLOCK_50                              ; 4.414 ; 4.414 ; Rise       ; CLOCK_50                              ;
; LCD_EN       ; CLOCK_50                              ; 4.223 ; 4.223 ; Rise       ; CLOCK_50                              ;
; LCD_RS       ; CLOCK_50                              ; 4.284 ; 4.284 ; Rise       ; CLOCK_50                              ;
; LEDR[*]      ; CLOCK_50                              ; 8.781 ; 8.781 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]     ; CLOCK_50                              ; 8.184 ; 8.184 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]     ; CLOCK_50                              ; 7.888 ; 7.888 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]     ; CLOCK_50                              ; 8.002 ; 8.002 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]     ; CLOCK_50                              ; 7.314 ; 7.314 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]     ; CLOCK_50                              ; 8.781 ; 8.781 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]     ; CLOCK_50                              ; 8.457 ; 8.457 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]     ; CLOCK_50                              ; 7.849 ; 7.849 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]     ; CLOCK_50                              ; 7.656 ; 7.656 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]     ; CLOCK_50                              ; 8.261 ; 8.261 ; Rise       ; CLOCK_50                              ;
; LEDG[*]      ; frequencydivider:myfrequency1Hz|myclk ; 2.199 ;       ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  LEDG[0]     ; frequencydivider:myfrequency1Hz|myclk ; 2.199 ;       ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
; LEDG[*]      ; frequencydivider:myfrequency1Hz|myclk ;       ; 2.199 ; Fall       ; frequencydivider:myfrequency1Hz|myclk ;
;  LEDG[0]     ; frequencydivider:myfrequency1Hz|myclk ;       ; 2.199 ; Fall       ; frequencydivider:myfrequency1Hz|myclk ;
+--------------+---------------------------------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port    ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+--------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                              ; 4.354 ; 4.354 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[0] ; CLOCK_50                              ; 4.354 ; 4.354 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[1] ; CLOCK_50                              ; 4.363 ; 4.363 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[2] ; CLOCK_50                              ; 4.565 ; 4.565 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[3] ; CLOCK_50                              ; 4.414 ; 4.414 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[4] ; CLOCK_50                              ; 4.393 ; 4.393 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[5] ; CLOCK_50                              ; 4.364 ; 4.364 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[6] ; CLOCK_50                              ; 4.579 ; 4.579 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[7] ; CLOCK_50                              ; 4.414 ; 4.414 ; Rise       ; CLOCK_50                              ;
; LCD_EN       ; CLOCK_50                              ; 4.223 ; 4.223 ; Rise       ; CLOCK_50                              ;
; LCD_RS       ; CLOCK_50                              ; 4.284 ; 4.284 ; Rise       ; CLOCK_50                              ;
; LEDR[*]      ; CLOCK_50                              ; 6.796 ; 6.796 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]     ; CLOCK_50                              ; 7.687 ; 7.687 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]     ; CLOCK_50                              ; 7.089 ; 7.089 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]     ; CLOCK_50                              ; 7.222 ; 7.222 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]     ; CLOCK_50                              ; 6.796 ; 6.796 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]     ; CLOCK_50                              ; 7.484 ; 7.484 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]     ; CLOCK_50                              ; 7.445 ; 7.445 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]     ; CLOCK_50                              ; 7.247 ; 7.247 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]     ; CLOCK_50                              ; 7.192 ; 7.192 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]     ; CLOCK_50                              ; 7.169 ; 7.169 ; Rise       ; CLOCK_50                              ;
; LEDG[*]      ; frequencydivider:myfrequency1Hz|myclk ; 2.199 ;       ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  LEDG[0]     ; frequencydivider:myfrequency1Hz|myclk ; 2.199 ;       ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
; LEDG[*]      ; frequencydivider:myfrequency1Hz|myclk ;       ; 2.199 ; Fall       ; frequencydivider:myfrequency1Hz|myclk ;
;  LEDG[0]     ; frequencydivider:myfrequency1Hz|myclk ;       ; 2.199 ; Fall       ; frequencydivider:myfrequency1Hz|myclk ;
+--------------+---------------------------------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[1]     ; LEDG[1]     ;    ; 5.439 ; 5.439 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[1]     ; LEDG[1]     ;    ; 5.439 ; 5.439 ;    ;
+------------+-------------+----+-------+-------+----+


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+----------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                  ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                       ; -12.783   ; -2.492 ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_27                              ; -2.694    ; -2.492 ; N/A      ; N/A     ; -1.380              ;
;  CLOCK_50                              ; -11.257   ; 0.215  ; N/A      ; N/A     ; -2.000              ;
;  frequencydivider:myfrequency1Hz|myclk ; -12.783   ; 0.497  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                        ; -1195.876 ; -2.492 ; 0.0      ; 0.0     ; -299.296            ;
;  CLOCK_27                              ; -51.428   ; -2.492 ; N/A      ; N/A     ; -29.380             ;
;  CLOCK_50                              ; -285.422  ; 0.000  ; N/A      ; N/A     ; -197.916            ;
;  frequencydivider:myfrequency1Hz|myclk ; -859.026  ; 0.000  ; N/A      ; N/A     ; -72.000             ;
+----------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; KEY[*]    ; frequencydivider:myfrequency1Hz|myclk ; 8.093 ; 8.093 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  KEY[1]   ; frequencydivider:myfrequency1Hz|myclk ; 8.093 ; 8.093 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
; SW[*]     ; frequencydivider:myfrequency1Hz|myclk ; 1.961 ; 1.961 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[0]    ; frequencydivider:myfrequency1Hz|myclk ; 1.705 ; 1.705 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[1]    ; frequencydivider:myfrequency1Hz|myclk ; 1.605 ; 1.605 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[2]    ; frequencydivider:myfrequency1Hz|myclk ; 1.960 ; 1.960 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[3]    ; frequencydivider:myfrequency1Hz|myclk ; 1.866 ; 1.866 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[4]    ; frequencydivider:myfrequency1Hz|myclk ; 1.961 ; 1.961 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[5]    ; frequencydivider:myfrequency1Hz|myclk ; 1.750 ; 1.750 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[6]    ; frequencydivider:myfrequency1Hz|myclk ; 1.516 ; 1.516 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[7]    ; frequencydivider:myfrequency1Hz|myclk ; 1.672 ; 1.672 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; KEY[*]    ; frequencydivider:myfrequency1Hz|myclk ; -2.280 ; -2.280 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  KEY[1]   ; frequencydivider:myfrequency1Hz|myclk ; -2.280 ; -2.280 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
; SW[*]     ; frequencydivider:myfrequency1Hz|myclk ; 0.189  ; 0.189  ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[0]    ; frequencydivider:myfrequency1Hz|myclk ; -0.174 ; -0.174 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[1]    ; frequencydivider:myfrequency1Hz|myclk ; -0.067 ; -0.067 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[2]    ; frequencydivider:myfrequency1Hz|myclk ; -0.280 ; -0.280 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[3]    ; frequencydivider:myfrequency1Hz|myclk ; -0.261 ; -0.261 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[4]    ; frequencydivider:myfrequency1Hz|myclk ; -0.300 ; -0.300 ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[5]    ; frequencydivider:myfrequency1Hz|myclk ; 0.168  ; 0.168  ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[6]    ; frequencydivider:myfrequency1Hz|myclk ; 0.012  ; 0.012  ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  SW[7]    ; frequencydivider:myfrequency1Hz|myclk ; 0.189  ; 0.189  ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port    ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+--------------+---------------------------------------+--------+--------+------------+---------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                              ; 8.428  ; 8.428  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[0] ; CLOCK_50                              ; 7.972  ; 7.972  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[1] ; CLOCK_50                              ; 7.984  ; 7.984  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[2] ; CLOCK_50                              ; 8.407  ; 8.407  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[3] ; CLOCK_50                              ; 8.101  ; 8.101  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[4] ; CLOCK_50                              ; 8.034  ; 8.034  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[5] ; CLOCK_50                              ; 7.980  ; 7.980  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[6] ; CLOCK_50                              ; 8.428  ; 8.428  ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[7] ; CLOCK_50                              ; 8.098  ; 8.098  ; Rise       ; CLOCK_50                              ;
; LCD_EN       ; CLOCK_50                              ; 7.734  ; 7.734  ; Rise       ; CLOCK_50                              ;
; LCD_RS       ; CLOCK_50                              ; 7.716  ; 7.716  ; Rise       ; CLOCK_50                              ;
; LEDR[*]      ; CLOCK_50                              ; 15.977 ; 15.977 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]     ; CLOCK_50                              ; 14.983 ; 14.983 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]     ; CLOCK_50                              ; 14.147 ; 14.147 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]     ; CLOCK_50                              ; 14.424 ; 14.424 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]     ; CLOCK_50                              ; 12.840 ; 12.840 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]     ; CLOCK_50                              ; 15.977 ; 15.977 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]     ; CLOCK_50                              ; 15.321 ; 15.321 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]     ; CLOCK_50                              ; 13.973 ; 13.973 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]     ; CLOCK_50                              ; 13.680 ; 13.680 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]     ; CLOCK_50                              ; 15.139 ; 15.139 ; Rise       ; CLOCK_50                              ;
; LEDG[*]      ; frequencydivider:myfrequency1Hz|myclk ; 4.134  ;        ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  LEDG[0]     ; frequencydivider:myfrequency1Hz|myclk ; 4.134  ;        ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
; LEDG[*]      ; frequencydivider:myfrequency1Hz|myclk ;        ; 4.134  ; Fall       ; frequencydivider:myfrequency1Hz|myclk ;
;  LEDG[0]     ; frequencydivider:myfrequency1Hz|myclk ;        ; 4.134  ; Fall       ; frequencydivider:myfrequency1Hz|myclk ;
+--------------+---------------------------------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port    ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+--------------+---------------------------------------+-------+-------+------------+---------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                              ; 4.354 ; 4.354 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[0] ; CLOCK_50                              ; 4.354 ; 4.354 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[1] ; CLOCK_50                              ; 4.363 ; 4.363 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[2] ; CLOCK_50                              ; 4.565 ; 4.565 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[3] ; CLOCK_50                              ; 4.414 ; 4.414 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[4] ; CLOCK_50                              ; 4.393 ; 4.393 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[5] ; CLOCK_50                              ; 4.364 ; 4.364 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[6] ; CLOCK_50                              ; 4.579 ; 4.579 ; Rise       ; CLOCK_50                              ;
;  LCD_DATA[7] ; CLOCK_50                              ; 4.414 ; 4.414 ; Rise       ; CLOCK_50                              ;
; LCD_EN       ; CLOCK_50                              ; 4.223 ; 4.223 ; Rise       ; CLOCK_50                              ;
; LCD_RS       ; CLOCK_50                              ; 4.284 ; 4.284 ; Rise       ; CLOCK_50                              ;
; LEDR[*]      ; CLOCK_50                              ; 6.796 ; 6.796 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]     ; CLOCK_50                              ; 7.687 ; 7.687 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]     ; CLOCK_50                              ; 7.089 ; 7.089 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]     ; CLOCK_50                              ; 7.222 ; 7.222 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]     ; CLOCK_50                              ; 6.796 ; 6.796 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]     ; CLOCK_50                              ; 7.484 ; 7.484 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]     ; CLOCK_50                              ; 7.445 ; 7.445 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]     ; CLOCK_50                              ; 7.247 ; 7.247 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]     ; CLOCK_50                              ; 7.192 ; 7.192 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]     ; CLOCK_50                              ; 7.169 ; 7.169 ; Rise       ; CLOCK_50                              ;
; LEDG[*]      ; frequencydivider:myfrequency1Hz|myclk ; 2.199 ;       ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
;  LEDG[0]     ; frequencydivider:myfrequency1Hz|myclk ; 2.199 ;       ; Rise       ; frequencydivider:myfrequency1Hz|myclk ;
; LEDG[*]      ; frequencydivider:myfrequency1Hz|myclk ;       ; 2.199 ; Fall       ; frequencydivider:myfrequency1Hz|myclk ;
;  LEDG[0]     ; frequencydivider:myfrequency1Hz|myclk ;       ; 2.199 ; Fall       ; frequencydivider:myfrequency1Hz|myclk ;
+--------------+---------------------------------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[1]     ; LEDG[1]     ;    ; 9.494 ; 9.494 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; KEY[1]     ; LEDG[1]     ;    ; 5.439 ; 5.439 ;    ;
+------------+-------------+----+-------+-------+----+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_27                              ; CLOCK_27                              ; 756      ; 0        ; 0        ; 0        ;
; frequencydivider:myfrequency1Hz|myclk ; CLOCK_27                              ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 80844    ; 0        ; 0        ; 0        ;
; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50                              ; 3092     ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; frequencydivider:myfrequency1Hz|myclk ; 5631056  ; 0        ; 0        ; 0        ;
; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 111722   ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_27                              ; CLOCK_27                              ; 756      ; 0        ; 0        ; 0        ;
; frequencydivider:myfrequency1Hz|myclk ; CLOCK_27                              ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 80844    ; 0        ; 0        ; 0        ;
; frequencydivider:myfrequency1Hz|myclk ; CLOCK_50                              ; 3092     ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; frequencydivider:myfrequency1Hz|myclk ; 5631056  ; 0        ; 0        ; 0        ;
; frequencydivider:myfrequency1Hz|myclk ; frequencydivider:myfrequency1Hz|myclk ; 111722   ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 172   ; 172  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 84    ; 84   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 01 12:03:30 2023
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name frequencydivider:myfrequency1Hz|myclk frequencydivider:myfrequency1Hz|myclk
    Info (332105): create_clock -period 1.000 -name CLOCK_27 CLOCK_27
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.783
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.783      -859.026 frequencydivider:myfrequency1Hz|myclk 
    Info (332119):   -11.257      -285.422 CLOCK_50 
    Info (332119):    -2.694       -51.428 CLOCK_27 
Info (332146): Worst-case hold slack is -2.492
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.492        -2.492 CLOCK_27 
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     1.060         0.000 frequencydivider:myfrequency1Hz|myclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -197.916 CLOCK_50 
    Info (332119):    -1.380       -29.380 CLOCK_27 
    Info (332119):    -0.500       -72.000 frequencydivider:myfrequency1Hz|myclk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.877
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.877      -396.491 frequencydivider:myfrequency1Hz|myclk 
    Info (332119):    -5.110      -105.164 CLOCK_50 
    Info (332119):    -0.762       -10.699 CLOCK_27 
Info (332146): Worst-case hold slack is -1.541
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.541        -1.541 CLOCK_27 
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.497         0.000 frequencydivider:myfrequency1Hz|myclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -197.916 CLOCK_50 
    Info (332119):    -1.380       -29.380 CLOCK_27 
    Info (332119):    -0.500       -72.000 frequencydivider:myfrequency1Hz|myclk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4549 megabytes
    Info: Processing ended: Thu Jun 01 12:03:31 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


