# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TESTE_PWM_PORTAS_DIGITAIS.srcs/sources_1/new/porta_digital_pwm.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
