<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Performing Simulation with Aldec Active-HDL</title><link rel="Prev" href="Performing_Simulation_with_Aldec_Riviera_Pro.htm" title="Previous" /><link rel="Next" href="Performing_Simulation_with_Cadence_NC_Verilog.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/simulation.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pZmgUnx5WYlXJqCFeq4AJOQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Simulation/Performing_Simulation_with_Aldec_Active_HDL.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="simulating_the_design.htm#1029228">Simulating the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Third_Party_Simulators.htm#1029228">Third-Party Simulators</a> &gt; Performing Simulation with Aldec Active-HDL</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1029228" class="Heading2"><span></span>Performing Simulation with Aldec Active-HDL</h3><p id="ww1025230" class="BodyAfterHead"><span></span>You can use the same procedure as in <span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_Aldec_Riviera_Pro.htm#ww1025018" title="Performing Simulation with Aldec Riviera Pro">Performing Simulation with Aldec Riviera Pro</a></span> for creating or updating Lattice Semiconductor’s FPGA (vendor) libraries and simulating Verilog or VHDL designs in Active-HDL.</p><h5 id="ww1027903" class="HeadingRunIn"><span></span>Running Aldec Active-HDL in Stand-Alone Mode</h5><p id="ww1025244" class="Body"><span></span>If you are running Active-HDL in stand-alone mode—that is, you are not accessing it through the Diamond graphical user interface—you should do the following to avoid elaboration (ELBREAD) errors when selecting top-level unit or compiling files from the design pop-up menu:</p><div id="ww1025245" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>From the top-level menu, select <span style="font-weight: bold">Design &gt; Settings</span>.</div><div id="ww1025246" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>Under Category in the left pane of the Design Settings dialog box, select <span style="font-weight: bold">General &gt; Compilation &gt; Verilog</span>.</div><div class="ww_skin_page_overflow"><div id="ww1027514" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>3.	</span></span>In the right (Verilog) pane under Verilog libraries, click the <span style="font-weight: bold">Add Library </span>button <img class="Default" src="../../User%20Guides/Simulation/images/simulation.10.14.1.jpg" width="100%" style="display: inline; left: 0.0pt; max-height: 20px; max-width: 20px; top: 0.0pt" alt="" title="" />.</div></div><div id="ww1027518" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>4.	</span></span>Select the reference Verilog libraries that are needed in your design. You can select multiple libraries by holding the CTRL key.</div><div id="ww1025252" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>5.	</span></span>Click <span style="font-weight: bold">OK</span>.</div><div id="ww1025253" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>6.	</span></span>Click <span style="font-weight: bold">OK</span> in the Design Settings dialog box.</div><p id="ww1025254" class="Body"><span></span>This design setting also adds the -l &lt;<span style="font-style: italic">verilog_library_name</span>&gt; option to the vlog command, then it recognizes (or allows you to set) the top-level unit.</p><p id="ww1025255" class="Body"><span></span>After setting the top-level unit (or testbench), you can start the simulation by clicking <span style="font-weight: bold">Simulation &gt; Initialize Simulation</span> from the top-level menu.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1025258" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1025260" class="CellBody"><span></span>If you are compiling and simulating your design by using a .do file, the steps just given are not needed. Instead, you should add -l with vlog, add -L with vsim, or both in your .do file.</div></td></tr></table></div><p id="ww1025261" class="Body"><span></span>If you are running Active-HDL in stand-alone mode and you are using at least one of the ASIC blocks, such as PCS or SYSBUS, in your design, you must do the following:</p><div id="ww1025262" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>Change the directory to the design folder, that is, where the PCS or SYSBUS configuration file resides:</div><pre id="ww1025263" class="CodeIndented">cd <span style="font-style: italic">&lt;design_folder&gt;</span></pre><div id="ww1025264" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>Set the simulation directory to the design (current) folder:</div><pre id="ww1025265" class="CodeIndented">set SIM_WORKING_FOLDER .</pre><p id="ww1025266" class="Body"><span></span>Setting the SIM_WORKING_FOLDER option forces the Active-HDL simulator to look for the configuration or input files in the design folder (by default Active-HDL looks for input files in the <span style="font-style: italic">&lt;work&gt;</span> and <span style="font-style: italic">&lt;work&gt;</span>/src folders only, where <span style="font-style: italic">&lt;work&gt;</span> is the Active-HDL working library folder). If you do not set this option, the simulation will fail and Active-HDL will issue an error about a missing configuration file.</p><p id="ww1025267" class="Body"><span></span>This option is also necessary if your simulation is expecting any input files in the design folder rather than in the <span style="font-style: italic">&lt;work&gt;</span> or <span style="font-style: italic">&lt;work&gt;</span>/src folders, unless you place the input file path in your HDL code.</p><h5 id="ww1029244" class="HeadingRunIn"><span></span>See Also</h5><p id="ww1029248" class="Body" style="vertical-align: baseline"><span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Third_Party_Simulators.htm#ww1028923" title="Third-Party Simulators">Third-Party Simulators</a></span></p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>