// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Mon Sep  5 13:10:57 2022
// Host        : ubuntu-dev2 running 64-bit Ubuntu 20.04.5 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/design_1_v_mix_0_0_sim_netlist.v
// Design      : design_1_v_mix_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_v_mix_0_0,design_1_v_mix_0_0_v_mix,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_v_mix_0_0_v_mix,Vivado 2022.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_v_mix_0_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    s_axis_video1_TVALID,
    s_axis_video1_TREADY,
    s_axis_video1_TDATA,
    s_axis_video1_TKEEP,
    s_axis_video1_TSTRB,
    s_axis_video1_TUSER,
    s_axis_video1_TLAST,
    s_axis_video1_TID,
    s_axis_video1_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [12:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [12:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axi_mm_video1:m_axi_mm_video2:m_axi_mm_video3:m_axi_mm_video4:m_axi_mm_video5:m_axi_mm_video6:m_axi_mm_video7:m_axi_mm_video8:m_axi_mm_video9:m_axi_mm_video10:m_axi_mm_video11:m_axi_mm_video12:m_axi_mm_video13:m_axi_mm_video14:m_axi_mm_video15:m_axi_mm_video16:s_axis_video:m_axis_video:s_axis_video1:s_axis_video2:s_axis_video3:s_axis_video4:s_axis_video5:s_axis_video6:s_axis_video7:s_axis_video8:s_axis_video9:s_axis_video10:s_axis_video11:s_axis_video12:s_axis_video13:s_axis_video14:s_axis_video15:s_axis_video16, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [23:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [2:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [2:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TVALID" *) input s_axis_video1_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TREADY" *) output s_axis_video1_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TDATA" *) input [31:0]s_axis_video1_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TKEEP" *) input [3:0]s_axis_video1_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TSTRB" *) input [3:0]s_axis_video1_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TUSER" *) input [0:0]s_axis_video1_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TLAST" *) input [0:0]s_axis_video1_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TID" *) input [0:0]s_axis_video1_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video1 TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video1, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video1_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [12:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [12:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [31:0]s_axis_video1_TDATA;
  wire [0:0]s_axis_video1_TLAST;
  wire s_axis_video1_TREADY;
  wire [0:0]s_axis_video1_TUSER;
  wire s_axis_video1_TVALID;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire NLW_inst_layerVideoFormat_ce0_UNCONNECTED;
  wire NLW_inst_layerVideoFormat_ce1_UNCONNECTED;
  wire NLW_inst_layerVideoFormat_we0_UNCONNECTED;
  wire NLW_inst_layerVideoFormat_we1_UNCONNECTED;
  wire [0:0]NLW_inst_layerVideoFormat_address0_UNCONNECTED;
  wire [0:0]NLW_inst_layerVideoFormat_address1_UNCONNECTED;
  wire [7:0]NLW_inst_layerVideoFormat_d0_UNCONNECTED;
  wire [7:0]NLW_inst_layerVideoFormat_d1_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "13" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "5'b00001" *) 
  (* ap_ST_fsm_state2 = "5'b00010" *) 
  (* ap_ST_fsm_state3 = "5'b00100" *) 
  (* ap_ST_fsm_state4 = "5'b01000" *) 
  (* ap_ST_fsm_state5 = "5'b10000" *) 
  design_1_v_mix_0_0_v_mix inst
       (.BOffset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GOffset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K11({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K11_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K12({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K12_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K13({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K13_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K21({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K21_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K22({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K22_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K23({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K23_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K31({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K31_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K32({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K32_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K33({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .K33_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ROffset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UOffset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .VOffset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .YOffset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .layerAlpha_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerHeight_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerScaleFactor_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerStartX_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerStartY_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerStride_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerVideoFormat_address0(NLW_inst_layerVideoFormat_address0_UNCONNECTED[0]),
        .layerVideoFormat_address1(NLW_inst_layerVideoFormat_address1_UNCONNECTED[0]),
        .layerVideoFormat_ce0(NLW_inst_layerVideoFormat_ce0_UNCONNECTED),
        .layerVideoFormat_ce1(NLW_inst_layerVideoFormat_ce1_UNCONNECTED),
        .layerVideoFormat_d0(NLW_inst_layerVideoFormat_d0_UNCONNECTED[7:0]),
        .layerVideoFormat_d1(NLW_inst_layerVideoFormat_d1_UNCONNECTED[7:0]),
        .layerVideoFormat_q0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerVideoFormat_q1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .layerVideoFormat_we0(NLW_inst_layerVideoFormat_we0_UNCONNECTED),
        .layerVideoFormat_we1(NLW_inst_layerVideoFormat_we1_UNCONNECTED),
        .layerWidth_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR({1'b0,s_axi_CTRL_ARADDR[11:0]}),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR({1'b0,s_axi_CTRL_AWADDR[11:0]}),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video1_TDATA(s_axis_video1_TDATA),
        .s_axis_video1_TDEST(1'b0),
        .s_axis_video1_TID(1'b0),
        .s_axis_video1_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video1_TLAST(s_axis_video1_TLAST),
        .s_axis_video1_TREADY(s_axis_video1_TREADY),
        .s_axis_video1_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video1_TUSER(s_axis_video1_TUSER),
        .s_axis_video1_TVALID(s_axis_video1_TVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module design_1_v_mix_0_0_AXIvideo2MultiPixStream
   (ap_done_cache,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out,
    \axi_last_V_reg_99_reg[0] ,
    start_once_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg,
    \eol_0_lcssa_reg_173_reg[0]_0 ,
    \axi_last_V_reg_99_reg[0]_0 ,
    \axi_data_V_fu_90_reg[23] ,
    \HwReg_layerEnableFlag_1_reg_374_reg[0] ,
    SR,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg,
    \HwReg_layerEnableFlag_1_reg_374_reg[0]_0 ,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg,
    s_axis_video_TREADY_int_regslice,
    ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg_0,
    E,
    \icmp_ln3060_reg_297_reg[0] ,
    \axi_data_2_lcssa_reg_152_reg[23]_0 ,
    ap_clk,
    ap_done_cache_reg,
    ap_done_cache_reg_0,
    \axi_last_V_fu_48_reg[0] ,
    \axi_last_V_reg_99_reg[0]_1 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg_0,
    s_axis_video_TVALID_int_regslice,
    ap_rst_n,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[3]_0 ,
    srcLayer0_full_n,
    Q,
    \axi_data_V_fu_90_reg[23]_0 ,
    B_V_data_1_sel,
    B_V_data_1_payload_B,
    B_V_data_1_sel_1,
    B_V_data_1_payload_A,
    p_read_c48_full_n,
    start_for_v_mix_420_to_422_false_U0_full_n,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg,
    grp_VMixHlsDataFlowFunction_fu_398_ap_ready,
    \SRL_SIG_reg[0][0] ,
    \B_V_data_1_state_reg[0] ,
    ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready,
    entry_proc_U0_ap_ready,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg_0,
    \cols_reg_361_reg[9]_0 ,
    \axi_data_V_fu_108_reg[23]_0 ,
    \rows_reg_356_reg[9]_0 );
  output ap_done_cache;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out;
  output \axi_last_V_reg_99_reg[0] ;
  output start_once_reg;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg;
  output \eol_0_lcssa_reg_173_reg[0]_0 ;
  output \axi_last_V_reg_99_reg[0]_0 ;
  output [23:0]\axi_data_V_fu_90_reg[23] ;
  output \HwReg_layerEnableFlag_1_reg_374_reg[0] ;
  output [0:0]SR;
  output ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg;
  output \HwReg_layerEnableFlag_1_reg_374_reg[0]_0 ;
  output grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg;
  output s_axis_video_TREADY_int_regslice;
  output ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  output grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg_0;
  output [0:0]E;
  output \icmp_ln3060_reg_297_reg[0] ;
  output [23:0]\axi_data_2_lcssa_reg_152_reg[23]_0 ;
  input ap_clk;
  input ap_done_cache_reg;
  input ap_done_cache_reg_0;
  input \axi_last_V_fu_48_reg[0] ;
  input \axi_last_V_reg_99_reg[0]_1 ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg_0;
  input s_axis_video_TVALID_int_regslice;
  input ap_rst_n;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0;
  input \ap_CS_fsm_reg[3]_0 ;
  input srcLayer0_full_n;
  input [23:0]Q;
  input [23:0]\axi_data_V_fu_90_reg[23]_0 ;
  input B_V_data_1_sel;
  input B_V_data_1_payload_B;
  input B_V_data_1_sel_1;
  input B_V_data_1_payload_A;
  input p_read_c48_full_n;
  input start_for_v_mix_420_to_422_false_U0_full_n;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  input \SRL_SIG_reg[0][0] ;
  input [0:0]\B_V_data_1_state_reg[0] ;
  input ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  input entry_proc_U0_ap_ready;
  input ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg;
  input ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg_0;
  input [9:0]\cols_reg_361_reg[9]_0 ;
  input [23:0]\axi_data_V_fu_108_reg[23]_0 ;
  input [9:0]\rows_reg_356_reg[9]_0 ;

  wire AXIvideo2MultiPixStream_U0_p_read_c48_write;
  wire B_V_data_1_payload_A;
  wire B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_1;
  wire \B_V_data_1_state[1]_i_5_n_8 ;
  wire [0:0]\B_V_data_1_state_reg[0] ;
  wire [0:0]E;
  wire \HwReg_layerEnableFlag_1_reg_374_reg[0] ;
  wire \HwReg_layerEnableFlag_1_reg_374_reg[0]_0 ;
  wire [23:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \ap_CS_fsm[0]_i_2_n_8 ;
  wire \ap_CS_fsm[0]_i_4_n_8 ;
  wire \ap_CS_fsm[0]_i_5_n_8 ;
  wire \ap_CS_fsm[0]_i_6_n_8 ;
  wire \ap_CS_fsm[0]_i_7_n_8 ;
  wire \ap_CS_fsm[6]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_11 ;
  wire \ap_CS_fsm_reg[0]_i_3_n_9 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_8_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_rst_n;
  wire ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  wire ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg_0;
  wire \axi_data_2_lcssa_reg_152[23]_i_1_n_8 ;
  wire [23:0]\axi_data_2_lcssa_reg_152_reg[23]_0 ;
  wire [23:0]axi_data_V_fu_108;
  wire [23:0]\axi_data_V_fu_108_reg[23]_0 ;
  wire [23:0]\axi_data_V_fu_90_reg[23] ;
  wire [23:0]\axi_data_V_fu_90_reg[23]_0 ;
  wire axi_last_2_lcssa_reg_162;
  wire axi_last_V_10_reg_142;
  wire axi_last_V_12_loc_fu_88;
  wire \axi_last_V_fu_48_reg[0] ;
  wire \axi_last_V_reg_99_reg[0] ;
  wire \axi_last_V_reg_99_reg[0]_0 ;
  wire \axi_last_V_reg_99_reg[0]_1 ;
  wire \cmp8262_reg_391[0]_i_1_n_8 ;
  wire \cmp8262_reg_391[0]_i_2_n_8 ;
  wire \cmp8262_reg_391[0]_i_3_n_8 ;
  wire \cmp8262_reg_391_reg_n_8_[0] ;
  wire [9:0]cols_reg_361;
  wire [9:0]\cols_reg_361_reg[9]_0 ;
  wire entry_proc_U0_ap_ready;
  wire eol_0_lcssa_reg_173;
  wire \eol_0_lcssa_reg_173_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_14;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_15;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_16;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_12;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_13;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_14;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_15;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_16;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_17;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_18;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_19;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_20;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_21;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_22;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_23;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_24;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_25;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_26;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_27;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_28;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_29;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_30;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_31;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_32;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_33;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_58;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_59;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_60;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg_0;
  wire [9:0]i_7_fu_300_p2;
  wire [9:0]i_7_reg_401;
  wire i_7_reg_4010;
  wire \i_7_reg_401[9]_i_3_n_8 ;
  wire [9:0]i_fu_104;
  wire icmp_ln3056_fu_295_p2;
  wire \icmp_ln3060_reg_297_reg[0] ;
  wire p_read_c48_full_n;
  wire [9:0]rows_reg_356;
  wire [9:0]\rows_reg_356_reg[9]_0 ;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_fu_112;
  wire \sof_fu_112[0]_i_1_n_8 ;
  wire srcLayer0_full_n;
  wire start_for_v_mix_420_to_422_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_8;
  wire [3:0]\NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h40)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(ap_CS_fsm_state9),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(ap_CS_fsm_state6),
        .O(\B_V_data_1_state[1]_i_5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \SRL_SIG[0][0]_i_1__9 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I1(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg),
        .I2(\SRL_SIG_reg[0][0] ),
        .O(\HwReg_layerEnableFlag_1_reg_374_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFF8A8A8AFF8AFF8A)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_8_[0] ),
        .I1(\ap_CS_fsm[0]_i_2_n_8 ),
        .I2(p_read_c48_full_n),
        .I3(ap_CS_fsm_state5),
        .I4(icmp_ln3056_fu_295_p2),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hF1FF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(start_once_reg),
        .I1(start_for_v_mix_420_to_422_false_U0_full_n),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I3(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .O(\ap_CS_fsm[0]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(rows_reg_356[9]),
        .I1(i_fu_104[9]),
        .O(\ap_CS_fsm[0]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(rows_reg_356[8]),
        .I1(i_fu_104[8]),
        .I2(rows_reg_356[7]),
        .I3(i_fu_104[7]),
        .I4(i_fu_104[6]),
        .I5(rows_reg_356[6]),
        .O(\ap_CS_fsm[0]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(rows_reg_356[5]),
        .I1(i_fu_104[5]),
        .I2(rows_reg_356[4]),
        .I3(i_fu_104[4]),
        .I4(i_fu_104[3]),
        .I5(rows_reg_356[3]),
        .O(\ap_CS_fsm[0]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_7 
       (.I0(rows_reg_356[2]),
        .I1(i_fu_104[2]),
        .I2(rows_reg_356[1]),
        .I3(i_fu_104[1]),
        .I4(i_fu_104[0]),
        .I5(rows_reg_356[0]),
        .O(\ap_CS_fsm[0]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h0000888000000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_8_[0] ),
        .I1(p_read_c48_full_n),
        .I2(start_once_reg),
        .I3(start_for_v_mix_420_to_422_false_U0_full_n),
        .I4(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .O(AXIvideo2MultiPixStream_U0_p_read_c48_write));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state4),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln3056_fu_295_p2),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I3(\cmp8262_reg_391_reg_n_8_[0] ),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln3056_fu_295_p2),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I3(\cmp8262_reg_391_reg_n_8_[0] ),
        .O(\ap_CS_fsm[6]_i_2_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_8_[0] ),
        .S(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[0]_i_3 
       (.CI(1'b0),
        .CO({icmp_ln3056_fu_295_p2,\ap_CS_fsm_reg[0]_i_3_n_9 ,\ap_CS_fsm_reg[0]_i_3_n_10 ,\ap_CS_fsm_reg[0]_i_3_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[0]_i_4_n_8 ,\ap_CS_fsm[0]_i_5_n_8 ,\ap_CS_fsm[0]_i_6_n_8 ,\ap_CS_fsm[0]_i_7_n_8 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2MultiPixStream_U0_p_read_c48_write),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0D000)) 
    ap_done_reg_i_2
       (.I0(\HwReg_layerEnableFlag_1_reg_374_reg[0] ),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I2(ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .I3(entry_proc_U0_ap_ready),
        .I4(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg),
        .I5(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg_0),
        .O(ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready));
  LUT5 #(
    .INIT(32'h00D0D0D0)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_1
       (.I0(\HwReg_layerEnableFlag_1_reg_374_reg[0] ),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .I4(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .O(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'h22E22222)) 
    \axi_data_2_lcssa_reg_152[23]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\cmp8262_reg_391_reg_n_8_[0] ),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I3(icmp_ln3056_fu_295_p2),
        .I4(ap_CS_fsm_state5),
        .O(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ));
  FDRE \axi_data_2_lcssa_reg_152_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_33),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_23),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_22),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_21),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_20),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_19),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_18),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_17),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_16),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_15),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_14),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_32),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_13),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_12),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_11),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_10),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_31),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_30),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_29),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_28),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_27),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_26),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_25),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_reg_152_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_24),
        .Q(\axi_data_2_lcssa_reg_152_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [0]),
        .Q(axi_data_V_fu_108[0]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [10]),
        .Q(axi_data_V_fu_108[10]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [11]),
        .Q(axi_data_V_fu_108[11]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [12]),
        .Q(axi_data_V_fu_108[12]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [13]),
        .Q(axi_data_V_fu_108[13]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [14]),
        .Q(axi_data_V_fu_108[14]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [15]),
        .Q(axi_data_V_fu_108[15]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [16]),
        .Q(axi_data_V_fu_108[16]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [17]),
        .Q(axi_data_V_fu_108[17]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [18]),
        .Q(axi_data_V_fu_108[18]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [19]),
        .Q(axi_data_V_fu_108[19]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [1]),
        .Q(axi_data_V_fu_108[1]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [20]),
        .Q(axi_data_V_fu_108[20]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [21]),
        .Q(axi_data_V_fu_108[21]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [22]),
        .Q(axi_data_V_fu_108[22]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [23]),
        .Q(axi_data_V_fu_108[23]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [2]),
        .Q(axi_data_V_fu_108[2]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [3]),
        .Q(axi_data_V_fu_108[3]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [4]),
        .Q(axi_data_V_fu_108[4]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [5]),
        .Q(axi_data_V_fu_108[5]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [6]),
        .Q(axi_data_V_fu_108[6]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [7]),
        .Q(axi_data_V_fu_108[7]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [8]),
        .Q(axi_data_V_fu_108[8]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .D(\axi_data_V_fu_108_reg[23]_0 [9]),
        .Q(axi_data_V_fu_108[9]),
        .R(1'b0));
  FDRE \axi_last_2_lcssa_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_reg_152[23]_i_1_n_8 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_58),
        .Q(axi_last_2_lcssa_reg_162),
        .R(1'b0));
  FDRE \axi_last_V_10_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_n_10),
        .Q(axi_last_V_10_reg_142),
        .R(1'b0));
  FDRE \axi_last_V_12_loc_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_15),
        .Q(axi_last_V_12_loc_fu_88),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cmp8262_reg_391[0]_i_1 
       (.I0(\cmp8262_reg_391[0]_i_2_n_8 ),
        .I1(\cmp8262_reg_391[0]_i_3_n_8 ),
        .I2(ap_CS_fsm_state4),
        .I3(\cmp8262_reg_391_reg_n_8_[0] ),
        .O(\cmp8262_reg_391[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cmp8262_reg_391[0]_i_2 
       (.I0(cols_reg_361[7]),
        .I1(cols_reg_361[8]),
        .I2(cols_reg_361[5]),
        .I3(cols_reg_361[6]),
        .I4(cols_reg_361[9]),
        .I5(ap_CS_fsm_state4),
        .O(\cmp8262_reg_391[0]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cmp8262_reg_391[0]_i_3 
       (.I0(cols_reg_361[0]),
        .I1(cols_reg_361[1]),
        .I2(cols_reg_361[2]),
        .I3(cols_reg_361[4]),
        .I4(cols_reg_361[3]),
        .O(\cmp8262_reg_391[0]_i_3_n_8 ));
  FDRE \cmp8262_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp8262_reg_391[0]_i_1_n_8 ),
        .Q(\cmp8262_reg_391_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \cols_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\cols_reg_361_reg[9]_0 [0]),
        .Q(cols_reg_361[0]),
        .R(1'b0));
  FDRE \cols_reg_361_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\cols_reg_361_reg[9]_0 [1]),
        .Q(cols_reg_361[1]),
        .R(1'b0));
  FDRE \cols_reg_361_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\cols_reg_361_reg[9]_0 [2]),
        .Q(cols_reg_361[2]),
        .R(1'b0));
  FDRE \cols_reg_361_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\cols_reg_361_reg[9]_0 [3]),
        .Q(cols_reg_361[3]),
        .R(1'b0));
  FDRE \cols_reg_361_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\cols_reg_361_reg[9]_0 [4]),
        .Q(cols_reg_361[4]),
        .R(1'b0));
  FDRE \cols_reg_361_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\cols_reg_361_reg[9]_0 [5]),
        .Q(cols_reg_361[5]),
        .R(1'b0));
  FDRE \cols_reg_361_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\cols_reg_361_reg[9]_0 [6]),
        .Q(cols_reg_361[6]),
        .R(1'b0));
  FDRE \cols_reg_361_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\cols_reg_361_reg[9]_0 [7]),
        .Q(cols_reg_361[7]),
        .R(1'b0));
  FDRE \cols_reg_361_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\cols_reg_361_reg[9]_0 [8]),
        .Q(cols_reg_361[8]),
        .R(1'b0));
  FDRE \cols_reg_361_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\cols_reg_361_reg[9]_0 [9]),
        .Q(cols_reg_361[9]),
        .R(1'b0));
  FDRE \eol_0_lcssa_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_60),
        .Q(eol_0_lcssa_reg_173),
        .R(1'b0));
  design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232
       (.D(ap_NS_fsm[9:8]),
        .E(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_9),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state3}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .axi_last_2_lcssa_reg_162(axi_last_2_lcssa_reg_162),
        .axi_last_V_12_loc_fu_88(axi_last_V_12_loc_fu_88),
        .\axi_last_V_reg_99_reg[0]_0 (\axi_last_V_reg_99_reg[0] ),
        .\axi_last_V_reg_99_reg[0]_1 (\axi_last_V_reg_99_reg[0]_0 ),
        .\axi_last_V_reg_99_reg[0]_2 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_15),
        .\axi_last_V_reg_99_reg[0]_3 (\axi_last_V_reg_99_reg[0]_1 ),
        .eol_0_lcssa_reg_173(eol_0_lcssa_reg_173),
        .\eol_0_lcssa_reg_173_reg[0] (\eol_0_lcssa_reg_173_reg[0]_0 ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_16),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_14),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_16),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .R(ap_done_cache_reg));
  design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185
       (.Q({ap_CS_fsm_state10,ap_CS_fsm_state4}),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_done_cache_reg_0(ap_done_cache_reg_0),
        .axi_last_V_10_reg_142(axi_last_V_10_reg_142),
        .axi_last_V_12_loc_fu_88(axi_last_V_12_loc_fu_88),
        .\axi_last_V_12_loc_fu_88_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_n_10),
        .\axi_last_V_fu_48_reg[0]_0 (\axi_last_V_fu_48_reg[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg_0),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg),
        .R(ap_done_cache_reg));
  design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205
       (.B_V_data_1_payload_A(B_V_data_1_payload_A),
        .B_V_data_1_payload_B(B_V_data_1_payload_B),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_1(B_V_data_1_sel_1),
        .\B_V_data_1_state_reg[0] (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_n_14),
        .\B_V_data_1_state_reg[0]_1 (\B_V_data_1_state[1]_i_5_n_8 ),
        .CO(icmp_ln3056_fu_295_p2),
        .D(ap_NS_fsm[6:5]),
        .E(E),
        .Q(axi_data_V_fu_108),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm[6]_i_2_n_8 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .\axi_data_V_fu_90_reg[23]_0 ({grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_10,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_11,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_12,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_13,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_14,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_15,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_16,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_17,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_18,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_19,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_20,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_21,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_22,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_23,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_24,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_25,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_26,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_27,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_28,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_29,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_30,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_31,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_32,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_33}),
        .\axi_data_V_fu_90_reg[23]_1 (\axi_data_V_fu_90_reg[23] ),
        .\axi_data_V_fu_90_reg[23]_2 (Q),
        .\axi_data_V_fu_90_reg[23]_3 (\axi_data_V_fu_90_reg[23]_0 ),
        .axi_last_V_10_reg_142(axi_last_V_10_reg_142),
        .\cmp8262_reg_391_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_59),
        .eol_0_lcssa_reg_173(eol_0_lcssa_reg_173),
        .\eol_0_lcssa_reg_173_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_60),
        .\eol_0_lcssa_reg_173_reg[0]_0 ({ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\eol_reg_161_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_58),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0(\cmp8262_reg_391_reg_n_8_[0] ),
        .icmp_ln3060_fu_201_p2_carry_0(cols_reg_361),
        .\icmp_ln3060_reg_297_reg[0]_0 (\icmp_ln3060_reg_297_reg[0] ),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_fu_112(sof_fu_112),
        .srcLayer0_full_n(srcLayer0_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_n_59),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .R(ap_done_cache_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \i_7_reg_401[0]_i_1 
       (.I0(i_fu_104[0]),
        .O(i_7_fu_300_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_7_reg_401[1]_i_1 
       (.I0(i_fu_104[0]),
        .I1(i_fu_104[1]),
        .O(i_7_fu_300_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_7_reg_401[2]_i_1 
       (.I0(i_fu_104[1]),
        .I1(i_fu_104[0]),
        .I2(i_fu_104[2]),
        .O(i_7_fu_300_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_7_reg_401[3]_i_1 
       (.I0(i_fu_104[2]),
        .I1(i_fu_104[0]),
        .I2(i_fu_104[1]),
        .I3(i_fu_104[3]),
        .O(i_7_fu_300_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_7_reg_401[4]_i_1 
       (.I0(i_fu_104[3]),
        .I1(i_fu_104[1]),
        .I2(i_fu_104[0]),
        .I3(i_fu_104[2]),
        .I4(i_fu_104[4]),
        .O(i_7_fu_300_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_7_reg_401[5]_i_1 
       (.I0(i_fu_104[4]),
        .I1(i_fu_104[2]),
        .I2(i_fu_104[0]),
        .I3(i_fu_104[1]),
        .I4(i_fu_104[3]),
        .I5(i_fu_104[5]),
        .O(i_7_fu_300_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_7_reg_401[6]_i_1 
       (.I0(\i_7_reg_401[9]_i_3_n_8 ),
        .I1(i_fu_104[6]),
        .O(i_7_fu_300_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_7_reg_401[7]_i_1 
       (.I0(i_fu_104[6]),
        .I1(\i_7_reg_401[9]_i_3_n_8 ),
        .I2(i_fu_104[7]),
        .O(i_7_fu_300_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_7_reg_401[8]_i_1 
       (.I0(\i_7_reg_401[9]_i_3_n_8 ),
        .I1(i_fu_104[6]),
        .I2(i_fu_104[7]),
        .I3(i_fu_104[8]),
        .O(i_7_fu_300_p2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_7_reg_401[9]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .O(i_7_reg_4010));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_7_reg_401[9]_i_2 
       (.I0(\i_7_reg_401[9]_i_3_n_8 ),
        .I1(i_fu_104[8]),
        .I2(i_fu_104[7]),
        .I3(i_fu_104[6]),
        .I4(i_fu_104[9]),
        .O(i_7_fu_300_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_7_reg_401[9]_i_3 
       (.I0(i_fu_104[4]),
        .I1(i_fu_104[2]),
        .I2(i_fu_104[0]),
        .I3(i_fu_104[1]),
        .I4(i_fu_104[3]),
        .I5(i_fu_104[5]),
        .O(\i_7_reg_401[9]_i_3_n_8 ));
  FDRE \i_7_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(i_7_reg_4010),
        .D(i_7_fu_300_p2[0]),
        .Q(i_7_reg_401[0]),
        .R(1'b0));
  FDRE \i_7_reg_401_reg[1] 
       (.C(ap_clk),
        .CE(i_7_reg_4010),
        .D(i_7_fu_300_p2[1]),
        .Q(i_7_reg_401[1]),
        .R(1'b0));
  FDRE \i_7_reg_401_reg[2] 
       (.C(ap_clk),
        .CE(i_7_reg_4010),
        .D(i_7_fu_300_p2[2]),
        .Q(i_7_reg_401[2]),
        .R(1'b0));
  FDRE \i_7_reg_401_reg[3] 
       (.C(ap_clk),
        .CE(i_7_reg_4010),
        .D(i_7_fu_300_p2[3]),
        .Q(i_7_reg_401[3]),
        .R(1'b0));
  FDRE \i_7_reg_401_reg[4] 
       (.C(ap_clk),
        .CE(i_7_reg_4010),
        .D(i_7_fu_300_p2[4]),
        .Q(i_7_reg_401[4]),
        .R(1'b0));
  FDRE \i_7_reg_401_reg[5] 
       (.C(ap_clk),
        .CE(i_7_reg_4010),
        .D(i_7_fu_300_p2[5]),
        .Q(i_7_reg_401[5]),
        .R(1'b0));
  FDRE \i_7_reg_401_reg[6] 
       (.C(ap_clk),
        .CE(i_7_reg_4010),
        .D(i_7_fu_300_p2[6]),
        .Q(i_7_reg_401[6]),
        .R(1'b0));
  FDRE \i_7_reg_401_reg[7] 
       (.C(ap_clk),
        .CE(i_7_reg_4010),
        .D(i_7_fu_300_p2[7]),
        .Q(i_7_reg_401[7]),
        .R(1'b0));
  FDRE \i_7_reg_401_reg[8] 
       (.C(ap_clk),
        .CE(i_7_reg_4010),
        .D(i_7_fu_300_p2[8]),
        .Q(i_7_reg_401[8]),
        .R(1'b0));
  FDRE \i_7_reg_401_reg[9] 
       (.C(ap_clk),
        .CE(i_7_reg_4010),
        .D(i_7_fu_300_p2[9]),
        .Q(i_7_reg_401[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_104[9]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .O(SR));
  FDRE \i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_7_reg_401[0]),
        .Q(i_fu_104[0]),
        .R(SR));
  FDRE \i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_7_reg_401[1]),
        .Q(i_fu_104[1]),
        .R(SR));
  FDRE \i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_7_reg_401[2]),
        .Q(i_fu_104[2]),
        .R(SR));
  FDRE \i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_7_reg_401[3]),
        .Q(i_fu_104[3]),
        .R(SR));
  FDRE \i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_7_reg_401[4]),
        .Q(i_fu_104[4]),
        .R(SR));
  FDRE \i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_7_reg_401[5]),
        .Q(i_fu_104[5]),
        .R(SR));
  FDRE \i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_7_reg_401[6]),
        .Q(i_fu_104[6]),
        .R(SR));
  FDRE \i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_7_reg_401[7]),
        .Q(i_fu_104[7]),
        .R(SR));
  FDRE \i_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_7_reg_401[8]),
        .Q(i_fu_104[8]),
        .R(SR));
  FDRE \i_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_7_reg_401[9]),
        .Q(i_fu_104[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \mOutPtr[0]_i_2__7 
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I2(start_once_reg),
        .I3(start_for_v_mix_420_to_422_false_U0_full_n),
        .O(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hDDDFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__17 
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I2(start_for_v_mix_420_to_422_false_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_8_[0] ),
        .I5(p_read_c48_full_n),
        .O(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg));
  FDRE \rows_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rows_reg_356_reg[9]_0 [0]),
        .Q(rows_reg_356[0]),
        .R(1'b0));
  FDRE \rows_reg_356_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rows_reg_356_reg[9]_0 [1]),
        .Q(rows_reg_356[1]),
        .R(1'b0));
  FDRE \rows_reg_356_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rows_reg_356_reg[9]_0 [2]),
        .Q(rows_reg_356[2]),
        .R(1'b0));
  FDRE \rows_reg_356_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rows_reg_356_reg[9]_0 [3]),
        .Q(rows_reg_356[3]),
        .R(1'b0));
  FDRE \rows_reg_356_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rows_reg_356_reg[9]_0 [4]),
        .Q(rows_reg_356[4]),
        .R(1'b0));
  FDRE \rows_reg_356_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rows_reg_356_reg[9]_0 [5]),
        .Q(rows_reg_356[5]),
        .R(1'b0));
  FDRE \rows_reg_356_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rows_reg_356_reg[9]_0 [6]),
        .Q(rows_reg_356[6]),
        .R(1'b0));
  FDRE \rows_reg_356_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rows_reg_356_reg[9]_0 [7]),
        .Q(rows_reg_356[7]),
        .R(1'b0));
  FDRE \rows_reg_356_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rows_reg_356_reg[9]_0 [8]),
        .Q(rows_reg_356[8]),
        .R(1'b0));
  FDRE \rows_reg_356_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\rows_reg_356_reg[9]_0 [9]),
        .Q(rows_reg_356[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \sof_fu_112[0]_i_1 
       (.I0(sof_fu_112),
        .I1(\cmp8262_reg_391_reg_n_8_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I4(ap_CS_fsm_state2),
        .O(\sof_fu_112[0]_i_1_n_8 ));
  FDRE \sof_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_112[0]_i_1_n_8 ),
        .Q(sof_fu_112),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFF200000)) 
    start_once_reg_i_1__0
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I2(start_for_v_mix_420_to_422_false_U0_full_n),
        .I3(start_once_reg),
        .I4(\HwReg_layerEnableFlag_1_reg_374_reg[0] ),
        .O(start_once_reg_i_1__0_n_8));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    start_once_reg_i_2__0
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I1(icmp_ln3056_fu_295_p2),
        .I2(ap_CS_fsm_state5),
        .O(\HwReg_layerEnableFlag_1_reg_374_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_8),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
endmodule

module design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
   (\axi_last_V_reg_99_reg[0]_0 ,
    E,
    \eol_0_lcssa_reg_173_reg[0] ,
    D,
    \axi_last_V_reg_99_reg[0]_1 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg,
    \axi_last_V_reg_99_reg[0]_2 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg_reg,
    ap_done_cache_reg,
    ap_clk,
    \axi_last_V_reg_99_reg[0]_3 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg,
    Q,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg,
    eol_0_lcssa_reg_173,
    ap_rst_n,
    axi_last_2_lcssa_reg_162,
    axi_last_V_12_loc_fu_88);
  output \axi_last_V_reg_99_reg[0]_0 ;
  output [0:0]E;
  output \eol_0_lcssa_reg_173_reg[0] ;
  output [1:0]D;
  output \axi_last_V_reg_99_reg[0]_1 ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg;
  output \axi_last_V_reg_99_reg[0]_2 ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg_reg;
  input ap_done_cache_reg;
  input ap_clk;
  input \axi_last_V_reg_99_reg[0]_3 ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg;
  input [3:0]Q;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg;
  input eol_0_lcssa_reg_173;
  input ap_rst_n;
  input axi_last_2_lcssa_reg_162;
  input axi_last_V_12_loc_fu_88;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire axi_last_2_lcssa_reg_162;
  wire axi_last_V_12_loc_fu_88;
  wire \axi_last_V_reg_99_reg[0]_0 ;
  wire \axi_last_V_reg_99_reg[0]_1 ;
  wire \axi_last_V_reg_99_reg[0]_2 ;
  wire \axi_last_V_reg_99_reg[0]_3 ;
  wire eol_0_lcssa_reg_173;
  wire \eol_0_lcssa_reg_173_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg;
  wire s_axis_video_TVALID_int_regslice;

  FDRE \axi_last_V_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_99_reg[0]_3 ),
        .Q(\axi_last_V_reg_99_reg[0]_0 ),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_119 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_init_int_reg_0(\axi_last_V_reg_99_reg[0]_0 ),
        .ap_rst_n(ap_rst_n),
        .axi_last_2_lcssa_reg_162(axi_last_2_lcssa_reg_162),
        .axi_last_V_12_loc_fu_88(axi_last_V_12_loc_fu_88),
        .\axi_last_V_reg_99_reg[0] (\axi_last_V_reg_99_reg[0]_1 ),
        .\axi_last_V_reg_99_reg[0]_0 (\axi_last_V_reg_99_reg[0]_2 ),
        .eol_0_lcssa_reg_173(eol_0_lcssa_reg_173),
        .\eol_0_lcssa_reg_173_reg[0] (\eol_0_lcssa_reg_173_reg[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
endmodule

module design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
   (ap_done_cache,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out,
    \axi_last_V_12_loc_fu_88_reg[0] ,
    ap_done_cache_reg,
    ap_done_cache_reg_0,
    ap_clk,
    \axi_last_V_fu_48_reg[0]_0 ,
    axi_last_V_12_loc_fu_88,
    Q,
    axi_last_V_10_reg_142);
  output ap_done_cache;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out;
  output \axi_last_V_12_loc_fu_88_reg[0] ;
  input ap_done_cache_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input \axi_last_V_fu_48_reg[0]_0 ;
  input axi_last_V_12_loc_fu_88;
  input [1:0]Q;
  input axi_last_V_10_reg_142;

  wire [1:0]Q;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire axi_last_V_10_reg_142;
  wire axi_last_V_12_loc_fu_88;
  wire \axi_last_V_12_loc_fu_88_reg[0] ;
  wire \axi_last_V_fu_48_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out;

  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \axi_last_V_10_reg_142[0]_i_1 
       (.I0(axi_last_V_12_loc_fu_88),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(axi_last_V_10_reg_142),
        .O(\axi_last_V_12_loc_fu_88_reg[0] ));
  FDRE \axi_last_V_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_fu_48_reg[0]_0 ),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_118 flow_control_loop_pipe_sequential_init_U
       (.ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_done_cache_reg_0));
endmodule

module design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width
   (D,
    \axi_data_V_fu_90_reg[23]_0 ,
    \axi_data_V_fu_90_reg[23]_1 ,
    \eol_reg_161_reg[0]_0 ,
    \cmp8262_reg_391_reg[0] ,
    \eol_0_lcssa_reg_173_reg[0] ,
    s_axis_video_TREADY_int_regslice,
    E,
    \icmp_ln3060_reg_297_reg[0]_0 ,
    ap_clk,
    ap_done_cache_reg,
    s_axis_video_TVALID_int_regslice,
    sof_fu_112,
    ap_rst_n,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg,
    srcLayer0_full_n,
    Q,
    \axi_data_V_fu_90_reg[23]_2 ,
    \axi_data_V_fu_90_reg[23]_3 ,
    B_V_data_1_sel,
    axi_last_V_10_reg_142,
    B_V_data_1_payload_B,
    B_V_data_1_sel_1,
    B_V_data_1_payload_A,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0,
    \eol_0_lcssa_reg_173_reg[0]_0 ,
    \ap_CS_fsm_reg[6] ,
    icmp_ln3060_fu_201_p2_carry_0,
    CO,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0,
    eol_0_lcssa_reg_173,
    \B_V_data_1_state_reg[0] ,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_1 );
  output [1:0]D;
  output [23:0]\axi_data_V_fu_90_reg[23]_0 ;
  output [23:0]\axi_data_V_fu_90_reg[23]_1 ;
  output \eol_reg_161_reg[0]_0 ;
  output \cmp8262_reg_391_reg[0] ;
  output \eol_0_lcssa_reg_173_reg[0] ;
  output s_axis_video_TREADY_int_regslice;
  output [0:0]E;
  output \icmp_ln3060_reg_297_reg[0]_0 ;
  input ap_clk;
  input ap_done_cache_reg;
  input s_axis_video_TVALID_int_regslice;
  input sof_fu_112;
  input ap_rst_n;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg;
  input srcLayer0_full_n;
  input [23:0]Q;
  input [23:0]\axi_data_V_fu_90_reg[23]_2 ;
  input [23:0]\axi_data_V_fu_90_reg[23]_3 ;
  input B_V_data_1_sel;
  input axi_last_V_10_reg_142;
  input B_V_data_1_payload_B;
  input B_V_data_1_sel_1;
  input B_V_data_1_payload_A;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0;
  input [2:0]\eol_0_lcssa_reg_173_reg[0]_0 ;
  input \ap_CS_fsm_reg[6] ;
  input [9:0]icmp_ln3060_fu_201_p2_carry_0;
  input [0:0]CO;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0;
  input eol_0_lcssa_reg_173;
  input [0:0]\B_V_data_1_state_reg[0] ;
  input \B_V_data_1_state_reg[0]_0 ;
  input \B_V_data_1_state_reg[0]_1 ;

  wire B_V_data_1_payload_A;
  wire B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_1;
  wire [0:0]\B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [23:0]Q;
  wire \ap_CS_fsm[6]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire \axi_data_V_fu_90[23]_i_4_n_8 ;
  wire [23:0]\axi_data_V_fu_90_reg[23]_0 ;
  wire [23:0]\axi_data_V_fu_90_reg[23]_1 ;
  wire [23:0]\axi_data_V_fu_90_reg[23]_2 ;
  wire [23:0]\axi_data_V_fu_90_reg[23]_3 ;
  wire axi_last_V_10_reg_142;
  wire axi_last_V_fu_944_out;
  wire \axi_last_V_fu_94_reg_n_8_[0] ;
  wire \cmp8262_reg_391_reg[0] ;
  wire eol_0_lcssa_reg_173;
  wire \eol_0_lcssa_reg_173_reg[0] ;
  wire [2:0]\eol_0_lcssa_reg_173_reg[0]_0 ;
  wire \eol_reg_161_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out;
  wire icmp_ln3060_fu_201_p2;
  wire [9:0]icmp_ln3060_fu_201_p2_carry_0;
  wire icmp_ln3060_fu_201_p2_carry_n_10;
  wire icmp_ln3060_fu_201_p2_carry_n_11;
  wire icmp_ln3060_fu_201_p2_carry_n_9;
  wire \icmp_ln3060_reg_297_reg[0]_0 ;
  wire \icmp_ln3060_reg_297_reg_n_8_[0] ;
  wire [9:0]j_6_fu_207_p2;
  wire j_fu_86;
  wire \j_fu_86_reg_n_8_[0] ;
  wire \j_fu_86_reg_n_8_[1] ;
  wire \j_fu_86_reg_n_8_[2] ;
  wire \j_fu_86_reg_n_8_[3] ;
  wire \j_fu_86_reg_n_8_[4] ;
  wire \j_fu_86_reg_n_8_[5] ;
  wire \j_fu_86_reg_n_8_[6] ;
  wire \j_fu_86_reg_n_8_[7] ;
  wire \j_fu_86_reg_n_8_[8] ;
  wire \j_fu_86_reg_n_8_[9] ;
  wire [23:0]p_0_in;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_fu_112;
  wire srcLayer0_full_n;
  wire [3:0]NLW_icmp_ln3060_fu_201_p2_carry_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'hFD)) 
    \ap_CS_fsm[6]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln3060_reg_297_reg_n_8_[0] ),
        .I2(srcLayer0_full_n),
        .O(\ap_CS_fsm[6]_i_3_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[0]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [0]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[0]),
        .O(\axi_data_V_fu_90_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[10]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [10]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[10]),
        .O(\axi_data_V_fu_90_reg[23]_0 [10]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[11]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [11]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[11]),
        .O(\axi_data_V_fu_90_reg[23]_0 [11]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[12]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [12]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[12]),
        .O(\axi_data_V_fu_90_reg[23]_0 [12]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[13]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [13]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[13]),
        .O(\axi_data_V_fu_90_reg[23]_0 [13]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[14]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [14]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[14]),
        .O(\axi_data_V_fu_90_reg[23]_0 [14]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[15]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [15]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[15]),
        .O(\axi_data_V_fu_90_reg[23]_0 [15]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[16]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [16]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[16]),
        .O(\axi_data_V_fu_90_reg[23]_0 [16]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[17]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [17]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[17]),
        .O(\axi_data_V_fu_90_reg[23]_0 [17]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[18]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [18]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[18]),
        .O(\axi_data_V_fu_90_reg[23]_0 [18]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[19]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [19]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[19]),
        .O(\axi_data_V_fu_90_reg[23]_0 [19]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[1]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [1]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[1]),
        .O(\axi_data_V_fu_90_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[20]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [20]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[20]),
        .O(\axi_data_V_fu_90_reg[23]_0 [20]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[21]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [21]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[21]),
        .O(\axi_data_V_fu_90_reg[23]_0 [21]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[22]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [22]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[22]),
        .O(\axi_data_V_fu_90_reg[23]_0 [22]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[23]_i_2 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [23]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[23]),
        .O(\axi_data_V_fu_90_reg[23]_0 [23]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[2]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [2]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[2]),
        .O(\axi_data_V_fu_90_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[3]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [3]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[3]),
        .O(\axi_data_V_fu_90_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[4]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [4]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[4]),
        .O(\axi_data_V_fu_90_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[5]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [5]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[5]),
        .O(\axi_data_V_fu_90_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[6]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [6]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[6]),
        .O(\axi_data_V_fu_90_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[7]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [7]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[7]),
        .O(\axi_data_V_fu_90_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[8]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [8]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[8]),
        .O(\axi_data_V_fu_90_reg[23]_0 [8]));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_data_2_lcssa_reg_152[9]_i_1 
       (.I0(\axi_data_V_fu_90_reg[23]_1 [9]),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(Q[9]),
        .O(\axi_data_V_fu_90_reg[23]_0 [9]));
  LUT6 #(
    .INIT(64'h111111110F001111)) 
    \axi_data_V_fu_90[23]_i_4 
       (.I0(sof_fu_112),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out),
        .I2(\axi_last_V_fu_94_reg_n_8_[0] ),
        .I3(srcLayer0_full_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln3060_reg_297_reg_n_8_[0] ),
        .O(\axi_data_V_fu_90[23]_i_4_n_8 ));
  FDRE \axi_data_V_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[0]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [0]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[10]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [10]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[11]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [11]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[12]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [12]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[13]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [13]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[14]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [14]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[15]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [15]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[16]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [16]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[17]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [17]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[18]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [18]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[19]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [19]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[1]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [1]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[20]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [20]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[21]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [21]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[22]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [22]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[23]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [23]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[2]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [2]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[3]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [3]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[4]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [4]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[5]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [5]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[6]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [6]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[7]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [7]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[8]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [8]),
        .R(1'b0));
  FDRE \axi_data_V_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(p_0_in[9]),
        .Q(\axi_data_V_fu_90_reg[23]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAEAAAAAAA2AAAAAA)) 
    \axi_last_2_lcssa_reg_162[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out),
        .I1(\eol_0_lcssa_reg_173_reg[0]_0 [0]),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I5(axi_last_V_10_reg_142),
        .O(\eol_reg_161_reg[0]_0 ));
  FDRE \axi_last_V_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_944_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(\axi_last_V_fu_94_reg_n_8_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \eol_0_lcssa_reg_173[0]_i_1 
       (.I0(eol_0_lcssa_reg_173),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I2(\eol_0_lcssa_reg_173_reg[0]_0 [2]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(\eol_0_lcssa_reg_173_reg[0] ));
  FDRE \eol_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_117 flow_control_loop_pipe_sequential_init_U
       (.B_V_data_1_payload_A(B_V_data_1_payload_A),
        .B_V_data_1_payload_B(B_V_data_1_payload_B),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_1(B_V_data_1_sel_1),
        .\B_V_data_1_state_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_1 (\B_V_data_1_state_reg[0]_0 ),
        .\B_V_data_1_state_reg[0]_2 (\B_V_data_1_state_reg[0]_1 ),
        .CO(icmp_ln3060_fu_201_p2),
        .D(p_0_in),
        .E(axi_last_V_fu_944_out),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_39),
        .\ap_CS_fsm_reg[6] (\eol_0_lcssa_reg_173_reg[0]_0 [1:0]),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(D),
        .ap_done_cache_reg_1(ap_done_cache_reg),
        .ap_done_cache_reg_2(\icmp_ln3060_reg_297_reg_n_8_[0] ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .\axi_data_V_fu_90_reg[23] (\axi_data_V_fu_90_reg[23]_2 ),
        .\axi_data_V_fu_90_reg[23]_0 (\axi_data_V_fu_90_reg[23]_3 ),
        .axi_last_V_10_reg_142(axi_last_V_10_reg_142),
        .\axi_last_V_10_reg_142_reg[0] (flow_control_loop_pipe_sequential_init_U_n_34),
        .\axi_last_V_fu_94_reg[0] (\axi_data_V_fu_90[23]_i_4_n_8 ),
        .\cmp8262_reg_391_reg[0] (\cmp8262_reg_391_reg[0] ),
        .\eol_reg_161_reg[0] (\ap_CS_fsm[6]_i_3_n_8 ),
        .\eol_reg_161_reg[0]_0 (\axi_last_V_fu_94_reg_n_8_[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_55),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_2(CO),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out),
        .icmp_ln3060_fu_201_p2_carry(icmp_ln3060_fu_201_p2_carry_0),
        .\icmp_ln3060_reg_297_reg[0] (\icmp_ln3060_reg_297_reg[0]_0 ),
        .internal_full_n_reg(j_fu_86),
        .internal_full_n_reg_0(E),
        .\j_fu_86_reg[8] ({j_6_fu_207_p2[9:2],flow_control_loop_pipe_sequential_init_U_n_48,j_6_fu_207_p2[0]}),
        .\j_fu_86_reg[9] ({\j_fu_86_reg_n_8_[9] ,\j_fu_86_reg_n_8_[8] ,\j_fu_86_reg_n_8_[7] ,\j_fu_86_reg_n_8_[6] ,\j_fu_86_reg_n_8_[5] ,\j_fu_86_reg_n_8_[4] ,\j_fu_86_reg_n_8_[3] ,\j_fu_86_reg_n_8_[2] ,\j_fu_86_reg_n_8_[1] ,\j_fu_86_reg_n_8_[0] }),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_fu_112(sof_fu_112),
        .srcLayer0_full_n(srcLayer0_full_n));
  CARRY4 icmp_ln3060_fu_201_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln3060_fu_201_p2,icmp_ln3060_fu_201_p2_carry_n_9,icmp_ln3060_fu_201_p2_carry_n_10,icmp_ln3060_fu_201_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln3060_fu_201_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53}));
  FDRE \icmp_ln3060_reg_297_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(\icmp_ln3060_reg_297_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \j_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_86),
        .D(j_6_fu_207_p2[0]),
        .Q(\j_fu_86_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \j_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_86),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\j_fu_86_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \j_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_86),
        .D(j_6_fu_207_p2[2]),
        .Q(\j_fu_86_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \j_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_86),
        .D(j_6_fu_207_p2[3]),
        .Q(\j_fu_86_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \j_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_86),
        .D(j_6_fu_207_p2[4]),
        .Q(\j_fu_86_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \j_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_86),
        .D(j_6_fu_207_p2[5]),
        .Q(\j_fu_86_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \j_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_86),
        .D(j_6_fu_207_p2[6]),
        .Q(\j_fu_86_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \j_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_86),
        .D(j_6_fu_207_p2[7]),
        .Q(\j_fu_86_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \j_fu_86_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_86),
        .D(j_6_fu_207_p2[8]),
        .Q(\j_fu_86_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \j_fu_86_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_86),
        .D(j_6_fu_207_p2[9]),
        .Q(\j_fu_86_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
endmodule

module design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream
   (ap_done_cache_0,
    ap_rst_n_0,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out,
    start_once_reg,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0,
    axi_last_V_2_reg_192,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg_0,
    Q,
    AXIvideoAlpha2MultiPixStream_U0_ap_ready,
    \axi_data_V_2_fu_118_reg[31]_0 ,
    \axi_data_V_fu_98_reg[31] ,
    SR,
    \ap_CS_fsm_reg[8]_0 ,
    ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_reg,
    s_axis_video1_TREADY_int_regslice,
    internal_empty_n_reg,
    ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    E,
    mOutPtr110_out,
    internal_full_n_reg,
    shiftReg_ce,
    mOutPtr110_out_0,
    internal_full_n_reg_0,
    \axi_data_2_lcssa_i_reg_202_reg[31]_0 ,
    \axi_last_V_fu_102_reg[0] ,
    ap_clk,
    ap_done_cache_reg,
    \axi_last_V_fu_48_reg[0] ,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_1,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    ap_done_reg1,
    s_axis_video1_TVALID_int_regslice,
    srcLayer1_full_n,
    srcLayer1Alpha_full_n,
    s_axis_video1_TLAST_int_regslice,
    start_once_reg_reg_2,
    ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready,
    grp_VMixHlsDataFlowFunction_fu_398_ap_ready,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg,
    \B_V_data_1_state_reg[0] ,
    srcLayer1_empty_n,
    v_mix_420_to_422_false_1_U0_srcLayer1_read,
    start_for_v_mix_420_to_422_false_1_U0_full_n,
    start_for_v_mix_upsample_alpha_false_U0_full_n,
    v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read,
    srcLayer1Alpha_empty_n,
    \d_read_reg_22_reg[9] ,
    \axi_data_V_2_fu_118_reg[31]_1 ,
    \axi_data_V_fu_98_reg[31]_0 ,
    \d_read_reg_22_reg[9]_0 );
  output ap_done_cache_0;
  output ap_rst_n_0;
  output grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out;
  output start_once_reg;
  output grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0;
  output axi_last_V_2_reg_192;
  output grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg_0;
  output [0:0]Q;
  output AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  output [31:0]\axi_data_V_2_fu_118_reg[31]_0 ;
  output [31:0]\axi_data_V_fu_98_reg[31] ;
  output [0:0]SR;
  output \ap_CS_fsm_reg[8]_0 ;
  output ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_reg;
  output s_axis_video1_TREADY_int_regslice;
  output internal_empty_n_reg;
  output ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  output start_once_reg_reg_0;
  output start_once_reg_reg_1;
  output [0:0]E;
  output mOutPtr110_out;
  output internal_full_n_reg;
  output shiftReg_ce;
  output mOutPtr110_out_0;
  output internal_full_n_reg_0;
  output [31:0]\axi_data_2_lcssa_i_reg_202_reg[31]_0 ;
  input \axi_last_V_fu_102_reg[0] ;
  input ap_clk;
  input ap_done_cache_reg;
  input \axi_last_V_fu_48_reg[0] ;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_1;
  input ap_rst_n;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[5]_0 ;
  input ap_done_reg1;
  input s_axis_video1_TVALID_int_regslice;
  input srcLayer1_full_n;
  input srcLayer1Alpha_full_n;
  input s_axis_video1_TLAST_int_regslice;
  input start_once_reg_reg_2;
  input ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  input [0:0]\B_V_data_1_state_reg[0] ;
  input srcLayer1_empty_n;
  input v_mix_420_to_422_false_1_U0_srcLayer1_read;
  input start_for_v_mix_420_to_422_false_1_U0_full_n;
  input start_for_v_mix_upsample_alpha_false_U0_full_n;
  input v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;
  input srcLayer1Alpha_empty_n;
  input [9:0]\d_read_reg_22_reg[9] ;
  input [31:0]\axi_data_V_2_fu_118_reg[31]_1 ;
  input [31:0]\axi_data_V_fu_98_reg[31]_0 ;
  input [9:0]\d_read_reg_22_reg[9]_0 ;

  wire AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  wire \B_V_data_1_state[1]_i_3_n_8 ;
  wire [0:0]\B_V_data_1_state_reg[0] ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[5]_i_4_n_8 ;
  wire \ap_CS_fsm[5]_i_5_n_8 ;
  wire \ap_CS_fsm[5]_i_6_n_8 ;
  wire \ap_CS_fsm[5]_i_7_n_8 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_done_cache_0;
  wire ap_done_cache_reg;
  wire ap_done_reg1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_reg;
  wire \axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ;
  wire [31:0]\axi_data_2_lcssa_i_reg_202_reg[31]_0 ;
  wire [31:0]\axi_data_V_2_fu_118_reg[31]_0 ;
  wire [31:0]\axi_data_V_2_fu_118_reg[31]_1 ;
  wire [31:0]\axi_data_V_fu_98_reg[31] ;
  wire [31:0]\axi_data_V_fu_98_reg[31]_0 ;
  wire axi_last_2_lcssa_i_reg_212;
  wire axi_last_V_2_reg_192;
  wire axi_last_V_5_loc_fu_98;
  wire \axi_last_V_fu_102_reg[0] ;
  wire \axi_last_V_fu_48_reg[0] ;
  wire \cmp8377_i_reg_451[0]_i_1_n_8 ;
  wire \cmp8377_i_reg_451[0]_i_2_n_8 ;
  wire \cmp8377_i_reg_451[0]_i_3_n_8 ;
  wire \cmp8377_i_reg_451_reg_n_8_[0] ;
  wire [9:0]cols_reg_421;
  wire [9:0]d_read_reg_22;
  wire [9:0]\d_read_reg_22_reg[9] ;
  wire [9:0]\d_read_reg_22_reg[9]_0 ;
  wire eol_0_lcssa_i_reg_223;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_13;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_14;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_1;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_n_12;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg_0;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_12;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_13;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_14;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_15;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_16;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_17;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_18;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_19;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_20;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_21;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_22;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_23;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_24;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_25;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_26;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_27;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_28;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_29;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_30;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_31;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_32;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_33;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_34;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_35;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_36;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_37;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_38;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_39;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_40;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_41;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_42;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_43;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_44;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_77;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_78;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  wire grp_reg_unsigned_short_s_fu_324_n_10;
  wire grp_reg_unsigned_short_s_fu_324_n_11;
  wire grp_reg_unsigned_short_s_fu_324_n_12;
  wire grp_reg_unsigned_short_s_fu_324_n_13;
  wire grp_reg_unsigned_short_s_fu_324_n_14;
  wire grp_reg_unsigned_short_s_fu_324_n_15;
  wire grp_reg_unsigned_short_s_fu_324_n_16;
  wire grp_reg_unsigned_short_s_fu_324_n_17;
  wire grp_reg_unsigned_short_s_fu_324_n_8;
  wire grp_reg_unsigned_short_s_fu_324_n_9;
  wire [9:0]i_5_fu_360_p2;
  wire [9:0]i_5_reg_461;
  wire i_5_reg_4610;
  wire \i_5_reg_461[4]_i_1_n_8 ;
  wire \i_5_reg_461[9]_i_3_n_8 ;
  wire [9:0]i_fu_114;
  wire icmp_ln2956_fu_355_p2;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire [9:0]rows_reg_416;
  wire s_axis_video1_TLAST_int_regslice;
  wire s_axis_video1_TREADY_int_regslice;
  wire s_axis_video1_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_fu_122;
  wire \sof_fu_122[0]_i_1_n_8 ;
  wire srcLayer1Alpha_empty_n;
  wire srcLayer1Alpha_full_n;
  wire srcLayer1_empty_n;
  wire srcLayer1_full_n;
  wire start_for_v_mix_420_to_422_false_1_U0_full_n;
  wire start_for_v_mix_upsample_alpha_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__3_n_8;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire start_once_reg_reg_2;
  wire v_mix_420_to_422_false_1_U0_srcLayer1_read;
  wire v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(ap_CS_fsm_state3),
        .I1(s_axis_video1_TVALID_int_regslice),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0),
        .O(\B_V_data_1_state[1]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(icmp_ln2956_fu_355_p2),
        .I2(ap_CS_fsm_state5),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(Q),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(rows_reg_416[9]),
        .I1(i_fu_114[9]),
        .O(\ap_CS_fsm[5]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(i_fu_114[6]),
        .I1(rows_reg_416[6]),
        .I2(i_fu_114[7]),
        .I3(rows_reg_416[7]),
        .I4(rows_reg_416[8]),
        .I5(i_fu_114[8]),
        .O(\ap_CS_fsm[5]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(rows_reg_416[4]),
        .I1(i_fu_114[4]),
        .I2(i_fu_114[5]),
        .I3(rows_reg_416[5]),
        .I4(i_fu_114[3]),
        .I5(rows_reg_416[3]),
        .O(\ap_CS_fsm[5]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(i_fu_114[2]),
        .I1(rows_reg_416[2]),
        .I2(i_fu_114[0]),
        .I3(rows_reg_416[0]),
        .I4(rows_reg_416[1]),
        .I5(i_fu_114[1]),
        .O(\ap_CS_fsm[5]_i_7_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[6]_i_2__0 
       (.I0(\cmp8377_i_reg_451_reg_n_8_[0] ),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_CS_fsm_state5),
        .I3(icmp_ln2956_fu_355_p2),
        .O(ap_NS_fsm15_out));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_0));
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(1'b0),
        .CO({icmp_ln2956_fu_355_p2,\ap_CS_fsm_reg[5]_i_2_n_9 ,\ap_CS_fsm_reg[5]_i_2_n_10 ,\ap_CS_fsm_reg[5]_i_2_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_4_n_8 ,\ap_CS_fsm[5]_i_5_n_8 ,\ap_CS_fsm[5]_i_6_n_8 ,\ap_CS_fsm[5]_i_7_n_8 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ap_done_reg_i_3
       (.I0(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(icmp_ln2956_fu_355_p2),
        .I3(ap_CS_fsm_state5),
        .O(ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_i_1
       (.I0(AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .I1(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .I4(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .O(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_i_2
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln2956_fu_355_p2),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .O(AXIvideoAlpha2MultiPixStream_U0_ap_ready));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    \axi_data_2_lcssa_i_reg_202[31]_i_1 
       (.I0(icmp_ln2956_fu_355_p2),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(\cmp8377_i_reg_451_reg_n_8_[0] ),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_44),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_34),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_33),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_32),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_31),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_30),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_29),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_28),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_27),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_26),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_25),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_43),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_24),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_23),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_22),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_21),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[24] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_20),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[25] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_19),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[26] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_18),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[27] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_17),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[28] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_16),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[29] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_15),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_42),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[30] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_14),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[31] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_13),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_41),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_40),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_39),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_38),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_37),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_36),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_2_lcssa_i_reg_202_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_35),
        .Q(\axi_data_2_lcssa_i_reg_202_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_data_V_2_fu_118[31]_i_3 
       (.I0(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0),
        .I1(s_axis_video1_TVALID_int_regslice),
        .O(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld));
  FDRE \axi_data_V_2_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [0]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [10]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [11]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [12]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [13]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [14]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [15]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [16]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [17]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [18]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [19]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [1]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [20]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [21]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [22]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [23]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[24] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [24]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[25] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [25]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[26] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [26]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[27] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [27]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[28] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [28]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[29] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [29]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [2]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[30] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [30]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[31] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [31]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [3]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [4]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [5]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [6]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [7]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [8]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_V_2_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .D(\axi_data_V_2_fu_118_reg[31]_1 [9]),
        .Q(\axi_data_V_2_fu_118_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \axi_last_2_lcssa_i_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_2_lcssa_i_reg_202[31]_i_1_n_8 ),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_12),
        .Q(axi_last_2_lcssa_i_reg_212),
        .R(1'b0));
  FDRE \axi_last_V_2_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_n_12),
        .Q(axi_last_V_2_reg_192),
        .R(1'b0));
  FDRE \axi_last_V_5_loc_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_13),
        .Q(axi_last_V_5_loc_fu_98),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \cmp8377_i_reg_451[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\cmp8377_i_reg_451_reg_n_8_[0] ),
        .I2(\cmp8377_i_reg_451[0]_i_2_n_8 ),
        .I3(cols_reg_421[1]),
        .I4(cols_reg_421[5]),
        .I5(cols_reg_421[2]),
        .O(\cmp8377_i_reg_451[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \cmp8377_i_reg_451[0]_i_2 
       (.I0(cols_reg_421[4]),
        .I1(ap_CS_fsm_state4),
        .I2(cols_reg_421[8]),
        .I3(cols_reg_421[9]),
        .I4(\cmp8377_i_reg_451[0]_i_3_n_8 ),
        .O(\cmp8377_i_reg_451[0]_i_2_n_8 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp8377_i_reg_451[0]_i_3 
       (.I0(cols_reg_421[6]),
        .I1(cols_reg_421[3]),
        .I2(cols_reg_421[7]),
        .I3(cols_reg_421[0]),
        .O(\cmp8377_i_reg_451[0]_i_3_n_8 ));
  FDRE \cmp8377_i_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp8377_i_reg_451[0]_i_1_n_8 ),
        .Q(\cmp8377_i_reg_451_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \cols_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_324_n_17),
        .Q(cols_reg_421[0]),
        .R(1'b0));
  FDRE \cols_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_324_n_16),
        .Q(cols_reg_421[1]),
        .R(1'b0));
  FDRE \cols_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_324_n_15),
        .Q(cols_reg_421[2]),
        .R(1'b0));
  FDRE \cols_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_324_n_14),
        .Q(cols_reg_421[3]),
        .R(1'b0));
  FDRE \cols_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_324_n_13),
        .Q(cols_reg_421[4]),
        .R(1'b0));
  FDRE \cols_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_324_n_12),
        .Q(cols_reg_421[5]),
        .R(1'b0));
  FDRE \cols_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_324_n_11),
        .Q(cols_reg_421[6]),
        .R(1'b0));
  FDRE \cols_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_324_n_10),
        .Q(cols_reg_421[7]),
        .R(1'b0));
  FDRE \cols_reg_421_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_324_n_9),
        .Q(cols_reg_421[8]),
        .R(1'b0));
  FDRE \cols_reg_421_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_324_n_8),
        .Q(cols_reg_421[9]),
        .R(1'b0));
  FDRE \eol_0_lcssa_i_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_78),
        .Q(eol_0_lcssa_i_reg_223),
        .R(1'b0));
  design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284
       (.D(ap_NS_fsm[9:8]),
        .E(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_8),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[7] (grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_14),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst_n_0),
        .ap_rst_n(ap_rst_n),
        .axi_last_2_lcssa_i_reg_212(axi_last_2_lcssa_i_reg_212),
        .axi_last_V_5_loc_fu_98(axi_last_V_5_loc_fu_98),
        .\axi_last_V_5_reg_99_reg[0]_0 (grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_13),
        .eol_0_lcssa_i_reg_223(eol_0_lcssa_i_reg_223),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .s_axis_video1_TVALID_int_regslice(s_axis_video1_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_n_14),
        .Q(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .R(ap_rst_n_0));
  design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235
       (.D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[3] (grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0),
        .ap_clk(ap_clk),
        .ap_done_cache_0(ap_done_cache_0),
        .ap_done_cache_reg(ap_rst_n_0),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_reg1(ap_done_reg1),
        .axi_last_V_2_reg_192(axi_last_V_2_reg_192),
        .axi_last_V_5_loc_fu_98(axi_last_V_5_loc_fu_98),
        .\axi_last_V_5_loc_fu_98_reg[0] (grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_n_12),
        .\axi_last_V_fu_48_reg[0]_0 (\axi_last_V_fu_48_reg[0] ),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_1),
        .Q(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0),
        .R(ap_rst_n_0));
  design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255
       (.\B_V_data_1_state_reg[0] (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state[1]_i_3_n_8 ),
        .CO(icmp_ln2956_fu_355_p2),
        .D(ap_NS_fsm[6:5]),
        .E(E),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[4] (grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_77),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_0 (\cmp8377_i_reg_451_reg_n_8_[0] ),
        .ap_NS_fsm15_out(ap_NS_fsm15_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\axi_data_2_lcssa_i_reg_202_reg[31] (\axi_data_V_2_fu_118_reg[31]_0 ),
        .\axi_data_V_2_fu_118_reg[31] ({grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_13,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_14,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_15,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_16,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_17,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_18,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_19,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_20,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_21,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_22,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_23,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_24,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_25,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_26,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_27,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_28,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_29,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_30,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_31,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_32,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_33,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_34,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_35,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_36,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_37,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_38,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_39,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_40,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_41,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_42,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_43,grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_44}),
        .\axi_data_V_fu_98_reg[31]_0 (\axi_data_V_fu_98_reg[31] ),
        .\axi_data_V_fu_98_reg[31]_1 (\axi_data_V_fu_98_reg[31]_0 ),
        .axi_last_V_2_reg_192(axi_last_V_2_reg_192),
        .\axi_last_V_2_reg_192_reg[0] (grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_12),
        .\axi_last_V_fu_102_reg[0]_0 (\axi_last_V_fu_102_reg[0] ),
        .eol_0_lcssa_i_reg_223(eol_0_lcssa_i_reg_223),
        .\eol_0_lcssa_i_reg_223_reg[0] (grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_78),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg_0),
        .icmp_ln2960_fu_216_p2_carry_0(cols_reg_421),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .mOutPtr110_out(mOutPtr110_out),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TVALID_int_regslice(s_axis_video1_TVALID_int_regslice),
        .shiftReg_ce(shiftReg_ce),
        .sof_fu_122(sof_fu_122),
        .srcLayer1Alpha_empty_n(srcLayer1Alpha_empty_n),
        .srcLayer1Alpha_full_n(srcLayer1Alpha_full_n),
        .srcLayer1_empty_n(srcLayer1_empty_n),
        .srcLayer1_full_n(srcLayer1_full_n),
        .v_mix_420_to_422_false_1_U0_srcLayer1_read(v_mix_420_to_422_false_1_U0_srcLayer1_read),
        .v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read(v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_n_77),
        .Q(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .R(ap_rst_n_0));
  design_1_v_mix_0_0_reg_unsigned_short_s_112 grp_reg_unsigned_short_s_fu_318
       (.Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[9]_0 (\d_read_reg_22_reg[9]_0 ));
  design_1_v_mix_0_0_reg_unsigned_short_s_113 grp_reg_unsigned_short_s_fu_324
       (.Q({grp_reg_unsigned_short_s_fu_324_n_8,grp_reg_unsigned_short_s_fu_324_n_9,grp_reg_unsigned_short_s_fu_324_n_10,grp_reg_unsigned_short_s_fu_324_n_11,grp_reg_unsigned_short_s_fu_324_n_12,grp_reg_unsigned_short_s_fu_324_n_13,grp_reg_unsigned_short_s_fu_324_n_14,grp_reg_unsigned_short_s_fu_324_n_15,grp_reg_unsigned_short_s_fu_324_n_16,grp_reg_unsigned_short_s_fu_324_n_17}),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[9]_0 (\d_read_reg_22_reg[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_5_reg_461[0]_i_1 
       (.I0(i_fu_114[0]),
        .O(i_5_fu_360_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_5_reg_461[1]_i_1 
       (.I0(i_fu_114[0]),
        .I1(i_fu_114[1]),
        .O(i_5_fu_360_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_5_reg_461[2]_i_1 
       (.I0(i_fu_114[2]),
        .I1(i_fu_114[0]),
        .I2(i_fu_114[1]),
        .O(i_5_fu_360_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_5_reg_461[3]_i_1 
       (.I0(i_fu_114[3]),
        .I1(i_fu_114[1]),
        .I2(i_fu_114[0]),
        .I3(i_fu_114[2]),
        .O(i_5_fu_360_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_5_reg_461[4]_i_1 
       (.I0(i_fu_114[4]),
        .I1(i_fu_114[3]),
        .I2(i_fu_114[1]),
        .I3(i_fu_114[0]),
        .I4(i_fu_114[2]),
        .O(\i_5_reg_461[4]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_5_reg_461[5]_i_1 
       (.I0(i_fu_114[5]),
        .I1(i_fu_114[3]),
        .I2(i_fu_114[1]),
        .I3(i_fu_114[0]),
        .I4(i_fu_114[2]),
        .I5(i_fu_114[4]),
        .O(i_5_fu_360_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_5_reg_461[6]_i_1 
       (.I0(i_fu_114[6]),
        .I1(\i_5_reg_461[9]_i_3_n_8 ),
        .O(i_5_fu_360_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \i_5_reg_461[7]_i_1 
       (.I0(\i_5_reg_461[9]_i_3_n_8 ),
        .I1(i_fu_114[6]),
        .I2(i_fu_114[7]),
        .O(i_5_fu_360_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_5_reg_461[8]_i_1 
       (.I0(i_fu_114[8]),
        .I1(\i_5_reg_461[9]_i_3_n_8 ),
        .I2(i_fu_114[6]),
        .I3(i_fu_114[7]),
        .O(i_5_fu_360_p2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_5_reg_461[9]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_CS_fsm_state5),
        .O(i_5_reg_4610));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_5_reg_461[9]_i_2 
       (.I0(i_fu_114[9]),
        .I1(i_fu_114[7]),
        .I2(i_fu_114[6]),
        .I3(\i_5_reg_461[9]_i_3_n_8 ),
        .I4(i_fu_114[8]),
        .O(i_5_fu_360_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_5_reg_461[9]_i_3 
       (.I0(i_fu_114[4]),
        .I1(i_fu_114[2]),
        .I2(i_fu_114[0]),
        .I3(i_fu_114[1]),
        .I4(i_fu_114[3]),
        .I5(i_fu_114[5]),
        .O(\i_5_reg_461[9]_i_3_n_8 ));
  FDRE \i_5_reg_461_reg[0] 
       (.C(ap_clk),
        .CE(i_5_reg_4610),
        .D(i_5_fu_360_p2[0]),
        .Q(i_5_reg_461[0]),
        .R(1'b0));
  FDRE \i_5_reg_461_reg[1] 
       (.C(ap_clk),
        .CE(i_5_reg_4610),
        .D(i_5_fu_360_p2[1]),
        .Q(i_5_reg_461[1]),
        .R(1'b0));
  FDRE \i_5_reg_461_reg[2] 
       (.C(ap_clk),
        .CE(i_5_reg_4610),
        .D(i_5_fu_360_p2[2]),
        .Q(i_5_reg_461[2]),
        .R(1'b0));
  FDRE \i_5_reg_461_reg[3] 
       (.C(ap_clk),
        .CE(i_5_reg_4610),
        .D(i_5_fu_360_p2[3]),
        .Q(i_5_reg_461[3]),
        .R(1'b0));
  FDRE \i_5_reg_461_reg[4] 
       (.C(ap_clk),
        .CE(i_5_reg_4610),
        .D(\i_5_reg_461[4]_i_1_n_8 ),
        .Q(i_5_reg_461[4]),
        .R(1'b0));
  FDRE \i_5_reg_461_reg[5] 
       (.C(ap_clk),
        .CE(i_5_reg_4610),
        .D(i_5_fu_360_p2[5]),
        .Q(i_5_reg_461[5]),
        .R(1'b0));
  FDRE \i_5_reg_461_reg[6] 
       (.C(ap_clk),
        .CE(i_5_reg_4610),
        .D(i_5_fu_360_p2[6]),
        .Q(i_5_reg_461[6]),
        .R(1'b0));
  FDRE \i_5_reg_461_reg[7] 
       (.C(ap_clk),
        .CE(i_5_reg_4610),
        .D(i_5_fu_360_p2[7]),
        .Q(i_5_reg_461[7]),
        .R(1'b0));
  FDRE \i_5_reg_461_reg[8] 
       (.C(ap_clk),
        .CE(i_5_reg_4610),
        .D(i_5_fu_360_p2[8]),
        .Q(i_5_reg_461[8]),
        .R(1'b0));
  FDRE \i_5_reg_461_reg[9] 
       (.C(ap_clk),
        .CE(i_5_reg_4610),
        .D(i_5_fu_360_p2[9]),
        .Q(i_5_reg_461[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_114[9]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_CS_fsm_state2),
        .O(SR));
  FDRE \i_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_5_reg_461[0]),
        .Q(i_fu_114[0]),
        .R(SR));
  FDRE \i_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_5_reg_461[1]),
        .Q(i_fu_114[1]),
        .R(SR));
  FDRE \i_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_5_reg_461[2]),
        .Q(i_fu_114[2]),
        .R(SR));
  FDRE \i_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_5_reg_461[3]),
        .Q(i_fu_114[3]),
        .R(SR));
  FDRE \i_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_5_reg_461[4]),
        .Q(i_fu_114[4]),
        .R(SR));
  FDRE \i_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_5_reg_461[5]),
        .Q(i_fu_114[5]),
        .R(SR));
  FDRE \i_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_5_reg_461[6]),
        .Q(i_fu_114[6]),
        .R(SR));
  FDRE \i_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_5_reg_461[7]),
        .Q(i_fu_114[7]),
        .R(SR));
  FDRE \i_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_5_reg_461[8]),
        .Q(i_fu_114[8]),
        .R(SR));
  FDRE \i_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_5_reg_461[9]),
        .Q(i_fu_114[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mOutPtr[0]_i_2__8 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .I2(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .I3(start_for_v_mix_420_to_422_false_1_U0_full_n),
        .I4(start_for_v_mix_upsample_alpha_false_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mOutPtr[1]_i_2__22 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .I2(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .I3(start_for_v_mix_upsample_alpha_false_U0_full_n),
        .I4(start_for_v_mix_420_to_422_false_1_U0_full_n),
        .O(start_once_reg_reg_1));
  FDRE \rows_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_416[0]),
        .R(1'b0));
  FDRE \rows_reg_416_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_416[1]),
        .R(1'b0));
  FDRE \rows_reg_416_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_416[2]),
        .R(1'b0));
  FDRE \rows_reg_416_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_416[3]),
        .R(1'b0));
  FDRE \rows_reg_416_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_416[4]),
        .R(1'b0));
  FDRE \rows_reg_416_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_416[5]),
        .R(1'b0));
  FDRE \rows_reg_416_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_416[6]),
        .R(1'b0));
  FDRE \rows_reg_416_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_416[7]),
        .R(1'b0));
  FDRE \rows_reg_416_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_416[8]),
        .R(1'b0));
  FDRE \rows_reg_416_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_416[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \sof_fu_122[0]_i_1 
       (.I0(sof_fu_122),
        .I1(\cmp8377_i_reg_451_reg_n_8_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state2),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(\sof_fu_122[0]_i_1_n_8 ));
  FDRE \sof_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_122[0]_i_1_n_8 ),
        .Q(sof_fu_122),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2F2F2F00)) 
    start_once_reg_i_1__3
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(icmp_ln2956_fu_355_p2),
        .I2(ap_CS_fsm_state5),
        .I3(start_once_reg_reg_2),
        .I4(start_once_reg),
        .O(start_once_reg_i_1__3_n_8));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__3_n_8),
        .Q(start_once_reg),
        .R(ap_rst_n_0));
endmodule

module design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol
   (E,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY,
    D,
    \ap_CS_fsm_reg[8] ,
    \axi_last_V_5_reg_99_reg[0]_0 ,
    \ap_CS_fsm_reg[7] ,
    ap_done_cache_reg,
    ap_clk,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld,
    Q,
    s_axis_video1_TVALID_int_regslice,
    eol_0_lcssa_i_reg_223,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg,
    ap_rst_n,
    s_axis_video1_TLAST_int_regslice,
    axi_last_2_lcssa_i_reg_212,
    axi_last_V_5_loc_fu_98);
  output [0:0]E;
  output grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY;
  output [1:0]D;
  output \ap_CS_fsm_reg[8] ;
  output \axi_last_V_5_reg_99_reg[0]_0 ;
  output \ap_CS_fsm_reg[7] ;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld;
  input [2:0]Q;
  input s_axis_video1_TVALID_int_regslice;
  input eol_0_lcssa_i_reg_223;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg;
  input ap_rst_n;
  input s_axis_video1_TLAST_int_regslice;
  input axi_last_2_lcssa_i_reg_212;
  input axi_last_V_5_loc_fu_98;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire axi_last_2_lcssa_i_reg_212;
  wire axi_last_V_5_loc_fu_98;
  wire \axi_last_V_5_reg_99_reg[0]_0 ;
  wire eol_0_lcssa_i_reg_223;
  wire eol_2_reg_110;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld;
  wire s_axis_video1_TLAST_int_regslice;
  wire s_axis_video1_TVALID_int_regslice;

  FDRE \axi_last_V_5_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(eol_2_reg_110),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_116 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (flow_control_loop_pipe_sequential_init_U_n_13),
        .D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .axi_last_2_lcssa_i_reg_212(axi_last_2_lcssa_i_reg_212),
        .axi_last_V_5_loc_fu_98(axi_last_V_5_loc_fu_98),
        .\axi_last_V_5_reg_99_reg[0] (\axi_last_V_5_reg_99_reg[0]_0 ),
        .eol_0_lcssa_i_reg_223(eol_0_lcssa_i_reg_223),
        .eol_2_reg_110(eol_2_reg_110),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .s_axis_video1_TVALID_int_regslice(s_axis_video1_TVALID_int_regslice));
endmodule

module design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start
   (ap_done_cache_0,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out,
    D,
    \axi_last_V_5_loc_fu_98_reg[0] ,
    ap_done_cache_reg,
    ap_done_cache_reg_0,
    ap_clk,
    \axi_last_V_fu_48_reg[0]_0 ,
    Q,
    \ap_CS_fsm_reg[2] ,
    ap_done_reg1,
    \ap_CS_fsm_reg[3] ,
    axi_last_V_5_loc_fu_98,
    axi_last_V_2_reg_192);
  output ap_done_cache_0;
  output grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out;
  output [1:0]D;
  output \axi_last_V_5_loc_fu_98_reg[0] ;
  input ap_done_cache_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input \axi_last_V_fu_48_reg[0]_0 ;
  input [3:0]Q;
  input \ap_CS_fsm_reg[2] ;
  input ap_done_reg1;
  input \ap_CS_fsm_reg[3] ;
  input axi_last_V_5_loc_fu_98;
  input axi_last_V_2_reg_192;

  wire [1:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache_0;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire axi_last_V_2_reg_192;
  wire axi_last_V_5_loc_fu_98;
  wire \axi_last_V_5_loc_fu_98_reg[0] ;
  wire \axi_last_V_fu_48_reg[0]_0 ;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out;

  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \axi_last_V_2_reg_192[0]_i_1 
       (.I0(axi_last_V_5_loc_fu_98),
        .I1(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(axi_last_V_2_reg_192),
        .O(\axi_last_V_5_loc_fu_98_reg[0] ));
  FDRE \axi_last_V_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_fu_48_reg[0]_0 ),
        .Q(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_115 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_cache_0(ap_done_cache_0),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_done_cache_reg_0),
        .ap_done_reg1(ap_done_reg1));
endmodule

module design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width
   (ap_rst_n_0,
    D,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg,
    \axi_last_V_2_reg_192_reg[0] ,
    \axi_data_V_2_fu_118_reg[31] ,
    \axi_data_V_fu_98_reg[31]_0 ,
    \ap_CS_fsm_reg[4] ,
    \eol_0_lcssa_i_reg_223_reg[0] ,
    s_axis_video1_TREADY_int_regslice,
    internal_empty_n_reg,
    E,
    mOutPtr110_out,
    internal_full_n_reg,
    shiftReg_ce,
    mOutPtr110_out_0,
    internal_full_n_reg_0,
    \axi_last_V_fu_102_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg,
    CO,
    Q,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    ap_NS_fsm15_out,
    s_axis_video1_TVALID_int_regslice,
    srcLayer1_full_n,
    srcLayer1Alpha_full_n,
    sof_fu_122,
    icmp_ln2960_fu_216_p2_carry_0,
    axi_last_V_2_reg_192,
    \axi_data_2_lcssa_i_reg_202_reg[31] ,
    eol_0_lcssa_i_reg_223,
    \B_V_data_1_state_reg[0] ,
    \B_V_data_1_state_reg[0]_0 ,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY,
    srcLayer1_empty_n,
    v_mix_420_to_422_false_1_U0_srcLayer1_read,
    v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read,
    srcLayer1Alpha_empty_n,
    \axi_data_V_fu_98_reg[31]_1 );
  output ap_rst_n_0;
  output [1:0]D;
  output grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg;
  output \axi_last_V_2_reg_192_reg[0] ;
  output [31:0]\axi_data_V_2_fu_118_reg[31] ;
  output [31:0]\axi_data_V_fu_98_reg[31]_0 ;
  output \ap_CS_fsm_reg[4] ;
  output \eol_0_lcssa_i_reg_223_reg[0] ;
  output s_axis_video1_TREADY_int_regslice;
  output internal_empty_n_reg;
  output [0:0]E;
  output mOutPtr110_out;
  output internal_full_n_reg;
  output shiftReg_ce;
  output mOutPtr110_out_0;
  output internal_full_n_reg_0;
  input \axi_last_V_fu_102_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg;
  input [0:0]CO;
  input [3:0]Q;
  input \ap_CS_fsm_reg[5] ;
  input \ap_CS_fsm_reg[5]_0 ;
  input ap_NS_fsm15_out;
  input s_axis_video1_TVALID_int_regslice;
  input srcLayer1_full_n;
  input srcLayer1Alpha_full_n;
  input sof_fu_122;
  input [9:0]icmp_ln2960_fu_216_p2_carry_0;
  input axi_last_V_2_reg_192;
  input [31:0]\axi_data_2_lcssa_i_reg_202_reg[31] ;
  input eol_0_lcssa_i_reg_223;
  input [0:0]\B_V_data_1_state_reg[0] ;
  input \B_V_data_1_state_reg[0]_0 ;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY;
  input srcLayer1_empty_n;
  input v_mix_420_to_422_false_1_U0_srcLayer1_read;
  input v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;
  input srcLayer1Alpha_empty_n;
  input [31:0]\axi_data_V_fu_98_reg[31]_1 ;

  wire [0:0]\B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [31:0]\axi_data_2_lcssa_i_reg_202_reg[31] ;
  wire [31:0]\axi_data_V_2_fu_118_reg[31] ;
  wire \axi_data_V_fu_98[31]_i_4_n_8 ;
  wire [31:0]\axi_data_V_fu_98_reg[31]_0 ;
  wire [31:0]\axi_data_V_fu_98_reg[31]_1 ;
  wire axi_last_V_2_reg_192;
  wire \axi_last_V_2_reg_192_reg[0] ;
  wire axi_last_V_fu_1024_out;
  wire \axi_last_V_fu_102_reg[0]_0 ;
  wire \axi_last_V_fu_102_reg_n_8_[0] ;
  wire eol_0_lcssa_i_reg_223;
  wire \eol_0_lcssa_i_reg_223_reg[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out;
  wire icmp_ln2960_fu_216_p2;
  wire [9:0]icmp_ln2960_fu_216_p2_carry_0;
  wire icmp_ln2960_fu_216_p2_carry_n_10;
  wire icmp_ln2960_fu_216_p2_carry_n_11;
  wire icmp_ln2960_fu_216_p2_carry_n_9;
  wire \icmp_ln2960_reg_323_reg_n_8_[0] ;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [9:0]j_4_fu_222_p2;
  wire j_fu_94;
  wire \j_fu_94_reg_n_8_[0] ;
  wire \j_fu_94_reg_n_8_[1] ;
  wire \j_fu_94_reg_n_8_[2] ;
  wire \j_fu_94_reg_n_8_[3] ;
  wire \j_fu_94_reg_n_8_[4] ;
  wire \j_fu_94_reg_n_8_[5] ;
  wire \j_fu_94_reg_n_8_[6] ;
  wire \j_fu_94_reg_n_8_[7] ;
  wire \j_fu_94_reg_n_8_[8] ;
  wire \j_fu_94_reg_n_8_[9] ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire s_axis_video1_TREADY_int_regslice;
  wire s_axis_video1_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_fu_122;
  wire srcLayer1Alpha_empty_n;
  wire srcLayer1Alpha_full_n;
  wire srcLayer1_empty_n;
  wire srcLayer1_full_n;
  wire v_mix_420_to_422_false_1_U0_srcLayer1_read;
  wire v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;
  wire [3:0]NLW_icmp_ln2960_fu_216_p2_carry_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[0]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [0]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [0]),
        .O(\axi_data_V_2_fu_118_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[10]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [10]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [10]),
        .O(\axi_data_V_2_fu_118_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[11]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [11]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [11]),
        .O(\axi_data_V_2_fu_118_reg[31] [11]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[12]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [12]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [12]),
        .O(\axi_data_V_2_fu_118_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[13]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [13]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [13]),
        .O(\axi_data_V_2_fu_118_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[14]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [14]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [14]),
        .O(\axi_data_V_2_fu_118_reg[31] [14]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[15]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [15]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [15]),
        .O(\axi_data_V_2_fu_118_reg[31] [15]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[16]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [16]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [16]),
        .O(\axi_data_V_2_fu_118_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[17]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [17]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [17]),
        .O(\axi_data_V_2_fu_118_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[18]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [18]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [18]),
        .O(\axi_data_V_2_fu_118_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[19]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [19]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [19]),
        .O(\axi_data_V_2_fu_118_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[1]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [1]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [1]),
        .O(\axi_data_V_2_fu_118_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[20]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [20]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [20]),
        .O(\axi_data_V_2_fu_118_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[21]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [21]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [21]),
        .O(\axi_data_V_2_fu_118_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[22]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [22]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [22]),
        .O(\axi_data_V_2_fu_118_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[23]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [23]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [23]),
        .O(\axi_data_V_2_fu_118_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[24]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [24]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [24]),
        .O(\axi_data_V_2_fu_118_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[25]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [25]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [25]),
        .O(\axi_data_V_2_fu_118_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[26]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [26]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [26]),
        .O(\axi_data_V_2_fu_118_reg[31] [26]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[27]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [27]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [27]),
        .O(\axi_data_V_2_fu_118_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[28]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [28]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [28]),
        .O(\axi_data_V_2_fu_118_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[29]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [29]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [29]),
        .O(\axi_data_V_2_fu_118_reg[31] [29]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[2]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [2]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [2]),
        .O(\axi_data_V_2_fu_118_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[30]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [30]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [30]),
        .O(\axi_data_V_2_fu_118_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[31]_i_2 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [31]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [31]),
        .O(\axi_data_V_2_fu_118_reg[31] [31]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[3]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [3]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [3]),
        .O(\axi_data_V_2_fu_118_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[4]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [4]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [4]),
        .O(\axi_data_V_2_fu_118_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[5]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [5]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [5]),
        .O(\axi_data_V_2_fu_118_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[6]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [6]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [6]),
        .O(\axi_data_V_2_fu_118_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[7]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [7]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [7]),
        .O(\axi_data_V_2_fu_118_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[8]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [8]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [8]),
        .O(\axi_data_V_2_fu_118_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_data_2_lcssa_i_reg_202[9]_i_1 
       (.I0(\axi_data_2_lcssa_i_reg_202_reg[31] [9]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(\axi_data_V_fu_98_reg[31]_0 [9]),
        .O(\axi_data_V_2_fu_118_reg[31] [9]));
  LUT2 #(
    .INIT(4'h2)) 
    \axi_data_V_fu_98[31]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln2960_reg_323_reg_n_8_[0] ),
        .O(\axi_data_V_fu_98[31]_i_4_n_8 ));
  FDRE \axi_data_V_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [0]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [10]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [11]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [12]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [13]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [14]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [15]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [16]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [17]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [18]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [19]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [1]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [20]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [21]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [22]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [23]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[24] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [24]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[25] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [25]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[26] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [26]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[27] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [27]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[28] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [28]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[29] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [29]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [2]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[30] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [30]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[31] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [31]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [3]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [4]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [5]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [6]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [7]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [8]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_V_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_data_V_fu_98_reg[31]_1 [9]),
        .Q(\axi_data_V_fu_98_reg[31]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_last_2_lcssa_i_reg_212[0]_i_1 
       (.I0(axi_last_V_2_reg_192),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[0]),
        .I4(CO),
        .I5(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out),
        .O(\axi_last_V_2_reg_192_reg[0] ));
  FDRE \axi_last_V_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1024_out),
        .D(\axi_last_V_fu_102_reg[0]_0 ),
        .Q(\axi_last_V_fu_102_reg_n_8_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \eol_0_lcssa_i_reg_223[0]_i_1 
       (.I0(eol_0_lcssa_i_reg_223),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(Q[2]),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out),
        .I4(ap_NS_fsm15_out),
        .O(\eol_0_lcssa_i_reg_223_reg[0] ));
  FDRE \eol_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_114 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (axi_last_V_fu_1024_out),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_1 (\B_V_data_1_state_reg[0]_0 ),
        .CO(icmp_ln2960_fu_216_p2),
        .D(D),
        .E(j_fu_94),
        .Q({Q[3],Q[1:0]}),
        .S({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_11),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[5] (CO),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_0 ),
        .ap_NS_fsm15_out(ap_NS_fsm15_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_10),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\axi_last_V_fu_102_reg[0] (\axi_data_V_fu_98[31]_i_4_n_8 ),
        .\eol_reg_176_reg[0] (flow_control_loop_pipe_sequential_init_U_n_9),
        .\eol_reg_176_reg[0]_0 (\icmp_ln2960_reg_323_reg_n_8_[0] ),
        .\eol_reg_176_reg[0]_1 (\axi_last_V_fu_102_reg_n_8_[0] ),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out),
        .icmp_ln2960_fu_216_p2_carry(icmp_ln2960_fu_216_p2_carry_0),
        .\icmp_ln2960_reg_323_reg[0] (flow_control_loop_pipe_sequential_init_U_n_32),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(E),
        .internal_full_n_reg_0(internal_full_n_reg),
        .internal_full_n_reg_1(internal_full_n_reg_0),
        .\j_fu_94_reg[9] ({j_4_fu_222_p2[9:8],flow_control_loop_pipe_sequential_init_U_n_23,j_4_fu_222_p2[6],flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,j_4_fu_222_p2[3],flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,j_4_fu_222_p2[0]}),
        .\j_fu_94_reg[9]_0 ({\j_fu_94_reg_n_8_[9] ,\j_fu_94_reg_n_8_[8] ,\j_fu_94_reg_n_8_[7] ,\j_fu_94_reg_n_8_[6] ,\j_fu_94_reg_n_8_[5] ,\j_fu_94_reg_n_8_[4] ,\j_fu_94_reg_n_8_[3] ,\j_fu_94_reg_n_8_[2] ,\j_fu_94_reg_n_8_[1] ,\j_fu_94_reg_n_8_[0] }),
        .mOutPtr110_out(mOutPtr110_out),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TVALID_int_regslice(s_axis_video1_TVALID_int_regslice),
        .shiftReg_ce(shiftReg_ce),
        .sof_fu_122(sof_fu_122),
        .srcLayer1Alpha_empty_n(srcLayer1Alpha_empty_n),
        .srcLayer1Alpha_full_n(srcLayer1Alpha_full_n),
        .srcLayer1_empty_n(srcLayer1_empty_n),
        .srcLayer1_full_n(srcLayer1_full_n),
        .v_mix_420_to_422_false_1_U0_srcLayer1_read(v_mix_420_to_422_false_1_U0_srcLayer1_read),
        .v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read(v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read));
  CARRY4 icmp_ln2960_fu_216_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln2960_fu_216_p2,icmp_ln2960_fu_216_p2_carry_n_9,icmp_ln2960_fu_216_p2_carry_n_10,icmp_ln2960_fu_216_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln2960_fu_216_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}));
  FDRE \icmp_ln2960_reg_323_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\icmp_ln2960_reg_323_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \j_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_222_p2[0]),
        .Q(\j_fu_94_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\j_fu_94_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\j_fu_94_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_222_p2[3]),
        .Q(\j_fu_94_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\j_fu_94_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\j_fu_94_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_222_p2[6]),
        .Q(\j_fu_94_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\j_fu_94_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_222_p2[8]),
        .Q(\j_fu_94_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \j_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_94),
        .D(j_4_fu_222_p2[9]),
        .Q(\j_fu_94_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
endmodule

module design_1_v_mix_0_0_CTRL_s_axi
   (interrupt,
    \i_fu_238_reg[0] ,
    ap_start,
    \i_fu_238_reg[0]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    D,
    \FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CTRL_BVALID,
    \int_layerHeight_1_reg[9]_0 ,
    \int_layerWidth_1_reg[9]_0 ,
    \int_layerStartY_1_reg[15]_0 ,
    \int_layerStartX_1_reg[15]_0 ,
    \int_layerAlpha_1_reg[8]_0 ,
    \int_height_reg[9]_0 ,
    \int_width_reg[9]_0 ,
    \int_layerScaleFactor_1_reg[7]_0 ,
    \int_background_V_B_reg[7]_0 ,
    \int_background_U_G_reg[7]_0 ,
    \int_background_Y_R_reg[7]_0 ,
    \int_layerEnable_reg[1]_0 ,
    s_axi_CTRL_RDATA,
    SS,
    ap_clk,
    p_1_in,
    \i_fu_238_reg[1] ,
    Q,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_BREADY,
    ap_done,
    s_axi_CTRL_AWADDR);
  output interrupt;
  output \i_fu_238_reg[0] ;
  output ap_start;
  output \i_fu_238_reg[0]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output [0:0]D;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CTRL_BVALID;
  output [9:0]\int_layerHeight_1_reg[9]_0 ;
  output [9:0]\int_layerWidth_1_reg[9]_0 ;
  output [15:0]\int_layerStartY_1_reg[15]_0 ;
  output [15:0]\int_layerStartX_1_reg[15]_0 ;
  output [8:0]\int_layerAlpha_1_reg[8]_0 ;
  output [9:0]\int_height_reg[9]_0 ;
  output [9:0]\int_width_reg[9]_0 ;
  output [7:0]\int_layerScaleFactor_1_reg[7]_0 ;
  output [7:0]\int_background_V_B_reg[7]_0 ;
  output [7:0]\int_background_U_G_reg[7]_0 ;
  output [7:0]\int_background_Y_R_reg[7]_0 ;
  output [1:0]\int_layerEnable_reg[1]_0 ;
  output [31:0]s_axi_CTRL_RDATA;
  input [0:0]SS;
  input ap_clk;
  input p_1_in;
  input \i_fu_238_reg[1] ;
  input [1:0]Q;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_RREADY;
  input [11:0]s_axi_CTRL_ARADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_BREADY;
  input ap_done;
  input [11:0]s_axi_CTRL_AWADDR;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_8 ;
  wire \FSM_onehot_rstate[2]_i_1_n_8 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_8 ;
  wire \FSM_onehot_wstate[2]_i_1_n_8 ;
  wire \FSM_onehot_wstate[3]_i_1_n_8 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_8;
  wire auto_restart_status_reg_n_8;
  wire [1:0]data3;
  wire \i_fu_238_reg[0] ;
  wire \i_fu_238_reg[0]_0 ;
  wire \i_fu_238_reg[1] ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_8;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_8;
  wire int_auto_restart_i_1_n_8;
  wire int_auto_restart_i_2_n_8;
  wire [15:0]int_background_U_G0;
  wire \int_background_U_G[15]_i_1_n_8 ;
  wire [7:0]\int_background_U_G_reg[7]_0 ;
  wire \int_background_U_G_reg_n_8_[10] ;
  wire \int_background_U_G_reg_n_8_[11] ;
  wire \int_background_U_G_reg_n_8_[12] ;
  wire \int_background_U_G_reg_n_8_[13] ;
  wire \int_background_U_G_reg_n_8_[14] ;
  wire \int_background_U_G_reg_n_8_[15] ;
  wire \int_background_U_G_reg_n_8_[8] ;
  wire \int_background_U_G_reg_n_8_[9] ;
  wire [15:0]int_background_V_B0;
  wire \int_background_V_B[15]_i_1_n_8 ;
  wire [7:0]\int_background_V_B_reg[7]_0 ;
  wire \int_background_V_B_reg_n_8_[10] ;
  wire \int_background_V_B_reg_n_8_[11] ;
  wire \int_background_V_B_reg_n_8_[12] ;
  wire \int_background_V_B_reg_n_8_[13] ;
  wire \int_background_V_B_reg_n_8_[14] ;
  wire \int_background_V_B_reg_n_8_[15] ;
  wire \int_background_V_B_reg_n_8_[8] ;
  wire \int_background_V_B_reg_n_8_[9] ;
  wire [15:0]int_background_Y_R0;
  wire \int_background_Y_R[15]_i_1_n_8 ;
  wire [7:0]\int_background_Y_R_reg[7]_0 ;
  wire \int_background_Y_R_reg_n_8_[10] ;
  wire \int_background_Y_R_reg_n_8_[11] ;
  wire \int_background_Y_R_reg_n_8_[12] ;
  wire \int_background_Y_R_reg_n_8_[13] ;
  wire \int_background_Y_R_reg_n_8_[14] ;
  wire \int_background_Y_R_reg_n_8_[15] ;
  wire \int_background_Y_R_reg_n_8_[8] ;
  wire \int_background_Y_R_reg_n_8_[9] ;
  wire int_gie_i_1_n_8;
  wire int_gie_i_2_n_8;
  wire int_gie_i_3_n_8;
  wire int_gie_reg_n_8;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_8 ;
  wire [9:0]\int_height_reg[9]_0 ;
  wire \int_height_reg_n_8_[10] ;
  wire \int_height_reg_n_8_[11] ;
  wire \int_height_reg_n_8_[12] ;
  wire \int_height_reg_n_8_[13] ;
  wire \int_height_reg_n_8_[14] ;
  wire \int_height_reg_n_8_[15] ;
  wire \int_ier[0]_i_1_n_8 ;
  wire \int_ier[1]_i_1_n_8 ;
  wire \int_ier[1]_i_2_n_8 ;
  wire \int_ier_reg_n_8_[0] ;
  wire \int_ier_reg_n_8_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_8 ;
  wire \int_isr[0]_i_2_n_8 ;
  wire \int_isr[0]_i_3_n_8 ;
  wire \int_isr[0]_i_4_n_8 ;
  wire \int_isr[1]_i_1_n_8 ;
  wire [15:0]int_layerAlpha_10;
  wire \int_layerAlpha_1[15]_i_1_n_8 ;
  wire [8:0]\int_layerAlpha_1_reg[8]_0 ;
  wire \int_layerEnable[0]_i_1_n_8 ;
  wire \int_layerEnable[10]_i_1_n_8 ;
  wire \int_layerEnable[11]_i_1_n_8 ;
  wire \int_layerEnable[12]_i_1_n_8 ;
  wire \int_layerEnable[13]_i_1_n_8 ;
  wire \int_layerEnable[14]_i_1_n_8 ;
  wire \int_layerEnable[15]_i_1_n_8 ;
  wire \int_layerEnable[16]_i_1_n_8 ;
  wire \int_layerEnable[17]_i_1_n_8 ;
  wire \int_layerEnable[18]_i_1_n_8 ;
  wire \int_layerEnable[19]_i_1_n_8 ;
  wire \int_layerEnable[1]_i_1_n_8 ;
  wire \int_layerEnable[20]_i_1_n_8 ;
  wire \int_layerEnable[21]_i_1_n_8 ;
  wire \int_layerEnable[22]_i_1_n_8 ;
  wire \int_layerEnable[23]_i_1_n_8 ;
  wire \int_layerEnable[24]_i_1_n_8 ;
  wire \int_layerEnable[25]_i_1_n_8 ;
  wire \int_layerEnable[26]_i_1_n_8 ;
  wire \int_layerEnable[27]_i_1_n_8 ;
  wire \int_layerEnable[28]_i_1_n_8 ;
  wire \int_layerEnable[29]_i_1_n_8 ;
  wire \int_layerEnable[2]_i_1_n_8 ;
  wire \int_layerEnable[30]_i_1_n_8 ;
  wire \int_layerEnable[31]_i_1_n_8 ;
  wire \int_layerEnable[31]_i_2_n_8 ;
  wire \int_layerEnable[3]_i_1_n_8 ;
  wire \int_layerEnable[4]_i_1_n_8 ;
  wire \int_layerEnable[5]_i_1_n_8 ;
  wire \int_layerEnable[6]_i_1_n_8 ;
  wire \int_layerEnable[7]_i_1_n_8 ;
  wire \int_layerEnable[8]_i_1_n_8 ;
  wire \int_layerEnable[9]_i_1_n_8 ;
  wire [1:0]\int_layerEnable_reg[1]_0 ;
  wire \int_layerEnable_reg_n_8_[10] ;
  wire \int_layerEnable_reg_n_8_[11] ;
  wire \int_layerEnable_reg_n_8_[12] ;
  wire \int_layerEnable_reg_n_8_[13] ;
  wire \int_layerEnable_reg_n_8_[14] ;
  wire \int_layerEnable_reg_n_8_[15] ;
  wire \int_layerEnable_reg_n_8_[16] ;
  wire \int_layerEnable_reg_n_8_[17] ;
  wire \int_layerEnable_reg_n_8_[18] ;
  wire \int_layerEnable_reg_n_8_[19] ;
  wire \int_layerEnable_reg_n_8_[20] ;
  wire \int_layerEnable_reg_n_8_[21] ;
  wire \int_layerEnable_reg_n_8_[22] ;
  wire \int_layerEnable_reg_n_8_[23] ;
  wire \int_layerEnable_reg_n_8_[24] ;
  wire \int_layerEnable_reg_n_8_[25] ;
  wire \int_layerEnable_reg_n_8_[26] ;
  wire \int_layerEnable_reg_n_8_[27] ;
  wire \int_layerEnable_reg_n_8_[28] ;
  wire \int_layerEnable_reg_n_8_[29] ;
  wire \int_layerEnable_reg_n_8_[2] ;
  wire \int_layerEnable_reg_n_8_[30] ;
  wire \int_layerEnable_reg_n_8_[31] ;
  wire \int_layerEnable_reg_n_8_[3] ;
  wire \int_layerEnable_reg_n_8_[4] ;
  wire \int_layerEnable_reg_n_8_[5] ;
  wire \int_layerEnable_reg_n_8_[6] ;
  wire \int_layerEnable_reg_n_8_[7] ;
  wire \int_layerEnable_reg_n_8_[8] ;
  wire \int_layerEnable_reg_n_8_[9] ;
  wire [15:0]int_layerHeight_10;
  wire \int_layerHeight_1[15]_i_1_n_8 ;
  wire [9:0]\int_layerHeight_1_reg[9]_0 ;
  wire \int_layerScaleFactor_1[0]_i_1_n_8 ;
  wire \int_layerScaleFactor_1[1]_i_1_n_8 ;
  wire \int_layerScaleFactor_1[2]_i_1_n_8 ;
  wire \int_layerScaleFactor_1[3]_i_1_n_8 ;
  wire \int_layerScaleFactor_1[4]_i_1_n_8 ;
  wire \int_layerScaleFactor_1[5]_i_1_n_8 ;
  wire \int_layerScaleFactor_1[6]_i_1_n_8 ;
  wire \int_layerScaleFactor_1[7]_i_1_n_8 ;
  wire \int_layerScaleFactor_1[7]_i_2_n_8 ;
  wire [7:0]\int_layerScaleFactor_1_reg[7]_0 ;
  wire [15:0]int_layerStartX_10;
  wire \int_layerStartX_1[15]_i_1_n_8 ;
  wire [15:0]\int_layerStartX_1_reg[15]_0 ;
  wire [15:0]int_layerStartY_10;
  wire \int_layerStartY_1[15]_i_1_n_8 ;
  wire [15:0]\int_layerStartY_1_reg[15]_0 ;
  wire [15:0]int_layerStride_10;
  wire \int_layerStride_1[15]_i_1_n_8 ;
  wire \int_layerStride_1_reg_n_8_[0] ;
  wire \int_layerStride_1_reg_n_8_[10] ;
  wire \int_layerStride_1_reg_n_8_[11] ;
  wire \int_layerStride_1_reg_n_8_[12] ;
  wire \int_layerStride_1_reg_n_8_[13] ;
  wire \int_layerStride_1_reg_n_8_[14] ;
  wire \int_layerStride_1_reg_n_8_[15] ;
  wire \int_layerStride_1_reg_n_8_[1] ;
  wire \int_layerStride_1_reg_n_8_[2] ;
  wire \int_layerStride_1_reg_n_8_[3] ;
  wire \int_layerStride_1_reg_n_8_[4] ;
  wire \int_layerStride_1_reg_n_8_[5] ;
  wire \int_layerStride_1_reg_n_8_[6] ;
  wire \int_layerStride_1_reg_n_8_[7] ;
  wire \int_layerStride_1_reg_n_8_[8] ;
  wire \int_layerStride_1_reg_n_8_[9] ;
  wire [15:0]int_layerWidth_10;
  wire \int_layerWidth_1[15]_i_1_n_8 ;
  wire [9:0]\int_layerWidth_1_reg[9]_0 ;
  wire [15:0]int_reserve0;
  wire \int_reserve[15]_i_1_n_8 ;
  wire \int_reserve[15]_i_3_n_8 ;
  wire \int_reserve[15]_i_4_n_8 ;
  wire \int_reserve_reg_n_8_[0] ;
  wire \int_reserve_reg_n_8_[10] ;
  wire \int_reserve_reg_n_8_[11] ;
  wire \int_reserve_reg_n_8_[12] ;
  wire \int_reserve_reg_n_8_[13] ;
  wire \int_reserve_reg_n_8_[14] ;
  wire \int_reserve_reg_n_8_[15] ;
  wire \int_reserve_reg_n_8_[1] ;
  wire \int_reserve_reg_n_8_[2] ;
  wire \int_reserve_reg_n_8_[3] ;
  wire \int_reserve_reg_n_8_[4] ;
  wire \int_reserve_reg_n_8_[5] ;
  wire \int_reserve_reg_n_8_[6] ;
  wire \int_reserve_reg_n_8_[7] ;
  wire \int_reserve_reg_n_8_[8] ;
  wire \int_reserve_reg_n_8_[9] ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_8;
  wire int_task_ap_done_i_2_n_8;
  wire [15:0]int_video_format0;
  wire \int_video_format[15]_i_1_n_8 ;
  wire \int_video_format_reg_n_8_[0] ;
  wire \int_video_format_reg_n_8_[10] ;
  wire \int_video_format_reg_n_8_[11] ;
  wire \int_video_format_reg_n_8_[12] ;
  wire \int_video_format_reg_n_8_[13] ;
  wire \int_video_format_reg_n_8_[14] ;
  wire \int_video_format_reg_n_8_[15] ;
  wire \int_video_format_reg_n_8_[1] ;
  wire \int_video_format_reg_n_8_[2] ;
  wire \int_video_format_reg_n_8_[3] ;
  wire \int_video_format_reg_n_8_[4] ;
  wire \int_video_format_reg_n_8_[5] ;
  wire \int_video_format_reg_n_8_[6] ;
  wire \int_video_format_reg_n_8_[7] ;
  wire \int_video_format_reg_n_8_[8] ;
  wire \int_video_format_reg_n_8_[9] ;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_8 ;
  wire \int_width[15]_i_3_n_8 ;
  wire [9:0]\int_width_reg[9]_0 ;
  wire \int_width_reg_n_8_[10] ;
  wire \int_width_reg_n_8_[11] ;
  wire \int_width_reg_n_8_[12] ;
  wire \int_width_reg_n_8_[13] ;
  wire \int_width_reg_n_8_[14] ;
  wire \int_width_reg_n_8_[15] ;
  wire interrupt;
  wire [15:9]layerAlpha_1;
  wire [15:10]layerHeight_1;
  wire [15:10]layerWidth_1;
  wire [7:2]p_15_in;
  wire p_1_in;
  wire [15:0]rdata;
  wire \rdata[0]_i_10_n_8 ;
  wire \rdata[0]_i_11_n_8 ;
  wire \rdata[0]_i_12_n_8 ;
  wire \rdata[0]_i_13_n_8 ;
  wire \rdata[0]_i_14_n_8 ;
  wire \rdata[0]_i_15_n_8 ;
  wire \rdata[0]_i_2_n_8 ;
  wire \rdata[0]_i_3_n_8 ;
  wire \rdata[0]_i_5_n_8 ;
  wire \rdata[0]_i_9_n_8 ;
  wire \rdata[10]_i_2_n_8 ;
  wire \rdata[10]_i_3_n_8 ;
  wire \rdata[10]_i_4_n_8 ;
  wire \rdata[10]_i_5_n_8 ;
  wire \rdata[10]_i_6_n_8 ;
  wire \rdata[10]_i_7_n_8 ;
  wire \rdata[11]_i_2_n_8 ;
  wire \rdata[11]_i_3_n_8 ;
  wire \rdata[11]_i_4_n_8 ;
  wire \rdata[11]_i_5_n_8 ;
  wire \rdata[11]_i_6_n_8 ;
  wire \rdata[11]_i_7_n_8 ;
  wire \rdata[12]_i_2_n_8 ;
  wire \rdata[12]_i_3_n_8 ;
  wire \rdata[12]_i_4_n_8 ;
  wire \rdata[12]_i_5_n_8 ;
  wire \rdata[12]_i_6_n_8 ;
  wire \rdata[12]_i_7_n_8 ;
  wire \rdata[13]_i_2_n_8 ;
  wire \rdata[13]_i_3_n_8 ;
  wire \rdata[13]_i_4_n_8 ;
  wire \rdata[13]_i_5_n_8 ;
  wire \rdata[13]_i_6_n_8 ;
  wire \rdata[13]_i_7_n_8 ;
  wire \rdata[14]_i_2_n_8 ;
  wire \rdata[14]_i_3_n_8 ;
  wire \rdata[14]_i_4_n_8 ;
  wire \rdata[14]_i_5_n_8 ;
  wire \rdata[14]_i_6_n_8 ;
  wire \rdata[14]_i_7_n_8 ;
  wire \rdata[15]_i_2_n_8 ;
  wire \rdata[15]_i_3_n_8 ;
  wire \rdata[15]_i_4_n_8 ;
  wire \rdata[15]_i_5_n_8 ;
  wire \rdata[15]_i_6_n_8 ;
  wire \rdata[15]_i_7_n_8 ;
  wire \rdata[16]_i_1_n_8 ;
  wire \rdata[17]_i_1_n_8 ;
  wire \rdata[18]_i_1_n_8 ;
  wire \rdata[19]_i_1_n_8 ;
  wire \rdata[1]_i_10_n_8 ;
  wire \rdata[1]_i_11_n_8 ;
  wire \rdata[1]_i_12_n_8 ;
  wire \rdata[1]_i_13_n_8 ;
  wire \rdata[1]_i_14_n_8 ;
  wire \rdata[1]_i_2_n_8 ;
  wire \rdata[1]_i_3_n_8 ;
  wire \rdata[1]_i_5_n_8 ;
  wire \rdata[1]_i_6_n_8 ;
  wire \rdata[1]_i_7_n_8 ;
  wire \rdata[1]_i_8_n_8 ;
  wire \rdata[1]_i_9_n_8 ;
  wire \rdata[20]_i_1_n_8 ;
  wire \rdata[21]_i_1_n_8 ;
  wire \rdata[22]_i_1_n_8 ;
  wire \rdata[23]_i_1_n_8 ;
  wire \rdata[24]_i_1_n_8 ;
  wire \rdata[25]_i_1_n_8 ;
  wire \rdata[26]_i_1_n_8 ;
  wire \rdata[27]_i_1_n_8 ;
  wire \rdata[28]_i_1_n_8 ;
  wire \rdata[29]_i_1_n_8 ;
  wire \rdata[2]_i_10_n_8 ;
  wire \rdata[2]_i_11_n_8 ;
  wire \rdata[2]_i_2_n_8 ;
  wire \rdata[2]_i_4_n_8 ;
  wire \rdata[2]_i_5_n_8 ;
  wire \rdata[2]_i_6_n_8 ;
  wire \rdata[2]_i_7_n_8 ;
  wire \rdata[2]_i_8_n_8 ;
  wire \rdata[2]_i_9_n_8 ;
  wire \rdata[30]_i_1_n_8 ;
  wire \rdata[31]_i_1_n_8 ;
  wire \rdata[31]_i_3_n_8 ;
  wire \rdata[31]_i_4_n_8 ;
  wire \rdata[3]_i_10_n_8 ;
  wire \rdata[3]_i_11_n_8 ;
  wire \rdata[3]_i_2_n_8 ;
  wire \rdata[3]_i_4_n_8 ;
  wire \rdata[3]_i_5_n_8 ;
  wire \rdata[3]_i_6_n_8 ;
  wire \rdata[3]_i_7_n_8 ;
  wire \rdata[3]_i_8_n_8 ;
  wire \rdata[3]_i_9_n_8 ;
  wire \rdata[4]_i_10_n_8 ;
  wire \rdata[4]_i_2_n_8 ;
  wire \rdata[4]_i_4_n_8 ;
  wire \rdata[4]_i_5_n_8 ;
  wire \rdata[4]_i_6_n_8 ;
  wire \rdata[4]_i_7_n_8 ;
  wire \rdata[4]_i_8_n_8 ;
  wire \rdata[4]_i_9_n_8 ;
  wire \rdata[5]_i_10_n_8 ;
  wire \rdata[5]_i_2_n_8 ;
  wire \rdata[5]_i_4_n_8 ;
  wire \rdata[5]_i_5_n_8 ;
  wire \rdata[5]_i_6_n_8 ;
  wire \rdata[5]_i_7_n_8 ;
  wire \rdata[5]_i_8_n_8 ;
  wire \rdata[5]_i_9_n_8 ;
  wire \rdata[6]_i_10_n_8 ;
  wire \rdata[6]_i_2_n_8 ;
  wire \rdata[6]_i_4_n_8 ;
  wire \rdata[6]_i_5_n_8 ;
  wire \rdata[6]_i_6_n_8 ;
  wire \rdata[6]_i_7_n_8 ;
  wire \rdata[6]_i_8_n_8 ;
  wire \rdata[6]_i_9_n_8 ;
  wire \rdata[7]_i_10_n_8 ;
  wire \rdata[7]_i_11_n_8 ;
  wire \rdata[7]_i_12_n_8 ;
  wire \rdata[7]_i_2_n_8 ;
  wire \rdata[7]_i_4_n_8 ;
  wire \rdata[7]_i_5_n_8 ;
  wire \rdata[7]_i_6_n_8 ;
  wire \rdata[7]_i_7_n_8 ;
  wire \rdata[7]_i_8_n_8 ;
  wire \rdata[7]_i_9_n_8 ;
  wire \rdata[8]_i_2_n_8 ;
  wire \rdata[8]_i_3_n_8 ;
  wire \rdata[8]_i_4_n_8 ;
  wire \rdata[8]_i_5_n_8 ;
  wire \rdata[8]_i_6_n_8 ;
  wire \rdata[8]_i_7_n_8 ;
  wire \rdata[9]_i_10_n_8 ;
  wire \rdata[9]_i_11_n_8 ;
  wire \rdata[9]_i_12_n_8 ;
  wire \rdata[9]_i_2_n_8 ;
  wire \rdata[9]_i_3_n_8 ;
  wire \rdata[9]_i_5_n_8 ;
  wire \rdata[9]_i_6_n_8 ;
  wire \rdata[9]_i_7_n_8 ;
  wire \rdata[9]_i_8_n_8 ;
  wire \rdata[9]_i_9_n_8 ;
  wire \rdata_reg[0]_i_4_n_8 ;
  wire \rdata_reg[0]_i_6_n_8 ;
  wire \rdata_reg[0]_i_7_n_8 ;
  wire \rdata_reg[0]_i_8_n_8 ;
  wire \rdata_reg[1]_i_4_n_8 ;
  wire \rdata_reg[2]_i_3_n_8 ;
  wire \rdata_reg[3]_i_3_n_8 ;
  wire \rdata_reg[4]_i_3_n_8 ;
  wire \rdata_reg[5]_i_3_n_8 ;
  wire \rdata_reg[6]_i_3_n_8 ;
  wire \rdata_reg[7]_i_3_n_8 ;
  wire \rdata_reg[9]_i_4_n_8 ;
  wire [11:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [11:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire waddr;
  wire \waddr_reg_n_8_[0] ;
  wire \waddr_reg_n_8_[10] ;
  wire \waddr_reg_n_8_[11] ;
  wire \waddr_reg_n_8_[1] ;
  wire \waddr_reg_n_8_[2] ;
  wire \waddr_reg_n_8_[3] ;
  wire \waddr_reg_n_8_[4] ;
  wire \waddr_reg_n_8_[5] ;
  wire \waddr_reg_n_8_[6] ;
  wire \waddr_reg_n_8_[7] ;
  wire \waddr_reg_n_8_[8] ;
  wire \waddr_reg_n_8_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RVALID),
        .I3(s_axi_CTRL_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RVALID),
        .I3(s_axi_CTRL_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_8 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_8 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_8 ),
        .Q(s_axi_CTRL_RVALID),
        .R(SS));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_CTRL_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_8 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_8 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_8 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_8 ),
        .Q(s_axi_CTRL_BVALID),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hF8F888F8)) 
    \ap_CS_fsm[1]_i_1__14 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[1]),
        .I3(\i_fu_238_reg[1] ),
        .I4(p_1_in),
        .O(D));
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_15_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_8),
        .O(auto_restart_status_i_1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_8),
        .Q(auto_restart_status_reg_n_8),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00262626)) 
    \i_fu_238[0]_i_1 
       (.I0(p_1_in),
        .I1(Q[1]),
        .I2(\i_fu_238_reg[1] ),
        .I3(ap_start),
        .I4(Q[0]),
        .O(\i_fu_238_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h006C6C6C)) 
    \i_fu_238[1]_i_1 
       (.I0(p_1_in),
        .I1(\i_fu_238_reg[1] ),
        .I2(Q[1]),
        .I3(ap_start),
        .I4(Q[0]),
        .O(\i_fu_238_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_15_in[2]),
        .R(SS));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_15_in[7]),
        .I1(ap_done),
        .I2(int_task_ap_done_i_2_n_8),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_8),
        .Q(int_ap_ready),
        .R(SS));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_15_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_auto_restart_i_2_n_8),
        .I2(\waddr_reg_n_8_[4] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_8),
        .Q(ap_start),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_8_[4] ),
        .I3(int_auto_restart_i_2_n_8),
        .I4(p_15_in[7]),
        .O(int_auto_restart_i_1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_8_[5] ),
        .I1(\waddr_reg_n_8_[3] ),
        .I2(\waddr_reg_n_8_[9] ),
        .I3(\int_width[15]_i_3_n_8 ),
        .I4(\waddr_reg_n_8_[6] ),
        .O(int_auto_restart_i_2_n_8));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_8),
        .Q(p_15_in[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_U_G_reg[7]_0 [0]),
        .O(int_background_U_G0[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_8_[10] ),
        .O(int_background_U_G0[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_8_[11] ),
        .O(int_background_U_G0[11]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_8_[12] ),
        .O(int_background_U_G0[12]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_8_[13] ),
        .O(int_background_U_G0[13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_8_[14] ),
        .O(int_background_U_G0[14]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_background_U_G[15]_i_1 
       (.I0(\waddr_reg_n_8_[4] ),
        .I1(\waddr_reg_n_8_[5] ),
        .I2(\waddr_reg_n_8_[3] ),
        .I3(\waddr_reg_n_8_[9] ),
        .I4(\int_width[15]_i_3_n_8 ),
        .I5(\waddr_reg_n_8_[6] ),
        .O(\int_background_U_G[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_8_[15] ),
        .O(int_background_U_G0[15]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_U_G_reg[7]_0 [1]),
        .O(int_background_U_G0[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_U_G_reg[7]_0 [2]),
        .O(int_background_U_G0[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_U_G_reg[7]_0 [3]),
        .O(int_background_U_G0[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_U_G_reg[7]_0 [4]),
        .O(int_background_U_G0[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_U_G_reg[7]_0 [5]),
        .O(int_background_U_G0[5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_U_G_reg[7]_0 [6]),
        .O(int_background_U_G0[6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_U_G_reg[7]_0 [7]),
        .O(int_background_U_G0[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_8_[8] ),
        .O(int_background_U_G0[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_U_G[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_U_G_reg_n_8_[9] ),
        .O(int_background_U_G0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[0] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[0]),
        .Q(\int_background_U_G_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[10] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[10]),
        .Q(\int_background_U_G_reg_n_8_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[11] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[11]),
        .Q(\int_background_U_G_reg_n_8_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[12] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[12]),
        .Q(\int_background_U_G_reg_n_8_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[13] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[13]),
        .Q(\int_background_U_G_reg_n_8_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[14] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[14]),
        .Q(\int_background_U_G_reg_n_8_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[15] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[15]),
        .Q(\int_background_U_G_reg_n_8_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[1] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[1]),
        .Q(\int_background_U_G_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[2] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[2]),
        .Q(\int_background_U_G_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[3] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[3]),
        .Q(\int_background_U_G_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[4] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[4]),
        .Q(\int_background_U_G_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[5] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[5]),
        .Q(\int_background_U_G_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[6] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[6]),
        .Q(\int_background_U_G_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[7] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[7]),
        .Q(\int_background_U_G_reg[7]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[8] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[8]),
        .Q(\int_background_U_G_reg_n_8_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_U_G_reg[9] 
       (.C(ap_clk),
        .CE(\int_background_U_G[15]_i_1_n_8 ),
        .D(int_background_U_G0[9]),
        .Q(\int_background_U_G_reg_n_8_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_V_B_reg[7]_0 [0]),
        .O(int_background_V_B0[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_8_[10] ),
        .O(int_background_V_B0[10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_8_[11] ),
        .O(int_background_V_B0[11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_8_[12] ),
        .O(int_background_V_B0[12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_8_[13] ),
        .O(int_background_V_B0[13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_8_[14] ),
        .O(int_background_V_B0[14]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_background_V_B[15]_i_1 
       (.I0(\waddr_reg_n_8_[4] ),
        .I1(\int_ier[1]_i_2_n_8 ),
        .I2(\waddr_reg_n_8_[5] ),
        .O(\int_background_V_B[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_8_[15] ),
        .O(int_background_V_B0[15]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_V_B_reg[7]_0 [1]),
        .O(int_background_V_B0[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_V_B_reg[7]_0 [2]),
        .O(int_background_V_B0[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_V_B_reg[7]_0 [3]),
        .O(int_background_V_B0[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_V_B_reg[7]_0 [4]),
        .O(int_background_V_B0[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_V_B_reg[7]_0 [5]),
        .O(int_background_V_B0[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_V_B_reg[7]_0 [6]),
        .O(int_background_V_B0[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_V_B_reg[7]_0 [7]),
        .O(int_background_V_B0[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_8_[8] ),
        .O(int_background_V_B0[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_V_B[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_V_B_reg_n_8_[9] ),
        .O(int_background_V_B0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[0] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[0]),
        .Q(\int_background_V_B_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[10] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[10]),
        .Q(\int_background_V_B_reg_n_8_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[11] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[11]),
        .Q(\int_background_V_B_reg_n_8_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[12] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[12]),
        .Q(\int_background_V_B_reg_n_8_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[13] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[13]),
        .Q(\int_background_V_B_reg_n_8_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[14] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[14]),
        .Q(\int_background_V_B_reg_n_8_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[15] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[15]),
        .Q(\int_background_V_B_reg_n_8_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[1] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[1]),
        .Q(\int_background_V_B_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[2] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[2]),
        .Q(\int_background_V_B_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[3] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[3]),
        .Q(\int_background_V_B_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[4] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[4]),
        .Q(\int_background_V_B_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[5] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[5]),
        .Q(\int_background_V_B_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[6] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[6]),
        .Q(\int_background_V_B_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[7] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[7]),
        .Q(\int_background_V_B_reg[7]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[8] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[8]),
        .Q(\int_background_V_B_reg_n_8_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_V_B_reg[9] 
       (.C(ap_clk),
        .CE(\int_background_V_B[15]_i_1_n_8 ),
        .D(int_background_V_B0[9]),
        .Q(\int_background_V_B_reg_n_8_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_Y_R_reg[7]_0 [0]),
        .O(int_background_Y_R0[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_8_[10] ),
        .O(int_background_Y_R0[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_8_[11] ),
        .O(int_background_Y_R0[11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_8_[12] ),
        .O(int_background_Y_R0[12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_8_[13] ),
        .O(int_background_Y_R0[13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_8_[14] ),
        .O(int_background_Y_R0[14]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_background_Y_R[15]_i_1 
       (.I0(\int_ier[1]_i_2_n_8 ),
        .I1(\waddr_reg_n_8_[5] ),
        .I2(\waddr_reg_n_8_[4] ),
        .O(\int_background_Y_R[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_8_[15] ),
        .O(int_background_Y_R0[15]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_Y_R_reg[7]_0 [1]),
        .O(int_background_Y_R0[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_Y_R_reg[7]_0 [2]),
        .O(int_background_Y_R0[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_Y_R_reg[7]_0 [3]),
        .O(int_background_Y_R0[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_Y_R_reg[7]_0 [4]),
        .O(int_background_Y_R0[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_Y_R_reg[7]_0 [5]),
        .O(int_background_Y_R0[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_Y_R_reg[7]_0 [6]),
        .O(int_background_Y_R0[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_background_Y_R_reg[7]_0 [7]),
        .O(int_background_Y_R0[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_8_[8] ),
        .O(int_background_Y_R0[8]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_background_Y_R[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_background_Y_R_reg_n_8_[9] ),
        .O(int_background_Y_R0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[0] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[0]),
        .Q(\int_background_Y_R_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[10] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[10]),
        .Q(\int_background_Y_R_reg_n_8_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[11] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[11]),
        .Q(\int_background_Y_R_reg_n_8_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[12] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[12]),
        .Q(\int_background_Y_R_reg_n_8_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[13] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[13]),
        .Q(\int_background_Y_R_reg_n_8_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[14] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[14]),
        .Q(\int_background_Y_R_reg_n_8_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[15] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[15]),
        .Q(\int_background_Y_R_reg_n_8_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[1] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[1]),
        .Q(\int_background_Y_R_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[2] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[2]),
        .Q(\int_background_Y_R_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[3] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[3]),
        .Q(\int_background_Y_R_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[4] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[4]),
        .Q(\int_background_Y_R_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[5] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[5]),
        .Q(\int_background_Y_R_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[6] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[6]),
        .Q(\int_background_Y_R_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[7] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[7]),
        .Q(\int_background_Y_R_reg[7]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[8] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[8]),
        .Q(\int_background_Y_R_reg_n_8_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_background_Y_R_reg[9] 
       (.C(ap_clk),
        .CE(\int_background_Y_R[15]_i_1_n_8 ),
        .D(int_background_Y_R0[9]),
        .Q(\int_background_Y_R_reg_n_8_[9] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_gie_i_2_n_8),
        .I3(int_gie_i_3_n_8),
        .I4(int_gie_reg_n_8),
        .O(int_gie_i_1_n_8));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_8_[5] ),
        .I1(\waddr_reg_n_8_[2] ),
        .I2(\waddr_reg_n_8_[4] ),
        .I3(\waddr_reg_n_8_[9] ),
        .I4(\waddr_reg_n_8_[3] ),
        .I5(\waddr_reg_n_8_[6] ),
        .O(int_gie_i_2_n_8));
  LUT5 #(
    .INIT(32'h00000002)) 
    int_gie_i_3
       (.I0(\int_reserve[15]_i_3_n_8 ),
        .I1(\waddr_reg_n_8_[10] ),
        .I2(\waddr_reg_n_8_[11] ),
        .I3(\waddr_reg_n_8_[7] ),
        .I4(\waddr_reg_n_8_[8] ),
        .O(int_gie_i_3_n_8));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_8),
        .Q(int_gie_reg_n_8),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[9]_0 [0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_8_[10] ),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_8_[11] ),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_8_[12] ),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_8_[13] ),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_8_[14] ),
        .O(int_height0[14]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_8_[4] ),
        .I1(\int_ier[1]_i_2_n_8 ),
        .I2(\waddr_reg_n_8_[5] ),
        .O(\int_height[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg_n_8_[15] ),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[9]_0 [1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[9]_0 [2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[9]_0 [3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[9]_0 [4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[9]_0 [5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[9]_0 [6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[9]_0 [7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[9]_0 [8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[9]_0 [9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[0]),
        .Q(\int_height_reg[9]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[10]),
        .Q(\int_height_reg_n_8_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[11]),
        .Q(\int_height_reg_n_8_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[12]),
        .Q(\int_height_reg_n_8_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[13]),
        .Q(\int_height_reg_n_8_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[14]),
        .Q(\int_height_reg_n_8_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[15]),
        .Q(\int_height_reg_n_8_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[1]),
        .Q(\int_height_reg[9]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[2]),
        .Q(\int_height_reg[9]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[3]),
        .Q(\int_height_reg[9]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[4]),
        .Q(\int_height_reg[9]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[5]),
        .Q(\int_height_reg[9]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[6]),
        .Q(\int_height_reg[9]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[7]),
        .Q(\int_height_reg[9]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[8]),
        .Q(\int_height_reg[9]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_8 ),
        .D(int_height0[9]),
        .Q(\int_height_reg[9]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_8_[4] ),
        .I3(\waddr_reg_n_8_[5] ),
        .I4(\int_ier[1]_i_2_n_8 ),
        .I5(\int_ier_reg_n_8_[0] ),
        .O(\int_ier[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_8_[4] ),
        .I3(\waddr_reg_n_8_[5] ),
        .I4(\int_ier[1]_i_2_n_8 ),
        .I5(\int_ier_reg_n_8_[1] ),
        .O(\int_ier[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_8_[3] ),
        .I1(\waddr_reg_n_8_[6] ),
        .I2(\int_width[15]_i_3_n_8 ),
        .I3(\waddr_reg_n_8_[9] ),
        .O(\int_ier[1]_i_2_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_8 ),
        .Q(\int_ier_reg_n_8_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_8 ),
        .Q(\int_ier_reg_n_8_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(data3[1]),
        .I1(data3[0]),
        .I2(int_gie_reg_n_8),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SS));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr[0]_i_2_n_8 ),
        .I3(\int_ier_reg_n_8_[0] ),
        .I4(ap_done),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_ARADDR[11]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .I4(\int_isr[0]_i_3_n_8 ),
        .I5(\int_isr[0]_i_4_n_8 ),
        .O(\int_isr[0]_i_2_n_8 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_isr[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\int_isr[0]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_isr[0]_i_4 
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARADDR[10]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[8]),
        .O(\int_isr[0]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr[0]_i_2_n_8 ),
        .I3(\int_ier_reg_n_8_[1] ),
        .I4(ap_done),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_8 ),
        .Q(data3[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_8 ),
        .Q(data3[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg[8]_0 [0]),
        .O(int_layerAlpha_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerAlpha_1[10]),
        .O(int_layerAlpha_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerAlpha_1[11]),
        .O(int_layerAlpha_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerAlpha_1[12]),
        .O(int_layerAlpha_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerAlpha_1[13]),
        .O(int_layerAlpha_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerAlpha_1[14]),
        .O(int_layerAlpha_10[14]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_layerAlpha_1[15]_i_1 
       (.I0(\waddr_reg_n_8_[5] ),
        .I1(\waddr_reg_n_8_[3] ),
        .I2(\waddr_reg_n_8_[6] ),
        .I3(\waddr_reg_n_8_[9] ),
        .I4(\int_width[15]_i_3_n_8 ),
        .I5(\waddr_reg_n_8_[4] ),
        .O(\int_layerAlpha_1[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerAlpha_1[15]),
        .O(int_layerAlpha_10[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg[8]_0 [1]),
        .O(int_layerAlpha_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg[8]_0 [2]),
        .O(int_layerAlpha_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg[8]_0 [3]),
        .O(int_layerAlpha_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg[8]_0 [4]),
        .O(int_layerAlpha_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg[8]_0 [5]),
        .O(int_layerAlpha_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg[8]_0 [6]),
        .O(int_layerAlpha_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerAlpha_1_reg[8]_0 [7]),
        .O(int_layerAlpha_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerAlpha_1_reg[8]_0 [8]),
        .O(int_layerAlpha_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerAlpha_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerAlpha_1[9]),
        .O(int_layerAlpha_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[0]),
        .Q(\int_layerAlpha_1_reg[8]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[10]),
        .Q(layerAlpha_1[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[11]),
        .Q(layerAlpha_1[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[12]),
        .Q(layerAlpha_1[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[13]),
        .Q(layerAlpha_1[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[14]),
        .Q(layerAlpha_1[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[15]),
        .Q(layerAlpha_1[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[1]),
        .Q(\int_layerAlpha_1_reg[8]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[2]),
        .Q(\int_layerAlpha_1_reg[8]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[3]),
        .Q(\int_layerAlpha_1_reg[8]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[4]),
        .Q(\int_layerAlpha_1_reg[8]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[5]),
        .Q(\int_layerAlpha_1_reg[8]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[6]),
        .Q(\int_layerAlpha_1_reg[8]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[7]),
        .Q(\int_layerAlpha_1_reg[8]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[8]),
        .Q(\int_layerAlpha_1_reg[8]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerAlpha_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerAlpha_1[15]_i_1_n_8 ),
        .D(int_layerAlpha_10[9]),
        .Q(layerAlpha_1[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg[1]_0 [0]),
        .O(\int_layerEnable[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_8_[10] ),
        .O(\int_layerEnable[10]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_8_[11] ),
        .O(\int_layerEnable[11]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_8_[12] ),
        .O(\int_layerEnable[12]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_8_[13] ),
        .O(\int_layerEnable[13]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_8_[14] ),
        .O(\int_layerEnable[14]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_8_[15] ),
        .O(\int_layerEnable[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_8_[16] ),
        .O(\int_layerEnable[16]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_8_[17] ),
        .O(\int_layerEnable[17]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_8_[18] ),
        .O(\int_layerEnable[18]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_8_[19] ),
        .O(\int_layerEnable[19]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg[1]_0 [1]),
        .O(\int_layerEnable[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_8_[20] ),
        .O(\int_layerEnable[20]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_8_[21] ),
        .O(\int_layerEnable[21]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_8_[22] ),
        .O(\int_layerEnable[22]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_layerEnable_reg_n_8_[23] ),
        .O(\int_layerEnable[23]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_8_[24] ),
        .O(\int_layerEnable[24]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_8_[25] ),
        .O(\int_layerEnable[25]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_8_[26] ),
        .O(\int_layerEnable[26]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_8_[27] ),
        .O(\int_layerEnable[27]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_8_[28] ),
        .O(\int_layerEnable[28]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_8_[29] ),
        .O(\int_layerEnable[29]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg_n_8_[2] ),
        .O(\int_layerEnable[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_8_[30] ),
        .O(\int_layerEnable[30]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \int_layerEnable[31]_i_1 
       (.I0(\waddr_reg_n_8_[9] ),
        .I1(\int_width[15]_i_3_n_8 ),
        .I2(\waddr_reg_n_8_[5] ),
        .I3(\waddr_reg_n_8_[3] ),
        .I4(\waddr_reg_n_8_[6] ),
        .I5(\waddr_reg_n_8_[4] ),
        .O(\int_layerEnable[31]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_layerEnable_reg_n_8_[31] ),
        .O(\int_layerEnable[31]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg_n_8_[3] ),
        .O(\int_layerEnable[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg_n_8_[4] ),
        .O(\int_layerEnable[4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg_n_8_[5] ),
        .O(\int_layerEnable[5]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg_n_8_[6] ),
        .O(\int_layerEnable[6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerEnable_reg_n_8_[7] ),
        .O(\int_layerEnable[7]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_8_[8] ),
        .O(\int_layerEnable[8]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerEnable[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerEnable_reg_n_8_[9] ),
        .O(\int_layerEnable[9]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[0]_i_1_n_8 ),
        .Q(\int_layerEnable_reg[1]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[10]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[11]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[12]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[13]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[14]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[15]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[16] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[16]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[16] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[17] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[17]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[17] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[18] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[18]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[18] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[19] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[19]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[19] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[1]_i_1_n_8 ),
        .Q(\int_layerEnable_reg[1]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[20] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[20]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[20] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[21] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[21]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[21] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[22] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[22]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[22] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[23] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[23]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[23] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[24] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[24]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[24] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[25] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[25]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[26] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[26]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[26] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[27] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[27]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[27] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[28] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[28]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[28] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[29] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[29]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[29] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[2]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[30] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[30]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[30] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[31] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[31]_i_2_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[31] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[3]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[4]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[5]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[6]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[7]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[7] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[8]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerEnable_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerEnable[31]_i_1_n_8 ),
        .D(\int_layerEnable[9]_i_1_n_8 ),
        .Q(\int_layerEnable_reg_n_8_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerHeight_1_reg[9]_0 [0]),
        .O(int_layerHeight_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[10]),
        .O(int_layerHeight_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[11]),
        .O(int_layerHeight_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[12]),
        .O(int_layerHeight_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[13]),
        .O(int_layerHeight_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[14]),
        .O(int_layerHeight_10[14]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \int_layerHeight_1[15]_i_1 
       (.I0(\waddr_reg_n_8_[6] ),
        .I1(\waddr_reg_n_8_[9] ),
        .I2(\int_width[15]_i_3_n_8 ),
        .I3(\waddr_reg_n_8_[3] ),
        .I4(\waddr_reg_n_8_[5] ),
        .I5(\waddr_reg_n_8_[4] ),
        .O(\int_layerHeight_1[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerHeight_1[15]),
        .O(int_layerHeight_10[15]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerHeight_1_reg[9]_0 [1]),
        .O(int_layerHeight_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerHeight_1_reg[9]_0 [2]),
        .O(int_layerHeight_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerHeight_1_reg[9]_0 [3]),
        .O(int_layerHeight_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerHeight_1_reg[9]_0 [4]),
        .O(int_layerHeight_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerHeight_1_reg[9]_0 [5]),
        .O(int_layerHeight_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerHeight_1_reg[9]_0 [6]),
        .O(int_layerHeight_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerHeight_1_reg[9]_0 [7]),
        .O(int_layerHeight_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerHeight_1_reg[9]_0 [8]),
        .O(int_layerHeight_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerHeight_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerHeight_1_reg[9]_0 [9]),
        .O(int_layerHeight_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[0]),
        .Q(\int_layerHeight_1_reg[9]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[10]),
        .Q(layerHeight_1[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[11]),
        .Q(layerHeight_1[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[12]),
        .Q(layerHeight_1[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[13]),
        .Q(layerHeight_1[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[14]),
        .Q(layerHeight_1[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[15]),
        .Q(layerHeight_1[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[1]),
        .Q(\int_layerHeight_1_reg[9]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[2]),
        .Q(\int_layerHeight_1_reg[9]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[3]),
        .Q(\int_layerHeight_1_reg[9]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[4]),
        .Q(\int_layerHeight_1_reg[9]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[5]),
        .Q(\int_layerHeight_1_reg[9]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[6]),
        .Q(\int_layerHeight_1_reg[9]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[7]),
        .Q(\int_layerHeight_1_reg[9]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[8]),
        .Q(\int_layerHeight_1_reg[9]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerHeight_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerHeight_1[15]_i_1_n_8 ),
        .D(int_layerHeight_10[9]),
        .Q(\int_layerHeight_1_reg[9]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerScaleFactor_1_reg[7]_0 [0]),
        .O(\int_layerScaleFactor_1[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerScaleFactor_1_reg[7]_0 [1]),
        .O(\int_layerScaleFactor_1[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerScaleFactor_1_reg[7]_0 [2]),
        .O(\int_layerScaleFactor_1[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerScaleFactor_1_reg[7]_0 [3]),
        .O(\int_layerScaleFactor_1[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerScaleFactor_1_reg[7]_0 [4]),
        .O(\int_layerScaleFactor_1[4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerScaleFactor_1_reg[7]_0 [5]),
        .O(\int_layerScaleFactor_1[5]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerScaleFactor_1_reg[7]_0 [6]),
        .O(\int_layerScaleFactor_1[6]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \int_layerScaleFactor_1[7]_i_1 
       (.I0(\waddr_reg_n_8_[4] ),
        .I1(\waddr_reg_n_8_[5] ),
        .I2(\int_width[15]_i_3_n_8 ),
        .I3(\waddr_reg_n_8_[9] ),
        .I4(\waddr_reg_n_8_[6] ),
        .I5(\waddr_reg_n_8_[3] ),
        .O(\int_layerScaleFactor_1[7]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerScaleFactor_1[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerScaleFactor_1_reg[7]_0 [7]),
        .O(\int_layerScaleFactor_1[7]_i_2_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_8 ),
        .D(\int_layerScaleFactor_1[0]_i_1_n_8 ),
        .Q(\int_layerScaleFactor_1_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_8 ),
        .D(\int_layerScaleFactor_1[1]_i_1_n_8 ),
        .Q(\int_layerScaleFactor_1_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_8 ),
        .D(\int_layerScaleFactor_1[2]_i_1_n_8 ),
        .Q(\int_layerScaleFactor_1_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_8 ),
        .D(\int_layerScaleFactor_1[3]_i_1_n_8 ),
        .Q(\int_layerScaleFactor_1_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_8 ),
        .D(\int_layerScaleFactor_1[4]_i_1_n_8 ),
        .Q(\int_layerScaleFactor_1_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_8 ),
        .D(\int_layerScaleFactor_1[5]_i_1_n_8 ),
        .Q(\int_layerScaleFactor_1_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_8 ),
        .D(\int_layerScaleFactor_1[6]_i_1_n_8 ),
        .Q(\int_layerScaleFactor_1_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerScaleFactor_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerScaleFactor_1[7]_i_1_n_8 ),
        .D(\int_layerScaleFactor_1[7]_i_2_n_8 ),
        .Q(\int_layerScaleFactor_1_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartX_1_reg[15]_0 [0]),
        .O(int_layerStartX_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartX_1_reg[15]_0 [10]),
        .O(int_layerStartX_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartX_1_reg[15]_0 [11]),
        .O(int_layerStartX_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartX_1_reg[15]_0 [12]),
        .O(int_layerStartX_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartX_1_reg[15]_0 [13]),
        .O(int_layerStartX_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartX_1_reg[15]_0 [14]),
        .O(int_layerStartX_10[14]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_layerStartX_1[15]_i_1 
       (.I0(\waddr_reg_n_8_[5] ),
        .I1(\waddr_reg_n_8_[3] ),
        .I2(\int_width[15]_i_3_n_8 ),
        .I3(\waddr_reg_n_8_[9] ),
        .I4(\waddr_reg_n_8_[6] ),
        .I5(\waddr_reg_n_8_[4] ),
        .O(\int_layerStartX_1[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartX_1_reg[15]_0 [15]),
        .O(int_layerStartX_10[15]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartX_1_reg[15]_0 [1]),
        .O(int_layerStartX_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartX_1_reg[15]_0 [2]),
        .O(int_layerStartX_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartX_1_reg[15]_0 [3]),
        .O(int_layerStartX_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartX_1_reg[15]_0 [4]),
        .O(int_layerStartX_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartX_1_reg[15]_0 [5]),
        .O(int_layerStartX_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartX_1_reg[15]_0 [6]),
        .O(int_layerStartX_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartX_1_reg[15]_0 [7]),
        .O(int_layerStartX_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartX_1_reg[15]_0 [8]),
        .O(int_layerStartX_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartX_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartX_1_reg[15]_0 [9]),
        .O(int_layerStartX_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[0]),
        .Q(\int_layerStartX_1_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[10]),
        .Q(\int_layerStartX_1_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[11]),
        .Q(\int_layerStartX_1_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[12]),
        .Q(\int_layerStartX_1_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[13]),
        .Q(\int_layerStartX_1_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[14]),
        .Q(\int_layerStartX_1_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[15]),
        .Q(\int_layerStartX_1_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[1]),
        .Q(\int_layerStartX_1_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[2]),
        .Q(\int_layerStartX_1_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[3]),
        .Q(\int_layerStartX_1_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[4]),
        .Q(\int_layerStartX_1_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[5]),
        .Q(\int_layerStartX_1_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[6]),
        .Q(\int_layerStartX_1_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[7]),
        .Q(\int_layerStartX_1_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[8]),
        .Q(\int_layerStartX_1_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartX_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerStartX_1[15]_i_1_n_8 ),
        .D(int_layerStartX_10[9]),
        .Q(\int_layerStartX_1_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartY_1_reg[15]_0 [0]),
        .O(int_layerStartY_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartY_1_reg[15]_0 [10]),
        .O(int_layerStartY_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartY_1_reg[15]_0 [11]),
        .O(int_layerStartY_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartY_1_reg[15]_0 [12]),
        .O(int_layerStartY_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartY_1_reg[15]_0 [13]),
        .O(int_layerStartY_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartY_1_reg[15]_0 [14]),
        .O(int_layerStartY_10[14]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \int_layerStartY_1[15]_i_1 
       (.I0(\waddr_reg_n_8_[4] ),
        .I1(\waddr_reg_n_8_[5] ),
        .I2(\waddr_reg_n_8_[3] ),
        .I3(\waddr_reg_n_8_[6] ),
        .I4(\waddr_reg_n_8_[9] ),
        .I5(\int_width[15]_i_3_n_8 ),
        .O(\int_layerStartY_1[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartY_1_reg[15]_0 [15]),
        .O(int_layerStartY_10[15]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartY_1_reg[15]_0 [1]),
        .O(int_layerStartY_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartY_1_reg[15]_0 [2]),
        .O(int_layerStartY_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartY_1_reg[15]_0 [3]),
        .O(int_layerStartY_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartY_1_reg[15]_0 [4]),
        .O(int_layerStartY_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartY_1_reg[15]_0 [5]),
        .O(int_layerStartY_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartY_1_reg[15]_0 [6]),
        .O(int_layerStartY_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStartY_1_reg[15]_0 [7]),
        .O(int_layerStartY_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartY_1_reg[15]_0 [8]),
        .O(int_layerStartY_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStartY_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStartY_1_reg[15]_0 [9]),
        .O(int_layerStartY_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[0]),
        .Q(\int_layerStartY_1_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[10]),
        .Q(\int_layerStartY_1_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[11]),
        .Q(\int_layerStartY_1_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[12]),
        .Q(\int_layerStartY_1_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[13]),
        .Q(\int_layerStartY_1_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[14]),
        .Q(\int_layerStartY_1_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[15]),
        .Q(\int_layerStartY_1_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[1]),
        .Q(\int_layerStartY_1_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[2]),
        .Q(\int_layerStartY_1_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[3]),
        .Q(\int_layerStartY_1_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[4]),
        .Q(\int_layerStartY_1_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[5]),
        .Q(\int_layerStartY_1_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[6]),
        .Q(\int_layerStartY_1_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[7]),
        .Q(\int_layerStartY_1_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[8]),
        .Q(\int_layerStartY_1_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStartY_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerStartY_1[15]_i_1_n_8 ),
        .D(int_layerStartY_10[9]),
        .Q(\int_layerStartY_1_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_8_[0] ),
        .O(int_layerStride_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_8_[10] ),
        .O(int_layerStride_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_8_[11] ),
        .O(int_layerStride_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_8_[12] ),
        .O(int_layerStride_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_8_[13] ),
        .O(int_layerStride_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_8_[14] ),
        .O(int_layerStride_10[14]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_layerStride_1[15]_i_1 
       (.I0(\waddr_reg_n_8_[3] ),
        .I1(\waddr_reg_n_8_[6] ),
        .I2(\waddr_reg_n_8_[9] ),
        .I3(\int_width[15]_i_3_n_8 ),
        .I4(\waddr_reg_n_8_[5] ),
        .I5(\waddr_reg_n_8_[4] ),
        .O(\int_layerStride_1[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_8_[15] ),
        .O(int_layerStride_10[15]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_8_[1] ),
        .O(int_layerStride_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_8_[2] ),
        .O(int_layerStride_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_8_[3] ),
        .O(int_layerStride_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_8_[4] ),
        .O(int_layerStride_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_8_[5] ),
        .O(int_layerStride_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_8_[6] ),
        .O(int_layerStride_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerStride_1_reg_n_8_[7] ),
        .O(int_layerStride_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_8_[8] ),
        .O(int_layerStride_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerStride_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerStride_1_reg_n_8_[9] ),
        .O(int_layerStride_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[0]),
        .Q(\int_layerStride_1_reg_n_8_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[10]),
        .Q(\int_layerStride_1_reg_n_8_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[11]),
        .Q(\int_layerStride_1_reg_n_8_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[12]),
        .Q(\int_layerStride_1_reg_n_8_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[13]),
        .Q(\int_layerStride_1_reg_n_8_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[14]),
        .Q(\int_layerStride_1_reg_n_8_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[15]),
        .Q(\int_layerStride_1_reg_n_8_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[1]),
        .Q(\int_layerStride_1_reg_n_8_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[2]),
        .Q(\int_layerStride_1_reg_n_8_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[3]),
        .Q(\int_layerStride_1_reg_n_8_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[4]),
        .Q(\int_layerStride_1_reg_n_8_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[5]),
        .Q(\int_layerStride_1_reg_n_8_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[6]),
        .Q(\int_layerStride_1_reg_n_8_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[7]),
        .Q(\int_layerStride_1_reg_n_8_[7] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[8]),
        .Q(\int_layerStride_1_reg_n_8_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerStride_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerStride_1[15]_i_1_n_8 ),
        .D(int_layerStride_10[9]),
        .Q(\int_layerStride_1_reg_n_8_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerWidth_1_reg[9]_0 [0]),
        .O(int_layerWidth_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[10]),
        .O(int_layerWidth_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[11]),
        .O(int_layerWidth_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[12]),
        .O(int_layerWidth_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[13]),
        .O(int_layerWidth_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[14]),
        .O(int_layerWidth_10[14]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \int_layerWidth_1[15]_i_1 
       (.I0(\waddr_reg_n_8_[4] ),
        .I1(\waddr_reg_n_8_[5] ),
        .I2(\waddr_reg_n_8_[3] ),
        .I3(\int_width[15]_i_3_n_8 ),
        .I4(\waddr_reg_n_8_[9] ),
        .I5(\waddr_reg_n_8_[6] ),
        .O(\int_layerWidth_1[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(layerWidth_1[15]),
        .O(int_layerWidth_10[15]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerWidth_1_reg[9]_0 [1]),
        .O(int_layerWidth_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerWidth_1_reg[9]_0 [2]),
        .O(int_layerWidth_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerWidth_1_reg[9]_0 [3]),
        .O(int_layerWidth_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerWidth_1_reg[9]_0 [4]),
        .O(int_layerWidth_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerWidth_1_reg[9]_0 [5]),
        .O(int_layerWidth_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerWidth_1_reg[9]_0 [6]),
        .O(int_layerWidth_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_layerWidth_1_reg[9]_0 [7]),
        .O(int_layerWidth_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerWidth_1_reg[9]_0 [8]),
        .O(int_layerWidth_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_layerWidth_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_layerWidth_1_reg[9]_0 [9]),
        .O(int_layerWidth_10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[0]),
        .Q(\int_layerWidth_1_reg[9]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[10]),
        .Q(layerWidth_1[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[11]),
        .Q(layerWidth_1[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[12]),
        .Q(layerWidth_1[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[13]),
        .Q(layerWidth_1[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[14]),
        .Q(layerWidth_1[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[15]),
        .Q(layerWidth_1[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[1]),
        .Q(\int_layerWidth_1_reg[9]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[2]),
        .Q(\int_layerWidth_1_reg[9]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[3]),
        .Q(\int_layerWidth_1_reg[9]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[4]),
        .Q(\int_layerWidth_1_reg[9]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[5]),
        .Q(\int_layerWidth_1_reg[9]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[6]),
        .Q(\int_layerWidth_1_reg[9]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[7]),
        .Q(\int_layerWidth_1_reg[9]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[8]),
        .Q(\int_layerWidth_1_reg[9]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_layerWidth_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_layerWidth_1[15]_i_1_n_8 ),
        .D(int_layerWidth_10[9]),
        .Q(\int_layerWidth_1_reg[9]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_8_[0] ),
        .O(int_reserve0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_8_[10] ),
        .O(int_reserve0[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_8_[11] ),
        .O(int_reserve0[11]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_8_[12] ),
        .O(int_reserve0[12]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_8_[13] ),
        .O(int_reserve0[13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_8_[14] ),
        .O(int_reserve0[14]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_reserve[15]_i_1 
       (.I0(\waddr_reg_n_8_[11] ),
        .I1(\waddr_reg_n_8_[10] ),
        .I2(\waddr_reg_n_8_[2] ),
        .I3(\waddr_reg_n_8_[3] ),
        .I4(\int_reserve[15]_i_3_n_8 ),
        .I5(\int_reserve[15]_i_4_n_8 ),
        .O(\int_reserve[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_8_[15] ),
        .O(int_reserve0[15]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_reserve[15]_i_3 
       (.I0(\waddr_reg_n_8_[0] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\waddr_reg_n_8_[1] ),
        .O(\int_reserve[15]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \int_reserve[15]_i_4 
       (.I0(\waddr_reg_n_8_[4] ),
        .I1(\waddr_reg_n_8_[5] ),
        .I2(\waddr_reg_n_8_[6] ),
        .I3(\waddr_reg_n_8_[9] ),
        .I4(\waddr_reg_n_8_[7] ),
        .I5(\waddr_reg_n_8_[8] ),
        .O(\int_reserve[15]_i_4_n_8 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_8_[1] ),
        .O(int_reserve0[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_8_[2] ),
        .O(int_reserve0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_8_[3] ),
        .O(int_reserve0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_8_[4] ),
        .O(int_reserve0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_8_[5] ),
        .O(int_reserve0[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_8_[6] ),
        .O(int_reserve0[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_reserve_reg_n_8_[7] ),
        .O(int_reserve0[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_8_[8] ),
        .O(int_reserve0[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_reserve[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_reserve_reg_n_8_[9] ),
        .O(int_reserve0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[0] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[0]),
        .Q(\int_reserve_reg_n_8_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[10] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[10]),
        .Q(\int_reserve_reg_n_8_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[11] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[11]),
        .Q(\int_reserve_reg_n_8_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[12] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[12]),
        .Q(\int_reserve_reg_n_8_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[13] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[13]),
        .Q(\int_reserve_reg_n_8_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[14] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[14]),
        .Q(\int_reserve_reg_n_8_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[15] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[15]),
        .Q(\int_reserve_reg_n_8_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[1] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[1]),
        .Q(\int_reserve_reg_n_8_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[2] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[2]),
        .Q(\int_reserve_reg_n_8_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[3] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[3]),
        .Q(\int_reserve_reg_n_8_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[4] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[4]),
        .Q(\int_reserve_reg_n_8_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[5] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[5]),
        .Q(\int_reserve_reg_n_8_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[6] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[6]),
        .Q(\int_reserve_reg_n_8_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[7] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[7]),
        .Q(\int_reserve_reg_n_8_[7] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[8] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[8]),
        .Q(\int_reserve_reg_n_8_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_reserve_reg[9] 
       (.C(ap_clk),
        .CE(\int_reserve[15]_i_1_n_8 ),
        .D(int_reserve0[9]),
        .Q(\int_reserve_reg_n_8_[9] ),
        .R(SS));
  LUT6 #(
    .INIT(64'h3B08FFFF3B083B08)) 
    int_task_ap_done_i_1
       (.I0(ap_idle),
        .I1(auto_restart_status_reg_n_8),
        .I2(p_15_in[2]),
        .I3(ap_done),
        .I4(int_task_ap_done_i_2_n_8),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_8));
  LUT3 #(
    .INIT(8'h10)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_isr[0]_i_2_n_8 ),
        .O(int_task_ap_done_i_2_n_8));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_8),
        .Q(int_task_ap_done),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_8_[0] ),
        .O(int_video_format0[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_8_[10] ),
        .O(int_video_format0[10]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_8_[11] ),
        .O(int_video_format0[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_8_[12] ),
        .O(int_video_format0[12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_8_[13] ),
        .O(int_video_format0[13]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_8_[14] ),
        .O(int_video_format0[14]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \int_video_format[15]_i_1 
       (.I0(\waddr_reg_n_8_[6] ),
        .I1(\int_width[15]_i_3_n_8 ),
        .I2(\waddr_reg_n_8_[9] ),
        .I3(\waddr_reg_n_8_[3] ),
        .I4(\waddr_reg_n_8_[5] ),
        .I5(\waddr_reg_n_8_[4] ),
        .O(\int_video_format[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_8_[15] ),
        .O(int_video_format0[15]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_8_[1] ),
        .O(int_video_format0[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_8_[2] ),
        .O(int_video_format0[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_8_[3] ),
        .O(int_video_format0[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_8_[4] ),
        .O(int_video_format0[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_8_[5] ),
        .O(int_video_format0[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_8_[6] ),
        .O(int_video_format0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_video_format_reg_n_8_[7] ),
        .O(int_video_format0[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_8_[8] ),
        .O(int_video_format0[8]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_video_format[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_video_format_reg_n_8_[9] ),
        .O(int_video_format0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[0] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[0]),
        .Q(\int_video_format_reg_n_8_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[10] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[10]),
        .Q(\int_video_format_reg_n_8_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[11] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[11]),
        .Q(\int_video_format_reg_n_8_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[12] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[12]),
        .Q(\int_video_format_reg_n_8_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[13] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[13]),
        .Q(\int_video_format_reg_n_8_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[14] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[14]),
        .Q(\int_video_format_reg_n_8_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[15] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[15]),
        .Q(\int_video_format_reg_n_8_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[1] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[1]),
        .Q(\int_video_format_reg_n_8_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[2] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[2]),
        .Q(\int_video_format_reg_n_8_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[3] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[3]),
        .Q(\int_video_format_reg_n_8_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[4] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[4]),
        .Q(\int_video_format_reg_n_8_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[5] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[5]),
        .Q(\int_video_format_reg_n_8_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[6] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[6]),
        .Q(\int_video_format_reg_n_8_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[7] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[7]),
        .Q(\int_video_format_reg_n_8_[7] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[8] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[8]),
        .Q(\int_video_format_reg_n_8_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_video_format_reg[9] 
       (.C(ap_clk),
        .CE(\int_video_format[15]_i_1_n_8 ),
        .D(int_video_format0[9]),
        .Q(\int_video_format_reg_n_8_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[9]_0 [0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_8_[10] ),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_8_[11] ),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_8_[12] ),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_8_[13] ),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_8_[14] ),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_8_[4] ),
        .I1(\waddr_reg_n_8_[6] ),
        .I2(\int_width[15]_i_3_n_8 ),
        .I3(\waddr_reg_n_8_[9] ),
        .I4(\waddr_reg_n_8_[3] ),
        .I5(\waddr_reg_n_8_[5] ),
        .O(\int_width[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg_n_8_[15] ),
        .O(int_width0[15]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \int_width[15]_i_3 
       (.I0(\waddr_reg_n_8_[8] ),
        .I1(\waddr_reg_n_8_[7] ),
        .I2(\waddr_reg_n_8_[11] ),
        .I3(\waddr_reg_n_8_[10] ),
        .I4(\int_reserve[15]_i_3_n_8 ),
        .I5(\waddr_reg_n_8_[2] ),
        .O(\int_width[15]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[9]_0 [1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[9]_0 [2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[9]_0 [3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[9]_0 [4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[9]_0 [5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[9]_0 [6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[9]_0 [7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[9]_0 [8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[9]_0 [9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[0]),
        .Q(\int_width_reg[9]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[10]),
        .Q(\int_width_reg_n_8_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[11]),
        .Q(\int_width_reg_n_8_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[12]),
        .Q(\int_width_reg_n_8_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[13]),
        .Q(\int_width_reg_n_8_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[14]),
        .Q(\int_width_reg_n_8_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[15]),
        .Q(\int_width_reg_n_8_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[1]),
        .Q(\int_width_reg[9]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[2]),
        .Q(\int_width_reg[9]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[3]),
        .Q(\int_width_reg[9]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[4]),
        .Q(\int_width_reg[9]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[5]),
        .Q(\int_width_reg[9]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[6]),
        .Q(\int_width_reg[9]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[7]),
        .Q(\int_width_reg[9]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[8]),
        .Q(\int_width_reg[9]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_8 ),
        .D(int_width0[9]),
        .Q(\int_width_reg[9]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hAAAAAAAA000088A0)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_8 ),
        .I1(\rdata[0]_i_3_n_8 ),
        .I2(\rdata_reg[0]_i_4_n_8 ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata[0]_i_5_n_8 ),
        .O(rdata[0]));
  LUT5 #(
    .INIT(32'hFFB8CCB8)) 
    \rdata[0]_i_10 
       (.I0(\int_layerStartX_1_reg[15]_0 [0]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_ier_reg_n_8_[0] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_background_Y_R_reg[7]_0 [0]),
        .O(\rdata[0]_i_10_n_8 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_11 
       (.I0(\int_background_V_B_reg[7]_0 [0]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_layerWidth_1_reg[9]_0 [0]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_height_reg[9]_0 [0]),
        .O(\rdata[0]_i_11_n_8 ));
  LUT6 #(
    .INIT(64'h0033223000002230)) 
    \rdata[0]_i_12 
       (.I0(\int_layerAlpha_1_reg[8]_0 [0]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(ap_start),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\int_layerEnable_reg[1]_0 [0]),
        .O(\rdata[0]_i_12_n_8 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_13 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\int_video_format_reg_n_8_[0] ),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_layerStride_1_reg_n_8_[0] ),
        .O(\rdata[0]_i_13_n_8 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_14 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\int_width_reg[9]_0 [0]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_layerStartY_1_reg[15]_0 [0]),
        .O(\rdata[0]_i_14_n_8 ));
  LUT5 #(
    .INIT(32'hA0A05404)) 
    \rdata[0]_i_15 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_background_U_G_reg[7]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerScaleFactor_1_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[0]_i_15_n_8 ));
  LUT6 #(
    .INIT(64'h0000000010000011)) 
    \rdata[0]_i_2 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(\int_reserve_reg_n_8_[0] ),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[11]),
        .I5(\rdata[7]_i_6_n_8 ),
        .O(\rdata[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h1011111100000000)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\int_layerHeight_1_reg[9]_0 [0]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(\rdata_reg[0]_i_6_n_8 ),
        .O(\rdata[0]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \rdata[0]_i_5 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(data3[0]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(int_gie_reg_n_8),
        .I4(\rdata[0]_i_9_n_8 ),
        .O(\rdata[0]_i_5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdata[0]_i_9 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[0]_i_9_n_8 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(\rdata[10]_i_3_n_8 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[10]_i_4_n_8 ),
        .O(rdata[10]));
  LUT5 #(
    .INIT(32'hEFFFFFEE)) 
    \rdata[10]_i_2 
       (.I0(\rdata[9]_i_2_n_8 ),
        .I1(\rdata[10]_i_5_n_8 ),
        .I2(\int_reserve_reg_n_8_[10] ),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[10]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hEBEBEBE8EB2BEB28)) 
    \rdata[10]_i_3 
       (.I0(\rdata[10]_i_6_n_8 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\int_width_reg_n_8_[10] ),
        .I5(\int_layerStride_1_reg_n_8_[10] ),
        .O(\rdata[10]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h00000000CFFAC00A)) 
    \rdata[10]_i_4 
       (.I0(\int_height_reg_n_8_[10] ),
        .I1(layerHeight_1[10]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[10]_i_7_n_8 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[10]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h3FFCFCFCFCFCFCF7)) 
    \rdata[10]_i_5 
       (.I0(\int_layerEnable_reg_n_8_[10] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[10]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_6 
       (.I0(\int_background_U_G_reg_n_8_[10] ),
        .I1(\int_layerStartY_1_reg[15]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_video_format_reg_n_8_[10] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(layerAlpha_1[10]),
        .O(\rdata[10]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_7 
       (.I0(\int_background_V_B_reg_n_8_[10] ),
        .I1(layerWidth_1[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_background_Y_R_reg_n_8_[10] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_layerStartX_1_reg[15]_0 [10]),
        .O(\rdata[10]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(\rdata[11]_i_3_n_8 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[11]_i_4_n_8 ),
        .O(rdata[11]));
  LUT5 #(
    .INIT(32'hEFFFFFEE)) 
    \rdata[11]_i_2 
       (.I0(\rdata[9]_i_2_n_8 ),
        .I1(\rdata[11]_i_5_n_8 ),
        .I2(\int_reserve_reg_n_8_[11] ),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[11]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hEBEBEBE8EB2BEB28)) 
    \rdata[11]_i_3 
       (.I0(\rdata[11]_i_6_n_8 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\int_width_reg_n_8_[11] ),
        .I5(\int_layerStride_1_reg_n_8_[11] ),
        .O(\rdata[11]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h00000000CFFAC00A)) 
    \rdata[11]_i_4 
       (.I0(\int_height_reg_n_8_[11] ),
        .I1(layerHeight_1[11]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[11]_i_7_n_8 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[11]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h3FFCFCFCFCFCFCF7)) 
    \rdata[11]_i_5 
       (.I0(\int_layerEnable_reg_n_8_[11] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[11]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_6 
       (.I0(\int_background_U_G_reg_n_8_[11] ),
        .I1(\int_layerStartY_1_reg[15]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_video_format_reg_n_8_[11] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(layerAlpha_1[11]),
        .O(\rdata[11]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_7 
       (.I0(\int_background_V_B_reg_n_8_[11] ),
        .I1(layerWidth_1[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_background_Y_R_reg_n_8_[11] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_layerStartX_1_reg[15]_0 [11]),
        .O(\rdata[11]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(\rdata[12]_i_3_n_8 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[12]_i_4_n_8 ),
        .O(rdata[12]));
  LUT5 #(
    .INIT(32'hEFFFFFEE)) 
    \rdata[12]_i_2 
       (.I0(\rdata[9]_i_2_n_8 ),
        .I1(\rdata[12]_i_5_n_8 ),
        .I2(\int_reserve_reg_n_8_[12] ),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[12]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hEBEBEBE8EB2BEB28)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_6_n_8 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\int_width_reg_n_8_[12] ),
        .I5(\int_layerStride_1_reg_n_8_[12] ),
        .O(\rdata[12]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h00000000CFFAC00A)) 
    \rdata[12]_i_4 
       (.I0(\int_height_reg_n_8_[12] ),
        .I1(layerHeight_1[12]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[12]_i_7_n_8 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[12]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h3FFCFCFCFCFCFCF7)) 
    \rdata[12]_i_5 
       (.I0(\int_layerEnable_reg_n_8_[12] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[12]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_6 
       (.I0(\int_background_U_G_reg_n_8_[12] ),
        .I1(\int_layerStartY_1_reg[15]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_video_format_reg_n_8_[12] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(layerAlpha_1[12]),
        .O(\rdata[12]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_7 
       (.I0(\int_background_V_B_reg_n_8_[12] ),
        .I1(layerWidth_1[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_background_Y_R_reg_n_8_[12] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_layerStartX_1_reg[15]_0 [12]),
        .O(\rdata[12]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(\rdata[13]_i_3_n_8 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[13]_i_4_n_8 ),
        .O(rdata[13]));
  LUT5 #(
    .INIT(32'hEFFFFFEE)) 
    \rdata[13]_i_2 
       (.I0(\rdata[9]_i_2_n_8 ),
        .I1(\rdata[13]_i_5_n_8 ),
        .I2(\int_reserve_reg_n_8_[13] ),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[13]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hEBEBEBE8EB2BEB28)) 
    \rdata[13]_i_3 
       (.I0(\rdata[13]_i_6_n_8 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\int_width_reg_n_8_[13] ),
        .I5(\int_layerStride_1_reg_n_8_[13] ),
        .O(\rdata[13]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h00000000CFFAC00A)) 
    \rdata[13]_i_4 
       (.I0(\int_height_reg_n_8_[13] ),
        .I1(layerHeight_1[13]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[13]_i_7_n_8 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[13]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h3FFCFCFCFCFCFCF7)) 
    \rdata[13]_i_5 
       (.I0(\int_layerEnable_reg_n_8_[13] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[13]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_6 
       (.I0(\int_background_U_G_reg_n_8_[13] ),
        .I1(\int_layerStartY_1_reg[15]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_video_format_reg_n_8_[13] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(layerAlpha_1[13]),
        .O(\rdata[13]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_7 
       (.I0(\int_background_V_B_reg_n_8_[13] ),
        .I1(layerWidth_1[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_background_Y_R_reg_n_8_[13] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_layerStartX_1_reg[15]_0 [13]),
        .O(\rdata[13]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(\rdata[14]_i_3_n_8 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[14]_i_4_n_8 ),
        .O(rdata[14]));
  LUT5 #(
    .INIT(32'hEFFFFFEE)) 
    \rdata[14]_i_2 
       (.I0(\rdata[9]_i_2_n_8 ),
        .I1(\rdata[14]_i_5_n_8 ),
        .I2(\int_reserve_reg_n_8_[14] ),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[14]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hEBEBEBE8EB2BEB28)) 
    \rdata[14]_i_3 
       (.I0(\rdata[14]_i_6_n_8 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\int_width_reg_n_8_[14] ),
        .I5(\int_layerStride_1_reg_n_8_[14] ),
        .O(\rdata[14]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h00000000CFFAC00A)) 
    \rdata[14]_i_4 
       (.I0(\int_height_reg_n_8_[14] ),
        .I1(layerHeight_1[14]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[14]_i_7_n_8 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[14]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h3FFCFCFCFCFCFCF7)) 
    \rdata[14]_i_5 
       (.I0(\int_layerEnable_reg_n_8_[14] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[14]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_6 
       (.I0(\int_background_U_G_reg_n_8_[14] ),
        .I1(\int_layerStartY_1_reg[15]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_video_format_reg_n_8_[14] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(layerAlpha_1[14]),
        .O(\rdata[14]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_7 
       (.I0(\int_background_V_B_reg_n_8_[14] ),
        .I1(layerWidth_1[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_background_Y_R_reg_n_8_[14] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_layerStartX_1_reg[15]_0 [14]),
        .O(\rdata[14]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(\rdata[15]_i_3_n_8 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[15]_i_4_n_8 ),
        .O(rdata[15]));
  LUT5 #(
    .INIT(32'hEFFFFFEE)) 
    \rdata[15]_i_2 
       (.I0(\rdata[9]_i_2_n_8 ),
        .I1(\rdata[15]_i_5_n_8 ),
        .I2(\int_reserve_reg_n_8_[15] ),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[15]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hEBEBEBE8EB2BEB28)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_6_n_8 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\int_width_reg_n_8_[15] ),
        .I5(\int_layerStride_1_reg_n_8_[15] ),
        .O(\rdata[15]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h00000000CFFAC00A)) 
    \rdata[15]_i_4 
       (.I0(\int_height_reg_n_8_[15] ),
        .I1(layerHeight_1[15]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[15]_i_7_n_8 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h3FFCFCFCFCFCFCF7)) 
    \rdata[15]_i_5 
       (.I0(\int_layerEnable_reg_n_8_[15] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[15]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_6 
       (.I0(\int_background_U_G_reg_n_8_[15] ),
        .I1(\int_layerStartY_1_reg[15]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_video_format_reg_n_8_[15] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(layerAlpha_1[15]),
        .O(\rdata[15]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_7 
       (.I0(\int_background_V_B_reg_n_8_[15] ),
        .I1(layerWidth_1[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_background_Y_R_reg_n_8_[15] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_layerStartX_1_reg[15]_0 [15]),
        .O(\rdata[15]_i_7_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[16] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[16]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[17] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[17]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[18] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[18]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[19] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[19]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h1111111111101010)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_8 ),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(\rdata[1]_i_3_n_8 ),
        .I3(\rdata_reg[1]_i_4_n_8 ),
        .I4(\rdata[1]_i_5_n_8 ),
        .I5(\rdata[1]_i_6_n_8 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[1]_i_10 
       (.I0(\int_video_format_reg_n_8_[1] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerStride_1_reg_n_8_[1] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[1]_i_13_n_8 ),
        .O(\rdata[1]_i_10_n_8 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[1]_i_11 
       (.I0(\rdata[1]_i_14_n_8 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_width_reg[9]_0 [1]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_layerStartY_1_reg[15]_0 [1]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_11_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_12 
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[1]_i_12_n_8 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \rdata[1]_i_13 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(int_task_ap_done),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_layerAlpha_1_reg[8]_0 [1]),
        .O(\rdata[1]_i_13_n_8 ));
  LUT5 #(
    .INIT(32'hA0A0EFE0)) 
    \rdata[1]_i_14 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\int_layerScaleFactor_1_reg[7]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_background_U_G_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_14_n_8 ));
  LUT6 #(
    .INIT(64'hFDFDFEFFFFFFFEFE)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\rdata[1]_i_7_n_8 ),
        .I3(\int_layerEnable_reg[1]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[1]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h4444040000000400)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[1]_i_8_n_8 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[1]_i_9_n_8 ),
        .O(\rdata[1]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_5 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[1]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \rdata[1]_i_6 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(data3[1]),
        .I5(\rdata[1]_i_12_n_8 ),
        .O(\rdata[1]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7FFC)) 
    \rdata[1]_i_7 
       (.I0(\int_reserve_reg_n_8_[1] ),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[1]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_8 
       (.I0(\int_layerHeight_1_reg[9]_0 [1]),
        .I1(\int_background_Y_R_reg[7]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\int_layerStartX_1_reg[15]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(\int_ier_reg_n_8_[1] ),
        .O(\rdata[1]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'h0033223000002230)) 
    \rdata[1]_i_9 
       (.I0(\int_layerWidth_1_reg[9]_0 [1]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\int_height_reg[9]_0 [1]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_background_V_B_reg[7]_0 [1]),
        .O(\rdata[1]_i_9_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[20] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[20]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[21] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[21]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[22] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[22]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[23] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[23]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[24] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[24]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[25] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[25]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[26] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[26]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[27] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[27]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[28] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[28]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[29] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[29]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_8 ),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(\rdata_reg[2]_i_3_n_8 ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[2]_i_4_n_8 ),
        .I5(\rdata[2]_i_5_n_8 ),
        .O(rdata[2]));
  LUT4 #(
    .INIT(16'h22F3)) 
    \rdata[2]_i_10 
       (.I0(\int_video_format_reg_n_8_[2] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerAlpha_1_reg[8]_0 [2]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[2]_i_10_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBBFFFFFC)) 
    \rdata[2]_i_11 
       (.I0(\int_layerScaleFactor_1_reg[7]_0 [2]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(p_15_in[2]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[2]_i_11_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFEE)) 
    \rdata[2]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_reserve_reg_n_8_[2] ),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[11]),
        .I5(\rdata[7]_i_6_n_8 ),
        .O(\rdata[2]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hFFFFA404)) 
    \rdata[2]_i_4 
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(\int_width_reg[9]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\int_layerStride_1_reg_n_8_[2] ),
        .I4(\rdata[2]_i_8_n_8 ),
        .O(\rdata[2]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \rdata[2]_i_5 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata[2]_i_9_n_8 ),
        .O(\rdata[2]_i_5_n_8 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[2]_i_6 
       (.I0(\int_layerHeight_1_reg[9]_0 [2]),
        .I1(\int_background_Y_R_reg[7]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_layerStartX_1_reg[15]_0 [2]),
        .O(\rdata[2]_i_6_n_8 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_7 
       (.I0(\int_background_V_B_reg[7]_0 [2]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_layerWidth_1_reg[9]_0 [2]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_height_reg[9]_0 [2]),
        .O(\rdata[2]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hFC88FFFFFC880000)) 
    \rdata[2]_i_8 
       (.I0(\int_layerStartY_1_reg[15]_0 [2]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_background_U_G_reg[7]_0 [2]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[2]_i_10_n_8 ),
        .O(\rdata[2]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \rdata[2]_i_9 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerEnable_reg_n_8_[2] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[2]_i_11_n_8 ),
        .O(\rdata[2]_i_9_n_8 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[30] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[30]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[11]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(ar_hs),
        .O(\rdata[31]_i_1_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\int_layerEnable_reg_n_8_[31] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[31]_i_3_n_8 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[31]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[31]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_8 ),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(\rdata_reg[3]_i_3_n_8 ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[3]_i_4_n_8 ),
        .I5(\rdata[3]_i_5_n_8 ),
        .O(rdata[3]));
  LUT4 #(
    .INIT(16'h22F3)) 
    \rdata[3]_i_10 
       (.I0(\int_video_format_reg_n_8_[3] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerAlpha_1_reg[8]_0 [3]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[3]_i_10_n_8 ));
  LUT5 #(
    .INIT(32'hBBFFFFFC)) 
    \rdata[3]_i_11 
       (.I0(\int_layerScaleFactor_1_reg[7]_0 [3]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(int_ap_ready),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[3]_i_11_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFEE)) 
    \rdata[3]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_reserve_reg_n_8_[3] ),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[11]),
        .I5(\rdata[7]_i_6_n_8 ),
        .O(\rdata[3]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hFFFFA404)) 
    \rdata[3]_i_4 
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(\int_width_reg[9]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\int_layerStride_1_reg_n_8_[3] ),
        .I4(\rdata[3]_i_8_n_8 ),
        .O(\rdata[3]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \rdata[3]_i_5 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata[3]_i_9_n_8 ),
        .O(\rdata[3]_i_5_n_8 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[3]_i_6 
       (.I0(\int_layerHeight_1_reg[9]_0 [3]),
        .I1(\int_background_Y_R_reg[7]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_layerStartX_1_reg[15]_0 [3]),
        .O(\rdata[3]_i_6_n_8 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_7 
       (.I0(\int_background_V_B_reg[7]_0 [3]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_layerWidth_1_reg[9]_0 [3]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_height_reg[9]_0 [3]),
        .O(\rdata[3]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hFC88FFFFFC880000)) 
    \rdata[3]_i_8 
       (.I0(\int_layerStartY_1_reg[15]_0 [3]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_background_U_G_reg[7]_0 [3]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[3]_i_10_n_8 ),
        .O(\rdata[3]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \rdata[3]_i_9 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerEnable_reg_n_8_[3] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[3]_i_11_n_8 ),
        .O(\rdata[3]_i_9_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[4]_i_1 
       (.I0(\rdata[9]_i_2_n_8 ),
        .I1(\rdata[4]_i_2_n_8 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(\rdata_reg[4]_i_3_n_8 ),
        .O(rdata[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[4]_i_10 
       (.I0(\int_layerHeight_1_reg[9]_0 [4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_layerStartX_1_reg[15]_0 [4]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_background_Y_R_reg[7]_0 [4]),
        .O(\rdata[4]_i_10_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFF6E6E6EFF6E)) 
    \rdata[4]_i_2 
       (.I0(s_axi_CTRL_ARADDR[11]),
        .I1(s_axi_CTRL_ARADDR[10]),
        .I2(\int_reserve_reg_n_8_[4] ),
        .I3(\rdata[4]_i_4_n_8 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata[9]_i_6_n_8 ),
        .O(\rdata[4]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hCCCCFCCCCCC7CCC7)) 
    \rdata[4]_i_4 
       (.I0(\int_layerEnable_reg_n_8_[4] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_layerScaleFactor_1_reg[7]_0 [4]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[4]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hFEEEFEEEEEFFEEEE)) 
    \rdata[4]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[4]_i_7_n_8 ),
        .I2(\int_layerStride_1_reg_n_8_[4] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_width_reg[9]_0 [4]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[4]_i_5_n_8 ));
  LUT5 #(
    .INIT(32'h44444454)) 
    \rdata[4]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[4]_i_8_n_8 ),
        .I2(\int_height_reg[9]_0 [4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[4]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hFC88FFFFFC880000)) 
    \rdata[4]_i_7 
       (.I0(\int_layerStartY_1_reg[15]_0 [4]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_background_U_G_reg[7]_0 [4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[4]_i_9_n_8 ),
        .O(\rdata[4]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[4]_i_8 
       (.I0(\int_background_V_B_reg[7]_0 [4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerWidth_1_reg[9]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[4]_i_10_n_8 ),
        .O(\rdata[4]_i_8_n_8 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \rdata[4]_i_9 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\int_layerAlpha_1_reg[8]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_video_format_reg_n_8_[4] ),
        .O(\rdata[4]_i_9_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[5]_i_1 
       (.I0(\rdata[9]_i_2_n_8 ),
        .I1(\rdata[5]_i_2_n_8 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(\rdata_reg[5]_i_3_n_8 ),
        .O(rdata[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[5]_i_10 
       (.I0(\int_layerHeight_1_reg[9]_0 [5]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_layerStartX_1_reg[15]_0 [5]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_background_Y_R_reg[7]_0 [5]),
        .O(\rdata[5]_i_10_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFF6E6E6EFF6E)) 
    \rdata[5]_i_2 
       (.I0(s_axi_CTRL_ARADDR[11]),
        .I1(s_axi_CTRL_ARADDR[10]),
        .I2(\int_reserve_reg_n_8_[5] ),
        .I3(\rdata[5]_i_4_n_8 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata[9]_i_6_n_8 ),
        .O(\rdata[5]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hCCCCFCCCCCC7CCC7)) 
    \rdata[5]_i_4 
       (.I0(\int_layerEnable_reg_n_8_[5] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_layerScaleFactor_1_reg[7]_0 [5]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[5]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hFEEEFEEEEEFFEEEE)) 
    \rdata[5]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[5]_i_7_n_8 ),
        .I2(\int_layerStride_1_reg_n_8_[5] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_width_reg[9]_0 [5]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[5]_i_5_n_8 ));
  LUT5 #(
    .INIT(32'h44444454)) 
    \rdata[5]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[5]_i_8_n_8 ),
        .I2(\int_height_reg[9]_0 [5]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[5]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hFC88FFFFFC880000)) 
    \rdata[5]_i_7 
       (.I0(\int_layerStartY_1_reg[15]_0 [5]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_background_U_G_reg[7]_0 [5]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[5]_i_9_n_8 ),
        .O(\rdata[5]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[5]_i_8 
       (.I0(\int_background_V_B_reg[7]_0 [5]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerWidth_1_reg[9]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[5]_i_10_n_8 ),
        .O(\rdata[5]_i_8_n_8 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \rdata[5]_i_9 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\int_layerAlpha_1_reg[8]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_video_format_reg_n_8_[5] ),
        .O(\rdata[5]_i_9_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[6]_i_1 
       (.I0(\rdata[9]_i_2_n_8 ),
        .I1(\rdata[6]_i_2_n_8 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(\rdata_reg[6]_i_3_n_8 ),
        .O(rdata[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[6]_i_10 
       (.I0(\int_layerHeight_1_reg[9]_0 [6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_layerStartX_1_reg[15]_0 [6]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_background_Y_R_reg[7]_0 [6]),
        .O(\rdata[6]_i_10_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFF6E6E6EFF6E)) 
    \rdata[6]_i_2 
       (.I0(s_axi_CTRL_ARADDR[11]),
        .I1(s_axi_CTRL_ARADDR[10]),
        .I2(\int_reserve_reg_n_8_[6] ),
        .I3(\rdata[6]_i_4_n_8 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata[9]_i_6_n_8 ),
        .O(\rdata[6]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hCCCCFCCCCCC7CCC7)) 
    \rdata[6]_i_4 
       (.I0(\int_layerEnable_reg_n_8_[6] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_layerScaleFactor_1_reg[7]_0 [6]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[6]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hFEEEFEEEEEFFEEEE)) 
    \rdata[6]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[6]_i_7_n_8 ),
        .I2(\int_layerStride_1_reg_n_8_[6] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_width_reg[9]_0 [6]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[6]_i_5_n_8 ));
  LUT5 #(
    .INIT(32'h44444454)) 
    \rdata[6]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[6]_i_8_n_8 ),
        .I2(\int_height_reg[9]_0 [6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[6]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hFC88FFFFFC880000)) 
    \rdata[6]_i_7 
       (.I0(\int_layerStartY_1_reg[15]_0 [6]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_background_U_G_reg[7]_0 [6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[6]_i_9_n_8 ),
        .O(\rdata[6]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[6]_i_8 
       (.I0(\int_background_V_B_reg[7]_0 [6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_layerWidth_1_reg[9]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[6]_i_10_n_8 ),
        .O(\rdata[6]_i_8_n_8 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \rdata[6]_i_9 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\int_layerAlpha_1_reg[8]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(\int_video_format_reg_n_8_[6] ),
        .O(\rdata[6]_i_9_n_8 ));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_8 ),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(\rdata_reg[7]_i_3_n_8 ),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[7]_i_4_n_8 ),
        .I5(\rdata[7]_i_5_n_8 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \rdata[7]_i_10 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerEnable_reg_n_8_[7] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[7]_i_12_n_8 ),
        .O(\rdata[7]_i_10_n_8 ));
  LUT4 #(
    .INIT(16'h22F3)) 
    \rdata[7]_i_11 
       (.I0(\int_video_format_reg_n_8_[7] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_layerAlpha_1_reg[8]_0 [7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[7]_i_11_n_8 ));
  LUT5 #(
    .INIT(32'hBBFFFFFC)) 
    \rdata[7]_i_12 
       (.I0(\int_layerScaleFactor_1_reg[7]_0 [7]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(p_15_in[7]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[7]_i_12_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFEE)) 
    \rdata[7]_i_2 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\int_reserve_reg_n_8_[7] ),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[11]),
        .I5(\rdata[7]_i_6_n_8 ),
        .O(\rdata[7]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hFFFFA404)) 
    \rdata[7]_i_4 
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(\int_width_reg[9]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\int_layerStride_1_reg_n_8_[7] ),
        .I4(\rdata[7]_i_9_n_8 ),
        .O(\rdata[7]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \rdata[7]_i_5 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata[7]_i_10_n_8 ),
        .O(\rdata[7]_i_5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \rdata[7]_i_6 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .I2(s_axi_CTRL_ARADDR[10]),
        .O(\rdata[7]_i_6_n_8 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[7]_i_7 
       (.I0(\int_layerHeight_1_reg[9]_0 [7]),
        .I1(\int_background_Y_R_reg[7]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_layerStartX_1_reg[15]_0 [7]),
        .O(\rdata[7]_i_7_n_8 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_8 
       (.I0(\int_background_V_B_reg[7]_0 [7]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_layerWidth_1_reg[9]_0 [7]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(\int_height_reg[9]_0 [7]),
        .O(\rdata[7]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'hFC88FFFFFC880000)) 
    \rdata[7]_i_9 
       (.I0(\int_layerStartY_1_reg[15]_0 [7]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_background_U_G_reg[7]_0 [7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[7]_i_11_n_8 ),
        .O(\rdata[7]_i_9_n_8 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_8 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(\rdata[8]_i_3_n_8 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[8]_i_4_n_8 ),
        .O(rdata[8]));
  LUT5 #(
    .INIT(32'hEFFFFFEE)) 
    \rdata[8]_i_2 
       (.I0(\rdata[9]_i_2_n_8 ),
        .I1(\rdata[8]_i_5_n_8 ),
        .I2(\int_reserve_reg_n_8_[8] ),
        .I3(s_axi_CTRL_ARADDR[10]),
        .I4(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[8]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hEBEBEBE8EB2BEB28)) 
    \rdata[8]_i_3 
       (.I0(\rdata[8]_i_6_n_8 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\int_width_reg[9]_0 [8]),
        .I5(\int_layerStride_1_reg_n_8_[8] ),
        .O(\rdata[8]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h00000000CFFAC00A)) 
    \rdata[8]_i_4 
       (.I0(\int_height_reg[9]_0 [8]),
        .I1(\int_layerHeight_1_reg[9]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[8]_i_7_n_8 ),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[8]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h3FFCFCFCFCFCFCF7)) 
    \rdata[8]_i_5 
       (.I0(\int_layerEnable_reg_n_8_[8] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[8]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_6 
       (.I0(\int_background_U_G_reg_n_8_[8] ),
        .I1(\int_layerStartY_1_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_video_format_reg_n_8_[8] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_layerAlpha_1_reg[8]_0 [8]),
        .O(\rdata[8]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_7 
       (.I0(\int_background_V_B_reg_n_8_[8] ),
        .I1(\int_layerWidth_1_reg[9]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_background_Y_R_reg_n_8_[8] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_layerStartX_1_reg[15]_0 [8]),
        .O(\rdata[8]_i_7_n_8 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_8 ),
        .I1(\rdata[9]_i_3_n_8 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(\rdata_reg[9]_i_4_n_8 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    \rdata[9]_i_10 
       (.I0(\rdata[9]_i_12_n_8 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_background_Y_R_reg_n_8_[9] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(\int_layerStartX_1_reg[15]_0 [9]),
        .O(\rdata[9]_i_10_n_8 ));
  LUT4 #(
    .INIT(16'h22F3)) 
    \rdata[9]_i_11 
       (.I0(\int_video_format_reg_n_8_[9] ),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(layerAlpha_1[9]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_11_n_8 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[9]_i_12 
       (.I0(\int_layerWidth_1_reg[9]_0 [9]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(\int_background_V_B_reg_n_8_[9] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_height_reg[9]_0 [9]),
        .O(\rdata[9]_i_12_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hBFFE)) 
    \rdata[9]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[10]),
        .I2(s_axi_CTRL_ARADDR[8]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[9]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFF6E6E6EFF6E)) 
    \rdata[9]_i_3 
       (.I0(s_axi_CTRL_ARADDR[11]),
        .I1(s_axi_CTRL_ARADDR[10]),
        .I2(\int_reserve_reg_n_8_[9] ),
        .I3(\rdata[9]_i_5_n_8 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata[9]_i_6_n_8 ),
        .O(\rdata[9]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hFCCCCCC4FCCCCCC7)) 
    \rdata[9]_i_5 
       (.I0(\int_layerEnable_reg_n_8_[9] ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[9]),
        .I5(interrupt),
        .O(\rdata[9]_i_5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rdata[9]_i_6 
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'hFEEEFEEEEEFFEEEE)) 
    \rdata[9]_i_7 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[9]_i_9_n_8 ),
        .I2(\int_layerStride_1_reg_n_8_[9] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_width_reg[9]_0 [9]),
        .I5(s_axi_CTRL_ARADDR[9]),
        .O(\rdata[9]_i_7_n_8 ));
  LUT5 #(
    .INIT(32'h54444444)) 
    \rdata[9]_i_8 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\rdata[9]_i_10_n_8 ),
        .I2(s_axi_CTRL_ARADDR[9]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_layerHeight_1_reg[9]_0 [9]),
        .O(\rdata[9]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \rdata[9]_i_9 
       (.I0(\int_background_U_G_reg_n_8_[9] ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_layerStartY_1_reg[15]_0 [9]),
        .I3(s_axi_CTRL_ARADDR[9]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[9]_i_11_n_8 ),
        .O(\rdata[9]_i_9_n_8 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF8 \rdata_reg[0]_i_4 
       (.I0(\rdata_reg[0]_i_7_n_8 ),
        .I1(\rdata_reg[0]_i_8_n_8 ),
        .O(\rdata_reg[0]_i_4_n_8 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[0]_i_6 
       (.I0(\rdata[0]_i_10_n_8 ),
        .I1(\rdata[0]_i_11_n_8 ),
        .O(\rdata_reg[0]_i_6_n_8 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[0]_i_7 
       (.I0(\rdata[0]_i_12_n_8 ),
        .I1(\rdata[0]_i_13_n_8 ),
        .O(\rdata_reg[0]_i_7_n_8 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[0]_i_8 
       (.I0(\rdata[0]_i_14_n_8 ),
        .I1(\rdata[0]_i_15_n_8 ),
        .O(\rdata_reg[0]_i_8_n_8 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_4 
       (.I0(\rdata[1]_i_10_n_8 ),
        .I1(\rdata[1]_i_11_n_8 ),
        .O(\rdata_reg[1]_i_4_n_8 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  MUXF7 \rdata_reg[2]_i_3 
       (.I0(\rdata[2]_i_6_n_8 ),
        .I1(\rdata[2]_i_7_n_8 ),
        .O(\rdata_reg[2]_i_3_n_8 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_8 ),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_8 ),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(\rdata[31]_i_1_n_8 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  MUXF7 \rdata_reg[3]_i_3 
       (.I0(\rdata[3]_i_6_n_8 ),
        .I1(\rdata[3]_i_7_n_8 ),
        .O(\rdata_reg[3]_i_3_n_8 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(1'b0));
  MUXF7 \rdata_reg[4]_i_3 
       (.I0(\rdata[4]_i_5_n_8 ),
        .I1(\rdata[4]_i_6_n_8 ),
        .O(\rdata_reg[4]_i_3_n_8 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(1'b0));
  MUXF7 \rdata_reg[5]_i_3 
       (.I0(\rdata[5]_i_5_n_8 ),
        .I1(\rdata[5]_i_6_n_8 ),
        .O(\rdata_reg[5]_i_3_n_8 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(1'b0));
  MUXF7 \rdata_reg[6]_i_3 
       (.I0(\rdata[6]_i_5_n_8 ),
        .I1(\rdata[6]_i_6_n_8 ),
        .O(\rdata_reg[6]_i_3_n_8 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  MUXF7 \rdata_reg[7]_i_3 
       (.I0(\rdata[7]_i_7_n_8 ),
        .I1(\rdata[7]_i_8_n_8 ),
        .O(\rdata_reg[7]_i_3_n_8 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  MUXF7 \rdata_reg[9]_i_4 
       (.I0(\rdata[9]_i_7_n_8 ),
        .I1(\rdata[9]_i_8_n_8 ),
        .O(\rdata_reg[9]_i_4_n_8 ),
        .S(s_axi_CTRL_ARADDR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[11]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[10]),
        .Q(\waddr_reg_n_8_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[11]),
        .Q(\waddr_reg_n_8_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_8_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_8_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_8_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_8_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_8_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[8]),
        .Q(\waddr_reg_n_8_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[9]),
        .Q(\waddr_reg_n_8_[9] ),
        .R(1'b0));
endmodule

module design_1_v_mix_0_0_MultiPixStream2AXIvideo
   (ap_rst_n_0,
    MultiPixStream2AXIvideo_U0_ap_ready,
    ap_rst_n_1,
    D,
    internal_empty_n_reg,
    \icmp_ln3188_reg_221_reg[0] ,
    \cmp32180_i_reg_211_reg[0]_0 ,
    CO,
    Q,
    mOutPtr110_out,
    mOutPtr110_out_0,
    MultiPixStream2AXIvideo_U0_HwReg_width_read,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST,
    ap_rst_n,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done,
    ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready,
    \ap_CS_fsm_reg[4] ,
    grp_VMixHlsDataFlowFunction_fu_398_ap_ready,
    \ap_CS_fsm_reg[4]_0 ,
    ap_done,
    out420_empty_n,
    internal_empty_n_reg_0,
    MultiPixStream2AXIvideo_U0_ap_start,
    v_mix_422_to_420_false_U0_ap_start,
    start_once_reg,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    ap_done_cache_reg,
    ap_clk,
    \d_read_reg_22_reg[9] ,
    \d_read_reg_22_reg[9]_0 ,
    m_axis_video_TREADY_int_regslice,
    HwReg_width_c_empty_n,
    HwReg_height_c_empty_n);
  output ap_rst_n_0;
  output MultiPixStream2AXIvideo_U0_ap_ready;
  output ap_rst_n_1;
  output [1:0]D;
  output internal_empty_n_reg;
  output \icmp_ln3188_reg_221_reg[0] ;
  output \cmp32180_i_reg_211_reg[0]_0 ;
  output [0:0]CO;
  output [0:0]Q;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output MultiPixStream2AXIvideo_U0_HwReg_width_read;
  output grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER;
  output grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST;
  input ap_rst_n;
  input ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done;
  input ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  input [2:0]\ap_CS_fsm_reg[4] ;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  input \ap_CS_fsm_reg[4]_0 ;
  input ap_done;
  input out420_empty_n;
  input internal_empty_n_reg_0;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input v_mix_422_to_420_false_U0_ap_start;
  input start_once_reg;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input ap_done_cache_reg;
  input ap_clk;
  input [9:0]\d_read_reg_22_reg[9] ;
  input [9:0]\d_read_reg_22_reg[9]_0 ;
  input m_axis_video_TREADY_int_regslice;
  input HwReg_width_c_empty_n;
  input HwReg_height_c_empty_n;

  wire [0:0]CO;
  wire [1:0]D;
  wire HwReg_height_c_empty_n;
  wire HwReg_width_c_empty_n;
  wire MultiPixStream2AXIvideo_U0_HwReg_width_read;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire \ap_CS_fsm[3]_i_4__0_n_8 ;
  wire \ap_CS_fsm[3]_i_5__0_n_8 ;
  wire \ap_CS_fsm[3]_i_6__0_n_8 ;
  wire \ap_CS_fsm[3]_i_7__0_n_8 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_9 ;
  wire [2:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_8_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done;
  wire ap_done_cache_reg;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_8;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_done;
  wire ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done;
  wire \cmp32180_i_reg_211_reg[0]_0 ;
  wire [9:0]cols_reg_201;
  wire [9:0]d_read_reg_22;
  wire [9:0]\d_read_reg_22_reg[9] ;
  wire [9:0]\d_read_reg_22_reg[9]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_n_13;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_n_17;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER;
  wire grp_reg_unsigned_short_s_fu_123_n_12;
  wire grp_reg_unsigned_short_s_fu_123_n_17;
  wire grp_reg_unsigned_short_s_fu_123_n_19;
  wire grp_reg_unsigned_short_s_fu_123_n_20;
  wire grp_reg_unsigned_short_s_fu_123_n_21;
  wire grp_reg_unsigned_short_s_fu_123_n_22;
  wire grp_reg_unsigned_short_s_fu_123_n_23;
  wire grp_reg_unsigned_short_s_fu_123_n_24;
  wire grp_reg_unsigned_short_s_fu_123_n_25;
  wire grp_reg_unsigned_short_s_fu_123_n_26;
  wire grp_reg_unsigned_short_s_fu_123_n_27;
  wire grp_reg_unsigned_short_s_fu_123_n_28;
  wire grp_reg_unsigned_short_s_fu_123_n_29;
  wire grp_reg_unsigned_short_s_fu_123_n_8;
  wire grp_reg_unsigned_short_s_fu_123_n_9;
  wire [9:0]i_3_fu_163_p2;
  wire [9:0]i_3_reg_218;
  wire \i_3_reg_218[2]_i_1_n_8 ;
  wire \i_3_reg_218[5]_i_1_n_8 ;
  wire \i_3_reg_218[9]_i_2_n_8 ;
  wire [9:0]i_fu_74;
  wire \icmp_ln3188_reg_221_reg[0] ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire m_axis_video_TREADY_int_regslice;
  wire out420_empty_n;
  wire [9:0]rows_reg_196;
  wire sof_fu_78;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire [8:0]sub_i_fu_143_p2;
  wire [10:0]sub_i_reg_206;
  wire v_mix_422_to_420_false_U0_ap_start;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__13 
       (.I0(MultiPixStream2AXIvideo_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(HwReg_width_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(HwReg_height_c_empty_n),
        .I5(\ap_CS_fsm_reg_n_8_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(CO),
        .I1(Q),
        .O(MultiPixStream2AXIvideo_U0_ap_ready));
  LUT5 #(
    .INIT(32'h00008000)) 
    \ap_CS_fsm[1]_i_1__13 
       (.I0(\ap_CS_fsm_reg_n_8_[0] ),
        .I1(HwReg_height_c_empty_n),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(HwReg_width_c_empty_n),
        .I4(ap_done_reg),
        .O(MultiPixStream2AXIvideo_U0_HwReg_width_read));
  LUT6 #(
    .INIT(64'hAAABFFFFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(\ap_CS_fsm_reg[4] [0]),
        .I1(MultiPixStream2AXIvideo_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done),
        .I4(ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(rows_reg_196[9]),
        .I1(i_fu_74[9]),
        .O(\ap_CS_fsm[3]_i_4__0_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(i_fu_74[6]),
        .I1(rows_reg_196[6]),
        .I2(i_fu_74[7]),
        .I3(rows_reg_196[7]),
        .I4(rows_reg_196[8]),
        .I5(i_fu_74[8]),
        .O(\ap_CS_fsm[3]_i_5__0_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(rows_reg_196[5]),
        .I1(i_fu_74[5]),
        .I2(i_fu_74[3]),
        .I3(rows_reg_196[3]),
        .I4(i_fu_74[4]),
        .I5(rows_reg_196[4]),
        .O(\ap_CS_fsm[3]_i_6__0_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(rows_reg_196[2]),
        .I1(i_fu_74[2]),
        .I2(i_fu_74[0]),
        .I3(rows_reg_196[0]),
        .I4(i_fu_74[1]),
        .I5(rows_reg_196[1]),
        .O(\ap_CS_fsm[3]_i_7__0_n_8 ));
  LUT6 #(
    .INIT(64'hA800FFFFA800A800)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_done),
        .I1(grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(\ap_CS_fsm_reg[4] [1]),
        .I4(ap_done),
        .I5(\ap_CS_fsm_reg[4] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(CO),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done),
        .O(ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_done));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_8_[0] ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[3]_i_2__0_n_9 ,\ap_CS_fsm_reg[3]_i_2__0_n_10 ,\ap_CS_fsm_reg[3]_i_2__0_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_4__0_n_8 ,\ap_CS_fsm[3]_i_5__0_n_8 ,\ap_CS_fsm[3]_i_6__0_n_8 ,\ap_CS_fsm[3]_i_7__0_n_8 }));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(MultiPixStream2AXIvideo_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .I4(\ap_CS_fsm_reg[4] [1]),
        .O(ap_done_reg_i_1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_8),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AAA8AAA8AAA8)) 
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done_i_1
       (.I0(ap_rst_n),
        .I1(MultiPixStream2AXIvideo_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done),
        .I4(ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h00020000AAAA0000)) 
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(MultiPixStream2AXIvideo_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done),
        .I4(ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(ap_rst_n_1));
  FDRE \cmp32180_i_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_123_n_29),
        .Q(\cmp32180_i_reg_211_reg[0]_0 ),
        .R(1'b0));
  FDRE \cols_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_28),
        .Q(cols_reg_201[0]),
        .R(1'b0));
  FDRE \cols_reg_201_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_27),
        .Q(cols_reg_201[1]),
        .R(1'b0));
  FDRE \cols_reg_201_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_26),
        .Q(cols_reg_201[2]),
        .R(1'b0));
  FDRE \cols_reg_201_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_25),
        .Q(cols_reg_201[3]),
        .R(1'b0));
  FDRE \cols_reg_201_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_24),
        .Q(cols_reg_201[4]),
        .R(1'b0));
  FDRE \cols_reg_201_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_23),
        .Q(cols_reg_201[5]),
        .R(1'b0));
  FDRE \cols_reg_201_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_22),
        .Q(cols_reg_201[6]),
        .R(1'b0));
  FDRE \cols_reg_201_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_21),
        .Q(cols_reg_201[7]),
        .R(1'b0));
  FDRE \cols_reg_201_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_20),
        .Q(cols_reg_201[8]),
        .R(1'b0));
  FDRE \cols_reg_201_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_19),
        .Q(cols_reg_201[9]),
        .R(1'b0));
  design_1_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94
       (.CO(CO),
        .D(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .E(ap_NS_fsm1),
        .Q(cols_reg_201),
        .\ap_CS_fsm_reg[2] (ap_NS_fsm[3:2]),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_done_cache_reg_0(\ap_CS_fsm_reg[4] [1]),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_fu_175_p2_carry_0(sub_i_reg_206),
        .\cmp32180_i_reg_211_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_n_13),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_n_17),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER),
        .\i_fu_74_reg[0] ({ap_CS_fsm_state4,Q,ap_CS_fsm_state2}),
        .\icmp_ln3188_reg_221_reg[0]_0 (\icmp_ln3188_reg_221_reg[0] ),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out420_empty_n(out420_empty_n),
        .sof_fu_78(sof_fu_78),
        .\sof_fu_78_reg[0] (\cmp32180_i_reg_211_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_n_17),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .R(ap_done_cache_reg));
  design_1_v_mix_0_0_reg_unsigned_short_s_85 grp_reg_unsigned_short_s_fu_117
       (.Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[9]_0 (\d_read_reg_22_reg[9]_0 ));
  design_1_v_mix_0_0_reg_unsigned_short_s_86 grp_reg_unsigned_short_s_fu_123
       (.D({grp_reg_unsigned_short_s_fu_123_n_8,grp_reg_unsigned_short_s_fu_123_n_9,sub_i_fu_143_p2[8:7],grp_reg_unsigned_short_s_fu_123_n_12,sub_i_fu_143_p2[5:2],grp_reg_unsigned_short_s_fu_123_n_17,sub_i_fu_143_p2[0]}),
        .Q({grp_reg_unsigned_short_s_fu_123_n_19,grp_reg_unsigned_short_s_fu_123_n_20,grp_reg_unsigned_short_s_fu_123_n_21,grp_reg_unsigned_short_s_fu_123_n_22,grp_reg_unsigned_short_s_fu_123_n_23,grp_reg_unsigned_short_s_fu_123_n_24,grp_reg_unsigned_short_s_fu_123_n_25,grp_reg_unsigned_short_s_fu_123_n_26,grp_reg_unsigned_short_s_fu_123_n_27,grp_reg_unsigned_short_s_fu_123_n_28}),
        .ap_clk(ap_clk),
        .\cmp32180_i_reg_211_reg[0] (grp_reg_unsigned_short_s_fu_123_n_29),
        .\cmp32180_i_reg_211_reg[0]_0 (\cmp32180_i_reg_211_reg[0]_0 ),
        .\cmp32180_i_reg_211_reg[0]_1 (ap_CS_fsm_state2),
        .\d_read_reg_22_reg[9]_0 (\d_read_reg_22_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_218[0]_i_1 
       (.I0(i_fu_74[0]),
        .O(i_3_fu_163_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_218[1]_i_1 
       (.I0(i_fu_74[0]),
        .I1(i_fu_74[1]),
        .O(i_3_fu_163_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_3_reg_218[2]_i_1 
       (.I0(i_fu_74[2]),
        .I1(i_fu_74[1]),
        .I2(i_fu_74[0]),
        .O(\i_3_reg_218[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_3_reg_218[3]_i_1 
       (.I0(i_fu_74[3]),
        .I1(i_fu_74[1]),
        .I2(i_fu_74[0]),
        .I3(i_fu_74[2]),
        .O(i_3_fu_163_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_3_reg_218[4]_i_1 
       (.I0(i_fu_74[4]),
        .I1(i_fu_74[2]),
        .I2(i_fu_74[0]),
        .I3(i_fu_74[1]),
        .I4(i_fu_74[3]),
        .O(i_3_fu_163_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_3_reg_218[5]_i_1 
       (.I0(i_fu_74[5]),
        .I1(i_fu_74[4]),
        .I2(i_fu_74[2]),
        .I3(i_fu_74[0]),
        .I4(i_fu_74[1]),
        .I5(i_fu_74[3]),
        .O(\i_3_reg_218[5]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \i_3_reg_218[6]_i_1 
       (.I0(\i_3_reg_218[9]_i_2_n_8 ),
        .I1(i_fu_74[5]),
        .I2(i_fu_74[6]),
        .O(i_3_fu_163_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_3_reg_218[7]_i_1 
       (.I0(i_fu_74[7]),
        .I1(\i_3_reg_218[9]_i_2_n_8 ),
        .I2(i_fu_74[5]),
        .I3(i_fu_74[6]),
        .O(i_3_fu_163_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_3_reg_218[8]_i_1 
       (.I0(i_fu_74[8]),
        .I1(i_fu_74[6]),
        .I2(i_fu_74[5]),
        .I3(\i_3_reg_218[9]_i_2_n_8 ),
        .I4(i_fu_74[7]),
        .O(i_3_fu_163_p2[8]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_3_reg_218[9]_i_1 
       (.I0(i_fu_74[9]),
        .I1(i_fu_74[7]),
        .I2(\i_3_reg_218[9]_i_2_n_8 ),
        .I3(i_fu_74[5]),
        .I4(i_fu_74[6]),
        .I5(i_fu_74[8]),
        .O(i_3_fu_163_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_3_reg_218[9]_i_2 
       (.I0(i_fu_74[3]),
        .I1(i_fu_74[1]),
        .I2(i_fu_74[0]),
        .I3(i_fu_74[2]),
        .I4(i_fu_74[4]),
        .O(\i_3_reg_218[9]_i_2_n_8 ));
  FDRE \i_3_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_3_fu_163_p2[0]),
        .Q(i_3_reg_218[0]),
        .R(1'b0));
  FDRE \i_3_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_3_fu_163_p2[1]),
        .Q(i_3_reg_218[1]),
        .R(1'b0));
  FDRE \i_3_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\i_3_reg_218[2]_i_1_n_8 ),
        .Q(i_3_reg_218[2]),
        .R(1'b0));
  FDRE \i_3_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_3_fu_163_p2[3]),
        .Q(i_3_reg_218[3]),
        .R(1'b0));
  FDRE \i_3_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_3_fu_163_p2[4]),
        .Q(i_3_reg_218[4]),
        .R(1'b0));
  FDRE \i_3_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\i_3_reg_218[5]_i_1_n_8 ),
        .Q(i_3_reg_218[5]),
        .R(1'b0));
  FDRE \i_3_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_3_fu_163_p2[6]),
        .Q(i_3_reg_218[6]),
        .R(1'b0));
  FDRE \i_3_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_3_fu_163_p2[7]),
        .Q(i_3_reg_218[7]),
        .R(1'b0));
  FDRE \i_3_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_3_fu_163_p2[8]),
        .Q(i_3_reg_218[8]),
        .R(1'b0));
  FDRE \i_3_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_3_fu_163_p2[9]),
        .Q(i_3_reg_218[9]),
        .R(1'b0));
  FDRE \i_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_218[0]),
        .Q(i_fu_74[0]),
        .R(MultiPixStream2AXIvideo_U0_HwReg_width_read));
  FDRE \i_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_218[1]),
        .Q(i_fu_74[1]),
        .R(MultiPixStream2AXIvideo_U0_HwReg_width_read));
  FDRE \i_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_218[2]),
        .Q(i_fu_74[2]),
        .R(MultiPixStream2AXIvideo_U0_HwReg_width_read));
  FDRE \i_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_218[3]),
        .Q(i_fu_74[3]),
        .R(MultiPixStream2AXIvideo_U0_HwReg_width_read));
  FDRE \i_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_218[4]),
        .Q(i_fu_74[4]),
        .R(MultiPixStream2AXIvideo_U0_HwReg_width_read));
  FDRE \i_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_218[5]),
        .Q(i_fu_74[5]),
        .R(MultiPixStream2AXIvideo_U0_HwReg_width_read));
  FDRE \i_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_218[6]),
        .Q(i_fu_74[6]),
        .R(MultiPixStream2AXIvideo_U0_HwReg_width_read));
  FDRE \i_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_218[7]),
        .Q(i_fu_74[7]),
        .R(MultiPixStream2AXIvideo_U0_HwReg_width_read));
  FDRE \i_fu_74_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_218[8]),
        .Q(i_fu_74[8]),
        .R(MultiPixStream2AXIvideo_U0_HwReg_width_read));
  FDRE \i_fu_74_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_218[9]),
        .Q(i_fu_74[9]),
        .R(MultiPixStream2AXIvideo_U0_HwReg_width_read));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    internal_full_n_i_3__37
       (.I0(Q),
        .I1(CO),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(v_mix_422_to_420_false_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(mOutPtr110_out));
  FDRE \rows_reg_196_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_196[0]),
        .R(1'b0));
  FDRE \rows_reg_196_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_196[1]),
        .R(1'b0));
  FDRE \rows_reg_196_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_196[2]),
        .R(1'b0));
  FDRE \rows_reg_196_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_196[3]),
        .R(1'b0));
  FDRE \rows_reg_196_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_196[4]),
        .R(1'b0));
  FDRE \rows_reg_196_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_196[5]),
        .R(1'b0));
  FDRE \rows_reg_196_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_196[6]),
        .R(1'b0));
  FDRE \rows_reg_196_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_196[7]),
        .R(1'b0));
  FDRE \rows_reg_196_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_196[8]),
        .R(1'b0));
  FDRE \rows_reg_196_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_196[9]),
        .R(1'b0));
  FDRE \sof_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_n_13),
        .Q(sof_fu_78),
        .R(1'b0));
  FDRE \sub_i_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_143_p2[0]),
        .Q(sub_i_reg_206[0]),
        .R(1'b0));
  FDRE \sub_i_reg_206_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_8),
        .Q(sub_i_reg_206[10]),
        .R(1'b0));
  FDRE \sub_i_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_17),
        .Q(sub_i_reg_206[1]),
        .R(1'b0));
  FDRE \sub_i_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_143_p2[2]),
        .Q(sub_i_reg_206[2]),
        .R(1'b0));
  FDRE \sub_i_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_143_p2[3]),
        .Q(sub_i_reg_206[3]),
        .R(1'b0));
  FDRE \sub_i_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_143_p2[4]),
        .Q(sub_i_reg_206[4]),
        .R(1'b0));
  FDRE \sub_i_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_143_p2[5]),
        .Q(sub_i_reg_206[5]),
        .R(1'b0));
  FDRE \sub_i_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_12),
        .Q(sub_i_reg_206[6]),
        .R(1'b0));
  FDRE \sub_i_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_143_p2[7]),
        .Q(sub_i_reg_206[7]),
        .R(1'b0));
  FDRE \sub_i_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_143_p2[8]),
        .Q(sub_i_reg_206[8]),
        .R(1'b0));
  FDRE \sub_i_reg_206_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_reg_unsigned_short_s_fu_123_n_9),
        .Q(sub_i_reg_206[9]),
        .R(1'b0));
endmodule

module design_1_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3
   (grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST,
    internal_empty_n_reg,
    \icmp_ln3188_reg_221_reg[0]_0 ,
    mOutPtr110_out_0,
    \cmp32180_i_reg_211_reg[0] ,
    E,
    \ap_CS_fsm_reg[2] ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg,
    ap_done_cache_reg,
    ap_clk,
    out420_empty_n,
    \sof_fu_78_reg[0] ,
    internal_empty_n_reg_0,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg,
    Q,
    sof_fu_78,
    D,
    \i_fu_74_reg[0] ,
    m_axis_video_TREADY_int_regslice,
    ap_done_cache_reg_0,
    ap_rst_n,
    CO,
    axi_last_V_fu_175_p2_carry_0);
  output grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER;
  output grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST;
  output internal_empty_n_reg;
  output \icmp_ln3188_reg_221_reg[0]_0 ;
  output mOutPtr110_out_0;
  output \cmp32180_i_reg_211_reg[0] ;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg;
  input ap_done_cache_reg;
  input ap_clk;
  input out420_empty_n;
  input \sof_fu_78_reg[0] ;
  input internal_empty_n_reg_0;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg;
  input [9:0]Q;
  input sof_fu_78;
  input [0:0]D;
  input [2:0]\i_fu_74_reg[0] ;
  input m_axis_video_TREADY_int_regslice;
  input [0:0]ap_done_cache_reg_0;
  input ap_rst_n;
  input [0:0]CO;
  input [10:0]axi_last_V_fu_175_p2_carry_0;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire [0:0]ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__13_n_8;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire axi_last_V_fu_175_p2;
  wire [10:0]axi_last_V_fu_175_p2_carry_0;
  wire axi_last_V_fu_175_p2_carry_n_10;
  wire axi_last_V_fu_175_p2_carry_n_11;
  wire axi_last_V_fu_175_p2_carry_n_9;
  wire \cmp32180_i_reg_211_reg[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER;
  wire [2:0]\i_fu_74_reg[0] ;
  wire icmp_ln3188_fu_163_p2;
  wire icmp_ln3188_fu_163_p2_carry_n_10;
  wire icmp_ln3188_fu_163_p2_carry_n_11;
  wire icmp_ln3188_fu_163_p2_carry_n_9;
  wire \icmp_ln3188_reg_221_reg[0]_0 ;
  wire \icmp_ln3188_reg_221_reg_n_8_[0] ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [9:0]j_2_fu_169_p2;
  wire \j_fu_82_reg_n_8_[0] ;
  wire \j_fu_82_reg_n_8_[1] ;
  wire \j_fu_82_reg_n_8_[2] ;
  wire \j_fu_82_reg_n_8_[3] ;
  wire \j_fu_82_reg_n_8_[4] ;
  wire \j_fu_82_reg_n_8_[5] ;
  wire \j_fu_82_reg_n_8_[6] ;
  wire \j_fu_82_reg_n_8_[7] ;
  wire \j_fu_82_reg_n_8_[8] ;
  wire \j_fu_82_reg_n_8_[9] ;
  wire mOutPtr110_out_0;
  wire m_axis_video_TREADY_int_regslice;
  wire out420_empty_n;
  wire sof_fu_78;
  wire \sof_fu_78_reg[0] ;
  wire [3:0]NLW_axi_last_V_fu_175_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln3188_fu_163_p2_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\icmp_ln3188_reg_221_reg_n_8_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\i_fu_74_reg[0] [2]),
        .I3(out420_empty_n),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(ap_done_cache_reg_0),
        .O(\icmp_ln3188_reg_221_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter1_i_1__13
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_9),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__13_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__13_n_8),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  CARRY4 axi_last_V_fu_175_p2_carry
       (.CI(1'b0),
        .CO({axi_last_V_fu_175_p2,axi_last_V_fu_175_p2_carry_n_9,axi_last_V_fu_175_p2_carry_n_10,axi_last_V_fu_175_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_175_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}));
  FDRE \axi_last_V_reg_225_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_87 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln3188_fu_163_p2),
        .D({j_2_fu_169_p2[9:8],flow_control_loop_pipe_sequential_init_U_n_16,j_2_fu_169_p2[6:5],flow_control_loop_pipe_sequential_init_U_n_19,j_2_fu_169_p2[3],flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,j_2_fu_169_p2[0]}),
        .E(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_27),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (E),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_done_cache_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(flow_control_loop_pipe_sequential_init_U_n_26),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_fu_175_p2_carry(axi_last_V_fu_175_p2_carry_0),
        .\axi_last_V_reg_225_reg[0] (flow_control_loop_pipe_sequential_init_U_n_36),
        .\axi_last_V_reg_225_reg[0]_0 (axi_last_V_fu_175_p2),
        .\cmp32180_i_reg_211_reg[0] (\cmp32180_i_reg_211_reg[0] ),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg_0(CO),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER),
        .\i_fu_74_reg[0] (\i_fu_74_reg[0] ),
        .\icmp_ln3188_reg_221_reg[0] (flow_control_loop_pipe_sequential_init_U_n_9),
        .\icmp_ln3188_reg_221_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_37),
        .\icmp_ln3188_reg_221_reg[0]_1 (\icmp_ln3188_reg_221_reg_n_8_[0] ),
        .\j_fu_82_reg[9] ({\j_fu_82_reg_n_8_[9] ,\j_fu_82_reg_n_8_[8] ,\j_fu_82_reg_n_8_[7] ,\j_fu_82_reg_n_8_[6] ,\j_fu_82_reg_n_8_[5] ,\j_fu_82_reg_n_8_[4] ,\j_fu_82_reg_n_8_[3] ,\j_fu_82_reg_n_8_[2] ,\j_fu_82_reg_n_8_[1] ,\j_fu_82_reg_n_8_[0] }),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out420_empty_n(out420_empty_n),
        .\sof_2_reg_139_reg[0] (\icmp_ln3188_reg_221_reg[0]_0 ),
        .sof_fu_78(sof_fu_78),
        .\sof_fu_78_reg[0] (flow_control_loop_pipe_sequential_init_U_n_35),
        .\sof_fu_78_reg[0]_0 (\sof_fu_78_reg[0] ),
        .\sof_fu_78_reg[0]_1 (D),
        .\sub_i_reg_206_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}));
  CARRY4 icmp_ln3188_fu_163_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln3188_fu_163_p2,icmp_ln3188_fu_163_p2_carry_n_9,icmp_ln3188_fu_163_p2_carry_n_10,icmp_ln3188_fu_163_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln3188_fu_163_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}));
  FDRE \icmp_ln3188_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\icmp_ln3188_reg_221_reg_n_8_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h00F7)) 
    internal_empty_n_i_2__35
       (.I0(out420_empty_n),
        .I1(\icmp_ln3188_reg_221_reg[0]_0 ),
        .I2(\sof_fu_78_reg[0] ),
        .I3(internal_empty_n_reg_0),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    internal_empty_n_i_3__1
       (.I0(\sof_fu_78_reg[0] ),
        .I1(\icmp_ln3188_reg_221_reg[0]_0 ),
        .I2(out420_empty_n),
        .I3(internal_empty_n_reg_0),
        .O(mOutPtr110_out_0));
  FDRE \j_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(j_2_fu_169_p2[0]),
        .Q(\j_fu_82_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \j_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\j_fu_82_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \j_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\j_fu_82_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \j_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(j_2_fu_169_p2[3]),
        .Q(\j_fu_82_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \j_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\j_fu_82_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \j_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(j_2_fu_169_p2[5]),
        .Q(\j_fu_82_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \j_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(j_2_fu_169_p2[6]),
        .Q(\j_fu_82_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \j_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\j_fu_82_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \j_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(j_2_fu_169_p2[8]),
        .Q(\j_fu_82_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \j_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(j_2_fu_169_p2[9]),
        .Q(\j_fu_82_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \sof_2_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER),
        .R(1'b0));
endmodule

module design_1_v_mix_0_0_VMixHlsDataFlowFunction
   (ap_done_cache,
    SS,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out,
    eol_2_reg_110,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg,
    ap_done_cache_0,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg,
    axi_last_V_2_reg_192,
    \eol_0_lcssa_reg_173_reg[0] ,
    \axi_last_V_reg_99_reg[0] ,
    SR,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg,
    \axi_data_V_2_fu_118_reg[31] ,
    \HwReg_layerEnableFlag_reg_386_reg[0] ,
    \ap_CS_fsm_reg[8] ,
    ap_rst_n_0,
    ap_rst_n_1,
    D,
    s_axis_video_TREADY_int_regslice,
    s_axis_video1_TREADY_int_regslice,
    \ap_CS_fsm_reg[3] ,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
    \axi_data_2_lcssa_reg_152_reg[23] ,
    \axi_data_2_lcssa_i_reg_202_reg[31] ,
    \SRL_SIG_reg[1][7] ,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST,
    ap_clk,
    ap_done_cache_reg,
    \axi_last_V_fu_48_reg[0] ,
    \axi_last_V_reg_99_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg,
    \axi_last_V_fu_102_reg[0] ,
    ap_done_cache_reg_0,
    \axi_last_V_fu_48_reg[0]_0 ,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg,
    s_axis_video_TVALID_int_regslice,
    ap_rst_n,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg,
    \ap_CS_fsm_reg[3]_0 ,
    Q,
    \axi_data_V_fu_90_reg[23] ,
    B_V_data_1_sel,
    B_V_data_1_payload_B,
    B_V_data_1_sel_1,
    B_V_data_1_payload_A,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg,
    \SRL_SIG_reg[0][0] ,
    ap_done_reg1,
    s_axis_video1_TVALID_int_regslice,
    s_axis_video1_TLAST_int_regslice,
    \cols_reg_361_reg[9] ,
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done,
    \ap_CS_fsm_reg[4] ,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg,
    ap_done,
    \rows_reg_356_reg[9] ,
    \axi_data_V_fu_108_reg[23] ,
    \SRL_SIG_reg[0][9] ,
    \axi_data_V_2_fu_118_reg[31]_0 ,
    \axi_data_V_fu_98_reg[31] ,
    \SRL_SIG_reg[0][9]_0 ,
    \bkgpix_val_V_reg_411_reg[7] ,
    \bkgpix_val_V_1_reg_406_reg[7] ,
    \bkgpix_val_V_2_reg_401_reg[7] ,
    \tmp_reg_431_reg[0] ,
    \d_read_reg_22_reg[8] ,
    \layerStartX_reg_395_reg[15] ,
    \layerStartY_reg_389_reg[15] ,
    \hwReg_layerScaleFactor_1_read_reg_374_reg[7] ,
    m_axis_video_TREADY_int_regslice);
  output ap_done_cache;
  output [0:0]SS;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out;
  output eol_2_reg_110;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg;
  output ap_done_cache_0;
  output grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out;
  output grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg;
  output axi_last_V_2_reg_192;
  output \eol_0_lcssa_reg_173_reg[0] ;
  output \axi_last_V_reg_99_reg[0] ;
  output [0:0]SR;
  output grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg;
  output [31:0]\axi_data_V_2_fu_118_reg[31] ;
  output [0:0]\HwReg_layerEnableFlag_reg_386_reg[0] ;
  output \ap_CS_fsm_reg[8] ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [1:0]D;
  output s_axis_video_TREADY_int_regslice;
  output s_axis_video1_TREADY_int_regslice;
  output \ap_CS_fsm_reg[3] ;
  output grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID;
  output [23:0]\axi_data_2_lcssa_reg_152_reg[23] ;
  output [31:0]\axi_data_2_lcssa_i_reg_202_reg[31] ;
  output [23:0]\SRL_SIG_reg[1][7] ;
  output grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER;
  output grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST;
  input ap_clk;
  input ap_done_cache_reg;
  input \axi_last_V_fu_48_reg[0] ;
  input \axi_last_V_reg_99_reg[0]_0 ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg;
  input \axi_last_V_fu_102_reg[0] ;
  input ap_done_cache_reg_0;
  input \axi_last_V_fu_48_reg[0]_0 ;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg;
  input s_axis_video_TVALID_int_regslice;
  input ap_rst_n;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg;
  input \ap_CS_fsm_reg[3]_0 ;
  input [23:0]Q;
  input [23:0]\axi_data_V_fu_90_reg[23] ;
  input B_V_data_1_sel;
  input B_V_data_1_payload_B;
  input B_V_data_1_sel_1;
  input B_V_data_1_payload_A;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  input \SRL_SIG_reg[0][0] ;
  input ap_done_reg1;
  input s_axis_video1_TVALID_int_regslice;
  input s_axis_video1_TLAST_int_regslice;
  input [9:0]\cols_reg_361_reg[9] ;
  input ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done;
  input [2:0]\ap_CS_fsm_reg[4] ;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg;
  input ap_done;
  input [9:0]\rows_reg_356_reg[9] ;
  input [23:0]\axi_data_V_fu_108_reg[23] ;
  input [9:0]\SRL_SIG_reg[0][9] ;
  input [31:0]\axi_data_V_2_fu_118_reg[31]_0 ;
  input [31:0]\axi_data_V_fu_98_reg[31] ;
  input [9:0]\SRL_SIG_reg[0][9]_0 ;
  input [7:0]\bkgpix_val_V_reg_411_reg[7] ;
  input [7:0]\bkgpix_val_V_1_reg_406_reg[7] ;
  input [7:0]\bkgpix_val_V_2_reg_401_reg[7] ;
  input [1:0]\tmp_reg_431_reg[0] ;
  input [8:0]\d_read_reg_22_reg[8] ;
  input [15:0]\layerStartX_reg_395_reg[15] ;
  input [15:0]\layerStartY_reg_389_reg[15] ;
  input [7:0]\hwReg_layerScaleFactor_1_read_reg_374_reg[7] ;
  input m_axis_video_TREADY_int_regslice;

  wire AXIvideo2MultiPixStream_U0_n_39;
  wire AXIvideo2MultiPixStream_U0_n_41;
  wire AXIvideo2MultiPixStream_U0_n_42;
  wire AXIvideo2MultiPixStream_U0_n_43;
  wire AXIvideo2MultiPixStream_U0_n_46;
  wire AXIvideo2MultiPixStream_U0_n_48;
  wire [23:0]AXIvideo2MultiPixStream_U0_srcLayer0_din;
  wire AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  wire AXIvideoAlpha2MultiPixStream_U0_n_15;
  wire AXIvideoAlpha2MultiPixStream_U0_n_83;
  wire AXIvideoAlpha2MultiPixStream_U0_n_85;
  wire AXIvideoAlpha2MultiPixStream_U0_n_87;
  wire AXIvideoAlpha2MultiPixStream_U0_n_88;
  wire AXIvideoAlpha2MultiPixStream_U0_n_91;
  wire AXIvideoAlpha2MultiPixStream_U0_n_94;
  wire [7:0]AXIvideoAlpha2MultiPixStream_U0_srcLayer1Alpha_din;
  wire [23:0]AXIvideoAlpha2MultiPixStream_U0_srcLayer1_din;
  wire B_V_data_1_payload_A;
  wire B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_1;
  wire [1:0]D;
  wire [7:0]HwReg_background_U_G_c_dout;
  wire HwReg_background_U_G_c_empty_n;
  wire HwReg_background_U_G_c_full_n;
  wire [7:0]HwReg_background_V_B_c_dout;
  wire HwReg_background_V_B_c_empty_n;
  wire HwReg_background_V_B_c_full_n;
  wire [7:0]HwReg_background_Y_R_c_dout;
  wire HwReg_background_Y_R_c_empty_n;
  wire HwReg_background_Y_R_c_full_n;
  wire [9:0]HwReg_height_c43_dout;
  wire HwReg_height_c43_empty_n;
  wire HwReg_height_c43_full_n;
  wire [9:0]HwReg_height_c44_dout;
  wire HwReg_height_c44_empty_n;
  wire HwReg_height_c44_full_n;
  wire [9:0]HwReg_height_c45_dout;
  wire HwReg_height_c45_empty_n;
  wire HwReg_height_c45_full_n;
  wire [9:0]HwReg_height_c46_dout;
  wire HwReg_height_c46_empty_n;
  wire HwReg_height_c46_full_n;
  wire [9:0]HwReg_height_c_dout;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire [8:0]HwReg_layerAlpha_1_c_dout;
  wire HwReg_layerAlpha_1_c_empty_n;
  wire HwReg_layerAlpha_1_c_full_n;
  wire [0:0]\HwReg_layerEnableFlag_reg_386_reg[0] ;
  wire [1:0]HwReg_layerEnable_c_dout;
  wire HwReg_layerEnable_c_empty_n;
  wire HwReg_layerEnable_c_full_n;
  wire HwReg_layerHeight_1_c58_U_n_10;
  wire HwReg_layerHeight_1_c58_U_n_21;
  wire [9:0]HwReg_layerHeight_1_c58_dout;
  wire HwReg_layerHeight_1_c58_empty_n;
  wire HwReg_layerHeight_1_c58_full_n;
  wire [9:0]HwReg_layerHeight_1_c59_dout;
  wire HwReg_layerHeight_1_c59_empty_n;
  wire HwReg_layerHeight_1_c59_full_n;
  wire [9:0]HwReg_layerHeight_1_c60_dout;
  wire HwReg_layerHeight_1_c60_empty_n;
  wire HwReg_layerHeight_1_c60_full_n;
  wire [9:0]HwReg_layerHeight_1_c61_dout;
  wire HwReg_layerHeight_1_c61_empty_n;
  wire HwReg_layerHeight_1_c61_full_n;
  wire [9:0]HwReg_layerHeight_1_c62_dout;
  wire HwReg_layerHeight_1_c62_empty_n;
  wire HwReg_layerHeight_1_c62_full_n;
  wire HwReg_layerHeight_1_c_U_n_20;
  wire [9:0]HwReg_layerHeight_1_c_dout;
  wire HwReg_layerHeight_1_c_empty_n;
  wire HwReg_layerHeight_1_c_full_n;
  wire [7:0]HwReg_layerScaleFactor_1_c_dout;
  wire HwReg_layerScaleFactor_1_c_empty_n;
  wire HwReg_layerScaleFactor_1_c_full_n;
  wire HwReg_layerStartX_1_c_U_n_8;
  wire HwReg_layerStartX_1_c_U_n_9;
  wire [15:0]HwReg_layerStartX_1_c_dout;
  wire HwReg_layerStartX_1_c_empty_n;
  wire HwReg_layerStartY_1_c_U_n_8;
  wire [15:0]HwReg_layerStartY_1_c_dout;
  wire HwReg_layerStartY_1_c_full_n;
  wire [9:0]HwReg_layerWidth_1_c53_dout;
  wire HwReg_layerWidth_1_c53_empty_n;
  wire HwReg_layerWidth_1_c53_full_n;
  wire [9:0]HwReg_layerWidth_1_c54_dout;
  wire HwReg_layerWidth_1_c54_empty_n;
  wire HwReg_layerWidth_1_c54_full_n;
  wire HwReg_layerWidth_1_c55_U_n_19;
  wire [9:0]HwReg_layerWidth_1_c55_dout;
  wire HwReg_layerWidth_1_c55_full_n;
  wire HwReg_layerWidth_1_c56_U_n_19;
  wire [9:0]HwReg_layerWidth_1_c56_dout;
  wire HwReg_layerWidth_1_c56_full_n;
  wire HwReg_layerWidth_1_c57_U_n_19;
  wire [9:0]HwReg_layerWidth_1_c57_dout;
  wire HwReg_layerWidth_1_c57_full_n;
  wire HwReg_layerWidth_1_c_U_n_19;
  wire [9:0]HwReg_layerWidth_1_c_dout;
  wire HwReg_layerWidth_1_c_full_n;
  wire [9:0]HwReg_width_c39_dout;
  wire HwReg_width_c39_empty_n;
  wire HwReg_width_c39_full_n;
  wire [9:0]HwReg_width_c40_dout;
  wire HwReg_width_c40_empty_n;
  wire HwReg_width_c40_full_n;
  wire HwReg_width_c41_U_n_20;
  wire [9:0]HwReg_width_c41_dout;
  wire HwReg_width_c41_empty_n;
  wire HwReg_width_c41_full_n;
  wire [9:0]HwReg_width_c42_dout;
  wire HwReg_width_c42_empty_n;
  wire HwReg_width_c42_full_n;
  wire [9:0]HwReg_width_c_dout;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire MultiPixStream2AXIvideo_U0_HwReg_width_read;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_13;
  wire MultiPixStream2AXIvideo_U0_n_15;
  wire [23:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [23:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [2:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_29;
  wire ap_CS_fsm_state1_52;
  wire ap_CS_fsm_state1_58;
  wire ap_CS_fsm_state1_64;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_24;
  wire ap_CS_fsm_state2_39;
  wire ap_CS_fsm_state2_48;
  wire ap_CS_fsm_state2_53;
  wire ap_CS_fsm_state2_59;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_16;
  wire ap_CS_fsm_state3_18;
  wire ap_CS_fsm_state3_25;
  wire ap_CS_fsm_state3_30;
  wire ap_CS_fsm_state3_34;
  wire ap_CS_fsm_state3_40;
  wire ap_CS_fsm_state3_41;
  wire ap_CS_fsm_state3_49;
  wire ap_CS_fsm_state3_54;
  wire ap_CS_fsm_state3_60;
  wire ap_CS_fsm_state3_65;
  wire ap_CS_fsm_state3_68;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_done_cache;
  wire ap_done_cache_0;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire [7:0]ap_phi_reg_pp0_iter1_rhs_3_reg_199;
  wire [7:0]ap_phi_reg_pp0_iter1_rhs_6_reg_189;
  wire [7:0]ap_phi_reg_pp0_iter1_rhs_reg_209;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  wire ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_n_8;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done;
  wire [31:0]\axi_data_2_lcssa_i_reg_202_reg[31] ;
  wire [23:0]\axi_data_2_lcssa_reg_152_reg[23] ;
  wire [31:0]\axi_data_V_2_fu_118_reg[31] ;
  wire [31:0]\axi_data_V_2_fu_118_reg[31]_0 ;
  wire [23:0]\axi_data_V_fu_108_reg[23] ;
  wire [23:0]\axi_data_V_fu_90_reg[23] ;
  wire [31:0]\axi_data_V_fu_98_reg[31] ;
  wire axi_last_V_2_reg_192;
  wire \axi_last_V_fu_102_reg[0] ;
  wire \axi_last_V_fu_48_reg[0] ;
  wire \axi_last_V_fu_48_reg[0]_0 ;
  wire \axi_last_V_reg_99_reg[0] ;
  wire \axi_last_V_reg_99_reg[0]_0 ;
  wire [7:0]\bkgpix_val_V_1_reg_406_reg[7] ;
  wire [7:0]\bkgpix_val_V_2_reg_401_reg[7] ;
  wire [7:0]\bkgpix_val_V_reg_411_reg[7] ;
  wire [9:0]\cols_reg_361_reg[9] ;
  wire [8:0]\d_read_reg_22_reg[8] ;
  wire empty_reg_426;
  wire entry_proc_U0_ap_ready;
  wire entry_proc_U0_n_9;
  wire \eol_0_lcssa_reg_173_reg[0] ;
  wire eol_2_reg_110;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID;
  wire \grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108/ap_enable_reg_pp0_iter1 ;
  wire \grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92/ap_enable_reg_pp0_iter1 ;
  wire \grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88/ap_enable_reg_pp0_iter1 ;
  wire \grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110/ap_enable_reg_pp0_iter1 ;
  wire \grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92/ap_enable_reg_pp0_iter1 ;
  wire \grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88/ap_enable_reg_pp0_iter1 ;
  wire [7:0]grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_p_0_0_0_0_022_out_o;
  wire [7:0]grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_p_0_1_0_0_024_out_o;
  wire [7:0]grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_p_0_2_0_0_026_out_o;
  wire \grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88/ap_enable_reg_pp0_iter1 ;
  wire \grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76/ap_enable_reg_pp0_iter1 ;
  wire \grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98/ap_enable_reg_pp0_iter1 ;
  wire \grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110/ap_enable_reg_pp0_iter1 ;
  wire \grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80/ap_enable_reg_pp0_iter1 ;
  wire [7:0]\hwReg_layerScaleFactor_1_read_reg_374_reg[7] ;
  wire icmp_ln156_fu_101_p2;
  wire icmp_ln269_fu_313_p2;
  wire icmp_ln29_fu_109_p2;
  wire icmp_ln3186_fu_158_p2;
  wire icmp_ln461_fu_105_p2;
  wire icmp_ln60_fu_115_p2;
  wire icmp_ln671_fu_105_p2;
  wire icmp_ln999_fu_105_p2;
  wire [15:0]\layerStartX_reg_395_reg[15] ;
  wire [15:0]\layerStartY_reg_389_reg[15] ;
  wire [0:0]mOutPtr;
  wire mOutPtr110_out;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_10;
  wire mOutPtr110_out_11;
  wire mOutPtr110_out_12;
  wire mOutPtr110_out_13;
  wire mOutPtr110_out_19;
  wire mOutPtr110_out_23;
  wire mOutPtr110_out_27;
  wire mOutPtr110_out_32;
  wire mOutPtr110_out_33;
  wire mOutPtr110_out_38;
  wire mOutPtr110_out_4;
  wire mOutPtr110_out_43;
  wire mOutPtr110_out_47;
  wire mOutPtr110_out_5;
  wire mOutPtr110_out_51;
  wire mOutPtr110_out_56;
  wire mOutPtr110_out_57;
  wire mOutPtr110_out_62;
  wire mOutPtr110_out_67;
  wire m_axis_video_TREADY_int_regslice;
  wire out420_empty_n;
  wire out420_full_n;
  wire [23:0]out422_dout;
  wire out422_empty_n;
  wire out422_full_n;
  wire outLayer0_U_n_11;
  wire outLayer0_U_n_12;
  wire outLayer0_U_n_13;
  wire outLayer0_U_n_14;
  wire outLayer0_U_n_15;
  wire outLayer0_U_n_16;
  wire outLayer0_U_n_17;
  wire outLayer0_U_n_18;
  wire outLayer0_U_n_19;
  wire outLayer0_U_n_20;
  wire outLayer0_U_n_21;
  wire outLayer0_U_n_22;
  wire outLayer0_U_n_23;
  wire outLayer0_U_n_24;
  wire outLayer0_U_n_25;
  wire outLayer0_U_n_26;
  wire outLayer0_U_n_27;
  wire outLayer0_U_n_28;
  wire outLayer0_U_n_29;
  wire outLayer0_U_n_30;
  wire outLayer0_U_n_31;
  wire outLayer0_U_n_32;
  wire outLayer0_U_n_33;
  wire outLayer0_U_n_34;
  wire outLayer0_empty_n;
  wire outLayer0_full_n;
  wire outLayer1_U_n_10;
  wire [23:0]outLayer1_dout;
  wire outLayer1_empty_n;
  wire outLayer1_full_n;
  wire [23:0]outYuv_dout;
  wire outYuv_empty_n;
  wire outYuv_full_n;
  wire [7:0]p_0_0_0_0_023_lcssa38_fu_90;
  wire [7:0]p_0_1_0_0_025_lcssa41_fu_94;
  wire [7:0]p_0_2_0_0_027_lcssa44_fu_98;
  wire p_read1_c49_U_n_8;
  wire p_read1_c49_dout;
  wire p_read1_c49_empty_n;
  wire p_read1_c49_full_n;
  wire p_read1_c50_U_n_11;
  wire p_read1_c50_U_n_8;
  wire p_read1_c50_dout;
  wire p_read1_c50_empty_n;
  wire p_read1_c50_full_n;
  wire p_read1_c51_U_n_11;
  wire p_read1_c51_U_n_8;
  wire p_read1_c51_dout;
  wire p_read1_c51_empty_n;
  wire p_read1_c51_full_n;
  wire p_read1_c52_U_n_10;
  wire p_read1_c52_dout;
  wire p_read1_c52_empty_n;
  wire p_read1_c52_full_n;
  wire p_read1_c_dout;
  wire p_read1_c_empty_n;
  wire p_read1_c_full_n;
  wire p_read_c47_U_n_11;
  wire p_read_c47_U_n_12;
  wire p_read_c47_U_n_14;
  wire p_read_c47_U_n_8;
  wire p_read_c47_empty_n;
  wire p_read_c47_full_n;
  wire p_read_c48_U_n_11;
  wire p_read_c48_U_n_13;
  wire p_read_c48_U_n_8;
  wire p_read_c48_empty_n;
  wire p_read_c48_full_n;
  wire p_read_c_U_n_11;
  wire p_read_c_U_n_13;
  wire p_read_c_U_n_8;
  wire p_read_c_empty_n;
  wire p_read_c_full_n;
  wire [9:0]\rows_reg_356_reg[9] ;
  wire s_axis_video1_TLAST_int_regslice;
  wire s_axis_video1_TREADY_int_regslice;
  wire s_axis_video1_TVALID_int_regslice;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_14;
  wire shiftReg_ce_17;
  wire shiftReg_ce_2;
  wire shiftReg_ce_22;
  wire shiftReg_ce_26;
  wire shiftReg_ce_31;
  wire shiftReg_ce_37;
  wire shiftReg_ce_42;
  wire shiftReg_ce_46;
  wire shiftReg_ce_50;
  wire shiftReg_ce_55;
  wire shiftReg_ce_61;
  wire shiftReg_ce_66;
  wire [23:0]srcLayer0Yuv422_dout;
  wire srcLayer0Yuv422_empty_n;
  wire srcLayer0Yuv422_full_n;
  wire [23:0]srcLayer0Yuv_dout;
  wire srcLayer0Yuv_empty_n;
  wire srcLayer0Yuv_full_n;
  wire [23:0]srcLayer0_dout;
  wire srcLayer0_empty_n;
  wire srcLayer0_full_n;
  wire [7:0]srcLayer1Alpha_dout;
  wire srcLayer1Alpha_empty_n;
  wire srcLayer1Alpha_full_n;
  wire [7:0]srcLayer1Alphax_dout;
  wire srcLayer1Alphax_empty_n;
  wire srcLayer1Alphax_full_n;
  wire [23:0]srcLayer1Rgb_dout;
  wire srcLayer1Rgb_empty_n;
  wire srcLayer1Rgb_full_n;
  wire [23:0]srcLayer1Yuv422_dout;
  wire srcLayer1Yuv422_empty_n;
  wire srcLayer1Yuv422_full_n;
  wire [23:0]srcLayer1Yuv_dout;
  wire srcLayer1Yuv_empty_n;
  wire srcLayer1Yuv_full_n;
  wire [23:0]srcLayer1_dout;
  wire srcLayer1_empty_n;
  wire srcLayer1_full_n;
  wire srcLayer1x_empty_n;
  wire srcLayer1x_full_n;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_v_mix_420_to_422_false_1_U0_full_n;
  wire start_for_v_mix_420_to_422_false_U0_full_n;
  wire start_for_v_mix_422_to_420_false_U0_U_n_10;
  wire start_for_v_mix_422_to_420_false_U0_full_n;
  wire start_for_v_mix_422_to_444_false_2_U0_full_n;
  wire start_for_v_mix_422_to_444_false_U0_full_n;
  wire start_for_v_mix_444_to_422_false_U0_U_n_10;
  wire start_for_v_mix_444_to_422_false_U0_full_n;
  wire start_for_v_mix_core_alpha_true_true_U0_U_n_10;
  wire start_for_v_mix_core_alpha_true_true_U0_full_n;
  wire start_for_v_mix_rgb2yuv_false_U0_U_n_10;
  wire start_for_v_mix_rgb2yuv_false_U0_full_n;
  wire start_for_v_mix_upsample_alpha_false_U0_U_n_11;
  wire start_for_v_mix_upsample_alpha_false_U0_U_n_12;
  wire start_for_v_mix_upsample_alpha_false_U0_U_n_13;
  wire start_for_v_mix_upsample_alpha_false_U0_U_n_14;
  wire start_for_v_mix_upsample_alpha_false_U0_U_n_15;
  wire start_for_v_mix_upsample_alpha_false_U0_U_n_16;
  wire start_for_v_mix_upsample_alpha_false_U0_U_n_17;
  wire start_for_v_mix_upsample_alpha_false_U0_U_n_18;
  wire start_for_v_mix_upsample_alpha_false_U0_U_n_21;
  wire start_for_v_mix_upsample_alpha_false_U0_U_n_23;
  wire start_for_v_mix_upsample_alpha_false_U0_full_n;
  wire start_for_v_mix_upsample_false_U0_full_n;
  wire start_for_v_mix_yuv2rgb_false_3_U0_U_n_10;
  wire start_for_v_mix_yuv2rgb_false_3_U0_full_n;
  wire start_for_v_mix_yuv2rgb_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_15;
  wire start_once_reg_20;
  wire start_once_reg_21;
  wire start_once_reg_28;
  wire start_once_reg_3;
  wire start_once_reg_35;
  wire start_once_reg_36;
  wire start_once_reg_44;
  wire start_once_reg_45;
  wire start_once_reg_6;
  wire start_once_reg_63;
  wire [1:0]\tmp_reg_431_reg[0] ;
  wire v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  wire v_mix_420_to_422_false_1_U0_ap_start;
  wire v_mix_420_to_422_false_1_U0_n_12;
  wire v_mix_420_to_422_false_1_U0_n_15;
  wire v_mix_420_to_422_false_1_U0_n_16;
  wire v_mix_420_to_422_false_1_U0_n_17;
  wire v_mix_420_to_422_false_1_U0_n_18;
  wire v_mix_420_to_422_false_1_U0_srcLayer1_read;
  wire v_mix_420_to_422_false_U0_ap_start;
  wire v_mix_420_to_422_false_U0_layerEnableFlag_read;
  wire v_mix_420_to_422_false_U0_n_10;
  wire v_mix_420_to_422_false_U0_n_13;
  wire v_mix_420_to_422_false_U0_n_16;
  wire v_mix_420_to_422_false_U0_n_18;
  wire v_mix_420_to_422_false_U0_n_20;
  wire v_mix_420_to_422_false_U0_srcLayer0_read;
  wire v_mix_422_to_420_false_U0_HwReg_width_c_write;
  wire v_mix_422_to_420_false_U0_ap_start;
  wire v_mix_422_to_420_false_U0_n_14;
  wire v_mix_422_to_420_false_U0_n_15;
  wire v_mix_422_to_420_false_U0_n_17;
  wire v_mix_422_to_420_false_U0_n_20;
  wire v_mix_422_to_420_false_U0_n_8;
  wire v_mix_422_to_420_false_U0_out420_write;
  wire v_mix_422_to_444_false_2_U0_ap_start;
  wire v_mix_422_to_444_false_2_U0_n_12;
  wire v_mix_422_to_444_false_2_U0_n_13;
  wire v_mix_422_to_444_false_2_U0_n_17;
  wire v_mix_422_to_444_false_2_U0_n_18;
  wire v_mix_422_to_444_false_2_U0_n_19;
  wire v_mix_422_to_444_false_2_U0_n_20;
  wire v_mix_422_to_444_false_2_U0_p_read1_read;
  wire v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read;
  wire v_mix_422_to_444_false_U0_ap_start;
  wire v_mix_422_to_444_false_U0_layerEnableFlag_read;
  wire v_mix_422_to_444_false_U0_n_10;
  wire v_mix_422_to_444_false_U0_n_11;
  wire v_mix_422_to_444_false_U0_n_13;
  wire v_mix_422_to_444_false_U0_n_16;
  wire v_mix_422_to_444_false_U0_n_19;
  wire v_mix_422_to_444_false_U0_n_20;
  wire v_mix_422_to_444_false_U0_srcLayer0Yuv422_read;
  wire v_mix_444_to_422_false_U0_HwReg_width_c39_write;
  wire v_mix_444_to_422_false_U0_ap_start;
  wire v_mix_444_to_422_false_U0_n_14;
  wire v_mix_444_to_422_false_U0_n_15;
  wire v_mix_444_to_422_false_U0_n_17;
  wire v_mix_444_to_422_false_U0_n_20;
  wire v_mix_444_to_422_false_U0_n_8;
  wire v_mix_444_to_422_false_U0_out422_write;
  wire v_mix_core_alpha_true_true_U0_ap_ready;
  wire v_mix_core_alpha_true_true_U0_ap_start;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  wire v_mix_core_alpha_true_true_U0_n_32;
  wire v_mix_core_alpha_true_true_U0_n_59;
  wire v_mix_core_alpha_true_true_U0_n_60;
  wire v_mix_core_alpha_true_true_U0_n_61;
  wire v_mix_core_alpha_true_true_U0_n_62;
  wire v_mix_core_alpha_true_true_U0_n_65;
  wire v_mix_core_alpha_true_true_U0_n_66;
  wire v_mix_core_alpha_true_true_U0_n_68;
  wire [23:0]v_mix_core_alpha_true_true_U0_outLayer1_din;
  wire v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read;
  wire v_mix_rgb2yuv_false_U0_ap_start;
  wire v_mix_rgb2yuv_false_U0_height_read;
  wire v_mix_rgb2yuv_false_U0_n_14;
  wire v_mix_rgb2yuv_false_U0_n_15;
  wire v_mix_rgb2yuv_false_U0_n_17;
  wire v_mix_rgb2yuv_false_U0_n_20;
  wire v_mix_rgb2yuv_false_U0_n_8;
  wire v_mix_rgb2yuv_false_U0_outLayer1_read;
  wire v_mix_upsample_alpha_false_U0_ap_start;
  wire v_mix_upsample_alpha_false_U0_n_13;
  wire v_mix_upsample_alpha_false_U0_n_16;
  wire v_mix_upsample_alpha_false_U0_n_17;
  wire v_mix_upsample_alpha_false_U0_n_19;
  wire v_mix_upsample_alpha_false_U0_n_8;
  wire v_mix_upsample_alpha_false_U0_p_read1_read;
  wire v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;
  wire v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  wire v_mix_upsample_false_U0_ap_start;
  wire v_mix_upsample_false_U0_n_13;
  wire v_mix_upsample_false_U0_n_15;
  wire v_mix_upsample_false_U0_n_18;
  wire v_mix_upsample_false_U0_n_19;
  wire v_mix_upsample_false_U0_n_21;
  wire v_mix_upsample_false_U0_n_8;
  wire v_mix_upsample_false_U0_srcLayer1x_write;
  wire v_mix_yuv2rgb_false_3_U0_ap_start;
  wire v_mix_yuv2rgb_false_3_U0_n_12;
  wire v_mix_yuv2rgb_false_3_U0_n_13;
  wire v_mix_yuv2rgb_false_3_U0_n_17;
  wire v_mix_yuv2rgb_false_3_U0_n_18;
  wire v_mix_yuv2rgb_false_3_U0_n_19;
  wire v_mix_yuv2rgb_false_3_U0_n_20;
  wire v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  wire v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read;
  wire v_mix_yuv2rgb_false_U0_ap_ready;
  wire v_mix_yuv2rgb_false_U0_ap_start;
  wire v_mix_yuv2rgb_false_U0_n_10;
  wire v_mix_yuv2rgb_false_U0_n_11;
  wire v_mix_yuv2rgb_false_U0_n_13;
  wire v_mix_yuv2rgb_false_U0_n_16;
  wire v_mix_yuv2rgb_false_U0_n_9;
  wire v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read;
  wire y_fu_540;
  wire y_fu_580;
  wire y_fu_600;
  wire y_fu_620;
  wire y_fu_620_9;
  wire y_fu_640;
  wire y_fu_640_7;
  wire y_fu_640_8;

  design_1_v_mix_0_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.B_V_data_1_payload_A(B_V_data_1_payload_A),
        .B_V_data_1_payload_B(B_V_data_1_payload_B),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_1(B_V_data_1_sel_1),
        .\B_V_data_1_state_reg[0] (\ap_CS_fsm_reg[4] [1]),
        .E(shiftReg_ce),
        .\HwReg_layerEnableFlag_1_reg_374_reg[0] (AXIvideo2MultiPixStream_U0_n_39),
        .\HwReg_layerEnableFlag_1_reg_374_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_42),
        .Q(Q),
        .SR(SR),
        .\SRL_SIG_reg[0][0] (p_read_c48_U_n_8),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg(SS),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready(ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready(ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg(AXIvideo2MultiPixStream_U0_n_41),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_8),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg_0(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg),
        .\axi_data_2_lcssa_reg_152_reg[23]_0 (\axi_data_2_lcssa_reg_152_reg[23] ),
        .\axi_data_V_fu_108_reg[23]_0 (\axi_data_V_fu_108_reg[23] ),
        .\axi_data_V_fu_90_reg[23] ({AXIvideo2MultiPixStream_U0_srcLayer0_din[7:0],AXIvideo2MultiPixStream_U0_srcLayer0_din[23:8]}),
        .\axi_data_V_fu_90_reg[23]_0 (\axi_data_V_fu_90_reg[23] ),
        .\axi_last_V_fu_48_reg[0] (\axi_last_V_fu_48_reg[0] ),
        .\axi_last_V_reg_99_reg[0] (eol_2_reg_110),
        .\axi_last_V_reg_99_reg[0]_0 (\axi_last_V_reg_99_reg[0] ),
        .\axi_last_V_reg_99_reg[0]_1 (\axi_last_V_reg_99_reg[0]_0 ),
        .\cols_reg_361_reg[9]_0 (\cols_reg_361_reg[9] ),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .\eol_0_lcssa_reg_173_reg[0]_0 (\eol_0_lcssa_reg_173_reg[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_ready(grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg(AXIvideo2MultiPixStream_U0_n_43),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg_0(AXIvideo2MultiPixStream_U0_n_46),
        .\icmp_ln3060_reg_297_reg[0] (AXIvideo2MultiPixStream_U0_n_48),
        .p_read_c48_full_n(p_read_c48_full_n),
        .\rows_reg_356_reg[9]_0 (\rows_reg_356_reg[9] ),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .srcLayer0_full_n(srcLayer0_full_n),
        .start_for_v_mix_420_to_422_false_U0_full_n(start_for_v_mix_420_to_422_false_U0_full_n),
        .start_once_reg(start_once_reg));
  design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream AXIvideoAlpha2MultiPixStream_U0
       (.AXIvideoAlpha2MultiPixStream_U0_ap_ready(AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .\B_V_data_1_state_reg[0] (\ap_CS_fsm_reg[4] [1]),
        .E(shiftReg_ce_2),
        .Q(AXIvideoAlpha2MultiPixStream_U0_n_15),
        .SR(\HwReg_layerEnableFlag_reg_386_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm),
        .\ap_CS_fsm_reg[5]_0 (\SRL_SIG_reg[0][0] ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_done_cache_0(ap_done_cache_0),
        .ap_done_cache_reg(ap_done_cache_reg_0),
        .ap_done_reg1(ap_done_reg1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SS),
        .ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready(ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_reg(AXIvideoAlpha2MultiPixStream_U0_n_83),
        .\axi_data_2_lcssa_i_reg_202_reg[31]_0 (\axi_data_2_lcssa_i_reg_202_reg[31] ),
        .\axi_data_V_2_fu_118_reg[31]_0 (\axi_data_V_2_fu_118_reg[31] ),
        .\axi_data_V_2_fu_118_reg[31]_1 (\axi_data_V_2_fu_118_reg[31]_0 ),
        .\axi_data_V_fu_98_reg[31] ({AXIvideoAlpha2MultiPixStream_U0_srcLayer1Alpha_din,AXIvideoAlpha2MultiPixStream_U0_srcLayer1_din[7:0],AXIvideoAlpha2MultiPixStream_U0_srcLayer1_din[23:8]}),
        .\axi_data_V_fu_98_reg[31]_0 (\axi_data_V_fu_98_reg[31] ),
        .axi_last_V_2_reg_192(axi_last_V_2_reg_192),
        .\axi_last_V_fu_102_reg[0] (\axi_last_V_fu_102_reg[0] ),
        .\axi_last_V_fu_48_reg[0] (\axi_last_V_fu_48_reg[0]_0 ),
        .\d_read_reg_22_reg[9] (\SRL_SIG_reg[0][9] ),
        .\d_read_reg_22_reg[9]_0 (\SRL_SIG_reg[0][9]_0 ),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_1(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg_0(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_ready(grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .internal_empty_n_reg(AXIvideoAlpha2MultiPixStream_U0_n_85),
        .internal_full_n_reg(AXIvideoAlpha2MultiPixStream_U0_n_91),
        .internal_full_n_reg_0(AXIvideoAlpha2MultiPixStream_U0_n_94),
        .mOutPtr110_out(mOutPtr110_out_1),
        .mOutPtr110_out_0(mOutPtr110_out),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TVALID_int_regslice(s_axis_video1_TVALID_int_regslice),
        .shiftReg_ce(shiftReg_ce_0),
        .srcLayer1Alpha_empty_n(srcLayer1Alpha_empty_n),
        .srcLayer1Alpha_full_n(srcLayer1Alpha_full_n),
        .srcLayer1_empty_n(srcLayer1_empty_n),
        .srcLayer1_full_n(srcLayer1_full_n),
        .start_for_v_mix_420_to_422_false_1_U0_full_n(start_for_v_mix_420_to_422_false_1_U0_full_n),
        .start_for_v_mix_upsample_alpha_false_U0_full_n(start_for_v_mix_upsample_alpha_false_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .start_once_reg_reg_0(AXIvideoAlpha2MultiPixStream_U0_n_87),
        .start_once_reg_reg_1(AXIvideoAlpha2MultiPixStream_U0_n_88),
        .start_once_reg_reg_2(start_for_v_mix_upsample_alpha_false_U0_U_n_11),
        .v_mix_420_to_422_false_1_U0_srcLayer1_read(v_mix_420_to_422_false_1_U0_srcLayer1_read),
        .v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read(v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read));
  design_1_v_mix_0_0_fifo_w8_d7_S HwReg_background_U_G_c_U
       (.HwReg_background_U_G_c_empty_n(HwReg_background_U_G_c_empty_n),
        .HwReg_background_U_G_c_full_n(HwReg_background_U_G_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bkgpix_val_V_1_reg_406_reg[7] (\bkgpix_val_V_1_reg_406_reg[7] ),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(HwReg_background_U_G_c_dout),
        .\mOutPtr_reg[3]_0 (SS),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  design_1_v_mix_0_0_fifo_w8_d7_S_6 HwReg_background_V_B_c_U
       (.HwReg_background_V_B_c_empty_n(HwReg_background_V_B_c_empty_n),
        .HwReg_background_V_B_c_full_n(HwReg_background_V_B_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bkgpix_val_V_2_reg_401_reg[7] (\bkgpix_val_V_2_reg_401_reg[7] ),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(HwReg_background_V_B_c_dout),
        .\mOutPtr_reg[3]_0 (SS),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  design_1_v_mix_0_0_fifo_w8_d7_S_7 HwReg_background_Y_R_c_U
       (.HwReg_background_Y_R_c_empty_n(HwReg_background_Y_R_c_empty_n),
        .HwReg_background_Y_R_c_full_n(HwReg_background_Y_R_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bkgpix_val_V_reg_411_reg[7] (\bkgpix_val_V_reg_411_reg[7] ),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(HwReg_background_Y_R_c_dout),
        .\mOutPtr_reg[3]_0 (SS),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  design_1_v_mix_0_0_fifo_w10_d2_S HwReg_height_c43_U
       (.D(HwReg_height_c44_dout),
        .HwReg_height_c43_empty_n(HwReg_height_c43_empty_n),
        .HwReg_height_c43_full_n(HwReg_height_c43_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(HwReg_height_c43_dout),
        .internal_empty_n_reg_0(v_mix_444_to_422_false_U0_n_17),
        .\mOutPtr_reg[0]_0 (SS),
        .v_mix_422_to_420_false_U0_HwReg_width_c_write(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .v_mix_444_to_422_false_U0_HwReg_width_c39_write(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  design_1_v_mix_0_0_fifo_w10_d2_S_8 HwReg_height_c44_U
       (.D(HwReg_height_c45_dout),
        .HwReg_height_c44_empty_n(HwReg_height_c44_empty_n),
        .HwReg_height_c44_full_n(HwReg_height_c44_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .height_dout(HwReg_height_c44_dout),
        .internal_empty_n_reg_0(v_mix_rgb2yuv_false_U0_n_17),
        .\mOutPtr_reg[1]_0 (SS),
        .v_mix_444_to_422_false_U0_HwReg_width_c39_write(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .v_mix_rgb2yuv_false_U0_height_read(v_mix_rgb2yuv_false_U0_height_read));
  design_1_v_mix_0_0_fifo_w10_d2_S_9 HwReg_height_c45_U
       (.HwReg_height_c45_empty_n(HwReg_height_c45_empty_n),
        .HwReg_height_c45_full_n(HwReg_height_c45_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .height_dout(HwReg_height_c45_dout),
        .internal_empty_n_reg_0(v_mix_core_alpha_true_true_U0_n_68),
        .\mOutPtr_reg[0]_0 (SS),
        .out(HwReg_height_c46_dout),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .v_mix_rgb2yuv_false_U0_height_read(v_mix_rgb2yuv_false_U0_height_read));
  design_1_v_mix_0_0_fifo_w10_d7_S HwReg_height_c46_U
       (.HwReg_height_c46_empty_n(HwReg_height_c46_empty_n),
        .HwReg_height_c46_full_n(HwReg_height_c46_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .\height_reg_416_reg[9] (\rows_reg_356_reg[9] ),
        .if_dout(HwReg_height_c46_dout),
        .\mOutPtr_reg[3]_0 (SS),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  design_1_v_mix_0_0_fifo_w10_d2_S_10 HwReg_height_c_U
       (.D(HwReg_height_c43_dout),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_height_dout(HwReg_height_c_dout),
        .MultiPixStream2AXIvideo_U0_HwReg_width_read(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_422_to_420_false_U0_n_17),
        .\mOutPtr_reg[1]_0 (SS),
        .v_mix_422_to_420_false_U0_HwReg_width_c_write(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  design_1_v_mix_0_0_fifo_w10_d7_S_11 HwReg_layerAlpha_1_c_U
       (.HwReg_layerAlpha_1_c_empty_n(HwReg_layerAlpha_1_c_empty_n),
        .HwReg_layerAlpha_1_c_full_n(HwReg_layerAlpha_1_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\d_read_reg_22_reg[8] (\d_read_reg_22_reg[8] ),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(HwReg_layerAlpha_1_c_dout),
        .\mOutPtr_reg[3]_0 (SS),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  design_1_v_mix_0_0_fifo_w2_d7_S HwReg_layerEnable_c_U
       (.HwReg_layerEnable_c_empty_n(HwReg_layerEnable_c_empty_n),
        .HwReg_layerEnable_c_full_n(HwReg_layerEnable_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(HwReg_layerEnable_c_dout),
        .\mOutPtr_reg[3]_0 (SS),
        .\tmp_reg_431_reg[0] (\tmp_reg_431_reg[0] ),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  design_1_v_mix_0_0_fifo_w16_d2_S HwReg_layerHeight_1_c58_U
       (.D(HwReg_layerHeight_1_c58_dout),
        .HwReg_layerHeight_1_c58_empty_n(HwReg_layerHeight_1_c58_empty_n),
        .HwReg_layerHeight_1_c58_full_n(HwReg_layerHeight_1_c58_full_n),
        .HwReg_layerWidth_1_c53_empty_n(HwReg_layerWidth_1_c53_empty_n),
        .HwReg_layerWidth_1_c57_full_n(HwReg_layerWidth_1_c57_full_n),
        .\SRL_SIG_reg[0][9] (\SRL_SIG_reg[0][9]_0 ),
        .\SRL_SIG_reg[1][0] (ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(HwReg_layerHeight_1_c58_U_n_21),
        .internal_empty_n_reg_1(start_for_v_mix_upsample_alpha_false_U0_U_n_15),
        .internal_full_n_reg_0(HwReg_layerHeight_1_c58_U_n_10),
        .internal_full_n_reg_1(start_for_v_mix_upsample_alpha_false_U0_U_n_14),
        .mOutPtr110_out(mOutPtr110_out_10),
        .\mOutPtr_reg[1]_0 (SS),
        .p_read1_c52_full_n(p_read1_c52_full_n),
        .p_read1_c_empty_n(p_read1_c_empty_n),
        .p_read1_c_full_n(p_read1_c_full_n),
        .v_mix_upsample_alpha_false_U0_ap_start(v_mix_upsample_alpha_false_U0_ap_start),
        .v_mix_upsample_alpha_false_U0_p_read1_read(v_mix_upsample_alpha_false_U0_p_read1_read));
  design_1_v_mix_0_0_fifo_w10_d2_S_12 HwReg_layerHeight_1_c59_U
       (.D(HwReg_layerHeight_1_c60_dout),
        .HwReg_layerHeight_1_c59_empty_n(HwReg_layerHeight_1_c59_empty_n),
        .HwReg_layerHeight_1_c59_full_n(HwReg_layerHeight_1_c59_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(HwReg_layerHeight_1_c59_dout),
        .internal_empty_n_reg_0(v_mix_yuv2rgb_false_3_U0_n_19),
        .\mOutPtr_reg[1]_0 (SS),
        .v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .v_mix_yuv2rgb_false_3_U0_p_read1_c49_write(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write));
  design_1_v_mix_0_0_fifo_w10_d2_S_13 HwReg_layerHeight_1_c60_U
       (.D(HwReg_layerHeight_1_c61_dout),
        .HwReg_layerHeight_1_c60_empty_n(HwReg_layerHeight_1_c60_empty_n),
        .HwReg_layerHeight_1_c60_full_n(HwReg_layerHeight_1_c60_full_n),
        .HwReg_layerHeight_1_dout(HwReg_layerHeight_1_c60_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_422_to_444_false_2_U0_n_19),
        .\mOutPtr_reg[0]_0 (SS),
        .v_mix_422_to_444_false_2_U0_p_read1_read(v_mix_422_to_444_false_2_U0_p_read1_read),
        .v_mix_yuv2rgb_false_3_U0_p_read1_c49_write(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write));
  design_1_v_mix_0_0_fifo_w10_d2_S_14 HwReg_layerHeight_1_c61_U
       (.D(HwReg_layerHeight_1_c62_dout),
        .HwReg_layerHeight_1_c61_empty_n(HwReg_layerHeight_1_c61_empty_n),
        .HwReg_layerHeight_1_c61_full_n(HwReg_layerHeight_1_c61_full_n),
        .HwReg_layerHeight_1_dout(HwReg_layerHeight_1_c61_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_420_to_422_false_1_U0_n_17),
        .\mOutPtr_reg[1]_0 (SS),
        .v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .v_mix_422_to_444_false_2_U0_p_read1_read(v_mix_422_to_444_false_2_U0_p_read1_read));
  design_1_v_mix_0_0_fifo_w16_d2_S_15 HwReg_layerHeight_1_c62_U
       (.HwReg_layerHeight_1_c62_empty_n(HwReg_layerHeight_1_c62_empty_n),
        .HwReg_layerHeight_1_c62_full_n(HwReg_layerHeight_1_c62_full_n),
        .HwReg_layerHeight_1_dout(HwReg_layerHeight_1_c62_dout),
        .\SRL_SIG_reg[0][9] (\SRL_SIG_reg[0][9]_0 ),
        .\SRL_SIG_reg[1][0] (ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_v_mix_upsample_alpha_false_U0_U_n_23),
        .\mOutPtr_reg[0]_0 (SS),
        .v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read));
  design_1_v_mix_0_0_fifo_w10_d2_S_16 HwReg_layerHeight_1_c_U
       (.D(HwReg_layerHeight_1_c59_dout),
        .HwReg_layerHeight_1_c59_empty_n(HwReg_layerHeight_1_c59_empty_n),
        .HwReg_layerHeight_1_c_empty_n(HwReg_layerHeight_1_c_empty_n),
        .HwReg_layerHeight_1_c_full_n(HwReg_layerHeight_1_c_full_n),
        .HwReg_layerWidth_1_c54_empty_n(HwReg_layerWidth_1_c54_empty_n),
        .HwReg_layerWidth_1_c_full_n(HwReg_layerWidth_1_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .hwReg_layerHeight_1_dout(HwReg_layerHeight_1_c_dout),
        .internal_empty_n_reg_0(v_mix_upsample_false_U0_n_21),
        .internal_full_n_reg_0(HwReg_layerHeight_1_c_U_n_20),
        .\mOutPtr_reg[0]_0 (SS),
        .p_read1_c49_empty_n(p_read1_c49_empty_n),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .v_mix_upsample_false_U0_ap_start(v_mix_upsample_false_U0_ap_start));
  design_1_v_mix_0_0_fifo_w8_d7_S_17 HwReg_layerScaleFactor_1_c_U
       (.HwReg_layerScaleFactor_1_c_empty_n(HwReg_layerScaleFactor_1_c_empty_n),
        .HwReg_layerScaleFactor_1_c_full_n(HwReg_layerScaleFactor_1_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .\hwReg_layerScaleFactor_1_read_reg_374_reg[7] (\hwReg_layerScaleFactor_1_read_reg_374_reg[7] ),
        .if_dout(HwReg_layerScaleFactor_1_c_dout),
        .\mOutPtr_reg[3]_0 (SS),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  design_1_v_mix_0_0_fifo_w16_d7_S HwReg_layerStartX_1_c_U
       (.HwReg_background_U_G_c_full_n(HwReg_background_U_G_c_full_n),
        .HwReg_background_V_B_c_full_n(HwReg_background_V_B_c_full_n),
        .HwReg_background_Y_R_c_full_n(HwReg_background_Y_R_c_full_n),
        .HwReg_height_c46_full_n(HwReg_height_c46_full_n),
        .HwReg_layerAlpha_1_c_full_n(HwReg_layerAlpha_1_c_full_n),
        .HwReg_layerEnable_c_full_n(HwReg_layerEnable_c_full_n),
        .HwReg_layerScaleFactor_1_c_full_n(HwReg_layerScaleFactor_1_c_full_n),
        .HwReg_layerStartX_1_c_empty_n(HwReg_layerStartX_1_c_empty_n),
        .HwReg_layerStartY_1_c_full_n(HwReg_layerStartY_1_c_full_n),
        .HwReg_width_c42_full_n(HwReg_width_c42_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .if_dout(HwReg_layerStartX_1_c_dout),
        .internal_full_n_reg_0(HwReg_layerStartX_1_c_U_n_8),
        .\layerStartX_reg_395_reg[15] (\layerStartX_reg_395_reg[15] ),
        .\mOutPtr_reg[3]_0 (SS),
        .start_for_v_mix_core_alpha_true_true_U0_full_n(start_for_v_mix_core_alpha_true_true_U0_full_n),
        .start_once_reg(start_once_reg_6),
        .start_once_reg_reg(HwReg_layerStartX_1_c_U_n_9),
        .start_once_reg_reg_0(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_8),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  design_1_v_mix_0_0_fifo_w16_d7_S_18 HwReg_layerStartY_1_c_U
       (.HwReg_background_V_B_c_empty_n(HwReg_background_V_B_c_empty_n),
        .HwReg_background_Y_R_c_empty_n(HwReg_background_Y_R_c_empty_n),
        .HwReg_layerHeight_1_c_empty_n(HwReg_layerHeight_1_c_empty_n),
        .HwReg_layerStartY_1_c_full_n(HwReg_layerStartY_1_c_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(HwReg_layerStartY_1_c_dout),
        .internal_empty_n_reg_0(HwReg_layerStartY_1_c_U_n_8),
        .\layerStartY_reg_389_reg[15] (\layerStartY_reg_389_reg[15] ),
        .\mOutPtr_reg[3]_0 (SS),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  design_1_v_mix_0_0_fifo_w16_d2_S_19 HwReg_layerWidth_1_c53_U
       (.D(HwReg_layerWidth_1_c53_dout),
        .HwReg_layerWidth_1_c53_empty_n(HwReg_layerWidth_1_c53_empty_n),
        .HwReg_layerWidth_1_c53_full_n(HwReg_layerWidth_1_c53_full_n),
        .\SRL_SIG_reg[0][9] (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0] (ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_v_mix_upsample_alpha_false_U0_U_n_13),
        .internal_full_n_reg_0(start_for_v_mix_upsample_alpha_false_U0_U_n_12),
        .mOutPtr110_out(mOutPtr110_out_11),
        .\mOutPtr_reg[1]_0 (SS),
        .v_mix_upsample_alpha_false_U0_p_read1_read(v_mix_upsample_alpha_false_U0_p_read1_read));
  design_1_v_mix_0_0_fifo_w10_d2_S_20 HwReg_layerWidth_1_c54_U
       (.D(HwReg_layerWidth_1_c55_dout),
        .HwReg_layerWidth_1_c54_empty_n(HwReg_layerWidth_1_c54_empty_n),
        .HwReg_layerWidth_1_c54_full_n(HwReg_layerWidth_1_c54_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(HwReg_layerWidth_1_c54_dout),
        .internal_empty_n_reg_0(v_mix_yuv2rgb_false_3_U0_n_18),
        .\mOutPtr_reg[0]_0 (SS),
        .v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .v_mix_yuv2rgb_false_3_U0_p_read1_c49_write(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write));
  design_1_v_mix_0_0_fifo_w10_d2_S_21 HwReg_layerWidth_1_c55_U
       (.D(HwReg_layerWidth_1_c55_dout),
        .HwReg_layerHeight_1_c59_full_n(HwReg_layerHeight_1_c59_full_n),
        .HwReg_layerHeight_1_c60_empty_n(HwReg_layerHeight_1_c60_empty_n),
        .HwReg_layerWidth_1_c54_full_n(HwReg_layerWidth_1_c54_full_n),
        .HwReg_layerWidth_1_c55_full_n(HwReg_layerWidth_1_c55_full_n),
        .\SRL_SIG_reg[0][9] (HwReg_layerWidth_1_c56_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(HwReg_layerWidth_1_c55_U_n_19),
        .internal_empty_n_reg_1(v_mix_422_to_444_false_2_U0_n_18),
        .\mOutPtr_reg[1]_0 (SS),
        .p_read1_c49_full_n(p_read1_c49_full_n),
        .p_read1_c50_empty_n(p_read1_c50_empty_n),
        .start_for_v_mix_upsample_false_U0_full_n(start_for_v_mix_upsample_false_U0_full_n),
        .start_once_reg(start_once_reg_63),
        .v_mix_422_to_444_false_2_U0_p_read1_read(v_mix_422_to_444_false_2_U0_p_read1_read),
        .v_mix_yuv2rgb_false_3_U0_ap_start(v_mix_yuv2rgb_false_3_U0_ap_start),
        .v_mix_yuv2rgb_false_3_U0_p_read1_c49_write(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write));
  design_1_v_mix_0_0_fifo_w10_d2_S_22 HwReg_layerWidth_1_c56_U
       (.D(HwReg_layerWidth_1_c56_dout),
        .HwReg_layerHeight_1_c60_full_n(HwReg_layerHeight_1_c60_full_n),
        .HwReg_layerHeight_1_c61_empty_n(HwReg_layerHeight_1_c61_empty_n),
        .HwReg_layerWidth_1_c55_full_n(HwReg_layerWidth_1_c55_full_n),
        .HwReg_layerWidth_1_c56_full_n(HwReg_layerWidth_1_c56_full_n),
        .\SRL_SIG_reg[0][9] (HwReg_layerWidth_1_c57_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(HwReg_layerWidth_1_c56_U_n_19),
        .internal_empty_n_reg_1(v_mix_420_to_422_false_1_U0_n_16),
        .\mOutPtr_reg[0]_0 (SS),
        .p_read1_c50_full_n(p_read1_c50_full_n),
        .p_read1_c51_empty_n(p_read1_c51_empty_n),
        .start_for_v_mix_yuv2rgb_false_3_U0_full_n(start_for_v_mix_yuv2rgb_false_3_U0_full_n),
        .start_once_reg(start_once_reg_28),
        .v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .v_mix_422_to_444_false_2_U0_ap_start(v_mix_422_to_444_false_2_U0_ap_start),
        .v_mix_422_to_444_false_2_U0_p_read1_read(v_mix_422_to_444_false_2_U0_p_read1_read));
  design_1_v_mix_0_0_fifo_w16_d2_S_23 HwReg_layerWidth_1_c57_U
       (.D(HwReg_layerWidth_1_c57_dout),
        .HwReg_layerHeight_1_c61_full_n(HwReg_layerHeight_1_c61_full_n),
        .HwReg_layerHeight_1_c62_empty_n(HwReg_layerHeight_1_c62_empty_n),
        .HwReg_layerWidth_1_c56_full_n(HwReg_layerWidth_1_c56_full_n),
        .HwReg_layerWidth_1_c57_full_n(HwReg_layerWidth_1_c57_full_n),
        .\SRL_SIG_reg[0][9] (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0] (ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(HwReg_layerWidth_1_c57_U_n_19),
        .internal_empty_n_reg_1(start_for_v_mix_upsample_alpha_false_U0_U_n_21),
        .\mOutPtr_reg[0]_0 (SS),
        .p_read1_c51_full_n(p_read1_c51_full_n),
        .p_read1_c52_empty_n(p_read1_c52_empty_n),
        .start_for_v_mix_422_to_444_false_2_U0_full_n(start_for_v_mix_422_to_444_false_2_U0_full_n),
        .start_once_reg(start_once_reg_15),
        .v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .v_mix_420_to_422_false_1_U0_ap_start(v_mix_420_to_422_false_1_U0_ap_start));
  design_1_v_mix_0_0_fifo_w10_d2_S_24 HwReg_layerWidth_1_c_U
       (.D(HwReg_layerWidth_1_c_dout),
        .HwReg_background_U_G_c_empty_n(HwReg_background_U_G_c_empty_n),
        .HwReg_height_c45_full_n(HwReg_height_c45_full_n),
        .HwReg_layerAlpha_1_c_empty_n(HwReg_layerAlpha_1_c_empty_n),
        .HwReg_layerScaleFactor_1_c_empty_n(HwReg_layerScaleFactor_1_c_empty_n),
        .HwReg_layerStartX_1_c_empty_n(HwReg_layerStartX_1_c_empty_n),
        .HwReg_layerWidth_1_c_full_n(HwReg_layerWidth_1_c_full_n),
        .\SRL_SIG_reg[0][9] (HwReg_layerWidth_1_c54_dout),
        .\ap_CS_fsm_reg[0] (HwReg_layerStartY_1_c_U_n_8),
        .\ap_CS_fsm_reg[0]_0 (HwReg_width_c41_U_n_20),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(HwReg_layerWidth_1_c_U_n_19),
        .internal_empty_n_reg_1(v_mix_upsample_false_U0_n_19),
        .\mOutPtr_reg[1]_0 (SS),
        .start_for_v_mix_rgb2yuv_false_U0_full_n(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .start_once_reg(start_once_reg_44),
        .v_mix_core_alpha_true_true_U0_ap_start(v_mix_core_alpha_true_true_U0_ap_start),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write));
  design_1_v_mix_0_0_fifo_w10_d2_S_25 HwReg_width_c39_U
       (.D(HwReg_width_c40_dout),
        .HwReg_width_c39_empty_n(HwReg_width_c39_empty_n),
        .HwReg_width_c39_full_n(HwReg_width_c39_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(HwReg_width_c39_dout),
        .internal_empty_n_reg_0(v_mix_444_to_422_false_U0_n_15),
        .\mOutPtr_reg[1]_0 (SS),
        .v_mix_422_to_420_false_U0_HwReg_width_c_write(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .v_mix_444_to_422_false_U0_HwReg_width_c39_write(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  design_1_v_mix_0_0_fifo_w10_d2_S_26 HwReg_width_c40_U
       (.D(HwReg_width_c41_dout),
        .HwReg_width_c40_empty_n(HwReg_width_c40_empty_n),
        .HwReg_width_c40_full_n(HwReg_width_c40_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_rgb2yuv_false_U0_n_15),
        .\mOutPtr_reg[0]_0 (SS),
        .v_mix_444_to_422_false_U0_HwReg_width_c39_write(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .v_mix_rgb2yuv_false_U0_height_read(v_mix_rgb2yuv_false_U0_height_read),
        .width_dout(HwReg_width_c40_dout));
  design_1_v_mix_0_0_fifo_w10_d2_S_27 HwReg_width_c41_U
       (.HwReg_height_c46_empty_n(HwReg_height_c46_empty_n),
        .HwReg_layerEnable_c_empty_n(HwReg_layerEnable_c_empty_n),
        .HwReg_width_c41_empty_n(HwReg_width_c41_empty_n),
        .HwReg_width_c41_full_n(HwReg_width_c41_full_n),
        .HwReg_width_c42_empty_n(HwReg_width_c42_empty_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_core_alpha_true_true_U0_n_66),
        .internal_full_n_reg_0(HwReg_width_c41_U_n_20),
        .\mOutPtr_reg[1]_0 (SS),
        .out(HwReg_width_c42_dout),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .v_mix_rgb2yuv_false_U0_height_read(v_mix_rgb2yuv_false_U0_height_read),
        .width_dout(HwReg_width_c41_dout));
  design_1_v_mix_0_0_fifo_w10_d7_S_28 HwReg_width_c42_U
       (.HwReg_width_c42_empty_n(HwReg_width_c42_empty_n),
        .HwReg_width_c42_full_n(HwReg_width_c42_full_n),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(HwReg_width_c42_dout),
        .\mOutPtr_reg[3]_0 (SS),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .\width_reg_421_reg[9] (\cols_reg_361_reg[9] ));
  design_1_v_mix_0_0_fifo_w10_d2_S_29 HwReg_width_c_U
       (.D(HwReg_width_c39_dout),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .HwReg_width_dout(HwReg_width_c_dout),
        .MultiPixStream2AXIvideo_U0_HwReg_width_read(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_422_to_420_false_U0_n_15),
        .\mOutPtr_reg[0]_0 (SS),
        .v_mix_422_to_420_false_U0_HwReg_width_c_write(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  design_1_v_mix_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.CO(icmp_ln3186_fu_158_p2),
        .D(D),
        .HwReg_height_c_empty_n(HwReg_height_c_empty_n),
        .HwReg_width_c_empty_n(HwReg_width_c_empty_n),
        .MultiPixStream2AXIvideo_U0_HwReg_width_read(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state3),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_0 (grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_done_cache_reg(SS),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready(ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done),
        .\cmp32180_i_reg_211_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_15),
        .\d_read_reg_22_reg[9] (HwReg_width_c_dout),
        .\d_read_reg_22_reg[9]_0 (HwReg_height_c_dout),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_ready(grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER),
        .\icmp_ln3188_reg_221_reg[0] (grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .internal_empty_n_reg(MultiPixStream2AXIvideo_U0_n_13),
        .internal_empty_n_reg_0(v_mix_422_to_420_false_U0_n_14),
        .mOutPtr110_out(mOutPtr110_out_5),
        .mOutPtr110_out_0(mOutPtr110_out_4),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out420_empty_n(out420_empty_n),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_21),
        .v_mix_422_to_420_false_U0_ap_start(v_mix_422_to_420_false_U0_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2MultiPixStream_U0_n_41),
        .Q(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideoAlpha2MultiPixStream_U0_n_83),
        .Q(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_v_mix_core_alpha_true_true_U0_U_n_10),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_8),
        .R(1'b0));
  design_1_v_mix_0_0_entry_proc entry_proc_U0
       (.ap_clk(ap_clk),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg(entry_proc_U0_n_9),
        .internal_empty_n_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_8),
        .start_for_v_mix_core_alpha_true_true_U0_full_n(start_for_v_mix_core_alpha_true_true_U0_full_n),
        .start_once_reg(start_once_reg_6),
        .start_once_reg_reg_0(SS),
        .start_once_reg_reg_1(HwReg_layerStartX_1_c_U_n_9));
  design_1_v_mix_0_0_fifo_w24_d2_S out420_U
       (.D(out422_dout),
        .E(shiftReg_ce_22),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .internal_empty_n_reg_0(MultiPixStream2AXIvideo_U0_n_13),
        .mOutPtr110_out(mOutPtr110_out_4),
        .\mOutPtr_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_15),
        .\mOutPtr_reg[0]_1 (v_mix_422_to_420_false_U0_n_14),
        .\mOutPtr_reg[1]_0 (SS),
        .out420_empty_n(out420_empty_n),
        .out420_full_n(out420_full_n));
  design_1_v_mix_0_0_fifo_w24_d2_S_30 out422_U
       (.D(out422_dout),
        .E(shiftReg_ce_37),
        .Q(ap_CS_fsm_state3_25),
        .\SRL_SIG_reg[0][23] (outYuv_dout),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_444_to_422_false_U0_n_14),
        .internal_full_n_reg_0(v_mix_422_to_420_false_U0_n_8),
        .mOutPtr110_out(mOutPtr110_out_23),
        .\mOutPtr_reg[0]_0 (SS),
        .out420_full_n(out420_full_n),
        .out422_empty_n(out422_empty_n),
        .out422_full_n(out422_full_n),
        .v_mix_422_to_420_false_U0_out420_write(v_mix_422_to_420_false_U0_out420_write));
  design_1_v_mix_0_0_fifo_w24_d2_S_31 outLayer0_U
       (.D({outLayer0_U_n_11,outLayer0_U_n_12,outLayer0_U_n_13,outLayer0_U_n_14,outLayer0_U_n_15,outLayer0_U_n_16,outLayer0_U_n_17,outLayer0_U_n_18}),
        .E(shiftReg_ce_66),
        .Q(ap_phi_reg_pp0_iter1_rhs_6_reg_189),
        .\SRL_SIG_reg[0][23] (srcLayer0Yuv_dout),
        .\SRL_SIG_reg[1][15] ({outLayer0_U_n_19,outLayer0_U_n_20,outLayer0_U_n_21,outLayer0_U_n_22,outLayer0_U_n_23,outLayer0_U_n_24,outLayer0_U_n_25,outLayer0_U_n_26}),
        .\SRL_SIG_reg[1][7] ({outLayer0_U_n_27,outLayer0_U_n_28,outLayer0_U_n_29,outLayer0_U_n_30,outLayer0_U_n_31,outLayer0_U_n_32,outLayer0_U_n_33,outLayer0_U_n_34}),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] (ap_phi_reg_pp0_iter1_rhs_3_reg_199),
        .\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] (v_mix_core_alpha_true_true_U0_n_32),
        .\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 (ap_phi_reg_pp0_iter1_rhs_reg_209),
        .ap_rst_n(ap_rst_n),
        .empty_reg_426(empty_reg_426),
        .internal_empty_n_reg_0(v_mix_core_alpha_true_true_U0_n_59),
        .mOutPtr110_out(mOutPtr110_out_43),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .\mOutPtr_reg[0]_1 (SS),
        .\mOutPtr_reg[0]_2 (v_mix_core_alpha_true_true_U0_n_62),
        .outLayer0_empty_n(outLayer0_empty_n),
        .outLayer0_full_n(outLayer0_full_n));
  design_1_v_mix_0_0_fifo_w24_d2_S_32 outLayer1_U
       (.D(v_mix_core_alpha_true_true_U0_outLayer1_din),
        .E(shiftReg_ce_42),
        .Q(ap_CS_fsm_state3_49),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .if_din(outLayer1_dout),
        .internal_empty_n_reg_0(outLayer1_U_n_10),
        .internal_empty_n_reg_1(v_mix_core_alpha_true_true_U0_n_65),
        .internal_full_n_reg_0(v_mix_rgb2yuv_false_U0_n_8),
        .mOutPtr110_out(mOutPtr110_out_47),
        .\mOutPtr_reg[0]_0 (SS),
        .outLayer1_empty_n(outLayer1_empty_n),
        .outLayer1_full_n(outLayer1_full_n),
        .outYuv_full_n(outYuv_full_n),
        .v_mix_rgb2yuv_false_U0_outLayer1_read(v_mix_rgb2yuv_false_U0_outLayer1_read));
  design_1_v_mix_0_0_fifo_w24_d2_S_33 outYuv_U
       (.D(outLayer1_dout),
        .E(shiftReg_ce_46),
        .Q(ap_CS_fsm_state3_40),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .if_din(outYuv_dout),
        .internal_empty_n_reg_0(v_mix_rgb2yuv_false_U0_n_14),
        .internal_full_n_reg_0(v_mix_444_to_422_false_U0_n_8),
        .mOutPtr110_out(mOutPtr110_out_38),
        .\mOutPtr_reg[1]_0 (SS),
        .out422_full_n(out422_full_n),
        .outYuv_empty_n(outYuv_empty_n),
        .outYuv_full_n(outYuv_full_n),
        .v_mix_444_to_422_false_U0_out422_write(v_mix_444_to_422_false_U0_out422_write));
  design_1_v_mix_0_0_fifo_w1_d2_S p_read1_c49_U
       (.Q(ap_CS_fsm_state1_58),
        .SR(y_fu_600),
        .\SRL_SIG_reg[0][0] (p_read1_c49_U_n_8),
        .\SRL_SIG_reg[0][0]_0 (p_read1_c50_U_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_yuv2rgb_false_3_U0_n_13),
        .\mOutPtr_reg[0]_0 (SS),
        .p_read1_c49_dout(p_read1_c49_dout),
        .p_read1_c49_empty_n(p_read1_c49_empty_n),
        .p_read1_c49_full_n(p_read1_c49_full_n),
        .v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .v_mix_yuv2rgb_false_3_U0_p_read1_c49_write(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .\y_fu_60_reg[9] (HwReg_layerHeight_1_c_U_n_20));
  design_1_v_mix_0_0_fifo_w1_d2_S_34 p_read1_c50_U
       (.Q(ap_CS_fsm_state1_64),
        .SR(y_fu_640),
        .\SRL_SIG_reg[0][0] (p_read1_c50_U_n_8),
        .\SRL_SIG_reg[0][0]_0 (p_read1_c51_U_n_11),
        .\SRL_SIG_reg[0][0]_1 (v_mix_yuv2rgb_false_3_U0_n_13),
        .\SRL_SIG_reg[0][0]_2 (p_read1_c49_U_n_8),
        .\SRL_SIG_reg[1][0] (p_read1_c50_U_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_422_to_444_false_2_U0_n_13),
        .\mOutPtr_reg[1]_0 (SS),
        .p_read1_c50_dout(p_read1_c50_dout),
        .p_read1_c50_empty_n(p_read1_c50_empty_n),
        .p_read1_c50_full_n(p_read1_c50_full_n),
        .v_mix_422_to_444_false_2_U0_p_read1_read(v_mix_422_to_444_false_2_U0_p_read1_read),
        .v_mix_yuv2rgb_false_3_U0_p_read1_c49_write(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .\y_fu_64_reg[9] (HwReg_layerWidth_1_c55_U_n_19));
  design_1_v_mix_0_0_fifo_w1_d2_S_35 p_read1_c51_U
       (.Q(ap_CS_fsm_state1_29),
        .SR(y_fu_640_7),
        .\SRL_SIG_reg[0][0] (p_read1_c51_U_n_8),
        .\SRL_SIG_reg[0][0]_0 (p_read1_c52_U_n_10),
        .\SRL_SIG_reg[0][0]_1 (v_mix_422_to_444_false_2_U0_n_13),
        .\SRL_SIG_reg[0][0]_2 (p_read1_c50_U_n_8),
        .\SRL_SIG_reg[1][0] (p_read1_c51_U_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_420_to_422_false_1_U0_n_12),
        .\mOutPtr_reg[0]_0 (SS),
        .p_read1_c51_dout(p_read1_c51_dout),
        .p_read1_c51_empty_n(p_read1_c51_empty_n),
        .p_read1_c51_full_n(p_read1_c51_full_n),
        .v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .v_mix_422_to_444_false_2_U0_p_read1_read(v_mix_422_to_444_false_2_U0_p_read1_read),
        .\y_fu_64_reg[9] (HwReg_layerWidth_1_c56_U_n_19));
  design_1_v_mix_0_0_fifo_w1_d2_S_36 p_read1_c52_U
       (.Q(ap_CS_fsm_state1),
        .SR(y_fu_640_8),
        .\SRL_SIG_reg[0][0] (ap_NS_fsm),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (v_mix_420_to_422_false_1_U0_n_12),
        .\SRL_SIG_reg[0][0]_2 (p_read1_c51_U_n_8),
        .\SRL_SIG_reg[1][0] (p_read1_c52_U_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_v_mix_upsample_alpha_false_U0_U_n_18),
        .\mOutPtr_reg[1]_0 (SS),
        .p_read1_c52_dout(p_read1_c52_dout),
        .p_read1_c52_empty_n(p_read1_c52_empty_n),
        .p_read1_c52_full_n(p_read1_c52_full_n),
        .v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .\y_fu_64_reg[9] (HwReg_layerWidth_1_c57_U_n_19));
  design_1_v_mix_0_0_fifo_w1_d2_S_37 p_read1_c_U
       (.Q(ap_CS_fsm_state1_52),
        .SR(y_fu_540),
        .\SRL_SIG_reg[0][0] (ap_NS_fsm),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_v_mix_upsample_alpha_false_U0_U_n_17),
        .internal_full_n_reg_0(start_for_v_mix_upsample_alpha_false_U0_U_n_16),
        .mOutPtr110_out(mOutPtr110_out_12),
        .\mOutPtr_reg[0]_0 (SS),
        .p_read1_c_dout(p_read1_c_dout),
        .p_read1_c_empty_n(p_read1_c_empty_n),
        .p_read1_c_full_n(p_read1_c_full_n),
        .v_mix_upsample_alpha_false_U0_p_read1_read(v_mix_upsample_alpha_false_U0_p_read1_read),
        .\y_fu_54_reg[9] (HwReg_layerHeight_1_c58_U_n_21));
  design_1_v_mix_0_0_fifo_w1_d2_S_38 p_read_c47_U
       (.Q(v_mix_422_to_444_false_U0_n_13),
        .SR(y_fu_620),
        .\SRL_SIG_reg[0][0] (p_read_c47_U_n_8),
        .\SRL_SIG_reg[0][0]_0 (p_read_c48_U_n_11),
        .\SRL_SIG_reg[0][0]_1 (v_mix_422_to_444_false_U0_n_16),
        .\SRL_SIG_reg[0][0]_2 (p_read_c_U_n_8),
        .\SRL_SIG_reg[1][0] (p_read_c47_U_n_11),
        .\SRL_SIG_reg[1][0]_0 (p_read_c47_U_n_14),
        .\SRL_SIG_reg[1][0]_1 (v_mix_420_to_422_false_U0_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(p_read_c47_U_n_12),
        .\layerEnableFlag_read_reg_135_reg[0] (v_mix_422_to_444_false_U0_n_10),
        .mOutPtr110_out(mOutPtr110_out_33),
        .\mOutPtr_reg[0]_0 (SS),
        .p_read_c47_empty_n(p_read_c47_empty_n),
        .p_read_c47_full_n(p_read_c47_full_n),
        .p_read_c48_empty_n(p_read_c48_empty_n),
        .start_for_v_mix_422_to_444_false_U0_full_n(start_for_v_mix_422_to_444_false_U0_full_n),
        .start_once_reg(start_once_reg_20),
        .v_mix_420_to_422_false_U0_ap_start(v_mix_420_to_422_false_U0_ap_start),
        .v_mix_422_to_444_false_U0_layerEnableFlag_read(v_mix_422_to_444_false_U0_layerEnableFlag_read),
        .\y_fu_62_reg[9] (p_read_c_U_n_11));
  design_1_v_mix_0_0_fifo_w1_d2_S_39 p_read_c48_U
       (.Q(v_mix_420_to_422_false_U0_n_16),
        .SR(y_fu_620_9),
        .\SRL_SIG_reg[0][0] (p_read_c48_U_n_8),
        .\SRL_SIG_reg[0][0]_0 (AXIvideo2MultiPixStream_U0_n_42),
        .\SRL_SIG_reg[0][0]_1 (v_mix_420_to_422_false_U0_n_13),
        .\SRL_SIG_reg[0][0]_2 (p_read_c47_U_n_8),
        .\SRL_SIG_reg[1][0] (p_read_c48_U_n_11),
        .\SRL_SIG_reg[1][0]_0 (p_read_c48_U_n_13),
        .\SRL_SIG_reg[1][0]_1 (AXIvideo2MultiPixStream_U0_n_43),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\layerEnableFlag_read_reg_135_reg[0] (v_mix_420_to_422_false_U0_n_10),
        .mOutPtr110_out(mOutPtr110_out_19),
        .\mOutPtr_reg[1]_0 (SS),
        .p_read_c48_empty_n(p_read_c48_empty_n),
        .p_read_c48_full_n(p_read_c48_full_n),
        .v_mix_420_to_422_false_U0_layerEnableFlag_read(v_mix_420_to_422_false_U0_layerEnableFlag_read),
        .\y_fu_62_reg[9] (p_read_c47_U_n_12));
  design_1_v_mix_0_0_fifo_w1_d2_S_40 p_read_c_U
       (.Q(v_mix_yuv2rgb_false_U0_n_13),
        .SR(y_fu_580),
        .\SRL_SIG_reg[0][0] (p_read_c_U_n_8),
        .\SRL_SIG_reg[0][0]_0 (p_read_c47_U_n_11),
        .\SRL_SIG_reg[1][0] (p_read_c_U_n_13),
        .\SRL_SIG_reg[1][0]_0 (v_mix_422_to_444_false_U0_n_16),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(p_read_c_U_n_11),
        .\layerEnableFlag_read_reg_123_reg[0] (v_mix_yuv2rgb_false_U0_n_9),
        .mOutPtr110_out(mOutPtr110_out_13),
        .\mOutPtr_reg[1]_0 (SS),
        .p_read_c47_empty_n(p_read_c47_empty_n),
        .p_read_c_empty_n(p_read_c_empty_n),
        .p_read_c_full_n(p_read_c_full_n),
        .start_for_v_mix_yuv2rgb_false_U0_full_n(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .start_once_reg(start_once_reg_35),
        .v_mix_422_to_444_false_U0_ap_start(v_mix_422_to_444_false_U0_ap_start),
        .v_mix_yuv2rgb_false_U0_ap_start(v_mix_yuv2rgb_false_U0_ap_start));
  design_1_v_mix_0_0_fifo_w24_d2_S_41 srcLayer0Yuv422_U
       (.D(srcLayer0_dout),
        .E(shiftReg_ce_17),
        .Q(ap_CS_fsm_state3_34),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .if_din(srcLayer0Yuv422_dout),
        .internal_empty_n_reg_0(v_mix_420_to_422_false_U0_n_18),
        .internal_full_n_reg_0(v_mix_422_to_444_false_U0_n_11),
        .mOutPtr110_out(mOutPtr110_out_32),
        .\mOutPtr_reg[0]_0 (SS),
        .srcLayer0Yuv422_empty_n(srcLayer0Yuv422_empty_n),
        .srcLayer0Yuv422_full_n(srcLayer0Yuv422_full_n),
        .srcLayer0Yuv_full_n(srcLayer0Yuv_full_n),
        .v_mix_422_to_444_false_U0_srcLayer0Yuv422_read(v_mix_422_to_444_false_U0_srcLayer0Yuv422_read));
  design_1_v_mix_0_0_fifo_w24_d2_S_42 srcLayer0Yuv_U
       (.D(srcLayer0Yuv422_dout),
        .E(shiftReg_ce_31),
        .Q(ap_CS_fsm_state3_68),
        .\SRL_SIG_reg[1][23] (srcLayer0Yuv_dout),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_422_to_444_false_U0_n_19),
        .internal_full_n_reg_0(v_mix_yuv2rgb_false_U0_n_11),
        .mOutPtr110_out(mOutPtr110_out_67),
        .\mOutPtr_reg[1]_0 (SS),
        .outLayer0_full_n(outLayer0_full_n),
        .srcLayer0Yuv_empty_n(srcLayer0Yuv_empty_n),
        .srcLayer0Yuv_full_n(srcLayer0Yuv_full_n),
        .v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read(v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read));
  design_1_v_mix_0_0_fifo_w24_d2_S_43 srcLayer0_U
       (.D(AXIvideo2MultiPixStream_U0_srcLayer0_din),
        .E(shiftReg_ce),
        .Q(ap_CS_fsm_state3_18),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .if_din(srcLayer0_dout),
        .internal_empty_n_reg_0(AXIvideo2MultiPixStream_U0_n_48),
        .\mOutPtr_reg[1]_0 (SS),
        .srcLayer0Yuv422_full_n(srcLayer0Yuv422_full_n),
        .srcLayer0_empty_n(srcLayer0_empty_n),
        .srcLayer0_full_n(srcLayer0_full_n),
        .v_mix_420_to_422_false_U0_srcLayer0_read(v_mix_420_to_422_false_U0_srcLayer0_read));
  design_1_v_mix_0_0_fifo_w8_d16_S srcLayer1Alpha_U
       (.E(v_mix_upsample_alpha_false_U0_n_16),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(AXIvideoAlpha2MultiPixStream_U0_srcLayer1Alpha_din),
        .internal_empty_n_reg_0(AXIvideoAlpha2MultiPixStream_U0_n_94),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[4]_0 (SS),
        .out(srcLayer1Alpha_dout),
        .shiftReg_ce(shiftReg_ce_0),
        .srcLayer1Alpha_empty_n(srcLayer1Alpha_empty_n),
        .srcLayer1Alpha_full_n(srcLayer1Alpha_full_n),
        .v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read(v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read));
  design_1_v_mix_0_0_fifo_w8_d16_S_44 srcLayer1Alphax_U
       (.E(v_mix_upsample_alpha_false_U0_n_17),
        .Q(ap_CS_fsm_state3_54),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .in(srcLayer1Alpha_dout),
        .internal_empty_n_reg_0(v_mix_upsample_alpha_false_U0_n_19),
        .\mOutPtr_reg[4]_0 (SS),
        .out(srcLayer1Alphax_dout),
        .shiftReg_ce(shiftReg_ce_50),
        .srcLayer1Alpha_empty_n(srcLayer1Alpha_empty_n),
        .srcLayer1Alphax_empty_n(srcLayer1Alphax_empty_n),
        .srcLayer1Alphax_full_n(srcLayer1Alphax_full_n),
        .v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read));
  design_1_v_mix_0_0_fifo_w24_d2_S_45 srcLayer1Rgb_U
       (.D(srcLayer1Yuv_dout),
        .E(shiftReg_ce_61),
        .Q(ap_CS_fsm_state3_60),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .if_din(srcLayer1Rgb_dout),
        .internal_empty_n_reg_0(v_mix_yuv2rgb_false_3_U0_n_17),
        .internal_full_n_reg_0(v_mix_upsample_false_U0_n_13),
        .mOutPtr110_out(mOutPtr110_out_56),
        .\mOutPtr_reg[1]_0 (SS),
        .srcLayer1Rgb_empty_n(srcLayer1Rgb_empty_n),
        .srcLayer1Rgb_full_n(srcLayer1Rgb_full_n),
        .srcLayer1x_full_n(srcLayer1x_full_n),
        .v_mix_upsample_false_U0_srcLayer1x_write(v_mix_upsample_false_U0_srcLayer1x_write));
  design_1_v_mix_0_0_fifo_w24_d2_S_46 srcLayer1Yuv422_U
       (.D(srcLayer1_dout),
        .E(shiftReg_ce_14),
        .Q(ap_CS_fsm_state3_30),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .if_din(srcLayer1Yuv422_dout),
        .internal_empty_n_reg_0(v_mix_420_to_422_false_1_U0_n_15),
        .internal_full_n_reg_0(v_mix_422_to_444_false_2_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_27),
        .\mOutPtr_reg[1]_0 (SS),
        .srcLayer1Yuv422_empty_n(srcLayer1Yuv422_empty_n),
        .srcLayer1Yuv422_full_n(srcLayer1Yuv422_full_n),
        .srcLayer1Yuv_full_n(srcLayer1Yuv_full_n),
        .v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read(v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read));
  design_1_v_mix_0_0_fifo_w24_d2_S_47 srcLayer1Yuv_U
       (.D(srcLayer1Yuv422_dout),
        .E(shiftReg_ce_26),
        .Q(ap_CS_fsm_state3_65),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .if_din(srcLayer1Yuv_dout),
        .internal_empty_n_reg_0(v_mix_422_to_444_false_2_U0_n_17),
        .internal_full_n_reg_0(v_mix_yuv2rgb_false_3_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_62),
        .\mOutPtr_reg[0]_0 (SS),
        .srcLayer1Rgb_full_n(srcLayer1Rgb_full_n),
        .srcLayer1Yuv_empty_n(srcLayer1Yuv_empty_n),
        .srcLayer1Yuv_full_n(srcLayer1Yuv_full_n),
        .v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read(v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read));
  design_1_v_mix_0_0_fifo_w24_d2_S_48 srcLayer1_U
       (.D(AXIvideoAlpha2MultiPixStream_U0_srcLayer1_din),
        .E(shiftReg_ce_2),
        .Q(ap_CS_fsm_state3_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .if_din(srcLayer1_dout),
        .internal_empty_n_reg_0(AXIvideoAlpha2MultiPixStream_U0_n_91),
        .internal_full_n_reg_0(AXIvideoAlpha2MultiPixStream_U0_n_85),
        .mOutPtr110_out(mOutPtr110_out_1),
        .\mOutPtr_reg[1]_0 (SS),
        .srcLayer1Yuv422_full_n(srcLayer1Yuv422_full_n),
        .srcLayer1_empty_n(srcLayer1_empty_n),
        .srcLayer1_full_n(srcLayer1_full_n),
        .v_mix_420_to_422_false_1_U0_srcLayer1_read(v_mix_420_to_422_false_1_U0_srcLayer1_read));
  design_1_v_mix_0_0_fifo_w24_d2_S_49 srcLayer1x_U
       (.D(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_p_0_0_0_0_022_out_o),
        .E(shiftReg_ce_55),
        .Q(ap_CS_fsm_state3_60),
        .\SRL_SIG_reg[0][23] (srcLayer1Rgb_dout),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_upsample_false_U0_n_18),
        .\mOutPtr_reg[0]_0 (SS),
        .\p_0_0_0_0_023_lcssa38_fu_90_reg[7] (p_0_0_0_0_023_lcssa38_fu_90),
        .\p_0_1_0_0_025_lcssa41_fu_94_reg[7] (grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_p_0_1_0_0_024_out_o),
        .\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 (p_0_1_0_0_025_lcssa41_fu_94),
        .\p_0_2_0_0_027_lcssa44_fu_98_reg[0] (v_mix_core_alpha_true_true_U0_n_60),
        .\p_0_2_0_0_027_lcssa44_fu_98_reg[7] (grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_p_0_2_0_0_026_out_o),
        .\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 (p_0_2_0_0_027_lcssa44_fu_98),
        .srcLayer1Rgb_empty_n(srcLayer1Rgb_empty_n),
        .srcLayer1x_empty_n(srcLayer1x_empty_n),
        .srcLayer1x_full_n(srcLayer1x_full_n),
        .v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read));
  design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.CO(icmp_ln3186_fu_158_p2),
        .MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out_5),
        .\mOutPtr_reg[0]_0 (SS),
        .\mOutPtr_reg[1]_0 (start_for_v_mix_422_to_420_false_U0_U_n_10),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_21),
        .v_mix_422_to_420_false_U0_ap_start(v_mix_422_to_420_false_U0_ap_start));
  design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0 start_for_v_mix_420_to_422_false_1_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (v_mix_420_to_422_false_1_U0_n_18),
        .\mOutPtr_reg[0]_1 (start_for_v_mix_upsample_alpha_false_U0_U_n_11),
        .\mOutPtr_reg[0]_2 (SS),
        .\mOutPtr_reg[1]_0 (AXIvideoAlpha2MultiPixStream_U0_n_88),
        .start_for_v_mix_420_to_422_false_1_U0_full_n(start_for_v_mix_420_to_422_false_1_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .v_mix_420_to_422_false_1_U0_ap_start(v_mix_420_to_422_false_1_U0_ap_start));
  design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0 start_for_v_mix_420_to_422_false_U0_U
       (.CO(icmp_ln29_fu_109_p2),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .internal_empty_n_reg_0(v_mix_420_to_422_false_U0_n_20),
        .\mOutPtr_reg[0]_0 (v_mix_420_to_422_false_U0_n_10),
        .\mOutPtr_reg[0]_1 (AXIvideo2MultiPixStream_U0_n_46),
        .\mOutPtr_reg[1]_0 (SS),
        .start_for_v_mix_420_to_422_false_U0_full_n(start_for_v_mix_420_to_422_false_U0_full_n),
        .start_once_reg(start_once_reg),
        .v_mix_420_to_422_false_U0_ap_start(v_mix_420_to_422_false_U0_ap_start));
  design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0 start_for_v_mix_422_to_420_false_U0_U
       (.CO(icmp_ln461_fu_105_p2),
        .Q(ap_CS_fsm_state2_24),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_v_mix_422_to_420_false_U0_U_n_10),
        .\mOutPtr_reg[0]_0 (v_mix_422_to_420_false_U0_n_20),
        .\mOutPtr_reg[1]_0 (start_for_v_mix_444_to_422_false_U0_U_n_10),
        .\mOutPtr_reg[1]_1 (SS),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_v_mix_422_to_420_false_U0_full_n(start_for_v_mix_422_to_420_false_U0_full_n),
        .start_once_reg(start_once_reg_36),
        .start_once_reg_0(start_once_reg_21),
        .v_mix_422_to_420_false_U0_ap_start(v_mix_422_to_420_false_U0_ap_start),
        .v_mix_444_to_422_false_U0_ap_start(v_mix_444_to_422_false_U0_ap_start));
  design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0 start_for_v_mix_422_to_444_false_2_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (v_mix_422_to_444_false_2_U0_n_20),
        .\mOutPtr_reg[0]_1 (SS),
        .start_for_v_mix_422_to_444_false_2_U0_full_n(start_for_v_mix_422_to_444_false_2_U0_full_n),
        .start_once_reg(start_once_reg_15),
        .v_mix_420_to_422_false_1_U0_ap_start(v_mix_420_to_422_false_1_U0_ap_start),
        .v_mix_422_to_444_false_2_U0_ap_start(v_mix_422_to_444_false_2_U0_ap_start));
  design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0 start_for_v_mix_422_to_444_false_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (v_mix_422_to_444_false_U0_n_20),
        .\mOutPtr_reg[0]_1 (SS),
        .start_for_v_mix_422_to_444_false_U0_full_n(start_for_v_mix_422_to_444_false_U0_full_n),
        .start_once_reg(start_once_reg_20),
        .v_mix_420_to_422_false_U0_ap_start(v_mix_420_to_422_false_U0_ap_start),
        .v_mix_422_to_444_false_U0_ap_start(v_mix_422_to_444_false_U0_ap_start));
  design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0 start_for_v_mix_444_to_422_false_U0_U
       (.CO(icmp_ln671_fu_105_p2),
        .Q(ap_CS_fsm_state2_39),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_v_mix_444_to_422_false_U0_U_n_10),
        .\mOutPtr_reg[0]_0 (v_mix_444_to_422_false_U0_n_20),
        .\mOutPtr_reg[0]_1 (SS),
        .\mOutPtr_reg[1]_0 (start_for_v_mix_rgb2yuv_false_U0_U_n_10),
        .start_for_v_mix_422_to_420_false_U0_full_n(start_for_v_mix_422_to_420_false_U0_full_n),
        .start_for_v_mix_444_to_422_false_U0_full_n(start_for_v_mix_444_to_422_false_U0_full_n),
        .start_once_reg(start_once_reg_45),
        .start_once_reg_0(start_once_reg_36),
        .v_mix_444_to_422_false_U0_ap_start(v_mix_444_to_422_false_U0_ap_start),
        .v_mix_rgb2yuv_false_U0_ap_start(v_mix_rgb2yuv_false_U0_ap_start));
  design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0 start_for_v_mix_core_alpha_true_true_U0_U
       (.AXIvideoAlpha2MultiPixStream_U0_ap_ready(AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .CO(icmp_ln269_fu_313_p2),
        .Q(ap_CS_fsm_state3_41),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(start_for_v_mix_core_alpha_true_true_U0_U_n_10),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_0(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_8),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_1(AXIvideo2MultiPixStream_U0_n_39),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_2(HwReg_layerStartX_1_c_U_n_8),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_ready(grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg(\ap_CS_fsm_reg[4] [1:0]),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg_0(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg),
        .internal_empty_n_reg_0(entry_proc_U0_n_9),
        .\mOutPtr_reg[3]_0 (SS),
        .start_for_v_mix_core_alpha_true_true_U0_full_n(start_for_v_mix_core_alpha_true_true_U0_full_n),
        .start_once_reg(start_once_reg_6),
        .v_mix_core_alpha_true_true_U0_ap_ready(v_mix_core_alpha_true_true_U0_ap_ready),
        .v_mix_core_alpha_true_true_U0_ap_start(v_mix_core_alpha_true_true_U0_ap_start));
  design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0 start_for_v_mix_rgb2yuv_false_U0_U
       (.CO(icmp_ln999_fu_105_p2),
        .Q(ap_CS_fsm_state2_48),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_v_mix_rgb2yuv_false_U0_U_n_10),
        .\mOutPtr_reg[0]_0 (v_mix_rgb2yuv_false_U0_n_20),
        .\mOutPtr_reg[1]_0 (v_mix_core_alpha_true_true_U0_n_61),
        .\mOutPtr_reg[1]_1 (SS),
        .start_for_v_mix_444_to_422_false_U0_full_n(start_for_v_mix_444_to_422_false_U0_full_n),
        .start_for_v_mix_rgb2yuv_false_U0_full_n(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .start_once_reg(start_once_reg_44),
        .start_once_reg_0(start_once_reg_45),
        .v_mix_core_alpha_true_true_U0_ap_start(v_mix_core_alpha_true_true_U0_ap_start),
        .v_mix_rgb2yuv_false_U0_ap_start(v_mix_rgb2yuv_false_U0_ap_start));
  design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0 start_for_v_mix_upsample_alpha_false_U0_U
       (.CO(icmp_ln156_fu_101_p2),
        .HwReg_layerHeight_1_c58_empty_n(HwReg_layerHeight_1_c58_empty_n),
        .HwReg_layerHeight_1_c58_full_n(HwReg_layerHeight_1_c58_full_n),
        .HwReg_layerHeight_1_c62_full_n(HwReg_layerHeight_1_c62_full_n),
        .HwReg_layerWidth_1_c53_empty_n(HwReg_layerWidth_1_c53_empty_n),
        .HwReg_layerWidth_1_c53_full_n(HwReg_layerWidth_1_c53_full_n),
        .HwReg_layerWidth_1_c57_full_n(HwReg_layerWidth_1_c57_full_n),
        .Q(AXIvideoAlpha2MultiPixStream_U0_n_15),
        .\ap_CS_fsm_reg[1] (HwReg_layerHeight_1_c58_U_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_reg(start_for_v_mix_upsample_alpha_false_U0_U_n_11),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .internal_empty_n_reg_0(start_for_v_mix_upsample_alpha_false_U0_U_n_12),
        .internal_empty_n_reg_1(start_for_v_mix_upsample_alpha_false_U0_U_n_14),
        .internal_empty_n_reg_2(start_for_v_mix_upsample_alpha_false_U0_U_n_16),
        .internal_full_n_reg_0(ap_NS_fsm),
        .internal_full_n_reg_1(start_for_v_mix_upsample_alpha_false_U0_U_n_13),
        .internal_full_n_reg_2(start_for_v_mix_upsample_alpha_false_U0_U_n_15),
        .internal_full_n_reg_3(start_for_v_mix_upsample_alpha_false_U0_U_n_17),
        .internal_full_n_reg_4(start_for_v_mix_upsample_alpha_false_U0_U_n_18),
        .internal_full_n_reg_5(start_for_v_mix_upsample_alpha_false_U0_U_n_21),
        .internal_full_n_reg_6(start_for_v_mix_upsample_alpha_false_U0_U_n_23),
        .mOutPtr110_out(mOutPtr110_out_12),
        .mOutPtr110_out_0(mOutPtr110_out_11),
        .mOutPtr110_out_1(mOutPtr110_out_10),
        .mOutPtr110_out_2(mOutPtr110_out_51),
        .\mOutPtr_reg[0]_0 ({ap_CS_fsm_state2_53,ap_CS_fsm_state1_52}),
        .\mOutPtr_reg[0]_1 (v_mix_upsample_alpha_false_U0_n_8),
        .\mOutPtr_reg[0]_2 (AXIvideoAlpha2MultiPixStream_U0_n_87),
        .\mOutPtr_reg[1]_0 (v_mix_upsample_alpha_false_U0_n_13),
        .\mOutPtr_reg[1]_1 (SS),
        .p_read1_c52_full_n(p_read1_c52_full_n),
        .p_read1_c_empty_n(p_read1_c_empty_n),
        .p_read1_c_full_n(p_read1_c_full_n),
        .start_for_v_mix_420_to_422_false_1_U0_full_n(start_for_v_mix_420_to_422_false_1_U0_full_n),
        .start_for_v_mix_upsample_alpha_false_U0_full_n(start_for_v_mix_upsample_alpha_false_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .v_mix_upsample_alpha_false_U0_ap_start(v_mix_upsample_alpha_false_U0_ap_start));
  design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0 start_for_v_mix_upsample_false_U0_U
       (.CO(icmp_ln60_fu_115_p2),
        .Q(ap_CS_fsm_state2_59),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_upsample_false_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out_57),
        .\mOutPtr_reg[0]_0 (v_mix_upsample_false_U0_n_8),
        .\mOutPtr_reg[0]_1 (start_for_v_mix_yuv2rgb_false_3_U0_U_n_10),
        .\mOutPtr_reg[0]_2 (SS),
        .start_for_v_mix_upsample_false_U0_full_n(start_for_v_mix_upsample_false_U0_full_n),
        .start_once_reg(start_once_reg_63),
        .v_mix_upsample_false_U0_ap_start(v_mix_upsample_false_U0_ap_start),
        .v_mix_yuv2rgb_false_3_U0_ap_start(v_mix_yuv2rgb_false_3_U0_ap_start));
  design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0 start_for_v_mix_yuv2rgb_false_3_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_v_mix_yuv2rgb_false_3_U0_U_n_10),
        .\mOutPtr_reg[0]_0 (v_mix_yuv2rgb_false_3_U0_n_20),
        .\mOutPtr_reg[1]_0 (SS),
        .start_for_v_mix_upsample_false_U0_full_n(start_for_v_mix_upsample_false_U0_full_n),
        .start_for_v_mix_yuv2rgb_false_3_U0_full_n(start_for_v_mix_yuv2rgb_false_3_U0_full_n),
        .start_once_reg(start_once_reg_28),
        .start_once_reg_0(start_once_reg_63),
        .v_mix_422_to_444_false_2_U0_ap_start(v_mix_422_to_444_false_2_U0_ap_start),
        .v_mix_yuv2rgb_false_3_U0_ap_start(v_mix_yuv2rgb_false_3_U0_ap_start));
  design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0 start_for_v_mix_yuv2rgb_false_U0_U
       (.Q(v_mix_yuv2rgb_false_U0_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_mix_422_to_444_false_U0_n_16),
        .mOutPtr110_out(mOutPtr110_out_13),
        .\mOutPtr_reg[1]_0 (SS),
        .p_read_c_empty_n(p_read_c_empty_n),
        .start_for_v_mix_yuv2rgb_false_U0_full_n(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .start_once_reg(start_once_reg_35),
        .v_mix_422_to_444_false_U0_ap_start(v_mix_422_to_444_false_U0_ap_start),
        .v_mix_yuv2rgb_false_U0_ap_ready(v_mix_yuv2rgb_false_U0_ap_ready),
        .v_mix_yuv2rgb_false_U0_ap_start(v_mix_yuv2rgb_false_U0_ap_start));
  design_1_v_mix_0_0_v_mix_420_to_422_false_1 v_mix_420_to_422_false_1_U0
       (.D(HwReg_layerWidth_1_c57_dout),
        .E(shiftReg_ce_14),
        .HwReg_layerHeight_1_c61_full_n(HwReg_layerHeight_1_c61_full_n),
        .HwReg_layerWidth_1_c56_full_n(HwReg_layerWidth_1_c56_full_n),
        .Q({ap_CS_fsm_state3_16,ap_CS_fsm_state1}),
        .SR(y_fu_640_8),
        .\ap_CS_fsm_reg[1]_0 (HwReg_layerWidth_1_c57_U_n_19),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SS),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .\empty_reg_151_reg[9]_0 (HwReg_layerHeight_1_c62_dout),
        .internal_empty_n_reg(v_mix_420_to_422_false_1_U0_n_15),
        .internal_full_n_reg(v_mix_420_to_422_false_1_U0_n_12),
        .internal_full_n_reg_0(v_mix_420_to_422_false_1_U0_n_16),
        .internal_full_n_reg_1(v_mix_420_to_422_false_1_U0_n_17),
        .p_read1_c51_full_n(p_read1_c51_full_n),
        .p_read1_c52_dout(p_read1_c52_dout),
        .\p_read_reg_161_reg[0]_0 (v_mix_420_to_422_false_1_U0_n_18),
        .srcLayer1Yuv422_full_n(srcLayer1Yuv422_full_n),
        .srcLayer1_empty_n(srcLayer1_empty_n),
        .start_for_v_mix_422_to_444_false_2_U0_full_n(start_for_v_mix_422_to_444_false_2_U0_full_n),
        .start_once_reg(start_once_reg_15),
        .v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .v_mix_420_to_422_false_1_U0_ap_start(v_mix_420_to_422_false_1_U0_ap_start),
        .v_mix_420_to_422_false_1_U0_srcLayer1_read(v_mix_420_to_422_false_1_U0_srcLayer1_read));
  design_1_v_mix_0_0_v_mix_420_to_422_false_s v_mix_420_to_422_false_U0
       (.CO(icmp_ln29_fu_109_p2),
        .E(shiftReg_ce_17),
        .Q({ap_CS_fsm_state3_18,ap_CS_fsm_state2,v_mix_420_to_422_false_U0_n_16}),
        .SR(y_fu_620_9),
        .\ap_CS_fsm_reg[1]_0 (p_read_c47_U_n_12),
        .\ap_CS_fsm_reg[2]_i_2_0 (\rows_reg_356_reg[9] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SS),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .icmp_ln31_fu_76_p2_carry(\cols_reg_361_reg[9] ),
        .icmp_ln31_fu_76_p2_carry_i_4(v_mix_yuv2rgb_false_U0_n_10),
        .internal_empty_n_reg(v_mix_420_to_422_false_U0_n_13),
        .internal_empty_n_reg_0(v_mix_420_to_422_false_U0_n_18),
        .internal_full_n_reg(AXIvideo2MultiPixStream_U0_n_43),
        .\layerEnableFlag_read_reg_135_reg[0]_0 (v_mix_420_to_422_false_U0_n_10),
        .\layerEnableFlag_read_reg_135_reg[0]_1 (v_mix_420_to_422_false_U0_n_20),
        .\layerEnableFlag_read_reg_135_reg[0]_2 (p_read_c48_U_n_13),
        .mOutPtr110_out(mOutPtr110_out_19),
        .p_read_c47_full_n(p_read_c47_full_n),
        .p_read_c48_empty_n(p_read_c48_empty_n),
        .srcLayer0Yuv422_full_n(srcLayer0Yuv422_full_n),
        .srcLayer0_empty_n(srcLayer0_empty_n),
        .start_for_v_mix_422_to_444_false_U0_full_n(start_for_v_mix_422_to_444_false_U0_full_n),
        .start_once_reg(start_once_reg_20),
        .v_mix_420_to_422_false_U0_ap_start(v_mix_420_to_422_false_U0_ap_start),
        .v_mix_420_to_422_false_U0_layerEnableFlag_read(v_mix_420_to_422_false_U0_layerEnableFlag_read),
        .v_mix_420_to_422_false_U0_srcLayer0_read(v_mix_420_to_422_false_U0_srcLayer0_read));
  design_1_v_mix_0_0_v_mix_422_to_420_false_s v_mix_422_to_420_false_U0
       (.CO(icmp_ln461_fu_105_p2),
        .D(HwReg_width_c39_dout),
        .E(shiftReg_ce_22),
        .HwReg_height_c43_empty_n(HwReg_height_c43_empty_n),
        .HwReg_height_c_full_n(HwReg_height_c_full_n),
        .HwReg_width_c39_empty_n(HwReg_width_c39_empty_n),
        .HwReg_width_c_full_n(HwReg_width_c_full_n),
        .Q({ap_CS_fsm_state3_25,ap_CS_fsm_state2_24}),
        .\ap_CS_fsm_reg[1]_0 (v_mix_422_to_420_false_U0_n_20),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SS),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .\height_read_reg_128_reg[9]_0 (HwReg_height_c43_dout),
        .internal_empty_n_reg(v_mix_422_to_420_false_U0_n_8),
        .internal_empty_n_reg_0(v_mix_422_to_420_false_U0_n_14),
        .internal_full_n_reg(v_mix_422_to_420_false_U0_n_15),
        .internal_full_n_reg_0(v_mix_422_to_420_false_U0_n_17),
        .internal_full_n_reg_1(v_mix_444_to_422_false_U0_n_14),
        .mOutPtr110_out(mOutPtr110_out_23),
        .out420_full_n(out420_full_n),
        .out422_empty_n(out422_empty_n),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_21),
        .v_mix_422_to_420_false_U0_HwReg_width_c_write(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .v_mix_422_to_420_false_U0_ap_start(v_mix_422_to_420_false_U0_ap_start),
        .v_mix_422_to_420_false_U0_out420_write(v_mix_422_to_420_false_U0_out420_write));
  design_1_v_mix_0_0_v_mix_422_to_444_false_2 v_mix_422_to_444_false_2_U0
       (.D(HwReg_layerWidth_1_c56_dout),
        .E(shiftReg_ce_26),
        .HwReg_layerHeight_1_c60_full_n(HwReg_layerHeight_1_c60_full_n),
        .\HwReg_layerHeight_1_read_reg_143_reg[9]_0 (HwReg_layerHeight_1_c61_dout),
        .HwReg_layerWidth_1_c55_full_n(HwReg_layerWidth_1_c55_full_n),
        .Q({ap_CS_fsm_state3_30,ap_CS_fsm_state1_29}),
        .SR(y_fu_640_7),
        .\ap_CS_fsm_reg[1]_0 (HwReg_layerWidth_1_c56_U_n_19),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SS),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg(v_mix_422_to_444_false_2_U0_n_12),
        .internal_empty_n_reg_0(v_mix_422_to_444_false_2_U0_n_17),
        .internal_full_n_reg(v_mix_422_to_444_false_2_U0_n_13),
        .internal_full_n_reg_0(v_mix_422_to_444_false_2_U0_n_18),
        .internal_full_n_reg_1(v_mix_422_to_444_false_2_U0_n_19),
        .internal_full_n_reg_2(v_mix_420_to_422_false_1_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out_27),
        .p_read1_c50_full_n(p_read1_c50_full_n),
        .p_read1_c51_dout(p_read1_c51_dout),
        .\p_read_reg_153_reg[0]_0 (v_mix_422_to_444_false_2_U0_n_20),
        .srcLayer1Yuv422_empty_n(srcLayer1Yuv422_empty_n),
        .srcLayer1Yuv_full_n(srcLayer1Yuv_full_n),
        .start_for_v_mix_yuv2rgb_false_3_U0_full_n(start_for_v_mix_yuv2rgb_false_3_U0_full_n),
        .start_once_reg(start_once_reg_28),
        .v_mix_422_to_444_false_2_U0_ap_start(v_mix_422_to_444_false_2_U0_ap_start),
        .v_mix_422_to_444_false_2_U0_p_read1_read(v_mix_422_to_444_false_2_U0_p_read1_read),
        .v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read(v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read));
  design_1_v_mix_0_0_v_mix_422_to_444_false_s v_mix_422_to_444_false_U0
       (.E(shiftReg_ce_31),
        .Q({ap_CS_fsm_state3_34,v_mix_422_to_444_false_U0_n_13}),
        .SR(y_fu_620),
        .\ap_CS_fsm_reg[1]_0 (p_read_c_U_n_11),
        .\ap_CS_fsm_reg[2]_i_2__0_0 (\rows_reg_356_reg[9] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SS),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .icmp_ln60_fu_76_p2_carry(\cols_reg_361_reg[9] ),
        .icmp_ln60_fu_76_p2_carry_i_4(v_mix_yuv2rgb_false_U0_n_10),
        .internal_empty_n_reg(v_mix_422_to_444_false_U0_n_11),
        .internal_empty_n_reg_0(v_mix_422_to_444_false_U0_n_16),
        .internal_empty_n_reg_1(v_mix_422_to_444_false_U0_n_19),
        .internal_full_n_reg(v_mix_420_to_422_false_U0_n_18),
        .internal_full_n_reg_0(v_mix_420_to_422_false_U0_n_13),
        .\layerEnableFlag_read_reg_135_reg[0]_0 (v_mix_422_to_444_false_U0_n_10),
        .\layerEnableFlag_read_reg_135_reg[0]_1 (v_mix_422_to_444_false_U0_n_20),
        .\layerEnableFlag_read_reg_135_reg[0]_2 (p_read_c47_U_n_14),
        .mOutPtr110_out(mOutPtr110_out_33),
        .mOutPtr110_out_0(mOutPtr110_out_32),
        .p_read_c47_empty_n(p_read_c47_empty_n),
        .p_read_c_full_n(p_read_c_full_n),
        .srcLayer0Yuv422_empty_n(srcLayer0Yuv422_empty_n),
        .srcLayer0Yuv_full_n(srcLayer0Yuv_full_n),
        .start_for_v_mix_yuv2rgb_false_U0_full_n(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .start_once_reg(start_once_reg_35),
        .v_mix_422_to_444_false_U0_ap_start(v_mix_422_to_444_false_U0_ap_start),
        .v_mix_422_to_444_false_U0_layerEnableFlag_read(v_mix_422_to_444_false_U0_layerEnableFlag_read),
        .v_mix_422_to_444_false_U0_srcLayer0Yuv422_read(v_mix_422_to_444_false_U0_srcLayer0Yuv422_read));
  design_1_v_mix_0_0_v_mix_444_to_422_false_s v_mix_444_to_422_false_U0
       (.CO(icmp_ln671_fu_105_p2),
        .D(HwReg_width_c40_dout),
        .E(shiftReg_ce_37),
        .HwReg_height_c43_full_n(HwReg_height_c43_full_n),
        .HwReg_height_c44_empty_n(HwReg_height_c44_empty_n),
        .HwReg_width_c39_full_n(HwReg_width_c39_full_n),
        .HwReg_width_c40_empty_n(HwReg_width_c40_empty_n),
        .Q({ap_CS_fsm_state3_40,ap_CS_fsm_state2_39}),
        .\ap_CS_fsm_reg[1]_0 (v_mix_444_to_422_false_U0_n_20),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SS),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .\height_read_reg_128_reg[9]_0 (HwReg_height_c44_dout),
        .internal_empty_n_reg(v_mix_444_to_422_false_U0_n_8),
        .internal_empty_n_reg_0(v_mix_444_to_422_false_U0_n_14),
        .internal_full_n_reg(v_mix_444_to_422_false_U0_n_15),
        .internal_full_n_reg_0(v_mix_444_to_422_false_U0_n_17),
        .internal_full_n_reg_1(v_mix_rgb2yuv_false_U0_n_14),
        .mOutPtr110_out(mOutPtr110_out_38),
        .out422_full_n(out422_full_n),
        .outYuv_empty_n(outYuv_empty_n),
        .start_for_v_mix_422_to_420_false_U0_full_n(start_for_v_mix_422_to_420_false_U0_full_n),
        .start_once_reg(start_once_reg_36),
        .v_mix_444_to_422_false_U0_HwReg_width_c39_write(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .v_mix_444_to_422_false_U0_ap_start(v_mix_444_to_422_false_U0_ap_start),
        .v_mix_444_to_422_false_U0_out422_write(v_mix_444_to_422_false_U0_out422_write));
  design_1_v_mix_0_0_v_mix_core_alpha_true_true_s v_mix_core_alpha_true_true_U0
       (.CO(icmp_ln269_fu_313_p2),
        .D(v_mix_core_alpha_true_true_U0_outLayer1_din),
        .E(shiftReg_ce_42),
        .HwReg_height_c45_full_n(HwReg_height_c45_full_n),
        .HwReg_width_c41_full_n(HwReg_width_c41_full_n),
        .Q(p_0_0_0_0_023_lcssa38_fu_90),
        .\ap_CS_fsm_reg[0]_0 (HwReg_layerWidth_1_c_U_n_19),
        .\ap_CS_fsm_reg[2]_0 (ap_CS_fsm_state3_41),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SS),
        .ap_enable_reg_pp0_iter5_reg(v_mix_core_alpha_true_true_U0_n_65),
        .\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7] (ap_phi_reg_pp0_iter1_rhs_3_reg_199),
        .\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7] (ap_phi_reg_pp0_iter1_rhs_6_reg_189),
        .\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7] (ap_phi_reg_pp0_iter1_rhs_reg_209),
        .\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] ({outLayer0_U_n_19,outLayer0_U_n_20,outLayer0_U_n_21,outLayer0_U_n_22,outLayer0_U_n_23,outLayer0_U_n_24,outLayer0_U_n_25,outLayer0_U_n_26}),
        .\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7] ({outLayer0_U_n_11,outLayer0_U_n_12,outLayer0_U_n_13,outLayer0_U_n_14,outLayer0_U_n_15,outLayer0_U_n_16,outLayer0_U_n_17,outLayer0_U_n_18}),
        .\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ({outLayer0_U_n_27,outLayer0_U_n_28,outLayer0_U_n_29,outLayer0_U_n_30,outLayer0_U_n_31,outLayer0_U_n_32,outLayer0_U_n_33,outLayer0_U_n_34}),
        .ap_rst_n(ap_rst_n),
        .\bkgpix_val_V_1_reg_406_reg[7]_0 (HwReg_background_U_G_c_dout),
        .\bkgpix_val_V_2_reg_401_reg[7]_0 (HwReg_background_V_B_c_dout),
        .\bkgpix_val_V_reg_411_reg[7]_0 (HwReg_background_Y_R_c_dout),
        .\d_read_reg_22_reg[8] (HwReg_layerAlpha_1_c_dout),
        .empty_reg_426(empty_reg_426),
        .\height_reg_416_reg[9]_0 (HwReg_height_c46_dout),
        .\hwReg_layerHeight_1_read_reg_379_reg[9]_0 (HwReg_layerHeight_1_c_dout),
        .\hwReg_layerScaleFactor_1_read_reg_374_reg[7]_0 (HwReg_layerScaleFactor_1_c_dout),
        .\hwReg_layerWidth_1_read_reg_384_reg[9]_0 (HwReg_layerWidth_1_c_dout),
        .\icmp_ln271_reg_602_reg[0] (v_mix_core_alpha_true_true_U0_n_32),
        .\icmp_ln271_reg_602_reg[0]_0 (v_mix_core_alpha_true_true_U0_n_60),
        .if_dout(HwReg_layerEnable_c_dout),
        .internal_empty_n_reg(v_mix_core_alpha_true_true_U0_n_59),
        .internal_empty_n_reg_0(v_mix_core_alpha_true_true_U0_n_62),
        .internal_full_n_reg(v_mix_core_alpha_true_true_U0_n_66),
        .internal_full_n_reg_0(v_mix_core_alpha_true_true_U0_n_68),
        .\layerStartX_reg_395_reg[15]_0 (HwReg_layerStartX_1_c_dout),
        .\layerStartY_reg_389_reg[15]_0 (HwReg_layerStartY_1_c_dout),
        .mOutPtr110_out(mOutPtr110_out_43),
        .\mOutPtr_reg[0] (v_mix_yuv2rgb_false_U0_n_16),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .out(srcLayer1Alphax_dout),
        .outLayer0_empty_n(outLayer0_empty_n),
        .outLayer1_full_n(outLayer1_full_n),
        .\p_0_0_0_0_023_lcssa38_fu_90_reg[7]_0 (grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_p_0_0_0_0_022_out_o),
        .\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 (p_0_1_0_0_025_lcssa41_fu_94),
        .\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_1 (grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_p_0_1_0_0_024_out_o),
        .\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 (p_0_2_0_0_027_lcssa44_fu_98),
        .\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_1 (grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_p_0_2_0_0_026_out_o),
        .srcLayer1Alphax_empty_n(srcLayer1Alphax_empty_n),
        .srcLayer1x_empty_n(srcLayer1x_empty_n),
        .start_for_v_mix_rgb2yuv_false_U0_full_n(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .start_once_reg(start_once_reg_44),
        .start_once_reg_reg_0(v_mix_core_alpha_true_true_U0_n_61),
        .v_mix_core_alpha_true_true_U0_ap_ready(v_mix_core_alpha_true_true_U0_ap_ready),
        .v_mix_core_alpha_true_true_U0_ap_start(v_mix_core_alpha_true_true_U0_ap_start),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .\width_reg_421_reg[9]_0 (HwReg_width_c42_dout));
  design_1_v_mix_0_0_v_mix_rgb2yuv_false_s v_mix_rgb2yuv_false_U0
       (.CO(icmp_ln999_fu_105_p2),
        .D(HwReg_width_c41_dout),
        .E(shiftReg_ce_46),
        .HwReg_height_c44_full_n(HwReg_height_c44_full_n),
        .HwReg_height_c45_empty_n(HwReg_height_c45_empty_n),
        .HwReg_width_c40_full_n(HwReg_width_c40_full_n),
        .HwReg_width_c41_empty_n(HwReg_width_c41_empty_n),
        .Q({ap_CS_fsm_state3_49,ap_CS_fsm_state2_48}),
        .\ap_CS_fsm_reg[1]_0 (v_mix_rgb2yuv_false_U0_n_20),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SS),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88/ap_enable_reg_pp0_iter1 ),
        .ap_loop_init_int_reg(outLayer1_U_n_10),
        .ap_rst_n(ap_rst_n),
        .\height_read_reg_128_reg[9]_0 (HwReg_height_c45_dout),
        .internal_empty_n_reg(v_mix_rgb2yuv_false_U0_n_8),
        .internal_empty_n_reg_0(v_mix_rgb2yuv_false_U0_n_14),
        .internal_full_n_reg(v_mix_rgb2yuv_false_U0_n_15),
        .internal_full_n_reg_0(v_mix_rgb2yuv_false_U0_n_17),
        .internal_full_n_reg_1(v_mix_core_alpha_true_true_U0_n_65),
        .mOutPtr110_out(mOutPtr110_out_47),
        .outLayer1_empty_n(outLayer1_empty_n),
        .outYuv_full_n(outYuv_full_n),
        .start_for_v_mix_444_to_422_false_U0_full_n(start_for_v_mix_444_to_422_false_U0_full_n),
        .start_once_reg(start_once_reg_45),
        .v_mix_rgb2yuv_false_U0_ap_start(v_mix_rgb2yuv_false_U0_ap_start),
        .v_mix_rgb2yuv_false_U0_height_read(v_mix_rgb2yuv_false_U0_height_read),
        .v_mix_rgb2yuv_false_U0_outLayer1_read(v_mix_rgb2yuv_false_U0_outLayer1_read));
  design_1_v_mix_0_0_v_mix_upsample_alpha_false_s v_mix_upsample_alpha_false_U0
       (.CO(icmp_ln156_fu_101_p2),
        .D(HwReg_layerWidth_1_c53_dout),
        .E(v_mix_upsample_alpha_false_U0_n_16),
        .HwReg_layerHeight_1_c58_empty_n(HwReg_layerHeight_1_c58_empty_n),
        .HwReg_layerWidth_1_c53_empty_n(HwReg_layerWidth_1_c53_empty_n),
        .Q({ap_CS_fsm_state3_54,ap_CS_fsm_state2_53,ap_CS_fsm_state1_52}),
        .SR(y_fu_540),
        .\ap_CS_fsm_reg[1]_0 (HwReg_layerHeight_1_c58_U_n_21),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SS),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .\empty_66_reg_126_reg[9]_0 (HwReg_layerHeight_1_c58_dout),
        .internal_empty_n_reg(v_mix_upsample_alpha_false_U0_n_13),
        .internal_empty_n_reg_0(v_mix_upsample_alpha_false_U0_n_17),
        .internal_empty_n_reg_1(v_mix_upsample_alpha_false_U0_n_19),
        .mOutPtr110_out(mOutPtr110_out_51),
        .\mOutPtr_reg[1] (AXIvideoAlpha2MultiPixStream_U0_n_87),
        .\mOutPtr_reg[4] (AXIvideoAlpha2MultiPixStream_U0_n_94),
        .p_read1_c_dout(p_read1_c_dout),
        .p_read1_c_empty_n(p_read1_c_empty_n),
        .\p_read_reg_117_reg[0]_0 (v_mix_upsample_alpha_false_U0_n_8),
        .shiftReg_ce(shiftReg_ce_50),
        .srcLayer1Alpha_empty_n(srcLayer1Alpha_empty_n),
        .srcLayer1Alphax_empty_n(srcLayer1Alphax_empty_n),
        .srcLayer1Alphax_full_n(srcLayer1Alphax_full_n),
        .v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .v_mix_upsample_alpha_false_U0_ap_start(v_mix_upsample_alpha_false_U0_ap_start),
        .v_mix_upsample_alpha_false_U0_p_read1_read(v_mix_upsample_alpha_false_U0_p_read1_read),
        .v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read(v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read));
  design_1_v_mix_0_0_v_mix_upsample_false_s v_mix_upsample_false_U0
       (.CO(icmp_ln60_fu_115_p2),
        .D(HwReg_layerWidth_1_c54_dout),
        .E(shiftReg_ce_55),
        .HwReg_layerHeight_1_c_full_n(HwReg_layerHeight_1_c_full_n),
        .\HwReg_layerHeight_1_read_reg_131_reg[9]_0 (HwReg_layerHeight_1_c59_dout),
        .HwReg_layerWidth_1_c_full_n(HwReg_layerWidth_1_c_full_n),
        .Q({ap_CS_fsm_state3_60,ap_CS_fsm_state2_59,ap_CS_fsm_state1_58}),
        .SR(y_fu_600),
        .\ap_CS_fsm_reg[1]_0 (HwReg_layerHeight_1_c_U_n_20),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SS),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg(v_mix_upsample_false_U0_n_13),
        .internal_empty_n_reg_0(v_mix_upsample_false_U0_n_18),
        .internal_full_n_reg(v_mix_upsample_false_U0_n_19),
        .internal_full_n_reg_0(v_mix_upsample_false_U0_n_21),
        .internal_full_n_reg_1(v_mix_yuv2rgb_false_3_U0_n_17),
        .mOutPtr110_out(mOutPtr110_out_57),
        .mOutPtr110_out_0(mOutPtr110_out_56),
        .p_read1_c49_dout(p_read1_c49_dout),
        .\p_read_reg_141_reg[0]_0 (v_mix_upsample_false_U0_n_8),
        .\p_read_reg_141_reg[0]_1 (v_mix_upsample_false_U0_n_15),
        .srcLayer1Rgb_empty_n(srcLayer1Rgb_empty_n),
        .srcLayer1x_full_n(srcLayer1x_full_n),
        .start_for_v_mix_upsample_false_U0_full_n(start_for_v_mix_upsample_false_U0_full_n),
        .start_once_reg(start_once_reg_63),
        .v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .v_mix_upsample_false_U0_ap_start(v_mix_upsample_false_U0_ap_start),
        .v_mix_upsample_false_U0_srcLayer1x_write(v_mix_upsample_false_U0_srcLayer1x_write),
        .v_mix_yuv2rgb_false_3_U0_ap_start(v_mix_yuv2rgb_false_3_U0_ap_start));
  design_1_v_mix_0_0_v_mix_yuv2rgb_false_3 v_mix_yuv2rgb_false_3_U0
       (.D(HwReg_layerWidth_1_c55_dout),
        .E(shiftReg_ce_61),
        .HwReg_layerHeight_1_c59_full_n(HwReg_layerHeight_1_c59_full_n),
        .\HwReg_layerHeight_1_read_reg_143_reg[9]_0 (HwReg_layerHeight_1_c60_dout),
        .HwReg_layerWidth_1_c54_full_n(HwReg_layerWidth_1_c54_full_n),
        .Q({ap_CS_fsm_state3_65,ap_CS_fsm_state1_64}),
        .SR(y_fu_640),
        .\ap_CS_fsm_reg[1]_0 (HwReg_layerWidth_1_c55_U_n_19),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SS),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg(v_mix_yuv2rgb_false_3_U0_n_12),
        .internal_empty_n_reg_0(v_mix_yuv2rgb_false_3_U0_n_17),
        .internal_full_n_reg(v_mix_yuv2rgb_false_3_U0_n_13),
        .internal_full_n_reg_0(v_mix_yuv2rgb_false_3_U0_n_18),
        .internal_full_n_reg_1(v_mix_yuv2rgb_false_3_U0_n_19),
        .internal_full_n_reg_2(v_mix_422_to_444_false_2_U0_n_17),
        .mOutPtr110_out(mOutPtr110_out_62),
        .p_read1_c49_full_n(p_read1_c49_full_n),
        .p_read1_c50_dout(p_read1_c50_dout),
        .\p_read_reg_153_reg[0]_0 (v_mix_yuv2rgb_false_3_U0_n_20),
        .srcLayer1Rgb_full_n(srcLayer1Rgb_full_n),
        .srcLayer1Yuv_empty_n(srcLayer1Yuv_empty_n),
        .start_for_v_mix_upsample_false_U0_full_n(start_for_v_mix_upsample_false_U0_full_n),
        .start_once_reg(start_once_reg_63),
        .v_mix_yuv2rgb_false_3_U0_ap_start(v_mix_yuv2rgb_false_3_U0_ap_start),
        .v_mix_yuv2rgb_false_3_U0_p_read1_c49_write(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read(v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read));
  design_1_v_mix_0_0_v_mix_yuv2rgb_false_s v_mix_yuv2rgb_false_U0
       (.E(shiftReg_ce_66),
        .\HwReg_width_reg_776_reg[0] (v_mix_yuv2rgb_false_U0_n_10),
        .Q({ap_CS_fsm_state3_68,v_mix_yuv2rgb_false_U0_n_13}),
        .SR(y_fu_580),
        .\ap_CS_fsm_reg[2]_i_2__1_0 (\rows_reg_356_reg[9] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(SS),
        .ap_enable_reg_pp0_iter1(\grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n(ap_rst_n),
        .icmp_ln856_fu_76_p2_carry(\cols_reg_361_reg[9] ),
        .internal_empty_n_reg(v_mix_yuv2rgb_false_U0_n_11),
        .internal_empty_n_reg_0(v_mix_yuv2rgb_false_U0_n_16),
        .internal_full_n_reg(v_mix_422_to_444_false_U0_n_19),
        .\layerEnableFlag_read_reg_123_reg[0]_0 (v_mix_yuv2rgb_false_U0_n_9),
        .\layerEnableFlag_read_reg_123_reg[0]_1 (p_read_c_U_n_13),
        .mOutPtr110_out(mOutPtr110_out_67),
        .outLayer0_full_n(outLayer0_full_n),
        .p_read_c_empty_n(p_read_c_empty_n),
        .srcLayer0Yuv_empty_n(srcLayer0Yuv_empty_n),
        .v_mix_yuv2rgb_false_U0_ap_ready(v_mix_yuv2rgb_false_U0_ap_ready),
        .v_mix_yuv2rgb_false_U0_ap_start(v_mix_yuv2rgb_false_U0_ap_start),
        .v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read(v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read));
endmodule

module design_1_v_mix_0_0_entry_proc
   (start_once_reg,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    ap_clk,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg,
    internal_empty_n_reg,
    start_for_v_mix_core_alpha_true_true_U0_full_n);
  output start_once_reg;
  output grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg;
  input start_once_reg_reg_0;
  input start_once_reg_reg_1;
  input ap_clk;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  input internal_empty_n_reg;
  input start_for_v_mix_core_alpha_true_true_U0_full_n;

  wire ap_clk;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg;
  wire internal_empty_n_reg;
  wire start_for_v_mix_core_alpha_true_true_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT4 #(
    .INIT(16'hFDFF)) 
    internal_empty_n_i_2__31
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .I1(internal_empty_n_reg),
        .I2(start_once_reg),
        .I3(start_for_v_mix_core_alpha_true_true_U0_full_n),
        .O(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg),
        .R(start_once_reg_reg_0));
endmodule

module design_1_v_mix_0_0_fifo_w10_d2_S
   (HwReg_height_c43_empty_n,
    HwReg_height_c43_full_n,
    if_din,
    ap_clk,
    v_mix_422_to_420_false_U0_HwReg_width_c_write,
    v_mix_444_to_422_false_U0_HwReg_width_c39_write,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    D);
  output HwReg_height_c43_empty_n;
  output HwReg_height_c43_full_n;
  output [9:0]if_din;
  input ap_clk;
  input v_mix_422_to_420_false_U0_HwReg_width_c_write;
  input v_mix_444_to_422_false_U0_HwReg_width_c39_write;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [9:0]D;

  wire [9:0]D;
  wire HwReg_height_c43_empty_n;
  wire HwReg_height_c43_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]if_din;
  wire internal_empty_n_i_1__40_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__40_n_8;
  wire internal_full_n_i_2__48_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__40_n_8 ;
  wire \mOutPtr[1]_i_1__28_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire v_mix_422_to_420_false_U0_HwReg_width_c_write;
  wire v_mix_444_to_422_false_U0_HwReg_width_c39_write;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_108 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (HwReg_height_c43_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .v_mix_444_to_422_false_U0_HwReg_width_c39_write(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__40
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_height_c43_empty_n),
        .I3(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__40_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__40_n_8),
        .Q(HwReg_height_c43_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__40
       (.I0(internal_full_n_i_2__48_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_height_c43_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__40_n_8));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__48
       (.I0(HwReg_height_c43_empty_n),
        .I1(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I2(HwReg_height_c43_full_n),
        .I3(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .O(internal_full_n_i_2__48_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__26
       (.I0(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I1(HwReg_height_c43_empty_n),
        .I2(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I3(HwReg_height_c43_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__40_n_8),
        .Q(HwReg_height_c43_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__40 
       (.I0(HwReg_height_c43_empty_n),
        .I1(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I2(HwReg_height_c43_full_n),
        .I3(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__40_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__28 
       (.I0(mOutPtr[0]),
        .I1(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I2(HwReg_height_c43_full_n),
        .I3(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I4(HwReg_height_c43_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__28_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__40_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__28_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_10
   (HwReg_height_c_empty_n,
    HwReg_height_c_full_n,
    HwReg_height_dout,
    ap_clk,
    MultiPixStream2AXIvideo_U0_HwReg_width_read,
    v_mix_422_to_420_false_U0_HwReg_width_c_write,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    D);
  output HwReg_height_c_empty_n;
  output HwReg_height_c_full_n;
  output [9:0]HwReg_height_dout;
  input ap_clk;
  input MultiPixStream2AXIvideo_U0_HwReg_width_read;
  input v_mix_422_to_420_false_U0_HwReg_width_c_write;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input [9:0]D;

  wire [9:0]D;
  wire HwReg_height_c_empty_n;
  wire HwReg_height_c_full_n;
  wire [9:0]HwReg_height_dout;
  wire MultiPixStream2AXIvideo_U0_HwReg_width_read;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__43_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__43_n_8;
  wire internal_full_n_i_2__52_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__43_n_8 ;
  wire \mOutPtr[1]_i_1__31_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire v_mix_422_to_420_false_U0_HwReg_width_c_write;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_104 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .HwReg_height_dout(HwReg_height_dout),
        .\SRL_SIG_reg[1][0]_0 (HwReg_height_c_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .v_mix_422_to_420_false_U0_HwReg_width_c_write(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__43
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_height_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__43_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__43_n_8),
        .Q(HwReg_height_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__43
       (.I0(internal_full_n_i_2__52_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_height_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__43_n_8));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__52
       (.I0(HwReg_height_c_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .I2(HwReg_height_c_full_n),
        .I3(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .O(internal_full_n_i_2__52_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__28
       (.I0(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .I1(HwReg_height_c_empty_n),
        .I2(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I3(HwReg_height_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__43_n_8),
        .Q(HwReg_height_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__43 
       (.I0(HwReg_height_c_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .I2(HwReg_height_c_full_n),
        .I3(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__43_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__31 
       (.I0(mOutPtr[0]),
        .I1(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I2(HwReg_height_c_full_n),
        .I3(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .I4(HwReg_height_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__31_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__43_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__31_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_12
   (HwReg_layerHeight_1_c59_empty_n,
    HwReg_layerHeight_1_c59_full_n,
    if_din,
    ap_clk,
    v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write,
    v_mix_yuv2rgb_false_3_U0_p_read1_c49_write,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    D);
  output HwReg_layerHeight_1_c59_empty_n;
  output HwReg_layerHeight_1_c59_full_n;
  output [9:0]if_din;
  input ap_clk;
  input v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  input v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input [9:0]D;

  wire [9:0]D;
  wire HwReg_layerHeight_1_c59_empty_n;
  wire HwReg_layerHeight_1_c59_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]if_din;
  wire internal_empty_n_i_1__27_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__27_n_8;
  wire internal_full_n_i_2__34_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__27_n_8 ;
  wire \mOutPtr[1]_i_1__16_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  wire v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_101 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerHeight_1_c59_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .v_mix_yuv2rgb_false_3_U0_p_read1_c49_write(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_layerHeight_1_c59_empty_n),
        .I3(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__27_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_8),
        .Q(HwReg_layerHeight_1_c59_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n_i_2__34_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_layerHeight_1_c59_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__27_n_8));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__34
       (.I0(HwReg_layerHeight_1_c59_empty_n),
        .I1(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I2(HwReg_layerHeight_1_c59_full_n),
        .I3(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .O(internal_full_n_i_2__34_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__14
       (.I0(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I1(HwReg_layerHeight_1_c59_empty_n),
        .I2(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I3(HwReg_layerHeight_1_c59_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_8),
        .Q(HwReg_layerHeight_1_c59_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__27 
       (.I0(HwReg_layerHeight_1_c59_empty_n),
        .I1(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I2(HwReg_layerHeight_1_c59_full_n),
        .I3(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__27_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr[0]),
        .I1(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I2(HwReg_layerHeight_1_c59_full_n),
        .I3(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I4(HwReg_layerHeight_1_c59_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__16_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__27_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_13
   (HwReg_layerHeight_1_c60_empty_n,
    HwReg_layerHeight_1_c60_full_n,
    HwReg_layerHeight_1_dout,
    ap_clk,
    v_mix_yuv2rgb_false_3_U0_p_read1_c49_write,
    v_mix_422_to_444_false_2_U0_p_read1_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    D);
  output HwReg_layerHeight_1_c60_empty_n;
  output HwReg_layerHeight_1_c60_full_n;
  output [9:0]HwReg_layerHeight_1_dout;
  input ap_clk;
  input v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  input v_mix_422_to_444_false_2_U0_p_read1_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [9:0]D;

  wire [9:0]D;
  wire HwReg_layerHeight_1_c60_empty_n;
  wire HwReg_layerHeight_1_c60_full_n;
  wire [9:0]HwReg_layerHeight_1_dout;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__24_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__24_n_8;
  wire internal_full_n_i_2__30_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__24_n_8 ;
  wire \mOutPtr[1]_i_1__13_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire v_mix_422_to_444_false_2_U0_p_read1_read;
  wire v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_100 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .HwReg_layerHeight_1_dout(HwReg_layerHeight_1_dout),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerHeight_1_c60_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .v_mix_422_to_444_false_2_U0_p_read1_read(v_mix_422_to_444_false_2_U0_p_read1_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__24
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_layerHeight_1_c60_empty_n),
        .I3(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__24_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_8),
        .Q(HwReg_layerHeight_1_c60_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__24
       (.I0(internal_full_n_i_2__30_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_layerHeight_1_c60_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__24_n_8));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__30
       (.I0(HwReg_layerHeight_1_c60_empty_n),
        .I1(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I2(HwReg_layerHeight_1_c60_full_n),
        .I3(v_mix_422_to_444_false_2_U0_p_read1_read),
        .O(internal_full_n_i_2__30_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__11
       (.I0(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I1(HwReg_layerHeight_1_c60_empty_n),
        .I2(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I3(HwReg_layerHeight_1_c60_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_8),
        .Q(HwReg_layerHeight_1_c60_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__24 
       (.I0(HwReg_layerHeight_1_c60_empty_n),
        .I1(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I2(HwReg_layerHeight_1_c60_full_n),
        .I3(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__24_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr[0]),
        .I1(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I2(HwReg_layerHeight_1_c60_full_n),
        .I3(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I4(HwReg_layerHeight_1_c60_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__13_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__24_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_14
   (HwReg_layerHeight_1_c61_empty_n,
    HwReg_layerHeight_1_c61_full_n,
    HwReg_layerHeight_1_dout,
    ap_clk,
    v_mix_422_to_444_false_2_U0_p_read1_read,
    v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    D);
  output HwReg_layerHeight_1_c61_empty_n;
  output HwReg_layerHeight_1_c61_full_n;
  output [9:0]HwReg_layerHeight_1_dout;
  input ap_clk;
  input v_mix_422_to_444_false_2_U0_p_read1_read;
  input v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input [9:0]D;

  wire [9:0]D;
  wire HwReg_layerHeight_1_c61_empty_n;
  wire HwReg_layerHeight_1_c61_full_n;
  wire [9:0]HwReg_layerHeight_1_dout;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__21_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__21_n_8;
  wire internal_full_n_i_2__26_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__21_n_8 ;
  wire \mOutPtr[1]_i_1__10_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  wire v_mix_422_to_444_false_2_U0_p_read1_read;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_99 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .HwReg_layerHeight_1_dout(HwReg_layerHeight_1_dout),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerHeight_1_c61_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__21
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_layerHeight_1_c61_empty_n),
        .I3(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__21_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_8),
        .Q(HwReg_layerHeight_1_c61_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__21
       (.I0(internal_full_n_i_2__26_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_layerHeight_1_c61_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__21_n_8));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__26
       (.I0(HwReg_layerHeight_1_c61_empty_n),
        .I1(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I2(HwReg_layerHeight_1_c61_full_n),
        .I3(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .O(internal_full_n_i_2__26_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__8
       (.I0(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I1(HwReg_layerHeight_1_c61_empty_n),
        .I2(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I3(HwReg_layerHeight_1_c61_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_8),
        .Q(HwReg_layerHeight_1_c61_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__21 
       (.I0(HwReg_layerHeight_1_c61_empty_n),
        .I1(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I2(HwReg_layerHeight_1_c61_full_n),
        .I3(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__21_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr[0]),
        .I1(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I2(HwReg_layerHeight_1_c61_full_n),
        .I3(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I4(HwReg_layerHeight_1_c61_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__10_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_16
   (HwReg_layerHeight_1_c_empty_n,
    HwReg_layerHeight_1_c_full_n,
    hwReg_layerHeight_1_dout,
    internal_full_n_reg_0,
    ap_clk,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read,
    v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write,
    ap_rst_n,
    internal_empty_n_reg_0,
    p_read1_c49_empty_n,
    HwReg_layerWidth_1_c54_empty_n,
    HwReg_layerWidth_1_c_full_n,
    HwReg_layerHeight_1_c59_empty_n,
    v_mix_upsample_false_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    D);
  output HwReg_layerHeight_1_c_empty_n;
  output HwReg_layerHeight_1_c_full_n;
  output [9:0]hwReg_layerHeight_1_dout;
  output internal_full_n_reg_0;
  input ap_clk;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  input v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input p_read1_c49_empty_n;
  input HwReg_layerWidth_1_c54_empty_n;
  input HwReg_layerWidth_1_c_full_n;
  input HwReg_layerHeight_1_c59_empty_n;
  input v_mix_upsample_false_U0_ap_start;
  input \mOutPtr_reg[0]_0 ;
  input [9:0]D;

  wire [9:0]D;
  wire HwReg_layerHeight_1_c59_empty_n;
  wire HwReg_layerHeight_1_c_empty_n;
  wire HwReg_layerHeight_1_c_full_n;
  wire HwReg_layerWidth_1_c54_empty_n;
  wire HwReg_layerWidth_1_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]hwReg_layerHeight_1_dout;
  wire internal_empty_n_i_1__30_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__30_n_8;
  wire internal_full_n_i_2__37_n_8;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__30_n_8 ;
  wire \mOutPtr[1]_i_1__19_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_read1_c49_empty_n;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  wire v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  wire v_mix_upsample_false_U0_ap_start;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_97 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerHeight_1_c_full_n),
        .ap_clk(ap_clk),
        .hwReg_layerHeight_1_dout(hwReg_layerHeight_1_dout),
        .mOutPtr(mOutPtr),
        .v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__6 
       (.I0(HwReg_layerHeight_1_c_full_n),
        .I1(p_read1_c49_empty_n),
        .I2(HwReg_layerWidth_1_c54_empty_n),
        .I3(HwReg_layerWidth_1_c_full_n),
        .I4(HwReg_layerHeight_1_c59_empty_n),
        .I5(v_mix_upsample_false_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__30
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_layerHeight_1_c_empty_n),
        .I3(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__30_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_8),
        .Q(HwReg_layerHeight_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__30
       (.I0(internal_full_n_i_2__37_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_layerHeight_1_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__30_n_8));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__37
       (.I0(HwReg_layerHeight_1_c_empty_n),
        .I1(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I2(HwReg_layerHeight_1_c_full_n),
        .I3(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .O(internal_full_n_i_2__37_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__17
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_layerHeight_1_c_empty_n),
        .I2(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I3(HwReg_layerHeight_1_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_8),
        .Q(HwReg_layerHeight_1_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__30 
       (.I0(HwReg_layerHeight_1_c_empty_n),
        .I1(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I2(HwReg_layerHeight_1_c_full_n),
        .I3(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__30_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr[0]),
        .I1(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I2(HwReg_layerHeight_1_c_full_n),
        .I3(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I4(HwReg_layerHeight_1_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__19_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__30_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__19_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_20
   (HwReg_layerWidth_1_c54_empty_n,
    HwReg_layerWidth_1_c54_full_n,
    if_din,
    ap_clk,
    v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write,
    v_mix_yuv2rgb_false_3_U0_p_read1_c49_write,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    D);
  output HwReg_layerWidth_1_c54_empty_n;
  output HwReg_layerWidth_1_c54_full_n;
  output [9:0]if_din;
  input ap_clk;
  input v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  input v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [9:0]D;

  wire [9:0]D;
  wire HwReg_layerWidth_1_c54_empty_n;
  wire HwReg_layerWidth_1_c54_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]if_din;
  wire internal_empty_n_i_1__26_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__26_n_8;
  wire internal_full_n_i_2__35_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__26_n_8 ;
  wire \mOutPtr[1]_i_1__15_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  wire v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_94 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerWidth_1_c54_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .v_mix_yuv2rgb_false_3_U0_p_read1_c49_write(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__26
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_layerWidth_1_c54_empty_n),
        .I3(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__26_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_8),
        .Q(HwReg_layerWidth_1_c54_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__26
       (.I0(internal_full_n_i_2__35_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_layerWidth_1_c54_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__26_n_8));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__35
       (.I0(HwReg_layerWidth_1_c54_empty_n),
        .I1(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I2(HwReg_layerWidth_1_c54_full_n),
        .I3(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .O(internal_full_n_i_2__35_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__13
       (.I0(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I1(HwReg_layerWidth_1_c54_empty_n),
        .I2(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I3(HwReg_layerWidth_1_c54_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_8),
        .Q(HwReg_layerWidth_1_c54_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__26 
       (.I0(HwReg_layerWidth_1_c54_empty_n),
        .I1(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I2(HwReg_layerWidth_1_c54_full_n),
        .I3(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__26_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr[0]),
        .I1(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I2(HwReg_layerWidth_1_c54_full_n),
        .I3(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I4(HwReg_layerWidth_1_c54_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__15_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__26_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_21
   (HwReg_layerWidth_1_c55_full_n,
    D,
    internal_empty_n_reg_0,
    ap_clk,
    v_mix_yuv2rgb_false_3_U0_p_read1_c49_write,
    v_mix_422_to_444_false_2_U0_p_read1_read,
    ap_rst_n,
    internal_empty_n_reg_1,
    p_read1_c50_empty_n,
    p_read1_c49_full_n,
    HwReg_layerWidth_1_c54_full_n,
    HwReg_layerHeight_1_c59_full_n,
    HwReg_layerHeight_1_c60_empty_n,
    v_mix_yuv2rgb_false_3_U0_ap_start,
    start_for_v_mix_upsample_false_U0_full_n,
    start_once_reg,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][9] );
  output HwReg_layerWidth_1_c55_full_n;
  output [9:0]D;
  output internal_empty_n_reg_0;
  input ap_clk;
  input v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  input v_mix_422_to_444_false_2_U0_p_read1_read;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input p_read1_c50_empty_n;
  input p_read1_c49_full_n;
  input HwReg_layerWidth_1_c54_full_n;
  input HwReg_layerHeight_1_c59_full_n;
  input HwReg_layerHeight_1_c60_empty_n;
  input v_mix_yuv2rgb_false_3_U0_ap_start;
  input start_for_v_mix_upsample_false_U0_full_n;
  input start_once_reg;
  input \mOutPtr_reg[1]_0 ;
  input [9:0]\SRL_SIG_reg[0][9] ;

  wire [9:0]D;
  wire HwReg_layerHeight_1_c59_full_n;
  wire HwReg_layerHeight_1_c60_empty_n;
  wire HwReg_layerWidth_1_c54_full_n;
  wire HwReg_layerWidth_1_c55_empty_n;
  wire HwReg_layerWidth_1_c55_full_n;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire \ap_CS_fsm[1]_i_4__1_n_8 ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__23_n_8;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__23_n_8;
  wire internal_full_n_i_2__31_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__23_n_8 ;
  wire \mOutPtr[1]_i_1__12_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire p_read1_c49_full_n;
  wire p_read1_c50_empty_n;
  wire start_for_v_mix_upsample_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_422_to_444_false_2_U0_p_read1_read;
  wire v_mix_yuv2rgb_false_3_U0_ap_start;
  wire v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_93 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerWidth_1_c55_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .v_mix_422_to_444_false_2_U0_p_read1_read(v_mix_422_to_444_false_2_U0_p_read1_read));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__5 
       (.I0(\ap_CS_fsm[1]_i_4__1_n_8 ),
        .I1(p_read1_c50_empty_n),
        .I2(p_read1_c49_full_n),
        .I3(HwReg_layerWidth_1_c54_full_n),
        .I4(HwReg_layerHeight_1_c59_full_n),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \ap_CS_fsm[1]_i_4__1 
       (.I0(HwReg_layerWidth_1_c55_empty_n),
        .I1(HwReg_layerHeight_1_c60_empty_n),
        .I2(v_mix_yuv2rgb_false_3_U0_ap_start),
        .I3(start_for_v_mix_upsample_false_U0_full_n),
        .I4(start_once_reg),
        .O(\ap_CS_fsm[1]_i_4__1_n_8 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__23
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(HwReg_layerWidth_1_c55_empty_n),
        .I3(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__23_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_8),
        .Q(HwReg_layerWidth_1_c55_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__23
       (.I0(internal_full_n_i_2__31_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_layerWidth_1_c55_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__23_n_8));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__31
       (.I0(HwReg_layerWidth_1_c55_empty_n),
        .I1(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I2(HwReg_layerWidth_1_c55_full_n),
        .I3(v_mix_422_to_444_false_2_U0_p_read1_read),
        .O(internal_full_n_i_2__31_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__10
       (.I0(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I1(HwReg_layerWidth_1_c55_empty_n),
        .I2(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I3(HwReg_layerWidth_1_c55_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_8),
        .Q(HwReg_layerWidth_1_c55_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__23 
       (.I0(HwReg_layerWidth_1_c55_empty_n),
        .I1(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I2(HwReg_layerWidth_1_c55_full_n),
        .I3(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__23_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr[0]),
        .I1(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I2(HwReg_layerWidth_1_c55_full_n),
        .I3(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I4(HwReg_layerWidth_1_c55_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__12_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__23_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_22
   (HwReg_layerWidth_1_c56_full_n,
    D,
    internal_empty_n_reg_0,
    ap_clk,
    v_mix_422_to_444_false_2_U0_p_read1_read,
    v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read,
    ap_rst_n,
    internal_empty_n_reg_1,
    p_read1_c51_empty_n,
    p_read1_c50_full_n,
    HwReg_layerWidth_1_c55_full_n,
    HwReg_layerHeight_1_c60_full_n,
    HwReg_layerHeight_1_c61_empty_n,
    v_mix_422_to_444_false_2_U0_ap_start,
    start_for_v_mix_yuv2rgb_false_3_U0_full_n,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][9] );
  output HwReg_layerWidth_1_c56_full_n;
  output [9:0]D;
  output internal_empty_n_reg_0;
  input ap_clk;
  input v_mix_422_to_444_false_2_U0_p_read1_read;
  input v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input p_read1_c51_empty_n;
  input p_read1_c50_full_n;
  input HwReg_layerWidth_1_c55_full_n;
  input HwReg_layerHeight_1_c60_full_n;
  input HwReg_layerHeight_1_c61_empty_n;
  input v_mix_422_to_444_false_2_U0_ap_start;
  input start_for_v_mix_yuv2rgb_false_3_U0_full_n;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input [9:0]\SRL_SIG_reg[0][9] ;

  wire [9:0]D;
  wire HwReg_layerHeight_1_c60_full_n;
  wire HwReg_layerHeight_1_c61_empty_n;
  wire HwReg_layerWidth_1_c55_full_n;
  wire HwReg_layerWidth_1_c56_empty_n;
  wire HwReg_layerWidth_1_c56_full_n;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire \ap_CS_fsm[1]_i_4__0_n_8 ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__20_n_8;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__20_n_8;
  wire internal_full_n_i_2__27_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__20_n_8 ;
  wire \mOutPtr[1]_i_1__9_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_read1_c50_full_n;
  wire p_read1_c51_empty_n;
  wire start_for_v_mix_yuv2rgb_false_3_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  wire v_mix_422_to_444_false_2_U0_ap_start;
  wire v_mix_422_to_444_false_2_U0_p_read1_read;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_92 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerWidth_1_c56_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__4 
       (.I0(\ap_CS_fsm[1]_i_4__0_n_8 ),
        .I1(p_read1_c51_empty_n),
        .I2(p_read1_c50_full_n),
        .I3(HwReg_layerWidth_1_c55_full_n),
        .I4(HwReg_layerHeight_1_c60_full_n),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(HwReg_layerWidth_1_c56_empty_n),
        .I1(HwReg_layerHeight_1_c61_empty_n),
        .I2(v_mix_422_to_444_false_2_U0_ap_start),
        .I3(start_for_v_mix_yuv2rgb_false_3_U0_full_n),
        .I4(start_once_reg),
        .O(\ap_CS_fsm[1]_i_4__0_n_8 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(HwReg_layerWidth_1_c56_empty_n),
        .I3(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__20_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_8),
        .Q(HwReg_layerWidth_1_c56_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__20
       (.I0(internal_full_n_i_2__27_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_layerWidth_1_c56_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__20_n_8));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__27
       (.I0(HwReg_layerWidth_1_c56_empty_n),
        .I1(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I2(HwReg_layerWidth_1_c56_full_n),
        .I3(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .O(internal_full_n_i_2__27_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__7
       (.I0(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I1(HwReg_layerWidth_1_c56_empty_n),
        .I2(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I3(HwReg_layerWidth_1_c56_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_8),
        .Q(HwReg_layerWidth_1_c56_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__20 
       (.I0(HwReg_layerWidth_1_c56_empty_n),
        .I1(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I2(HwReg_layerWidth_1_c56_full_n),
        .I3(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__20_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr[0]),
        .I1(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I2(HwReg_layerWidth_1_c56_full_n),
        .I3(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I4(HwReg_layerWidth_1_c56_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__9_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_24
   (HwReg_layerWidth_1_c_full_n,
    D,
    internal_empty_n_reg_0,
    ap_clk,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read,
    v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write,
    ap_rst_n,
    internal_empty_n_reg_1,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    v_mix_core_alpha_true_true_U0_ap_start,
    start_for_v_mix_rgb2yuv_false_U0_full_n,
    start_once_reg,
    HwReg_background_U_G_c_empty_n,
    HwReg_layerScaleFactor_1_c_empty_n,
    HwReg_layerAlpha_1_c_empty_n,
    HwReg_height_c45_full_n,
    HwReg_layerStartX_1_c_empty_n,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][9] );
  output HwReg_layerWidth_1_c_full_n;
  output [9:0]D;
  output internal_empty_n_reg_0;
  input ap_clk;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  input v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input \ap_CS_fsm_reg[0] ;
  input \ap_CS_fsm_reg[0]_0 ;
  input v_mix_core_alpha_true_true_U0_ap_start;
  input start_for_v_mix_rgb2yuv_false_U0_full_n;
  input start_once_reg;
  input HwReg_background_U_G_c_empty_n;
  input HwReg_layerScaleFactor_1_c_empty_n;
  input HwReg_layerAlpha_1_c_empty_n;
  input HwReg_height_c45_full_n;
  input HwReg_layerStartX_1_c_empty_n;
  input \mOutPtr_reg[1]_0 ;
  input [9:0]\SRL_SIG_reg[0][9] ;

  wire [9:0]D;
  wire HwReg_background_U_G_c_empty_n;
  wire HwReg_height_c45_full_n;
  wire HwReg_layerAlpha_1_c_empty_n;
  wire HwReg_layerScaleFactor_1_c_empty_n;
  wire HwReg_layerStartX_1_c_empty_n;
  wire HwReg_layerWidth_1_c_empty_n;
  wire HwReg_layerWidth_1_c_full_n;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire \ap_CS_fsm[1]_i_3__7_n_8 ;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__29_n_8;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__29_n_8;
  wire internal_full_n_i_2__38_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__29_n_8 ;
  wire \mOutPtr[1]_i_1__18_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire start_for_v_mix_rgb2yuv_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_core_alpha_true_true_U0_ap_start;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  wire v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_91 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerWidth_1_c_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write));
  LUT6 #(
    .INIT(64'h0200020002000000)) 
    \ap_CS_fsm[1]_i_2__8 
       (.I0(\ap_CS_fsm[1]_i_3__7_n_8 ),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(v_mix_core_alpha_true_true_U0_ap_start),
        .I4(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .I5(start_once_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_3__7 
       (.I0(HwReg_layerWidth_1_c_empty_n),
        .I1(HwReg_background_U_G_c_empty_n),
        .I2(HwReg_layerScaleFactor_1_c_empty_n),
        .I3(HwReg_layerAlpha_1_c_empty_n),
        .I4(HwReg_height_c45_full_n),
        .I5(HwReg_layerStartX_1_c_empty_n),
        .O(\ap_CS_fsm[1]_i_3__7_n_8 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__29
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(HwReg_layerWidth_1_c_empty_n),
        .I3(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__29_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_8),
        .Q(HwReg_layerWidth_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__29
       (.I0(internal_full_n_i_2__38_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_layerWidth_1_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__29_n_8));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__38
       (.I0(HwReg_layerWidth_1_c_empty_n),
        .I1(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I2(HwReg_layerWidth_1_c_full_n),
        .I3(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .O(internal_full_n_i_2__38_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__16
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_layerWidth_1_c_empty_n),
        .I2(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I3(HwReg_layerWidth_1_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_8),
        .Q(HwReg_layerWidth_1_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__29 
       (.I0(HwReg_layerWidth_1_c_empty_n),
        .I1(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I2(HwReg_layerWidth_1_c_full_n),
        .I3(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__29_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr[0]),
        .I1(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I2(HwReg_layerWidth_1_c_full_n),
        .I3(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I4(HwReg_layerWidth_1_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__18_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__29_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_25
   (HwReg_width_c39_empty_n,
    HwReg_width_c39_full_n,
    if_din,
    ap_clk,
    v_mix_422_to_420_false_U0_HwReg_width_c_write,
    v_mix_444_to_422_false_U0_HwReg_width_c39_write,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    D);
  output HwReg_width_c39_empty_n;
  output HwReg_width_c39_full_n;
  output [9:0]if_din;
  input ap_clk;
  input v_mix_422_to_420_false_U0_HwReg_width_c_write;
  input v_mix_444_to_422_false_U0_HwReg_width_c39_write;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input [9:0]D;

  wire [9:0]D;
  wire HwReg_width_c39_empty_n;
  wire HwReg_width_c39_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]if_din;
  wire internal_empty_n_i_1__39_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__39_n_8;
  wire internal_full_n_i_2__49_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__39_n_8 ;
  wire \mOutPtr[1]_i_1__27_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire v_mix_422_to_420_false_U0_HwReg_width_c_write;
  wire v_mix_444_to_422_false_U0_HwReg_width_c39_write;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_90 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (HwReg_width_c39_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .v_mix_444_to_422_false_U0_HwReg_width_c39_write(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__39
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_width_c39_empty_n),
        .I3(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__39_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__39_n_8),
        .Q(HwReg_width_c39_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__39
       (.I0(internal_full_n_i_2__49_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_width_c39_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__39_n_8));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__49
       (.I0(HwReg_width_c39_empty_n),
        .I1(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I2(HwReg_width_c39_full_n),
        .I3(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .O(internal_full_n_i_2__49_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__25
       (.I0(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I1(HwReg_width_c39_empty_n),
        .I2(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I3(HwReg_width_c39_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__39_n_8),
        .Q(HwReg_width_c39_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__39 
       (.I0(HwReg_width_c39_empty_n),
        .I1(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I2(HwReg_width_c39_full_n),
        .I3(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__39_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__27 
       (.I0(mOutPtr[0]),
        .I1(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I2(HwReg_width_c39_full_n),
        .I3(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I4(HwReg_width_c39_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__27_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__39_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__27_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_26
   (HwReg_width_c40_empty_n,
    HwReg_width_c40_full_n,
    width_dout,
    ap_clk,
    v_mix_444_to_422_false_U0_HwReg_width_c39_write,
    v_mix_rgb2yuv_false_U0_height_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    D);
  output HwReg_width_c40_empty_n;
  output HwReg_width_c40_full_n;
  output [9:0]width_dout;
  input ap_clk;
  input v_mix_444_to_422_false_U0_HwReg_width_c39_write;
  input v_mix_rgb2yuv_false_U0_height_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [9:0]D;

  wire [9:0]D;
  wire HwReg_width_c40_empty_n;
  wire HwReg_width_c40_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__36_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__36_n_8;
  wire internal_full_n_i_2__45_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__36_n_8 ;
  wire \mOutPtr[1]_i_1__24_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire v_mix_444_to_422_false_U0_HwReg_width_c39_write;
  wire v_mix_rgb2yuv_false_U0_height_read;
  wire [9:0]width_dout;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_89 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (HwReg_width_c40_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .v_mix_rgb2yuv_false_U0_height_read(v_mix_rgb2yuv_false_U0_height_read),
        .width_dout(width_dout));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__36
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_width_c40_empty_n),
        .I3(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__36_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__36_n_8),
        .Q(HwReg_width_c40_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__36
       (.I0(internal_full_n_i_2__45_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_width_c40_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__36_n_8));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__45
       (.I0(HwReg_width_c40_empty_n),
        .I1(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I2(HwReg_width_c40_full_n),
        .I3(v_mix_rgb2yuv_false_U0_height_read),
        .O(internal_full_n_i_2__45_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__22
       (.I0(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I1(HwReg_width_c40_empty_n),
        .I2(v_mix_rgb2yuv_false_U0_height_read),
        .I3(HwReg_width_c40_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__36_n_8),
        .Q(HwReg_width_c40_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__36 
       (.I0(HwReg_width_c40_empty_n),
        .I1(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I2(HwReg_width_c40_full_n),
        .I3(v_mix_rgb2yuv_false_U0_height_read),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__36_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__24 
       (.I0(mOutPtr[0]),
        .I1(v_mix_rgb2yuv_false_U0_height_read),
        .I2(HwReg_width_c40_full_n),
        .I3(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I4(HwReg_width_c40_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__24_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__36_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__24_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_27
   (HwReg_width_c41_empty_n,
    HwReg_width_c41_full_n,
    width_dout,
    internal_full_n_reg_0,
    ap_clk,
    v_mix_rgb2yuv_false_U0_height_read,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    HwReg_width_c42_empty_n,
    HwReg_height_c46_empty_n,
    HwReg_layerEnable_c_empty_n,
    \mOutPtr_reg[1]_0 ,
    out);
  output HwReg_width_c41_empty_n;
  output HwReg_width_c41_full_n;
  output [9:0]width_dout;
  output internal_full_n_reg_0;
  input ap_clk;
  input v_mix_rgb2yuv_false_U0_height_read;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input HwReg_width_c42_empty_n;
  input HwReg_height_c46_empty_n;
  input HwReg_layerEnable_c_empty_n;
  input \mOutPtr_reg[1]_0 ;
  input [9:0]out;

  wire HwReg_height_c46_empty_n;
  wire HwReg_layerEnable_c_empty_n;
  wire HwReg_width_c41_empty_n;
  wire HwReg_width_c41_full_n;
  wire HwReg_width_c42_empty_n;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__33_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__33_n_8;
  wire internal_full_n_i_2__43_n_8;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__33_n_8 ;
  wire \mOutPtr[1]_i_1__21_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [9:0]out;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  wire v_mix_rgb2yuv_false_U0_height_read;
  wire [9:0]width_dout;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_88 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.\SRL_SIG_reg[1][0]_0 (HwReg_width_c41_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .width_dout(width_dout));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(HwReg_width_c41_full_n),
        .I1(HwReg_width_c42_empty_n),
        .I2(HwReg_height_c46_empty_n),
        .I3(HwReg_layerEnable_c_empty_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__33
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_width_c41_empty_n),
        .I3(v_mix_rgb2yuv_false_U0_height_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__33_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__33_n_8),
        .Q(HwReg_width_c41_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__33
       (.I0(internal_full_n_i_2__43_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_width_c41_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__33_n_8));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__43
       (.I0(HwReg_width_c41_empty_n),
        .I1(v_mix_rgb2yuv_false_U0_height_read),
        .I2(HwReg_width_c41_full_n),
        .I3(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .O(internal_full_n_i_2__43_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__19
       (.I0(v_mix_rgb2yuv_false_U0_height_read),
        .I1(HwReg_width_c41_empty_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_width_c41_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__33_n_8),
        .Q(HwReg_width_c41_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__33 
       (.I0(HwReg_width_c41_empty_n),
        .I1(v_mix_rgb2yuv_false_U0_height_read),
        .I2(HwReg_width_c41_full_n),
        .I3(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__33_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__21 
       (.I0(mOutPtr[0]),
        .I1(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I2(HwReg_width_c41_full_n),
        .I3(v_mix_rgb2yuv_false_U0_height_read),
        .I4(HwReg_width_c41_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__21_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__33_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__21_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_29
   (HwReg_width_c_empty_n,
    HwReg_width_c_full_n,
    HwReg_width_dout,
    ap_clk,
    MultiPixStream2AXIvideo_U0_HwReg_width_read,
    v_mix_422_to_420_false_U0_HwReg_width_c_write,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    D);
  output HwReg_width_c_empty_n;
  output HwReg_width_c_full_n;
  output [9:0]HwReg_width_dout;
  input ap_clk;
  input MultiPixStream2AXIvideo_U0_HwReg_width_read;
  input v_mix_422_to_420_false_U0_HwReg_width_c_write;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [9:0]D;

  wire [9:0]D;
  wire HwReg_width_c_empty_n;
  wire HwReg_width_c_full_n;
  wire [9:0]HwReg_width_dout;
  wire MultiPixStream2AXIvideo_U0_HwReg_width_read;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__42_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__42_n_8;
  wire internal_full_n_i_2__53_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__42_n_8 ;
  wire \mOutPtr[1]_i_1__30_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire v_mix_422_to_420_false_U0_HwReg_width_c_write;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .HwReg_width_dout(HwReg_width_dout),
        .\SRL_SIG_reg[1][0]_0 (HwReg_width_c_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .v_mix_422_to_420_false_U0_HwReg_width_c_write(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__42
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_width_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__42_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__42_n_8),
        .Q(HwReg_width_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__42
       (.I0(internal_full_n_i_2__53_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_width_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__42_n_8));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__53
       (.I0(HwReg_width_c_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .I2(HwReg_width_c_full_n),
        .I3(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .O(internal_full_n_i_2__53_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__27
       (.I0(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .I1(HwReg_width_c_empty_n),
        .I2(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I3(HwReg_width_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__42_n_8),
        .Q(HwReg_width_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__42 
       (.I0(HwReg_width_c_empty_n),
        .I1(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .I2(HwReg_width_c_full_n),
        .I3(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__42_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__30 
       (.I0(mOutPtr[0]),
        .I1(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I2(HwReg_width_c_full_n),
        .I3(MultiPixStream2AXIvideo_U0_HwReg_width_read),
        .I4(HwReg_width_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__30_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__42_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__30_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_8
   (HwReg_height_c44_empty_n,
    HwReg_height_c44_full_n,
    height_dout,
    ap_clk,
    v_mix_444_to_422_false_U0_HwReg_width_c39_write,
    v_mix_rgb2yuv_false_U0_height_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    D);
  output HwReg_height_c44_empty_n;
  output HwReg_height_c44_full_n;
  output [9:0]height_dout;
  input ap_clk;
  input v_mix_444_to_422_false_U0_HwReg_width_c39_write;
  input v_mix_rgb2yuv_false_U0_height_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input [9:0]D;

  wire [9:0]D;
  wire HwReg_height_c44_empty_n;
  wire HwReg_height_c44_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]height_dout;
  wire internal_empty_n_i_1__37_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__37_n_8;
  wire internal_full_n_i_2__44_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__37_n_8 ;
  wire \mOutPtr[1]_i_1__25_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire v_mix_444_to_422_false_U0_HwReg_width_c39_write;
  wire v_mix_rgb2yuv_false_U0_height_read;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_107 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (HwReg_height_c44_full_n),
        .ap_clk(ap_clk),
        .height_dout(height_dout),
        .mOutPtr(mOutPtr),
        .v_mix_rgb2yuv_false_U0_height_read(v_mix_rgb2yuv_false_U0_height_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__37
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_height_c44_empty_n),
        .I3(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__37_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__37_n_8),
        .Q(HwReg_height_c44_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__37
       (.I0(internal_full_n_i_2__44_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_height_c44_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__37_n_8));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__44
       (.I0(HwReg_height_c44_empty_n),
        .I1(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I2(HwReg_height_c44_full_n),
        .I3(v_mix_rgb2yuv_false_U0_height_read),
        .O(internal_full_n_i_2__44_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__23
       (.I0(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I1(HwReg_height_c44_empty_n),
        .I2(v_mix_rgb2yuv_false_U0_height_read),
        .I3(HwReg_height_c44_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__37_n_8),
        .Q(HwReg_height_c44_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__37 
       (.I0(HwReg_height_c44_empty_n),
        .I1(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I2(HwReg_height_c44_full_n),
        .I3(v_mix_rgb2yuv_false_U0_height_read),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__37_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__25 
       (.I0(mOutPtr[0]),
        .I1(v_mix_rgb2yuv_false_U0_height_read),
        .I2(HwReg_height_c44_full_n),
        .I3(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I4(HwReg_height_c44_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__25_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__37_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__25_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_9
   (HwReg_height_c45_empty_n,
    HwReg_height_c45_full_n,
    height_dout,
    ap_clk,
    v_mix_rgb2yuv_false_U0_height_read,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    out);
  output HwReg_height_c45_empty_n;
  output HwReg_height_c45_full_n;
  output [9:0]height_dout;
  input ap_clk;
  input v_mix_rgb2yuv_false_U0_height_read;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [9:0]out;

  wire HwReg_height_c45_empty_n;
  wire HwReg_height_c45_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]height_dout;
  wire internal_empty_n_i_1__34_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__34_n_8;
  wire internal_full_n_i_2__42_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__34_n_8 ;
  wire \mOutPtr[1]_i_1__22_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [9:0]out;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  wire v_mix_rgb2yuv_false_U0_height_read;

  design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_106 U_design_1_v_mix_0_0_fifo_w10_d2_S_ram
       (.\SRL_SIG_reg[1][0]_0 (HwReg_height_c45_full_n),
        .ap_clk(ap_clk),
        .height_dout(height_dout),
        .mOutPtr(mOutPtr),
        .out(out),
        .v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__34
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_height_c45_empty_n),
        .I3(v_mix_rgb2yuv_false_U0_height_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__34_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__34_n_8),
        .Q(HwReg_height_c45_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__34
       (.I0(internal_full_n_i_2__42_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_height_c45_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__34_n_8));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__42
       (.I0(HwReg_height_c45_empty_n),
        .I1(v_mix_rgb2yuv_false_U0_height_read),
        .I2(HwReg_height_c45_full_n),
        .I3(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .O(internal_full_n_i_2__42_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__20
       (.I0(v_mix_rgb2yuv_false_U0_height_read),
        .I1(HwReg_height_c45_empty_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_height_c45_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__34_n_8),
        .Q(HwReg_height_c45_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__34 
       (.I0(HwReg_height_c45_empty_n),
        .I1(v_mix_rgb2yuv_false_U0_height_read),
        .I2(HwReg_height_c45_full_n),
        .I3(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__34_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__22 
       (.I0(mOutPtr[0]),
        .I1(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I2(HwReg_height_c45_full_n),
        .I3(v_mix_rgb2yuv_false_U0_height_read),
        .I4(HwReg_height_c45_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__22_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__34_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__22_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg
   (HwReg_width_dout,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_422_to_420_false_U0_HwReg_width_c_write,
    mOutPtr,
    D,
    ap_clk);
  output [9:0]HwReg_width_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_422_to_420_false_U0_HwReg_width_c_write;
  input [1:0]mOutPtr;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]HwReg_width_dout;
  wire [9:0]\SRL_SIG_reg[0]_62 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_63 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_422_to_420_false_U0_HwReg_width_c_write;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__27 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_62 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_62 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_62 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_62 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_62 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_62 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_62 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_62 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_62 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_62 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_62 [0]),
        .Q(\SRL_SIG_reg[1]_63 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_62 [1]),
        .Q(\SRL_SIG_reg[1]_63 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_62 [2]),
        .Q(\SRL_SIG_reg[1]_63 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_62 [3]),
        .Q(\SRL_SIG_reg[1]_63 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_62 [4]),
        .Q(\SRL_SIG_reg[1]_63 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_62 [5]),
        .Q(\SRL_SIG_reg[1]_63 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_62 [6]),
        .Q(\SRL_SIG_reg[1]_63 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_62 [7]),
        .Q(\SRL_SIG_reg[1]_63 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_62 [8]),
        .Q(\SRL_SIG_reg[1]_63 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_62 [9]),
        .Q(\SRL_SIG_reg[1]_63 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_63 [0]),
        .I1(\SRL_SIG_reg[0]_62 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_width_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_63 [1]),
        .I1(\SRL_SIG_reg[0]_62 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_width_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_63 [2]),
        .I1(\SRL_SIG_reg[0]_62 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_width_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_63 [3]),
        .I1(\SRL_SIG_reg[0]_62 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_width_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_63 [4]),
        .I1(\SRL_SIG_reg[0]_62 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_width_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_63 [5]),
        .I1(\SRL_SIG_reg[0]_62 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_width_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_63 [6]),
        .I1(\SRL_SIG_reg[0]_62 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_width_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_63 [7]),
        .I1(\SRL_SIG_reg[0]_62 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_width_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_63 [8]),
        .I1(\SRL_SIG_reg[0]_62 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_width_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_63 [9]),
        .I1(\SRL_SIG_reg[0]_62 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_width_dout[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_100
   (HwReg_layerHeight_1_dout,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_422_to_444_false_2_U0_p_read1_read,
    mOutPtr,
    D,
    ap_clk);
  output [9:0]HwReg_layerHeight_1_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_422_to_444_false_2_U0_p_read1_read;
  input [1:0]mOutPtr;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]HwReg_layerHeight_1_dout;
  wire [9:0]\SRL_SIG_reg[0]_28 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_29 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_422_to_444_false_2_U0_p_read1_read;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_29 [0]),
        .I1(\SRL_SIG_reg[0]_28 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_29 [1]),
        .I1(\SRL_SIG_reg[0]_28 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_29 [2]),
        .I1(\SRL_SIG_reg[0]_28 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_29 [3]),
        .I1(\SRL_SIG_reg[0]_28 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_29 [4]),
        .I1(\SRL_SIG_reg[0]_28 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_29 [5]),
        .I1(\SRL_SIG_reg[0]_28 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_29 [6]),
        .I1(\SRL_SIG_reg[0]_28 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_29 [7]),
        .I1(\SRL_SIG_reg[0]_28 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_29 [8]),
        .I1(\SRL_SIG_reg[0]_28 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_29 [9]),
        .I1(\SRL_SIG_reg[0]_28 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__12 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_422_to_444_false_2_U0_p_read1_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_28 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_28 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_28 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_28 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_28 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_28 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_28 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_28 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_28 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_28 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [0]),
        .Q(\SRL_SIG_reg[1]_29 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [1]),
        .Q(\SRL_SIG_reg[1]_29 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [2]),
        .Q(\SRL_SIG_reg[1]_29 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [3]),
        .Q(\SRL_SIG_reg[1]_29 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [4]),
        .Q(\SRL_SIG_reg[1]_29 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [5]),
        .Q(\SRL_SIG_reg[1]_29 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [6]),
        .Q(\SRL_SIG_reg[1]_29 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [7]),
        .Q(\SRL_SIG_reg[1]_29 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [8]),
        .Q(\SRL_SIG_reg[1]_29 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [9]),
        .Q(\SRL_SIG_reg[1]_29 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_101
   (if_din,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_yuv2rgb_false_3_U0_p_read1_c49_write,
    mOutPtr,
    D,
    ap_clk);
  output [9:0]if_din;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  input [1:0]mOutPtr;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0]_34 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_35 ;
  wire ap_clk;
  wire [9:0]if_din;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_131[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_35 [0]),
        .I1(\SRL_SIG_reg[0]_34 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_131[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_35 [1]),
        .I1(\SRL_SIG_reg[0]_34 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_131[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_35 [2]),
        .I1(\SRL_SIG_reg[0]_34 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_131[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_35 [3]),
        .I1(\SRL_SIG_reg[0]_34 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_131[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_35 [4]),
        .I1(\SRL_SIG_reg[0]_34 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_131[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_35 [5]),
        .I1(\SRL_SIG_reg[0]_34 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_131[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_35 [6]),
        .I1(\SRL_SIG_reg[0]_34 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_131[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_35 [7]),
        .I1(\SRL_SIG_reg[0]_34 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_131[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_35 [8]),
        .I1(\SRL_SIG_reg[0]_34 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_131[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_35 [9]),
        .I1(\SRL_SIG_reg[0]_34 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__15 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_34 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_34 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_34 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_34 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_34 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_34 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_34 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_34 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_34 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_34 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [0]),
        .Q(\SRL_SIG_reg[1]_35 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [1]),
        .Q(\SRL_SIG_reg[1]_35 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [2]),
        .Q(\SRL_SIG_reg[1]_35 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [3]),
        .Q(\SRL_SIG_reg[1]_35 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [4]),
        .Q(\SRL_SIG_reg[1]_35 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [5]),
        .Q(\SRL_SIG_reg[1]_35 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [6]),
        .Q(\SRL_SIG_reg[1]_35 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [7]),
        .Q(\SRL_SIG_reg[1]_35 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [8]),
        .Q(\SRL_SIG_reg[1]_35 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_34 [9]),
        .Q(\SRL_SIG_reg[1]_35 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_104
   (HwReg_height_dout,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_422_to_420_false_U0_HwReg_width_c_write,
    mOutPtr,
    D,
    ap_clk);
  output [9:0]HwReg_height_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_422_to_420_false_U0_HwReg_width_c_write;
  input [1:0]mOutPtr;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]HwReg_height_dout;
  wire [9:0]\SRL_SIG_reg[0]_64 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_65 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_422_to_420_false_U0_HwReg_width_c_write;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__28 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_64 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_64 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_64 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_64 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_64 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_64 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_64 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_64 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_64 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_64 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_64 [0]),
        .Q(\SRL_SIG_reg[1]_65 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_64 [1]),
        .Q(\SRL_SIG_reg[1]_65 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_64 [2]),
        .Q(\SRL_SIG_reg[1]_65 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_64 [3]),
        .Q(\SRL_SIG_reg[1]_65 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_64 [4]),
        .Q(\SRL_SIG_reg[1]_65 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_64 [5]),
        .Q(\SRL_SIG_reg[1]_65 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_64 [6]),
        .Q(\SRL_SIG_reg[1]_65 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_64 [7]),
        .Q(\SRL_SIG_reg[1]_65 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_64 [8]),
        .Q(\SRL_SIG_reg[1]_65 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_64 [9]),
        .Q(\SRL_SIG_reg[1]_65 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_65 [0]),
        .I1(\SRL_SIG_reg[0]_64 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_height_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_65 [1]),
        .I1(\SRL_SIG_reg[0]_64 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_height_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_65 [2]),
        .I1(\SRL_SIG_reg[0]_64 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_height_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_65 [3]),
        .I1(\SRL_SIG_reg[0]_64 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_height_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_65 [4]),
        .I1(\SRL_SIG_reg[0]_64 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_height_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_65 [5]),
        .I1(\SRL_SIG_reg[0]_64 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_height_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_65 [6]),
        .I1(\SRL_SIG_reg[0]_64 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_height_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_65 [7]),
        .I1(\SRL_SIG_reg[0]_64 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_height_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_65 [8]),
        .I1(\SRL_SIG_reg[0]_64 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_height_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \d_read_reg_22[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_65 [9]),
        .I1(\SRL_SIG_reg[0]_64 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_height_dout[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_106
   (height_dout,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read,
    mOutPtr,
    out,
    ap_clk);
  output [9:0]height_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  input [1:0]mOutPtr;
  input [9:0]out;
  input ap_clk;

  wire [9:0]\SRL_SIG_reg[0]_46 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_47 ;
  wire ap_clk;
  wire [9:0]height_dout;
  wire [1:0]mOutPtr;
  wire [9:0]out;
  wire shiftReg_ce;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__20 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(\SRL_SIG_reg[0]_46 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(\SRL_SIG_reg[0]_46 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(\SRL_SIG_reg[0]_46 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(\SRL_SIG_reg[0]_46 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(\SRL_SIG_reg[0]_46 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(\SRL_SIG_reg[0]_46 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(\SRL_SIG_reg[0]_46 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(\SRL_SIG_reg[0]_46 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(\SRL_SIG_reg[0]_46 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(\SRL_SIG_reg[0]_46 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [0]),
        .Q(\SRL_SIG_reg[1]_47 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [1]),
        .Q(\SRL_SIG_reg[1]_47 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [2]),
        .Q(\SRL_SIG_reg[1]_47 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [3]),
        .Q(\SRL_SIG_reg[1]_47 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [4]),
        .Q(\SRL_SIG_reg[1]_47 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [5]),
        .Q(\SRL_SIG_reg[1]_47 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [6]),
        .Q(\SRL_SIG_reg[1]_47 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [7]),
        .Q(\SRL_SIG_reg[1]_47 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [8]),
        .Q(\SRL_SIG_reg[1]_47 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [9]),
        .Q(\SRL_SIG_reg[1]_47 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [0]),
        .I1(\SRL_SIG_reg[0]_46 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [1]),
        .I1(\SRL_SIG_reg[0]_46 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [2]),
        .I1(\SRL_SIG_reg[0]_46 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [3]),
        .I1(\SRL_SIG_reg[0]_46 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [4]),
        .I1(\SRL_SIG_reg[0]_46 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [5]),
        .I1(\SRL_SIG_reg[0]_46 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [6]),
        .I1(\SRL_SIG_reg[0]_46 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [7]),
        .I1(\SRL_SIG_reg[0]_46 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [8]),
        .I1(\SRL_SIG_reg[0]_46 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [9]),
        .I1(\SRL_SIG_reg[0]_46 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_107
   (height_dout,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_rgb2yuv_false_U0_height_read,
    mOutPtr,
    D,
    ap_clk);
  output [9:0]height_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_rgb2yuv_false_U0_height_read;
  input [1:0]mOutPtr;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0]_52 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_53 ;
  wire ap_clk;
  wire [9:0]height_dout;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_rgb2yuv_false_U0_height_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__23 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_rgb2yuv_false_U0_height_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_52 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_52 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_52 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_52 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_52 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_52 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_52 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_52 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_52 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_52 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [0]),
        .Q(\SRL_SIG_reg[1]_53 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [1]),
        .Q(\SRL_SIG_reg[1]_53 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [2]),
        .Q(\SRL_SIG_reg[1]_53 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [3]),
        .Q(\SRL_SIG_reg[1]_53 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [4]),
        .Q(\SRL_SIG_reg[1]_53 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [5]),
        .Q(\SRL_SIG_reg[1]_53 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [6]),
        .Q(\SRL_SIG_reg[1]_53 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [7]),
        .Q(\SRL_SIG_reg[1]_53 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [8]),
        .Q(\SRL_SIG_reg[1]_53 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [9]),
        .Q(\SRL_SIG_reg[1]_53 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_53 [0]),
        .I1(\SRL_SIG_reg[0]_52 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_53 [1]),
        .I1(\SRL_SIG_reg[0]_52 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_53 [2]),
        .I1(\SRL_SIG_reg[0]_52 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_53 [3]),
        .I1(\SRL_SIG_reg[0]_52 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_53 [4]),
        .I1(\SRL_SIG_reg[0]_52 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_53 [5]),
        .I1(\SRL_SIG_reg[0]_52 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_53 [6]),
        .I1(\SRL_SIG_reg[0]_52 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_53 [7]),
        .I1(\SRL_SIG_reg[0]_52 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_53 [8]),
        .I1(\SRL_SIG_reg[0]_52 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_53 [9]),
        .I1(\SRL_SIG_reg[0]_52 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(height_dout[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_108
   (if_din,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_444_to_422_false_U0_HwReg_width_c39_write,
    mOutPtr,
    D,
    ap_clk);
  output [9:0]if_din;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_444_to_422_false_U0_HwReg_width_c39_write;
  input [1:0]mOutPtr;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0]_58 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_59 ;
  wire ap_clk;
  wire [9:0]if_din;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_444_to_422_false_U0_HwReg_width_c39_write;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__26 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_58 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_58 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_58 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_58 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_58 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_58 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_58 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_58 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_58 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_58 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_58 [0]),
        .Q(\SRL_SIG_reg[1]_59 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_58 [1]),
        .Q(\SRL_SIG_reg[1]_59 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_58 [2]),
        .Q(\SRL_SIG_reg[1]_59 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_58 [3]),
        .Q(\SRL_SIG_reg[1]_59 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_58 [4]),
        .Q(\SRL_SIG_reg[1]_59 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_58 [5]),
        .Q(\SRL_SIG_reg[1]_59 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_58 [6]),
        .Q(\SRL_SIG_reg[1]_59 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_58 [7]),
        .Q(\SRL_SIG_reg[1]_59 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_58 [8]),
        .Q(\SRL_SIG_reg[1]_59 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_58 [9]),
        .Q(\SRL_SIG_reg[1]_59 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_59 [0]),
        .I1(\SRL_SIG_reg[0]_58 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_59 [1]),
        .I1(\SRL_SIG_reg[0]_58 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_59 [2]),
        .I1(\SRL_SIG_reg[0]_58 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_59 [3]),
        .I1(\SRL_SIG_reg[0]_58 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_59 [4]),
        .I1(\SRL_SIG_reg[0]_58 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_59 [5]),
        .I1(\SRL_SIG_reg[0]_58 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_59 [6]),
        .I1(\SRL_SIG_reg[0]_58 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_59 [7]),
        .I1(\SRL_SIG_reg[0]_58 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_59 [8]),
        .I1(\SRL_SIG_reg[0]_58 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_read_reg_128[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_59 [9]),
        .I1(\SRL_SIG_reg[0]_58 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_88
   (width_dout,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read,
    mOutPtr,
    out,
    ap_clk);
  output [9:0]width_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  input [1:0]mOutPtr;
  input [9:0]out;
  input ap_clk;

  wire [9:0]\SRL_SIG_reg[0]_44 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_45 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire [9:0]out;
  wire shiftReg_ce;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  wire [9:0]width_dout;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__19 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(\SRL_SIG_reg[0]_44 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(\SRL_SIG_reg[0]_44 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(\SRL_SIG_reg[0]_44 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(\SRL_SIG_reg[0]_44 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(\SRL_SIG_reg[0]_44 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(\SRL_SIG_reg[0]_44 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(\SRL_SIG_reg[0]_44 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(\SRL_SIG_reg[0]_44 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(\SRL_SIG_reg[0]_44 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(\SRL_SIG_reg[0]_44 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [0]),
        .Q(\SRL_SIG_reg[1]_45 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [1]),
        .Q(\SRL_SIG_reg[1]_45 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [2]),
        .Q(\SRL_SIG_reg[1]_45 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [3]),
        .Q(\SRL_SIG_reg[1]_45 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [4]),
        .Q(\SRL_SIG_reg[1]_45 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [5]),
        .Q(\SRL_SIG_reg[1]_45 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [6]),
        .Q(\SRL_SIG_reg[1]_45 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [7]),
        .Q(\SRL_SIG_reg[1]_45 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [8]),
        .Q(\SRL_SIG_reg[1]_45 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_44 [9]),
        .Q(\SRL_SIG_reg[1]_45 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [0]),
        .I1(\SRL_SIG_reg[0]_44 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [1]),
        .I1(\SRL_SIG_reg[0]_44 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [2]),
        .I1(\SRL_SIG_reg[0]_44 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [3]),
        .I1(\SRL_SIG_reg[0]_44 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [4]),
        .I1(\SRL_SIG_reg[0]_44 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [5]),
        .I1(\SRL_SIG_reg[0]_44 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [6]),
        .I1(\SRL_SIG_reg[0]_44 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [7]),
        .I1(\SRL_SIG_reg[0]_44 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [8]),
        .I1(\SRL_SIG_reg[0]_44 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [9]),
        .I1(\SRL_SIG_reg[0]_44 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_89
   (width_dout,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_rgb2yuv_false_U0_height_read,
    mOutPtr,
    D,
    ap_clk);
  output [9:0]width_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_rgb2yuv_false_U0_height_read;
  input [1:0]mOutPtr;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0]_50 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_51 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_rgb2yuv_false_U0_height_read;
  wire [9:0]width_dout;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__22 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_rgb2yuv_false_U0_height_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_50 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_50 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_50 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_50 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_50 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_50 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_50 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_50 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_50 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_50 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_50 [0]),
        .Q(\SRL_SIG_reg[1]_51 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_50 [1]),
        .Q(\SRL_SIG_reg[1]_51 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_50 [2]),
        .Q(\SRL_SIG_reg[1]_51 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_50 [3]),
        .Q(\SRL_SIG_reg[1]_51 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_50 [4]),
        .Q(\SRL_SIG_reg[1]_51 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_50 [5]),
        .Q(\SRL_SIG_reg[1]_51 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_50 [6]),
        .Q(\SRL_SIG_reg[1]_51 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_50 [7]),
        .Q(\SRL_SIG_reg[1]_51 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_50 [8]),
        .Q(\SRL_SIG_reg[1]_51 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_50 [9]),
        .Q(\SRL_SIG_reg[1]_51 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_51 [0]),
        .I1(\SRL_SIG_reg[0]_50 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_51 [1]),
        .I1(\SRL_SIG_reg[0]_50 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_51 [2]),
        .I1(\SRL_SIG_reg[0]_50 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_51 [3]),
        .I1(\SRL_SIG_reg[0]_50 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_51 [4]),
        .I1(\SRL_SIG_reg[0]_50 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_51 [5]),
        .I1(\SRL_SIG_reg[0]_50 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_51 [6]),
        .I1(\SRL_SIG_reg[0]_50 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_51 [7]),
        .I1(\SRL_SIG_reg[0]_50 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_51 [8]),
        .I1(\SRL_SIG_reg[0]_50 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_51 [9]),
        .I1(\SRL_SIG_reg[0]_50 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(width_dout[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_90
   (if_din,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_444_to_422_false_U0_HwReg_width_c39_write,
    mOutPtr,
    D,
    ap_clk);
  output [9:0]if_din;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_444_to_422_false_U0_HwReg_width_c39_write;
  input [1:0]mOutPtr;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0]_56 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_57 ;
  wire ap_clk;
  wire [9:0]if_din;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_444_to_422_false_U0_HwReg_width_c39_write;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__25 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_56 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_56 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_56 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_56 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_56 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_56 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_56 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_56 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_56 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_56 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_56 [0]),
        .Q(\SRL_SIG_reg[1]_57 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_56 [1]),
        .Q(\SRL_SIG_reg[1]_57 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_56 [2]),
        .Q(\SRL_SIG_reg[1]_57 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_56 [3]),
        .Q(\SRL_SIG_reg[1]_57 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_56 [4]),
        .Q(\SRL_SIG_reg[1]_57 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_56 [5]),
        .Q(\SRL_SIG_reg[1]_57 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_56 [6]),
        .Q(\SRL_SIG_reg[1]_57 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_56 [7]),
        .Q(\SRL_SIG_reg[1]_57 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_56 [8]),
        .Q(\SRL_SIG_reg[1]_57 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_56 [9]),
        .Q(\SRL_SIG_reg[1]_57 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_57 [0]),
        .I1(\SRL_SIG_reg[0]_56 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_57 [1]),
        .I1(\SRL_SIG_reg[0]_56 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_57 [2]),
        .I1(\SRL_SIG_reg[0]_56 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_57 [3]),
        .I1(\SRL_SIG_reg[0]_56 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_57 [4]),
        .I1(\SRL_SIG_reg[0]_56 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_57 [5]),
        .I1(\SRL_SIG_reg[0]_56 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_57 [6]),
        .I1(\SRL_SIG_reg[0]_56 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_57 [7]),
        .I1(\SRL_SIG_reg[0]_56 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_57 [8]),
        .I1(\SRL_SIG_reg[0]_56 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_read_reg_133[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_57 [9]),
        .I1(\SRL_SIG_reg[0]_56 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_91
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write,
    mOutPtr,
    \SRL_SIG_reg[0][9]_0 ,
    ap_clk);
  output [9:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  input [1:0]mOutPtr;
  input [9:0]\SRL_SIG_reg[0][9]_0 ;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:0]\SRL_SIG_reg[0]_38 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_39 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__16 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [0]),
        .Q(\SRL_SIG_reg[0]_38 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [1]),
        .Q(\SRL_SIG_reg[0]_38 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [2]),
        .Q(\SRL_SIG_reg[0]_38 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [3]),
        .Q(\SRL_SIG_reg[0]_38 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [4]),
        .Q(\SRL_SIG_reg[0]_38 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [5]),
        .Q(\SRL_SIG_reg[0]_38 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [6]),
        .Q(\SRL_SIG_reg[0]_38 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [7]),
        .Q(\SRL_SIG_reg[0]_38 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [8]),
        .Q(\SRL_SIG_reg[0]_38 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [9]),
        .Q(\SRL_SIG_reg[0]_38 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [0]),
        .Q(\SRL_SIG_reg[1]_39 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [1]),
        .Q(\SRL_SIG_reg[1]_39 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [2]),
        .Q(\SRL_SIG_reg[1]_39 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [3]),
        .Q(\SRL_SIG_reg[1]_39 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [4]),
        .Q(\SRL_SIG_reg[1]_39 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [5]),
        .Q(\SRL_SIG_reg[1]_39 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [6]),
        .Q(\SRL_SIG_reg[1]_39 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [7]),
        .Q(\SRL_SIG_reg[1]_39 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [8]),
        .Q(\SRL_SIG_reg[1]_39 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_38 [9]),
        .Q(\SRL_SIG_reg[1]_39 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerWidth_1_read_reg_384[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_39 [0]),
        .I1(\SRL_SIG_reg[0]_38 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerWidth_1_read_reg_384[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_39 [1]),
        .I1(\SRL_SIG_reg[0]_38 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerWidth_1_read_reg_384[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_39 [2]),
        .I1(\SRL_SIG_reg[0]_38 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerWidth_1_read_reg_384[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_39 [3]),
        .I1(\SRL_SIG_reg[0]_38 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerWidth_1_read_reg_384[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_39 [4]),
        .I1(\SRL_SIG_reg[0]_38 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerWidth_1_read_reg_384[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_39 [5]),
        .I1(\SRL_SIG_reg[0]_38 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerWidth_1_read_reg_384[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_39 [6]),
        .I1(\SRL_SIG_reg[0]_38 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerWidth_1_read_reg_384[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_39 [7]),
        .I1(\SRL_SIG_reg[0]_38 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerWidth_1_read_reg_384[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_39 [8]),
        .I1(\SRL_SIG_reg[0]_38 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerWidth_1_read_reg_384[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_39 [9]),
        .I1(\SRL_SIG_reg[0]_38 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_92
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read,
    mOutPtr,
    \SRL_SIG_reg[0][9]_0 ,
    ap_clk);
  output [9:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  input [1:0]mOutPtr;
  input [9:0]\SRL_SIG_reg[0][9]_0 ;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:0]\SRL_SIG_reg[0]_20 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_21 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [0]),
        .I1(\SRL_SIG_reg[0]_20 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [1]),
        .I1(\SRL_SIG_reg[0]_20 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [2]),
        .I1(\SRL_SIG_reg[0]_20 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [3]),
        .I1(\SRL_SIG_reg[0]_20 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [4]),
        .I1(\SRL_SIG_reg[0]_20 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [5]),
        .I1(\SRL_SIG_reg[0]_20 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [6]),
        .I1(\SRL_SIG_reg[0]_20 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [7]),
        .I1(\SRL_SIG_reg[0]_20 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [8]),
        .I1(\SRL_SIG_reg[0]_20 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [9]),
        .I1(\SRL_SIG_reg[0]_20 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__8 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [0]),
        .Q(\SRL_SIG_reg[0]_20 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [1]),
        .Q(\SRL_SIG_reg[0]_20 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [2]),
        .Q(\SRL_SIG_reg[0]_20 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [3]),
        .Q(\SRL_SIG_reg[0]_20 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [4]),
        .Q(\SRL_SIG_reg[0]_20 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [5]),
        .Q(\SRL_SIG_reg[0]_20 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [6]),
        .Q(\SRL_SIG_reg[0]_20 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [7]),
        .Q(\SRL_SIG_reg[0]_20 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [8]),
        .Q(\SRL_SIG_reg[0]_20 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [9]),
        .Q(\SRL_SIG_reg[0]_20 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [0]),
        .Q(\SRL_SIG_reg[1]_21 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [1]),
        .Q(\SRL_SIG_reg[1]_21 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [2]),
        .Q(\SRL_SIG_reg[1]_21 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [3]),
        .Q(\SRL_SIG_reg[1]_21 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [4]),
        .Q(\SRL_SIG_reg[1]_21 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [5]),
        .Q(\SRL_SIG_reg[1]_21 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [6]),
        .Q(\SRL_SIG_reg[1]_21 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [7]),
        .Q(\SRL_SIG_reg[1]_21 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [8]),
        .Q(\SRL_SIG_reg[1]_21 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [9]),
        .Q(\SRL_SIG_reg[1]_21 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_93
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_422_to_444_false_2_U0_p_read1_read,
    mOutPtr,
    \SRL_SIG_reg[0][9]_0 ,
    ap_clk);
  output [9:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_422_to_444_false_2_U0_p_read1_read;
  input [1:0]mOutPtr;
  input [9:0]\SRL_SIG_reg[0][9]_0 ;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:0]\SRL_SIG_reg[0]_26 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_27 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_422_to_444_false_2_U0_p_read1_read;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_27 [0]),
        .I1(\SRL_SIG_reg[0]_26 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_27 [1]),
        .I1(\SRL_SIG_reg[0]_26 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_27 [2]),
        .I1(\SRL_SIG_reg[0]_26 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_27 [3]),
        .I1(\SRL_SIG_reg[0]_26 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_27 [4]),
        .I1(\SRL_SIG_reg[0]_26 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_27 [5]),
        .I1(\SRL_SIG_reg[0]_26 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_27 [6]),
        .I1(\SRL_SIG_reg[0]_26 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_27 [7]),
        .I1(\SRL_SIG_reg[0]_26 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_27 [8]),
        .I1(\SRL_SIG_reg[0]_26 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_148[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_27 [9]),
        .I1(\SRL_SIG_reg[0]_26 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__11 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_422_to_444_false_2_U0_p_read1_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [0]),
        .Q(\SRL_SIG_reg[0]_26 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [1]),
        .Q(\SRL_SIG_reg[0]_26 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [2]),
        .Q(\SRL_SIG_reg[0]_26 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [3]),
        .Q(\SRL_SIG_reg[0]_26 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [4]),
        .Q(\SRL_SIG_reg[0]_26 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [5]),
        .Q(\SRL_SIG_reg[0]_26 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [6]),
        .Q(\SRL_SIG_reg[0]_26 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [7]),
        .Q(\SRL_SIG_reg[0]_26 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [8]),
        .Q(\SRL_SIG_reg[0]_26 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [9]),
        .Q(\SRL_SIG_reg[0]_26 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [0]),
        .Q(\SRL_SIG_reg[1]_27 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [1]),
        .Q(\SRL_SIG_reg[1]_27 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [2]),
        .Q(\SRL_SIG_reg[1]_27 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [3]),
        .Q(\SRL_SIG_reg[1]_27 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [4]),
        .Q(\SRL_SIG_reg[1]_27 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [5]),
        .Q(\SRL_SIG_reg[1]_27 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [6]),
        .Q(\SRL_SIG_reg[1]_27 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [7]),
        .Q(\SRL_SIG_reg[1]_27 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [8]),
        .Q(\SRL_SIG_reg[1]_27 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_26 [9]),
        .Q(\SRL_SIG_reg[1]_27 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_94
   (if_din,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_yuv2rgb_false_3_U0_p_read1_c49_write,
    mOutPtr,
    D,
    ap_clk);
  output [9:0]if_din;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  input [1:0]mOutPtr;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0]_32 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_33 ;
  wire ap_clk;
  wire [9:0]if_din;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_136[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [0]),
        .I1(\SRL_SIG_reg[0]_32 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_136[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [1]),
        .I1(\SRL_SIG_reg[0]_32 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_136[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [2]),
        .I1(\SRL_SIG_reg[0]_32 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_136[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [3]),
        .I1(\SRL_SIG_reg[0]_32 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_136[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [4]),
        .I1(\SRL_SIG_reg[0]_32 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_136[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [5]),
        .I1(\SRL_SIG_reg[0]_32 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_136[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [6]),
        .I1(\SRL_SIG_reg[0]_32 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_136[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [7]),
        .I1(\SRL_SIG_reg[0]_32 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_136[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [8]),
        .I1(\SRL_SIG_reg[0]_32 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerWidth_1_read_reg_136[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [9]),
        .I1(\SRL_SIG_reg[0]_32 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__14 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_32 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_32 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_32 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_32 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_32 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_32 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_32 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_32 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_32 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_32 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [0]),
        .Q(\SRL_SIG_reg[1]_33 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [1]),
        .Q(\SRL_SIG_reg[1]_33 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [2]),
        .Q(\SRL_SIG_reg[1]_33 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [3]),
        .Q(\SRL_SIG_reg[1]_33 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [4]),
        .Q(\SRL_SIG_reg[1]_33 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [5]),
        .Q(\SRL_SIG_reg[1]_33 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [6]),
        .Q(\SRL_SIG_reg[1]_33 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [7]),
        .Q(\SRL_SIG_reg[1]_33 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [8]),
        .Q(\SRL_SIG_reg[1]_33 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_32 [9]),
        .Q(\SRL_SIG_reg[1]_33 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_97
   (hwReg_layerHeight_1_dout,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write,
    mOutPtr,
    D,
    ap_clk);
  output [9:0]hwReg_layerHeight_1_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  input [1:0]mOutPtr;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0]_40 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_41 ;
  wire ap_clk;
  wire [9:0]hwReg_layerHeight_1_dout;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__17 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_40 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_40 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_40 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_40 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_40 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_40 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_40 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_40 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_40 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_40 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [0]),
        .Q(\SRL_SIG_reg[1]_41 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [1]),
        .Q(\SRL_SIG_reg[1]_41 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [2]),
        .Q(\SRL_SIG_reg[1]_41 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [3]),
        .Q(\SRL_SIG_reg[1]_41 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [4]),
        .Q(\SRL_SIG_reg[1]_41 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [5]),
        .Q(\SRL_SIG_reg[1]_41 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [6]),
        .Q(\SRL_SIG_reg[1]_41 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [7]),
        .Q(\SRL_SIG_reg[1]_41 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [8]),
        .Q(\SRL_SIG_reg[1]_41 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_40 [9]),
        .Q(\SRL_SIG_reg[1]_41 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerHeight_1_read_reg_379[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_41 [0]),
        .I1(\SRL_SIG_reg[0]_40 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(hwReg_layerHeight_1_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerHeight_1_read_reg_379[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_41 [1]),
        .I1(\SRL_SIG_reg[0]_40 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(hwReg_layerHeight_1_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerHeight_1_read_reg_379[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_41 [2]),
        .I1(\SRL_SIG_reg[0]_40 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(hwReg_layerHeight_1_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerHeight_1_read_reg_379[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_41 [3]),
        .I1(\SRL_SIG_reg[0]_40 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(hwReg_layerHeight_1_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerHeight_1_read_reg_379[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_41 [4]),
        .I1(\SRL_SIG_reg[0]_40 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(hwReg_layerHeight_1_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerHeight_1_read_reg_379[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_41 [5]),
        .I1(\SRL_SIG_reg[0]_40 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(hwReg_layerHeight_1_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerHeight_1_read_reg_379[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_41 [6]),
        .I1(\SRL_SIG_reg[0]_40 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(hwReg_layerHeight_1_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerHeight_1_read_reg_379[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_41 [7]),
        .I1(\SRL_SIG_reg[0]_40 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(hwReg_layerHeight_1_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerHeight_1_read_reg_379[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_41 [8]),
        .I1(\SRL_SIG_reg[0]_40 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(hwReg_layerHeight_1_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \hwReg_layerHeight_1_read_reg_379[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_41 [9]),
        .I1(\SRL_SIG_reg[0]_40 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(hwReg_layerHeight_1_dout[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d2_S_shiftReg_99
   (HwReg_layerHeight_1_dout,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read,
    mOutPtr,
    D,
    ap_clk);
  output [9:0]HwReg_layerHeight_1_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  input [1:0]mOutPtr;
  input [9:0]D;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]HwReg_layerHeight_1_dout;
  wire [9:0]\SRL_SIG_reg[0]_22 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [9:0]\SRL_SIG_reg[1]_23 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;
  wire v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [0]),
        .I1(\SRL_SIG_reg[0]_22 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [1]),
        .I1(\SRL_SIG_reg[0]_22 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [2]),
        .I1(\SRL_SIG_reg[0]_22 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [3]),
        .I1(\SRL_SIG_reg[0]_22 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [4]),
        .I1(\SRL_SIG_reg[0]_22 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [5]),
        .I1(\SRL_SIG_reg[0]_22 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [6]),
        .I1(\SRL_SIG_reg[0]_22 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [7]),
        .I1(\SRL_SIG_reg[0]_22 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [8]),
        .I1(\SRL_SIG_reg[0]_22 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \HwReg_layerHeight_1_read_reg_143[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [9]),
        .I1(\SRL_SIG_reg[0]_22 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__9 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_22 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_22 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_22 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_22 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_22 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_22 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_22 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_22 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_22 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_22 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [0]),
        .Q(\SRL_SIG_reg[1]_23 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [1]),
        .Q(\SRL_SIG_reg[1]_23 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [2]),
        .Q(\SRL_SIG_reg[1]_23 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [3]),
        .Q(\SRL_SIG_reg[1]_23 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [4]),
        .Q(\SRL_SIG_reg[1]_23 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [5]),
        .Q(\SRL_SIG_reg[1]_23 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [6]),
        .Q(\SRL_SIG_reg[1]_23 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [7]),
        .Q(\SRL_SIG_reg[1]_23 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [8]),
        .Q(\SRL_SIG_reg[1]_23 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [9]),
        .Q(\SRL_SIG_reg[1]_23 [9]),
        .R(1'b0));
endmodule

module design_1_v_mix_0_0_fifo_w10_d7_S
   (if_dout,
    HwReg_height_c46_full_n,
    HwReg_height_c46_empty_n,
    \height_reg_416_reg[9] ,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_rst_n,
    entry_proc_U0_ap_ready,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read);
  output [9:0]if_dout;
  output HwReg_height_c46_full_n;
  output HwReg_height_c46_empty_n;
  input [9:0]\height_reg_416_reg[9] ;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_rst_n;
  input entry_proc_U0_ap_ready;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  wire HwReg_height_c46_empty_n;
  wire HwReg_height_c46_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire entry_proc_U0_ap_ready;
  wire [9:0]\height_reg_416_reg[9] ;
  wire [9:0]if_dout;
  wire internal_empty_n;
  wire internal_empty_n_i_1__0_n_8;
  wire internal_full_n;
  wire internal_full_n_i_1__0_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__40_n_8 ;
  wire \mOutPtr[3]_i_1__0_n_8 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]p_1_out;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  design_1_v_mix_0_0_fifo_w10_d7_S_shiftReg_105 U_design_1_v_mix_0_0_fifo_w10_d7_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .\height_reg_416_reg[0] (HwReg_height_c46_full_n),
        .\height_reg_416_reg[9] (\height_reg_416_reg[9] ),
        .if_dout(if_dout));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(HwReg_height_c46_full_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_height_c46_empty_n),
        .I4(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__0_n_8));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_8),
        .Q(HwReg_height_c46_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_height_c46_empty_n),
        .I4(entry_proc_U0_ap_ready),
        .I5(HwReg_height_c46_full_n),
        .O(internal_full_n_i_1__0_n_8));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_8),
        .Q(HwReg_height_c46_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__40 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__40_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__0 
       (.I0(entry_proc_U0_ap_ready),
        .I1(HwReg_height_c46_full_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_height_c46_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__1 
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_height_c46_empty_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_height_c46_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_8 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_8 ),
        .D(\mOutPtr[1]_i_1__40_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_8 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_8 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d7_S" *) 
module design_1_v_mix_0_0_fifo_w10_d7_S_11
   (if_dout,
    HwReg_layerAlpha_1_c_full_n,
    HwReg_layerAlpha_1_c_empty_n,
    \d_read_reg_22_reg[8] ,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_rst_n,
    entry_proc_U0_ap_ready,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read);
  output [8:0]if_dout;
  output HwReg_layerAlpha_1_c_full_n;
  output HwReg_layerAlpha_1_c_empty_n;
  input [8:0]\d_read_reg_22_reg[8] ;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_rst_n;
  input entry_proc_U0_ap_ready;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  wire HwReg_layerAlpha_1_c_empty_n;
  wire HwReg_layerAlpha_1_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [8:0]\d_read_reg_22_reg[8] ;
  wire entry_proc_U0_ap_ready;
  wire [8:0]if_dout;
  wire internal_empty_n;
  wire internal_empty_n_i_1__5_n_8;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__35_n_8 ;
  wire \mOutPtr[3]_i_1__5_n_8 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]p_1_out;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  design_1_v_mix_0_0_fifo_w10_d7_S_shiftReg_103 U_design_1_v_mix_0_0_fifo_w10_d7_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[0] (HwReg_layerAlpha_1_c_full_n),
        .\d_read_reg_22_reg[8] (\d_read_reg_22_reg[8] ),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(if_dout));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(HwReg_layerAlpha_1_c_full_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_layerAlpha_1_c_empty_n),
        .I4(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__5_n_8));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_8),
        .Q(HwReg_layerAlpha_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_layerAlpha_1_c_empty_n),
        .I4(entry_proc_U0_ap_ready),
        .I5(HwReg_layerAlpha_1_c_full_n),
        .O(internal_full_n_i_1__5_n_8));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_8),
        .Q(HwReg_layerAlpha_1_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__35 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__35_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__5 
       (.I0(entry_proc_U0_ap_ready),
        .I1(HwReg_layerAlpha_1_c_full_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_layerAlpha_1_c_empty_n),
        .O(\mOutPtr[3]_i_1__5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__5 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__6 
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_layerAlpha_1_c_empty_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_layerAlpha_1_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_8 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_8 ),
        .D(\mOutPtr[1]_i_1__35_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_8 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_8 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d7_S" *) 
module design_1_v_mix_0_0_fifo_w10_d7_S_28
   (if_dout,
    HwReg_width_c42_full_n,
    HwReg_width_c42_empty_n,
    \width_reg_421_reg[9] ,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_rst_n,
    entry_proc_U0_ap_ready,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read);
  output [9:0]if_dout;
  output HwReg_width_c42_full_n;
  output HwReg_width_c42_empty_n;
  input [9:0]\width_reg_421_reg[9] ;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_rst_n;
  input entry_proc_U0_ap_ready;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  wire HwReg_width_c42_empty_n;
  wire HwReg_width_c42_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire entry_proc_U0_ap_ready;
  wire [9:0]if_dout;
  wire internal_empty_n;
  wire internal_empty_n_i_1_n_8;
  wire internal_full_n;
  wire internal_full_n_i_1_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__41_n_8 ;
  wire \mOutPtr[3]_i_1_n_8 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]p_1_out;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  wire [9:0]\width_reg_421_reg[9] ;

  design_1_v_mix_0_0_fifo_w10_d7_S_shiftReg U_design_1_v_mix_0_0_fifo_w10_d7_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(if_dout),
        .\width_reg_421_reg[0] (HwReg_width_c42_full_n),
        .\width_reg_421_reg[9] (\width_reg_421_reg[9] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(HwReg_width_c42_full_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_width_c42_empty_n),
        .I4(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_8),
        .Q(HwReg_width_c42_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_width_c42_empty_n),
        .I4(entry_proc_U0_ap_ready),
        .I5(HwReg_width_c42_full_n),
        .O(internal_full_n_i_1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_8),
        .Q(HwReg_width_c42_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__41 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__41_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1 
       (.I0(entry_proc_U0_ap_ready),
        .I1(HwReg_width_c42_full_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_width_c42_empty_n),
        .O(\mOutPtr[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__0 
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_width_c42_empty_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_width_c42_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_8 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_8 ),
        .D(\mOutPtr[1]_i_1__41_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_8 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_8 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[3]_0 ));
endmodule

module design_1_v_mix_0_0_fifo_w10_d7_S_shiftReg
   (if_dout,
    \width_reg_421_reg[0] ,
    entry_proc_U0_ap_ready,
    Q,
    \width_reg_421_reg[9] ,
    ap_clk);
  output [9:0]if_dout;
  input \width_reg_421_reg[0] ;
  input entry_proc_U0_ap_ready;
  input [3:0]Q;
  input [9:0]\width_reg_421_reg[9] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire entry_proc_U0_ap_ready;
  wire [9:0]if_dout;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \width_reg_421_reg[0] ;
  wire [9:0]\width_reg_421_reg[9] ;

  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\width_reg_421_reg[9] [0]),
        .Q(if_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1 
       (.I0(\width_reg_421_reg[0] ),
        .I1(entry_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\width_reg_421_reg[9] [1]),
        .Q(if_dout[1]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\width_reg_421_reg[9] [2]),
        .Q(if_dout[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\width_reg_421_reg[9] [3]),
        .Q(if_dout[3]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\width_reg_421_reg[9] [4]),
        .Q(if_dout[4]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\width_reg_421_reg[9] [5]),
        .Q(if_dout[5]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\width_reg_421_reg[9] [6]),
        .Q(if_dout[6]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\width_reg_421_reg[9] [7]),
        .Q(if_dout[7]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\width_reg_421_reg[9] [8]),
        .Q(if_dout[8]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\width_reg_421_reg[9] [9]),
        .Q(if_dout[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d7_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d7_S_shiftReg_103
   (if_dout,
    \d_read_reg_22_reg[0] ,
    entry_proc_U0_ap_ready,
    Q,
    \d_read_reg_22_reg[8] ,
    ap_clk);
  output [8:0]if_dout;
  input \d_read_reg_22_reg[0] ;
  input entry_proc_U0_ap_ready;
  input [3:0]Q;
  input [8:0]\d_read_reg_22_reg[8] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \d_read_reg_22_reg[0] ;
  wire [8:0]\d_read_reg_22_reg[8] ;
  wire entry_proc_U0_ap_ready;
  wire [8:0]if_dout;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\d_read_reg_22_reg[8] [0]),
        .Q(if_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__5 
       (.I0(\d_read_reg_22_reg[0] ),
        .I1(entry_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__5 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__5 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__5 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\d_read_reg_22_reg[8] [1]),
        .Q(if_dout[1]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\d_read_reg_22_reg[8] [2]),
        .Q(if_dout[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\d_read_reg_22_reg[8] [3]),
        .Q(if_dout[3]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\d_read_reg_22_reg[8] [4]),
        .Q(if_dout[4]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\d_read_reg_22_reg[8] [5]),
        .Q(if_dout[5]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\d_read_reg_22_reg[8] [6]),
        .Q(if_dout[6]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\d_read_reg_22_reg[8] [7]),
        .Q(if_dout[7]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\d_read_reg_22_reg[8] [8]),
        .Q(if_dout[8]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w10_d7_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w10_d7_S_shiftReg_105
   (if_dout,
    \height_reg_416_reg[0] ,
    entry_proc_U0_ap_ready,
    Q,
    \height_reg_416_reg[9] ,
    ap_clk);
  output [9:0]if_dout;
  input \height_reg_416_reg[0] ;
  input entry_proc_U0_ap_ready;
  input [3:0]Q;
  input [9:0]\height_reg_416_reg[9] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire entry_proc_U0_ap_ready;
  wire \height_reg_416_reg[0] ;
  wire [9:0]\height_reg_416_reg[9] ;
  wire [9:0]if_dout;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\height_reg_416_reg[9] [0]),
        .Q(if_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__0 
       (.I0(\height_reg_416_reg[0] ),
        .I1(entry_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\height_reg_416_reg[9] [1]),
        .Q(if_dout[1]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\height_reg_416_reg[9] [2]),
        .Q(if_dout[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\height_reg_416_reg[9] [3]),
        .Q(if_dout[3]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\height_reg_416_reg[9] [4]),
        .Q(if_dout[4]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\height_reg_416_reg[9] [5]),
        .Q(if_dout[5]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\height_reg_416_reg[9] [6]),
        .Q(if_dout[6]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\height_reg_416_reg[9] [7]),
        .Q(if_dout[7]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\height_reg_416_reg[9] [8]),
        .Q(if_dout[8]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\height_reg_416_reg[9] [9]),
        .Q(if_dout[9]));
endmodule

module design_1_v_mix_0_0_fifo_w16_d2_S
   (HwReg_layerHeight_1_c58_empty_n,
    HwReg_layerHeight_1_c58_full_n,
    internal_full_n_reg_0,
    D,
    internal_empty_n_reg_0,
    ap_clk,
    p_read1_c_full_n,
    p_read1_c52_full_n,
    HwReg_layerWidth_1_c57_full_n,
    ap_rst_n,
    internal_empty_n_reg_1,
    v_mix_upsample_alpha_false_U0_p_read1_read,
    internal_full_n_reg_1,
    mOutPtr110_out,
    \SRL_SIG_reg[1][0] ,
    v_mix_upsample_alpha_false_U0_ap_start,
    p_read1_c_empty_n,
    HwReg_layerWidth_1_c53_empty_n,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][9] );
  output HwReg_layerHeight_1_c58_empty_n;
  output HwReg_layerHeight_1_c58_full_n;
  output internal_full_n_reg_0;
  output [9:0]D;
  output internal_empty_n_reg_0;
  input ap_clk;
  input p_read1_c_full_n;
  input p_read1_c52_full_n;
  input HwReg_layerWidth_1_c57_full_n;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input v_mix_upsample_alpha_false_U0_p_read1_read;
  input internal_full_n_reg_1;
  input mOutPtr110_out;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input v_mix_upsample_alpha_false_U0_ap_start;
  input p_read1_c_empty_n;
  input HwReg_layerWidth_1_c53_empty_n;
  input \mOutPtr_reg[1]_0 ;
  input [9:0]\SRL_SIG_reg[0][9] ;

  wire [9:0]D;
  wire HwReg_layerHeight_1_c58_empty_n;
  wire HwReg_layerHeight_1_c58_full_n;
  wire HwReg_layerWidth_1_c53_empty_n;
  wire HwReg_layerWidth_1_c57_full_n;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__17_n_8;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__17_n_8;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__17_n_8 ;
  wire \mOutPtr[1]_i_1__6_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire p_read1_c52_full_n;
  wire p_read1_c_empty_n;
  wire p_read1_c_full_n;
  wire v_mix_upsample_alpha_false_U0_ap_start;
  wire v_mix_upsample_alpha_false_U0_p_read1_read;

  design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg_102 U_design_1_v_mix_0_0_fifo_w16_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerHeight_1_c58_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_2__7 
       (.I0(HwReg_layerHeight_1_c58_empty_n),
        .I1(v_mix_upsample_alpha_false_U0_ap_start),
        .I2(p_read1_c_empty_n),
        .I3(HwReg_layerWidth_1_c53_empty_n),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(HwReg_layerHeight_1_c58_full_n),
        .I1(p_read1_c_full_n),
        .I2(p_read1_c52_full_n),
        .I3(HwReg_layerWidth_1_c57_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(HwReg_layerHeight_1_c58_empty_n),
        .I3(v_mix_upsample_alpha_false_U0_p_read1_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__17_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_8),
        .Q(HwReg_layerHeight_1_c58_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n_reg_1),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_layerHeight_1_c58_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__17_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_8),
        .Q(HwReg_layerHeight_1_c58_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__17 
       (.I0(HwReg_layerHeight_1_c58_empty_n),
        .I1(v_mix_upsample_alpha_false_U0_p_read1_read),
        .I2(HwReg_layerHeight_1_c58_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__17_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr[0]),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(HwReg_layerHeight_1_c58_full_n),
        .I3(v_mix_upsample_alpha_false_U0_p_read1_read),
        .I4(HwReg_layerHeight_1_c58_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__6_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w16_d2_S" *) 
module design_1_v_mix_0_0_fifo_w16_d2_S_15
   (HwReg_layerHeight_1_c62_empty_n,
    HwReg_layerHeight_1_c62_full_n,
    HwReg_layerHeight_1_dout,
    ap_clk,
    v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][9] );
  output HwReg_layerHeight_1_c62_empty_n;
  output HwReg_layerHeight_1_c62_full_n;
  output [9:0]HwReg_layerHeight_1_dout;
  input ap_clk;
  input v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [9:0]\SRL_SIG_reg[0][9] ;

  wire HwReg_layerHeight_1_c62_empty_n;
  wire HwReg_layerHeight_1_c62_full_n;
  wire [9:0]HwReg_layerHeight_1_dout;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__18_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__18_n_8;
  wire internal_full_n_i_2__21_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__18_n_8 ;
  wire \mOutPtr[1]_i_1__7_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;

  design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg_98 U_design_1_v_mix_0_0_fifo_w16_d2_S_ram
       (.HwReg_layerHeight_1_dout(HwReg_layerHeight_1_dout),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerHeight_1_c62_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_layerHeight_1_c62_empty_n),
        .I3(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__18_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_8),
        .Q(HwReg_layerHeight_1_c62_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__18
       (.I0(internal_full_n_i_2__21_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_layerHeight_1_c62_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__18_n_8));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__21
       (.I0(HwReg_layerHeight_1_c62_empty_n),
        .I1(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I2(HwReg_layerHeight_1_c62_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__21_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__5
       (.I0(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I1(HwReg_layerHeight_1_c62_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(HwReg_layerHeight_1_c62_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_8),
        .Q(HwReg_layerHeight_1_c62_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__18 
       (.I0(HwReg_layerHeight_1_c62_empty_n),
        .I1(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I2(HwReg_layerHeight_1_c62_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__18_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(HwReg_layerHeight_1_c62_full_n),
        .I3(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I4(HwReg_layerHeight_1_c62_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__7_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w16_d2_S" *) 
module design_1_v_mix_0_0_fifo_w16_d2_S_19
   (HwReg_layerWidth_1_c53_empty_n,
    HwReg_layerWidth_1_c53_full_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_upsample_alpha_false_U0_p_read1_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    \SRL_SIG_reg[1][0] ,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][9] );
  output HwReg_layerWidth_1_c53_empty_n;
  output HwReg_layerWidth_1_c53_full_n;
  output [9:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_upsample_alpha_false_U0_p_read1_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input \mOutPtr_reg[1]_0 ;
  input [9:0]\SRL_SIG_reg[0][9] ;

  wire [9:0]D;
  wire HwReg_layerWidth_1_c53_empty_n;
  wire HwReg_layerWidth_1_c53_full_n;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__15_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__15_n_8;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__15_n_8 ;
  wire \mOutPtr[1]_i_1__4_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire v_mix_upsample_alpha_false_U0_p_read1_read;

  design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg_95 U_design_1_v_mix_0_0_fifo_w16_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerWidth_1_c53_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(HwReg_layerWidth_1_c53_empty_n),
        .I3(v_mix_upsample_alpha_false_U0_p_read1_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__15_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_8),
        .Q(HwReg_layerWidth_1_c53_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_layerWidth_1_c53_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__15_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_8),
        .Q(HwReg_layerWidth_1_c53_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__15 
       (.I0(HwReg_layerWidth_1_c53_empty_n),
        .I1(v_mix_upsample_alpha_false_U0_p_read1_read),
        .I2(HwReg_layerWidth_1_c53_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__15_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(HwReg_layerWidth_1_c53_full_n),
        .I3(v_mix_upsample_alpha_false_U0_p_read1_read),
        .I4(HwReg_layerWidth_1_c53_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__4_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w16_d2_S" *) 
module design_1_v_mix_0_0_fifo_w16_d2_S_23
   (HwReg_layerWidth_1_c57_full_n,
    D,
    internal_empty_n_reg_0,
    ap_clk,
    v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n,
    internal_empty_n_reg_1,
    p_read1_c52_empty_n,
    p_read1_c51_full_n,
    HwReg_layerWidth_1_c56_full_n,
    HwReg_layerHeight_1_c61_full_n,
    HwReg_layerHeight_1_c62_empty_n,
    v_mix_420_to_422_false_1_U0_ap_start,
    start_for_v_mix_422_to_444_false_2_U0_full_n,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][9] );
  output HwReg_layerWidth_1_c57_full_n;
  output [9:0]D;
  output internal_empty_n_reg_0;
  input ap_clk;
  input v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input p_read1_c52_empty_n;
  input p_read1_c51_full_n;
  input HwReg_layerWidth_1_c56_full_n;
  input HwReg_layerHeight_1_c61_full_n;
  input HwReg_layerHeight_1_c62_empty_n;
  input v_mix_420_to_422_false_1_U0_ap_start;
  input start_for_v_mix_422_to_444_false_2_U0_full_n;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input [9:0]\SRL_SIG_reg[0][9] ;

  wire [9:0]D;
  wire HwReg_layerHeight_1_c61_full_n;
  wire HwReg_layerHeight_1_c62_empty_n;
  wire HwReg_layerWidth_1_c56_full_n;
  wire HwReg_layerWidth_1_c57_empty_n;
  wire HwReg_layerWidth_1_c57_full_n;
  wire [9:0]\SRL_SIG_reg[0][9] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm[1]_i_4_n_8 ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__16_n_8;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__16_n_8;
  wire internal_full_n_i_2__19_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__16_n_8 ;
  wire \mOutPtr[1]_i_1__5_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_read1_c51_full_n;
  wire p_read1_c52_empty_n;
  wire start_for_v_mix_422_to_444_false_2_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  wire v_mix_420_to_422_false_1_U0_ap_start;

  design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg U_design_1_v_mix_0_0_fifo_w16_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .\SRL_SIG_reg[1][0]_0 (HwReg_layerWidth_1_c57_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(\ap_CS_fsm[1]_i_4_n_8 ),
        .I1(p_read1_c52_empty_n),
        .I2(p_read1_c51_full_n),
        .I3(HwReg_layerWidth_1_c56_full_n),
        .I4(HwReg_layerHeight_1_c61_full_n),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(HwReg_layerWidth_1_c57_empty_n),
        .I1(HwReg_layerHeight_1_c62_empty_n),
        .I2(v_mix_420_to_422_false_1_U0_ap_start),
        .I3(start_for_v_mix_422_to_444_false_2_U0_full_n),
        .I4(start_once_reg),
        .O(\ap_CS_fsm[1]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(HwReg_layerWidth_1_c57_empty_n),
        .I3(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__16_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_8),
        .Q(HwReg_layerWidth_1_c57_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n_i_2__19_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(HwReg_layerWidth_1_c57_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__16_n_8));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__19
       (.I0(HwReg_layerWidth_1_c57_empty_n),
        .I1(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I2(HwReg_layerWidth_1_c57_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__19_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__3
       (.I0(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I1(HwReg_layerWidth_1_c57_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(HwReg_layerWidth_1_c57_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_8),
        .Q(HwReg_layerWidth_1_c57_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__16 
       (.I0(HwReg_layerWidth_1_c57_empty_n),
        .I1(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I2(HwReg_layerWidth_1_c57_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__16_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(HwReg_layerWidth_1_c57_full_n),
        .I3(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I4(HwReg_layerWidth_1_c57_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__5_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

module design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    mOutPtr,
    \SRL_SIG_reg[0][9]_0 ,
    ap_clk);
  output [9:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input [1:0]mOutPtr;
  input [9:0]\SRL_SIG_reg[0][9]_0 ;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:0]\SRL_SIG_reg[0]_12 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire [9:0]\SRL_SIG_reg[1]_13 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__4 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [0]),
        .Q(\SRL_SIG_reg[0]_12 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [1]),
        .Q(\SRL_SIG_reg[0]_12 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [2]),
        .Q(\SRL_SIG_reg[0]_12 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [3]),
        .Q(\SRL_SIG_reg[0]_12 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [4]),
        .Q(\SRL_SIG_reg[0]_12 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [5]),
        .Q(\SRL_SIG_reg[0]_12 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [6]),
        .Q(\SRL_SIG_reg[0]_12 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [7]),
        .Q(\SRL_SIG_reg[0]_12 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [8]),
        .Q(\SRL_SIG_reg[0]_12 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [9]),
        .Q(\SRL_SIG_reg[0]_12 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [0]),
        .Q(\SRL_SIG_reg[1]_13 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [1]),
        .Q(\SRL_SIG_reg[1]_13 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [2]),
        .Q(\SRL_SIG_reg[1]_13 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [3]),
        .Q(\SRL_SIG_reg[1]_13 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [4]),
        .Q(\SRL_SIG_reg[1]_13 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [5]),
        .Q(\SRL_SIG_reg[1]_13 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [6]),
        .Q(\SRL_SIG_reg[1]_13 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [7]),
        .Q(\SRL_SIG_reg[1]_13 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [8]),
        .Q(\SRL_SIG_reg[1]_13 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [9]),
        .Q(\SRL_SIG_reg[1]_13 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_69_reg_156[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [0]),
        .I1(\SRL_SIG_reg[0]_12 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_69_reg_156[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [1]),
        .I1(\SRL_SIG_reg[0]_12 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_69_reg_156[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [2]),
        .I1(\SRL_SIG_reg[0]_12 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_69_reg_156[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [3]),
        .I1(\SRL_SIG_reg[0]_12 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_69_reg_156[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [4]),
        .I1(\SRL_SIG_reg[0]_12 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_69_reg_156[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [5]),
        .I1(\SRL_SIG_reg[0]_12 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_69_reg_156[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [6]),
        .I1(\SRL_SIG_reg[0]_12 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_69_reg_156[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [7]),
        .I1(\SRL_SIG_reg[0]_12 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_69_reg_156[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [8]),
        .I1(\SRL_SIG_reg[0]_12 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_69_reg_156[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [9]),
        .I1(\SRL_SIG_reg[0]_12 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg_102
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    mOutPtr,
    \SRL_SIG_reg[0][9]_0 ,
    ap_clk);
  output [9:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input [1:0]mOutPtr;
  input [9:0]\SRL_SIG_reg[0][9]_0 ;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:0]\SRL_SIG_reg[0]_14 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire [9:0]\SRL_SIG_reg[1]_15 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__5 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [0]),
        .Q(\SRL_SIG_reg[0]_14 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [1]),
        .Q(\SRL_SIG_reg[0]_14 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [2]),
        .Q(\SRL_SIG_reg[0]_14 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [3]),
        .Q(\SRL_SIG_reg[0]_14 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [4]),
        .Q(\SRL_SIG_reg[0]_14 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [5]),
        .Q(\SRL_SIG_reg[0]_14 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [6]),
        .Q(\SRL_SIG_reg[0]_14 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [7]),
        .Q(\SRL_SIG_reg[0]_14 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [8]),
        .Q(\SRL_SIG_reg[0]_14 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [9]),
        .Q(\SRL_SIG_reg[0]_14 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [0]),
        .Q(\SRL_SIG_reg[1]_15 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [1]),
        .Q(\SRL_SIG_reg[1]_15 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [2]),
        .Q(\SRL_SIG_reg[1]_15 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [3]),
        .Q(\SRL_SIG_reg[1]_15 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [4]),
        .Q(\SRL_SIG_reg[1]_15 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [5]),
        .Q(\SRL_SIG_reg[1]_15 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [6]),
        .Q(\SRL_SIG_reg[1]_15 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [7]),
        .Q(\SRL_SIG_reg[1]_15 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [8]),
        .Q(\SRL_SIG_reg[1]_15 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [9]),
        .Q(\SRL_SIG_reg[1]_15 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_66_reg_126[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [0]),
        .I1(\SRL_SIG_reg[0]_14 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_66_reg_126[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [1]),
        .I1(\SRL_SIG_reg[0]_14 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_66_reg_126[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [2]),
        .I1(\SRL_SIG_reg[0]_14 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_66_reg_126[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [3]),
        .I1(\SRL_SIG_reg[0]_14 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_66_reg_126[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [4]),
        .I1(\SRL_SIG_reg[0]_14 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_66_reg_126[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [5]),
        .I1(\SRL_SIG_reg[0]_14 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_66_reg_126[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [6]),
        .I1(\SRL_SIG_reg[0]_14 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_66_reg_126[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [7]),
        .I1(\SRL_SIG_reg[0]_14 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_66_reg_126[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [8]),
        .I1(\SRL_SIG_reg[0]_14 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_66_reg_126[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [9]),
        .I1(\SRL_SIG_reg[0]_14 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg_95
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    mOutPtr,
    \SRL_SIG_reg[0][9]_0 ,
    ap_clk);
  output [9:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input [1:0]mOutPtr;
  input [9:0]\SRL_SIG_reg[0][9]_0 ;
  input ap_clk;

  wire [9:0]D;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:0]\SRL_SIG_reg[0]_10 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire [9:0]\SRL_SIG_reg[1]_11 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [0]),
        .Q(\SRL_SIG_reg[0]_10 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [1]),
        .Q(\SRL_SIG_reg[0]_10 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [2]),
        .Q(\SRL_SIG_reg[0]_10 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [3]),
        .Q(\SRL_SIG_reg[0]_10 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [4]),
        .Q(\SRL_SIG_reg[0]_10 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [5]),
        .Q(\SRL_SIG_reg[0]_10 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [6]),
        .Q(\SRL_SIG_reg[0]_10 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [7]),
        .Q(\SRL_SIG_reg[0]_10 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [8]),
        .Q(\SRL_SIG_reg[0]_10 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [9]),
        .Q(\SRL_SIG_reg[0]_10 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [0]),
        .Q(\SRL_SIG_reg[1]_11 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [1]),
        .Q(\SRL_SIG_reg[1]_11 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [2]),
        .Q(\SRL_SIG_reg[1]_11 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [3]),
        .Q(\SRL_SIG_reg[1]_11 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [4]),
        .Q(\SRL_SIG_reg[1]_11 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [5]),
        .Q(\SRL_SIG_reg[1]_11 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [6]),
        .Q(\SRL_SIG_reg[1]_11 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [7]),
        .Q(\SRL_SIG_reg[1]_11 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [8]),
        .Q(\SRL_SIG_reg[1]_11 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [9]),
        .Q(\SRL_SIG_reg[1]_11 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_121[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [0]),
        .I1(\SRL_SIG_reg[0]_10 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_121[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [1]),
        .I1(\SRL_SIG_reg[0]_10 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_121[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [2]),
        .I1(\SRL_SIG_reg[0]_10 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_121[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [3]),
        .I1(\SRL_SIG_reg[0]_10 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_121[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [4]),
        .I1(\SRL_SIG_reg[0]_10 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_121[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [5]),
        .I1(\SRL_SIG_reg[0]_10 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_121[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [6]),
        .I1(\SRL_SIG_reg[0]_10 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_121[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [7]),
        .I1(\SRL_SIG_reg[0]_10 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_121[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [8]),
        .I1(\SRL_SIG_reg[0]_10 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_121[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 [9]),
        .I1(\SRL_SIG_reg[0]_10 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w16_d2_S_shiftReg_98
   (HwReg_layerHeight_1_dout,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    mOutPtr,
    \SRL_SIG_reg[0][9]_0 ,
    ap_clk);
  output [9:0]HwReg_layerHeight_1_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input [1:0]mOutPtr;
  input [9:0]\SRL_SIG_reg[0][9]_0 ;
  input ap_clk;

  wire [9:0]HwReg_layerHeight_1_dout;
  wire [9:0]\SRL_SIG_reg[0][9]_0 ;
  wire [9:0]\SRL_SIG_reg[0]_16 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire [9:0]\SRL_SIG_reg[1]_17 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][9]_i_1__6 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [0]),
        .Q(\SRL_SIG_reg[0]_16 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [1]),
        .Q(\SRL_SIG_reg[0]_16 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [2]),
        .Q(\SRL_SIG_reg[0]_16 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [3]),
        .Q(\SRL_SIG_reg[0]_16 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [4]),
        .Q(\SRL_SIG_reg[0]_16 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [5]),
        .Q(\SRL_SIG_reg[0]_16 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [6]),
        .Q(\SRL_SIG_reg[0]_16 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [7]),
        .Q(\SRL_SIG_reg[0]_16 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [8]),
        .Q(\SRL_SIG_reg[0]_16 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][9]_0 [9]),
        .Q(\SRL_SIG_reg[0]_16 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [0]),
        .Q(\SRL_SIG_reg[1]_17 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [1]),
        .Q(\SRL_SIG_reg[1]_17 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [2]),
        .Q(\SRL_SIG_reg[1]_17 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [3]),
        .Q(\SRL_SIG_reg[1]_17 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [4]),
        .Q(\SRL_SIG_reg[1]_17 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [5]),
        .Q(\SRL_SIG_reg[1]_17 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [6]),
        .Q(\SRL_SIG_reg[1]_17 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [7]),
        .Q(\SRL_SIG_reg[1]_17 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [8]),
        .Q(\SRL_SIG_reg[1]_17 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [9]),
        .Q(\SRL_SIG_reg[1]_17 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_151[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [0]),
        .I1(\SRL_SIG_reg[0]_16 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_151[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [1]),
        .I1(\SRL_SIG_reg[0]_16 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_151[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [2]),
        .I1(\SRL_SIG_reg[0]_16 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_151[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [3]),
        .I1(\SRL_SIG_reg[0]_16 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_151[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [4]),
        .I1(\SRL_SIG_reg[0]_16 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_151[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [5]),
        .I1(\SRL_SIG_reg[0]_16 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_151[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [6]),
        .I1(\SRL_SIG_reg[0]_16 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_151[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [7]),
        .I1(\SRL_SIG_reg[0]_16 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_151[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [8]),
        .I1(\SRL_SIG_reg[0]_16 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_151[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [9]),
        .I1(\SRL_SIG_reg[0]_16 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(HwReg_layerHeight_1_dout[9]));
endmodule

module design_1_v_mix_0_0_fifo_w16_d7_S
   (internal_full_n_reg_0,
    start_once_reg_reg,
    if_dout,
    HwReg_layerStartX_1_c_empty_n,
    HwReg_background_U_G_c_full_n,
    HwReg_background_V_B_c_full_n,
    HwReg_height_c46_full_n,
    HwReg_background_Y_R_c_full_n,
    HwReg_layerStartY_1_c_full_n,
    HwReg_layerEnable_c_full_n,
    HwReg_layerAlpha_1_c_full_n,
    HwReg_width_c42_full_n,
    HwReg_layerScaleFactor_1_c_full_n,
    start_once_reg,
    start_for_v_mix_core_alpha_true_true_U0_full_n,
    start_once_reg_reg_0,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg,
    \layerStartX_reg_395_reg[15] ,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_rst_n,
    entry_proc_U0_ap_ready,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read);
  output internal_full_n_reg_0;
  output start_once_reg_reg;
  output [15:0]if_dout;
  output HwReg_layerStartX_1_c_empty_n;
  input HwReg_background_U_G_c_full_n;
  input HwReg_background_V_B_c_full_n;
  input HwReg_height_c46_full_n;
  input HwReg_background_Y_R_c_full_n;
  input HwReg_layerStartY_1_c_full_n;
  input HwReg_layerEnable_c_full_n;
  input HwReg_layerAlpha_1_c_full_n;
  input HwReg_width_c42_full_n;
  input HwReg_layerScaleFactor_1_c_full_n;
  input start_once_reg;
  input start_for_v_mix_core_alpha_true_true_U0_full_n;
  input start_once_reg_reg_0;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  input [15:0]\layerStartX_reg_395_reg[15] ;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_rst_n;
  input entry_proc_U0_ap_ready;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  wire HwReg_background_U_G_c_full_n;
  wire HwReg_background_V_B_c_full_n;
  wire HwReg_background_Y_R_c_full_n;
  wire HwReg_height_c46_full_n;
  wire HwReg_layerAlpha_1_c_full_n;
  wire HwReg_layerEnable_c_full_n;
  wire HwReg_layerScaleFactor_1_c_full_n;
  wire HwReg_layerStartX_1_c_empty_n;
  wire HwReg_layerStartX_1_c_full_n;
  wire HwReg_layerStartY_1_c_full_n;
  wire HwReg_width_c42_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire entry_proc_U0_ap_ready;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  wire [15:0]if_dout;
  wire internal_empty_n;
  wire internal_empty_n_i_1__6_n_8;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_8;
  wire internal_full_n_reg_0;
  wire [15:0]\layerStartX_reg_395_reg[15] ;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__34_n_8 ;
  wire \mOutPtr[3]_i_1__6_n_8 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]p_1_out;
  wire start_for_v_mix_core_alpha_true_true_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_3_n_8;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  design_1_v_mix_0_0_fifo_w16_d7_S_shiftReg_96 U_design_1_v_mix_0_0_fifo_w16_d7_S_ram
       (.HwReg_layerStartX_1_c_full_n(HwReg_layerStartX_1_c_full_n),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(if_dout),
        .\layerStartX_reg_395_reg[15] (\layerStartX_reg_395_reg[15] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(HwReg_layerStartX_1_c_full_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_layerStartX_1_c_empty_n),
        .I4(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__6_n_8));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_8),
        .Q(HwReg_layerStartX_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_layerStartX_1_c_empty_n),
        .I4(entry_proc_U0_ap_ready),
        .I5(HwReg_layerStartX_1_c_full_n),
        .O(internal_full_n_i_1__6_n_8));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__6
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_8),
        .Q(HwReg_layerStartX_1_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__34 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__34_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__6 
       (.I0(entry_proc_U0_ap_ready),
        .I1(HwReg_layerStartX_1_c_full_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_layerStartX_1_c_empty_n),
        .O(\mOutPtr[3]_i_1__6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__6 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__7 
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_layerStartX_1_c_empty_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_layerStartX_1_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_8 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_8 ),
        .D(\mOutPtr[1]_i_1__34_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_8 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_8 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hCCA8CCCC)) 
    start_once_reg_i_1
       (.I0(internal_full_n_reg_0),
        .I1(start_once_reg),
        .I2(start_for_v_mix_core_alpha_true_true_U0_full_n),
        .I3(start_once_reg_reg_0),
        .I4(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .O(start_once_reg_reg));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    start_once_reg_i_2
       (.I0(start_once_reg_i_3_n_8),
        .I1(HwReg_background_U_G_c_full_n),
        .I2(HwReg_background_V_B_c_full_n),
        .I3(HwReg_height_c46_full_n),
        .I4(HwReg_background_Y_R_c_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    start_once_reg_i_3
       (.I0(HwReg_layerStartX_1_c_full_n),
        .I1(HwReg_layerStartY_1_c_full_n),
        .I2(HwReg_layerEnable_c_full_n),
        .I3(HwReg_layerAlpha_1_c_full_n),
        .I4(HwReg_width_c42_full_n),
        .I5(HwReg_layerScaleFactor_1_c_full_n),
        .O(start_once_reg_i_3_n_8));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w16_d7_S" *) 
module design_1_v_mix_0_0_fifo_w16_d7_S_18
   (internal_empty_n_reg_0,
    if_dout,
    HwReg_layerStartY_1_c_full_n,
    HwReg_layerHeight_1_c_empty_n,
    HwReg_background_Y_R_c_empty_n,
    HwReg_background_V_B_c_empty_n,
    \layerStartY_reg_389_reg[15] ,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_rst_n,
    entry_proc_U0_ap_ready,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read);
  output internal_empty_n_reg_0;
  output [15:0]if_dout;
  output HwReg_layerStartY_1_c_full_n;
  input HwReg_layerHeight_1_c_empty_n;
  input HwReg_background_Y_R_c_empty_n;
  input HwReg_background_V_B_c_empty_n;
  input [15:0]\layerStartY_reg_389_reg[15] ;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_rst_n;
  input entry_proc_U0_ap_ready;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  wire HwReg_background_V_B_c_empty_n;
  wire HwReg_background_Y_R_c_empty_n;
  wire HwReg_layerHeight_1_c_empty_n;
  wire HwReg_layerStartY_1_c_empty_n;
  wire HwReg_layerStartY_1_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire entry_proc_U0_ap_ready;
  wire [15:0]if_dout;
  wire internal_empty_n;
  wire internal_empty_n_i_1__7_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_8;
  wire [15:0]\layerStartY_reg_389_reg[15] ;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__33_n_8 ;
  wire \mOutPtr[3]_i_1__7_n_8 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]p_1_out;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  design_1_v_mix_0_0_fifo_w16_d7_S_shiftReg U_design_1_v_mix_0_0_fifo_w16_d7_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(if_dout),
        .\layerStartY_reg_389_reg[0] (HwReg_layerStartY_1_c_full_n),
        .\layerStartY_reg_389_reg[15] (\layerStartY_reg_389_reg[15] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[1]_i_4__2 
       (.I0(HwReg_layerStartY_1_c_empty_n),
        .I1(HwReg_layerHeight_1_c_empty_n),
        .I2(HwReg_background_Y_R_c_empty_n),
        .I3(HwReg_background_V_B_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(HwReg_layerStartY_1_c_full_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_layerStartY_1_c_empty_n),
        .I4(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_8),
        .Q(HwReg_layerStartY_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_layerStartY_1_c_empty_n),
        .I4(entry_proc_U0_ap_ready),
        .I5(HwReg_layerStartY_1_c_full_n),
        .O(internal_full_n_i_1__7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__7
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_8),
        .Q(HwReg_layerStartY_1_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__33 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__33_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__7 
       (.I0(entry_proc_U0_ap_ready),
        .I1(HwReg_layerStartY_1_c_full_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_layerStartY_1_c_empty_n),
        .O(\mOutPtr[3]_i_1__7_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__7 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__8 
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_layerStartY_1_c_empty_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_layerStartY_1_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_8 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_8 ),
        .D(\mOutPtr[1]_i_1__33_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_8 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_8 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[3]_0 ));
endmodule

module design_1_v_mix_0_0_fifo_w16_d7_S_shiftReg
   (if_dout,
    \layerStartY_reg_389_reg[0] ,
    entry_proc_U0_ap_ready,
    Q,
    \layerStartY_reg_389_reg[15] ,
    ap_clk);
  output [15:0]if_dout;
  input \layerStartY_reg_389_reg[0] ;
  input entry_proc_U0_ap_ready;
  input [3:0]Q;
  input [15:0]\layerStartY_reg_389_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire entry_proc_U0_ap_ready;
  wire [15:0]if_dout;
  wire \layerStartY_reg_389_reg[0] ;
  wire [15:0]\layerStartY_reg_389_reg[15] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [0]),
        .Q(if_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__7 
       (.I0(\layerStartY_reg_389_reg[0] ),
        .I1(entry_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__7 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__7 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [10]),
        .Q(if_dout[10]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [11]),
        .Q(if_dout[11]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [12]),
        .Q(if_dout[12]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [13]),
        .Q(if_dout[13]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [14]),
        .Q(if_dout[14]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [15]),
        .Q(if_dout[15]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [1]),
        .Q(if_dout[1]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [2]),
        .Q(if_dout[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [3]),
        .Q(if_dout[3]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [4]),
        .Q(if_dout[4]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [5]),
        .Q(if_dout[5]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [6]),
        .Q(if_dout[6]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [7]),
        .Q(if_dout[7]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [8]),
        .Q(if_dout[8]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartY_reg_389_reg[15] [9]),
        .Q(if_dout[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w16_d7_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w16_d7_S_shiftReg_96
   (if_dout,
    HwReg_layerStartX_1_c_full_n,
    entry_proc_U0_ap_ready,
    Q,
    \layerStartX_reg_395_reg[15] ,
    ap_clk);
  output [15:0]if_dout;
  input HwReg_layerStartX_1_c_full_n;
  input entry_proc_U0_ap_ready;
  input [3:0]Q;
  input [15:0]\layerStartX_reg_395_reg[15] ;
  input ap_clk;

  wire HwReg_layerStartX_1_c_full_n;
  wire [3:0]Q;
  wire ap_clk;
  wire entry_proc_U0_ap_ready;
  wire [15:0]if_dout;
  wire [15:0]\layerStartX_reg_395_reg[15] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [0]),
        .Q(if_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__6 
       (.I0(HwReg_layerStartX_1_c_full_n),
        .I1(entry_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__6 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__6 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__6 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [10]),
        .Q(if_dout[10]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [11]),
        .Q(if_dout[11]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [12]),
        .Q(if_dout[12]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [13]),
        .Q(if_dout[13]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [14]),
        .Q(if_dout[14]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [15]),
        .Q(if_dout[15]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [1]),
        .Q(if_dout[1]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [2]),
        .Q(if_dout[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [3]),
        .Q(if_dout[3]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [4]),
        .Q(if_dout[4]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [5]),
        .Q(if_dout[5]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [6]),
        .Q(if_dout[6]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [7]),
        .Q(if_dout[7]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [8]),
        .Q(if_dout[8]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\layerStartX_reg_395_reg[15] [9]),
        .Q(if_dout[9]));
endmodule

module design_1_v_mix_0_0_fifo_w1_d2_S
   (\SRL_SIG_reg[0][0] ,
    p_read1_c49_empty_n,
    p_read1_c49_full_n,
    p_read1_c49_dout,
    SR,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    v_mix_yuv2rgb_false_3_U0_p_read1_c49_write,
    v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write,
    ap_rst_n,
    internal_empty_n_reg_0,
    Q,
    \y_fu_60_reg[9] ,
    \mOutPtr_reg[0]_0 );
  output \SRL_SIG_reg[0][0] ;
  output p_read1_c49_empty_n;
  output p_read1_c49_full_n;
  output p_read1_c49_dout;
  output [0:0]SR;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  input v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]Q;
  input \y_fu_60_reg[9] ;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__59_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__59_n_8;
  wire internal_full_n_i_2__33_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire p_read1_c49_dout;
  wire p_read1_c49_empty_n;
  wire p_read1_c49_full_n;
  wire v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  wire v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  wire \y_fu_60_reg[9] ;

  design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_79 U_design_1_v_mix_0_0_fifo_w1_d2_S_ram
       (.Q(Q),
        .SR(SR),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (p_read1_c49_full_n),
        .ap_clk(ap_clk),
        .p_read1_c49_dout(p_read1_c49_dout),
        .v_mix_yuv2rgb_false_3_U0_p_read1_c49_write(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .\y_fu_60_reg[9] (\mOutPtr_reg_n_8_[0] ),
        .\y_fu_60_reg[9]_0 (\mOutPtr_reg_n_8_[1] ),
        .\y_fu_60_reg[9]_1 (\y_fu_60_reg[9] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__59
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(p_read1_c49_empty_n),
        .I3(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__59_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__59_n_8),
        .Q(p_read1_c49_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__59
       (.I0(internal_full_n_i_2__33_n_8),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(p_read1_c49_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__59_n_8));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__33
       (.I0(p_read1_c49_empty_n),
        .I1(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I2(p_read1_c49_full_n),
        .I3(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .O(internal_full_n_i_2__33_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__36
       (.I0(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I1(p_read1_c49_empty_n),
        .I2(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I3(p_read1_c49_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__59_n_8),
        .Q(p_read1_c49_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(p_read1_c49_empty_n),
        .I1(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I2(p_read1_c49_full_n),
        .I3(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I4(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I2(p_read1_c49_full_n),
        .I3(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I4(p_read1_c49_empty_n),
        .I5(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_34
   (\SRL_SIG_reg[0][0] ,
    p_read1_c50_empty_n,
    p_read1_c50_full_n,
    \SRL_SIG_reg[1][0] ,
    p_read1_c50_dout,
    SR,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    v_mix_422_to_444_false_2_U0_p_read1_read,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][0]_2 ,
    v_mix_yuv2rgb_false_3_U0_p_read1_c49_write,
    ap_rst_n,
    internal_empty_n_reg_0,
    Q,
    \y_fu_64_reg[9] ,
    \mOutPtr_reg[1]_0 );
  output \SRL_SIG_reg[0][0] ;
  output p_read1_c50_empty_n;
  output p_read1_c50_full_n;
  output \SRL_SIG_reg[1][0] ;
  output p_read1_c50_dout;
  output [0:0]SR;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input v_mix_422_to_444_false_2_U0_p_read1_read;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]Q;
  input \y_fu_64_reg[9] ;
  input \mOutPtr_reg[1]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__57_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__57_n_8;
  wire internal_full_n_i_2__29_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire p_read1_c50_dout;
  wire p_read1_c50_empty_n;
  wire p_read1_c50_full_n;
  wire v_mix_422_to_444_false_2_U0_p_read1_read;
  wire v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  wire \y_fu_64_reg[9] ;

  design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_78 U_design_1_v_mix_0_0_fifo_w1_d2_S_ram
       (.Q(Q),
        .SR(SR),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\mOutPtr_reg_n_8_[0] ),
        .\SRL_SIG_reg[0][0]_3 (\mOutPtr_reg_n_8_[1] ),
        .\SRL_SIG_reg[0][0]_4 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][0]_5 (\SRL_SIG_reg[0][0]_2 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (p_read1_c50_full_n),
        .ap_clk(ap_clk),
        .p_read1_c50_dout(p_read1_c50_dout),
        .v_mix_422_to_444_false_2_U0_p_read1_read(v_mix_422_to_444_false_2_U0_p_read1_read),
        .\y_fu_64_reg[9] (\y_fu_64_reg[9] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__57
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(p_read1_c50_empty_n),
        .I3(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__57_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__57_n_8),
        .Q(p_read1_c50_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__57
       (.I0(internal_full_n_i_2__29_n_8),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(p_read1_c50_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__57_n_8));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__29
       (.I0(p_read1_c50_empty_n),
        .I1(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I2(p_read1_c50_full_n),
        .I3(v_mix_422_to_444_false_2_U0_p_read1_read),
        .O(internal_full_n_i_2__29_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__35
       (.I0(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I1(p_read1_c50_empty_n),
        .I2(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I3(p_read1_c50_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__57_n_8),
        .Q(p_read1_c50_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(p_read1_c50_empty_n),
        .I1(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I2(p_read1_c50_full_n),
        .I3(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I4(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I2(p_read1_c50_full_n),
        .I3(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I4(p_read1_c50_empty_n),
        .I5(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_35
   (\SRL_SIG_reg[0][0] ,
    p_read1_c51_empty_n,
    p_read1_c51_full_n,
    \SRL_SIG_reg[1][0] ,
    p_read1_c51_dout,
    SR,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][0]_2 ,
    v_mix_422_to_444_false_2_U0_p_read1_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    Q,
    \y_fu_64_reg[9] ,
    \mOutPtr_reg[0]_0 );
  output \SRL_SIG_reg[0][0] ;
  output p_read1_c51_empty_n;
  output p_read1_c51_full_n;
  output \SRL_SIG_reg[1][0] ;
  output p_read1_c51_dout;
  output [0:0]SR;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input v_mix_422_to_444_false_2_U0_p_read1_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]Q;
  input \y_fu_64_reg[9] ;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__55_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__55_n_8;
  wire internal_full_n_i_2__25_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire p_read1_c51_dout;
  wire p_read1_c51_empty_n;
  wire p_read1_c51_full_n;
  wire v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  wire v_mix_422_to_444_false_2_U0_p_read1_read;
  wire \y_fu_64_reg[9] ;

  design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_77 U_design_1_v_mix_0_0_fifo_w1_d2_S_ram
       (.Q(Q),
        .SR(SR),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\mOutPtr_reg_n_8_[0] ),
        .\SRL_SIG_reg[0][0]_3 (\mOutPtr_reg_n_8_[1] ),
        .\SRL_SIG_reg[0][0]_4 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][0]_5 (\SRL_SIG_reg[0][0]_2 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (p_read1_c51_full_n),
        .ap_clk(ap_clk),
        .p_read1_c51_dout(p_read1_c51_dout),
        .v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .\y_fu_64_reg[9] (\y_fu_64_reg[9] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__55
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(p_read1_c51_empty_n),
        .I3(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__55_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__55_n_8),
        .Q(p_read1_c51_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__55
       (.I0(internal_full_n_i_2__25_n_8),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(p_read1_c51_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__55_n_8));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__25
       (.I0(p_read1_c51_empty_n),
        .I1(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I2(p_read1_c51_full_n),
        .I3(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .O(internal_full_n_i_2__25_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__34
       (.I0(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I1(p_read1_c51_empty_n),
        .I2(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I3(p_read1_c51_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__55_n_8),
        .Q(p_read1_c51_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(p_read1_c51_empty_n),
        .I1(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I2(p_read1_c51_full_n),
        .I3(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I4(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I2(p_read1_c51_full_n),
        .I3(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I4(p_read1_c51_empty_n),
        .I5(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_36
   (p_read1_c52_empty_n,
    p_read1_c52_full_n,
    \SRL_SIG_reg[1][0] ,
    p_read1_c52_dout,
    SR,
    ap_clk,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][0]_2 ,
    v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    Q,
    \y_fu_64_reg[9] ,
    \mOutPtr_reg[1]_0 );
  output p_read1_c52_empty_n;
  output p_read1_c52_full_n;
  output \SRL_SIG_reg[1][0] ;
  output p_read1_c52_dout;
  output [0:0]SR;
  input ap_clk;
  input [0:0]\SRL_SIG_reg[0][0] ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]Q;
  input \y_fu_64_reg[9] ;
  input \mOutPtr_reg[1]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__51_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__51_n_8;
  wire internal_full_n_i_2__22_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire p_read1_c52_dout;
  wire p_read1_c52_empty_n;
  wire p_read1_c52_full_n;
  wire v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  wire \y_fu_64_reg[9] ;

  design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_76 U_design_1_v_mix_0_0_fifo_w1_d2_S_ram
       (.Q(Q),
        .SR(SR),
        .\SRL_SIG_reg[0][0]_0 (p_read1_c52_full_n),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_3 (\mOutPtr_reg_n_8_[0] ),
        .\SRL_SIG_reg[0][0]_4 (\mOutPtr_reg_n_8_[1] ),
        .\SRL_SIG_reg[0][0]_5 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][0]_6 (\SRL_SIG_reg[0][0]_2 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .p_read1_c52_dout(p_read1_c52_dout),
        .\y_fu_64_reg[9] (\y_fu_64_reg[9] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__51
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(p_read1_c52_empty_n),
        .I3(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__51_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__51_n_8),
        .Q(p_read1_c52_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__51
       (.I0(internal_full_n_i_2__22_n_8),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(p_read1_c52_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__51_n_8));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__22
       (.I0(p_read1_c52_empty_n),
        .I1(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I2(p_read1_c52_full_n),
        .I3(\SRL_SIG_reg[0][0] ),
        .O(internal_full_n_i_2__22_n_8));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__32
       (.I0(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I1(p_read1_c52_empty_n),
        .I2(\SRL_SIG_reg[0][0] ),
        .I3(p_read1_c52_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__51_n_8),
        .Q(p_read1_c52_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(p_read1_c52_empty_n),
        .I1(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I2(p_read1_c52_full_n),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\SRL_SIG_reg[0][0] ),
        .I2(p_read1_c52_full_n),
        .I3(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I4(p_read1_c52_empty_n),
        .I5(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_37
   (p_read1_c_empty_n,
    p_read1_c_full_n,
    p_read1_c_dout,
    SR,
    ap_clk,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][0]_0 ,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_upsample_alpha_false_U0_p_read1_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    Q,
    \y_fu_54_reg[9] ,
    \mOutPtr_reg[0]_0 );
  output p_read1_c_empty_n;
  output p_read1_c_full_n;
  output p_read1_c_dout;
  output [0:0]SR;
  input ap_clk;
  input [0:0]\SRL_SIG_reg[0][0] ;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_upsample_alpha_false_U0_p_read1_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input [0:0]Q;
  input \y_fu_54_reg[9] ;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__52_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__52_n_8;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire p_read1_c_dout;
  wire p_read1_c_empty_n;
  wire p_read1_c_full_n;
  wire v_mix_upsample_alpha_false_U0_p_read1_read;
  wire \y_fu_54_reg[9] ;

  design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_75 U_design_1_v_mix_0_0_fifo_w1_d2_S_ram
       (.Q(Q),
        .SR(SR),
        .\SRL_SIG_reg[0][0]_0 (p_read1_c_full_n),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_0 ),
        .ap_clk(ap_clk),
        .p_read1_c_dout(p_read1_c_dout),
        .\y_fu_54_reg[9] (\mOutPtr_reg_n_8_[0] ),
        .\y_fu_54_reg[9]_0 (\mOutPtr_reg_n_8_[1] ),
        .\y_fu_54_reg[9]_1 (\y_fu_54_reg[9] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__52
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(p_read1_c_empty_n),
        .I3(v_mix_upsample_alpha_false_U0_p_read1_read),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__52_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__52_n_8),
        .Q(p_read1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__52
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(p_read1_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__52_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__52_n_8),
        .Q(p_read1_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(p_read1_c_empty_n),
        .I1(v_mix_upsample_alpha_false_U0_p_read1_read),
        .I2(p_read1_c_full_n),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\SRL_SIG_reg[0][0] ),
        .I2(p_read1_c_full_n),
        .I3(v_mix_upsample_alpha_false_U0_p_read1_read),
        .I4(p_read1_c_empty_n),
        .I5(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_38
   (\SRL_SIG_reg[0][0] ,
    p_read_c47_empty_n,
    p_read_c47_full_n,
    \SRL_SIG_reg[1][0] ,
    internal_full_n_reg_0,
    SR,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][0]_2 ,
    v_mix_422_to_444_false_U0_layerEnableFlag_read,
    ap_rst_n,
    mOutPtr110_out,
    p_read_c48_empty_n,
    v_mix_420_to_422_false_U0_ap_start,
    start_for_v_mix_422_to_444_false_U0_full_n,
    start_once_reg,
    Q,
    \y_fu_62_reg[9] ,
    \layerEnableFlag_read_reg_135_reg[0] ,
    \mOutPtr_reg[0]_0 );
  output \SRL_SIG_reg[0][0] ;
  output p_read_c47_empty_n;
  output p_read_c47_full_n;
  output \SRL_SIG_reg[1][0] ;
  output internal_full_n_reg_0;
  output [0:0]SR;
  output \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input v_mix_422_to_444_false_U0_layerEnableFlag_read;
  input ap_rst_n;
  input mOutPtr110_out;
  input p_read_c48_empty_n;
  input v_mix_420_to_422_false_U0_ap_start;
  input start_for_v_mix_422_to_444_false_U0_full_n;
  input start_once_reg;
  input [0:0]Q;
  input \y_fu_62_reg[9] ;
  input \layerEnableFlag_read_reg_135_reg[0] ;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__47_n_8;
  wire internal_full_n_i_1__47_n_8;
  wire internal_full_n_i_2__14_n_8;
  wire internal_full_n_reg_0;
  wire \layerEnableFlag_read_reg_135_reg[0] ;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire p_read_c47_empty_n;
  wire p_read_c47_full_n;
  wire p_read_c48_empty_n;
  wire start_for_v_mix_422_to_444_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_U0_ap_start;
  wire v_mix_422_to_444_false_U0_layerEnableFlag_read;
  wire \y_fu_62_reg[9] ;

  design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_74 U_design_1_v_mix_0_0_fifo_w1_d2_S_ram
       (.Q(Q),
        .SR(SR),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][0]_3 (\SRL_SIG_reg[0][0]_2 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_2 (\SRL_SIG_reg[1][0]_1 ),
        .ap_clk(ap_clk),
        .\layerEnableFlag_read_reg_135_reg[0] (\mOutPtr_reg_n_8_[0] ),
        .\layerEnableFlag_read_reg_135_reg[0]_0 (\mOutPtr_reg_n_8_[1] ),
        .\layerEnableFlag_read_reg_135_reg[0]_1 (\layerEnableFlag_read_reg_135_reg[0] ),
        .\y_fu_62_reg[9] (\y_fu_62_reg[9] ));
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(p_read_c47_full_n),
        .I1(p_read_c48_empty_n),
        .I2(v_mix_420_to_422_false_U0_ap_start),
        .I3(start_for_v_mix_422_to_444_false_U0_full_n),
        .I4(start_once_reg),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__47
       (.I0(ap_rst_n),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(p_read_c47_empty_n),
        .I3(v_mix_422_to_444_false_U0_layerEnableFlag_read),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__47_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__47_n_8),
        .Q(p_read_c47_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__47
       (.I0(internal_full_n_i_2__14_n_8),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(p_read_c47_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__47_n_8));
  LUT3 #(
    .INIT(8'h07)) 
    internal_full_n_i_2__14
       (.I0(p_read_c47_empty_n),
        .I1(v_mix_422_to_444_false_U0_layerEnableFlag_read),
        .I2(\SRL_SIG_reg[1][0]_1 ),
        .O(internal_full_n_i_2__14_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__47_n_8),
        .Q(p_read_c47_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1 
       (.I0(p_read_c47_empty_n),
        .I1(v_mix_422_to_444_false_U0_layerEnableFlag_read),
        .I2(\SRL_SIG_reg[1][0]_1 ),
        .I3(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(v_mix_422_to_444_false_U0_layerEnableFlag_read),
        .I3(p_read_c47_empty_n),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_39
   (\SRL_SIG_reg[0][0] ,
    p_read_c48_empty_n,
    p_read_c48_full_n,
    \SRL_SIG_reg[1][0] ,
    SR,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][0]_2 ,
    v_mix_420_to_422_false_U0_layerEnableFlag_read,
    ap_rst_n,
    mOutPtr110_out,
    Q,
    \y_fu_62_reg[9] ,
    \layerEnableFlag_read_reg_135_reg[0] ,
    \mOutPtr_reg[1]_0 );
  output \SRL_SIG_reg[0][0] ;
  output p_read_c48_empty_n;
  output p_read_c48_full_n;
  output \SRL_SIG_reg[1][0] ;
  output [0:0]SR;
  output \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input v_mix_420_to_422_false_U0_layerEnableFlag_read;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]Q;
  input \y_fu_62_reg[9] ;
  input \layerEnableFlag_read_reg_135_reg[0] ;
  input \mOutPtr_reg[1]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__45_n_8;
  wire internal_full_n_i_1__45_n_8;
  wire internal_full_n_i_2__13_n_8;
  wire \layerEnableFlag_read_reg_135_reg[0] ;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire p_read_c48_empty_n;
  wire p_read_c48_full_n;
  wire v_mix_420_to_422_false_U0_layerEnableFlag_read;
  wire \y_fu_62_reg[9] ;

  design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_73 U_design_1_v_mix_0_0_fifo_w1_d2_S_ram
       (.Q(Q),
        .SR(SR),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0]_1 ),
        .\SRL_SIG_reg[0][0]_3 (\SRL_SIG_reg[0][0]_2 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_2 (\SRL_SIG_reg[1][0]_1 ),
        .ap_clk(ap_clk),
        .\layerEnableFlag_read_reg_135_reg[0] (\mOutPtr_reg_n_8_[0] ),
        .\layerEnableFlag_read_reg_135_reg[0]_0 (\mOutPtr_reg_n_8_[1] ),
        .\layerEnableFlag_read_reg_135_reg[0]_1 (\layerEnableFlag_read_reg_135_reg[0] ),
        .\y_fu_62_reg[9] (\y_fu_62_reg[9] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__45
       (.I0(ap_rst_n),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(p_read_c48_empty_n),
        .I3(v_mix_420_to_422_false_U0_layerEnableFlag_read),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__45_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__45_n_8),
        .Q(p_read_c48_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__45
       (.I0(internal_full_n_i_2__13_n_8),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(p_read_c48_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__45_n_8));
  LUT3 #(
    .INIT(8'h07)) 
    internal_full_n_i_2__13
       (.I0(p_read_c48_empty_n),
        .I1(v_mix_420_to_422_false_U0_layerEnableFlag_read),
        .I2(\SRL_SIG_reg[1][0]_1 ),
        .O(internal_full_n_i_2__13_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__45_n_8),
        .Q(p_read_c48_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1 
       (.I0(p_read_c48_empty_n),
        .I1(v_mix_420_to_422_false_U0_layerEnableFlag_read),
        .I2(\SRL_SIG_reg[1][0]_1 ),
        .I3(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(v_mix_420_to_422_false_U0_layerEnableFlag_read),
        .I3(p_read_c48_empty_n),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_40
   (\SRL_SIG_reg[0][0] ,
    p_read_c_empty_n,
    p_read_c_full_n,
    internal_full_n_reg_0,
    SR,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    \SRL_SIG_reg[1][0]_0 ,
    Q,
    v_mix_yuv2rgb_false_U0_ap_start,
    ap_rst_n,
    mOutPtr110_out,
    p_read_c47_empty_n,
    v_mix_422_to_444_false_U0_ap_start,
    start_for_v_mix_yuv2rgb_false_U0_full_n,
    start_once_reg,
    \layerEnableFlag_read_reg_123_reg[0] ,
    \mOutPtr_reg[1]_0 );
  output \SRL_SIG_reg[0][0] ;
  output p_read_c_empty_n;
  output p_read_c_full_n;
  output internal_full_n_reg_0;
  output [0:0]SR;
  output \SRL_SIG_reg[1][0] ;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]Q;
  input v_mix_yuv2rgb_false_U0_ap_start;
  input ap_rst_n;
  input mOutPtr110_out;
  input p_read_c47_empty_n;
  input v_mix_422_to_444_false_U0_ap_start;
  input start_for_v_mix_yuv2rgb_false_U0_full_n;
  input start_once_reg;
  input \layerEnableFlag_read_reg_123_reg[0] ;
  input \mOutPtr_reg[1]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__49_n_8;
  wire internal_empty_n_i_2__34_n_8;
  wire internal_full_n_i_1__49_n_8;
  wire internal_full_n_reg_0;
  wire \layerEnableFlag_read_reg_123_reg[0] ;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire p_read_c47_empty_n;
  wire p_read_c_empty_n;
  wire p_read_c_full_n;
  wire start_for_v_mix_yuv2rgb_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_422_to_444_false_U0_ap_start;
  wire v_mix_yuv2rgb_false_U0_ap_start;
  wire \y_fu_58[9]_i_4_n_8 ;

  design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg U_design_1_v_mix_0_0_fifo_w1_d2_S_ram
       (.Q(Q),
        .SR(SR),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .ap_clk(ap_clk),
        .\layerEnableFlag_read_reg_123_reg[0] (\mOutPtr_reg_n_8_[0] ),
        .\layerEnableFlag_read_reg_123_reg[0]_0 (\mOutPtr_reg_n_8_[1] ),
        .\layerEnableFlag_read_reg_123_reg[0]_1 (\layerEnableFlag_read_reg_123_reg[0] ),
        .\y_fu_58_reg[9] (\y_fu_58[9]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(p_read_c_full_n),
        .I1(p_read_c47_empty_n),
        .I2(v_mix_422_to_444_false_U0_ap_start),
        .I3(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I4(start_once_reg),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__49
       (.I0(p_read_c_empty_n),
        .I1(internal_empty_n_i_2__34_n_8),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__49_n_8));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    internal_empty_n_i_2__34
       (.I0(p_read_c_empty_n),
        .I1(Q),
        .I2(v_mix_yuv2rgb_false_U0_ap_start),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .O(internal_empty_n_i_2__34_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__49_n_8),
        .Q(p_read_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__49
       (.I0(internal_empty_n_i_2__34_n_8),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(p_read_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__49_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__49_n_8),
        .Q(p_read_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1 
       (.I0(p_read_c_empty_n),
        .I1(Q),
        .I2(v_mix_yuv2rgb_false_U0_ap_start),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .I4(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(v_mix_yuv2rgb_false_U0_ap_start),
        .I3(Q),
        .I4(p_read_c_empty_n),
        .I5(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_58[9]_i_4 
       (.I0(p_read_c_empty_n),
        .I1(v_mix_yuv2rgb_false_U0_ap_start),
        .O(\y_fu_58[9]_i_4_n_8 ));
endmodule

module design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg
   (\SRL_SIG_reg[0][0]_0 ,
    SR,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[1][0]_1 ,
    Q,
    \layerEnableFlag_read_reg_123_reg[0] ,
    \layerEnableFlag_read_reg_123_reg[0]_0 ,
    \y_fu_58_reg[9] ,
    \layerEnableFlag_read_reg_123_reg[0]_1 );
  output \SRL_SIG_reg[0][0]_0 ;
  output [0:0]SR;
  output \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[1][0]_1 ;
  input [0:0]Q;
  input \layerEnableFlag_read_reg_123_reg[0] ;
  input \layerEnableFlag_read_reg_123_reg[0]_0 ;
  input \y_fu_58_reg[9] ;
  input \layerEnableFlag_read_reg_123_reg[0]_1 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[1][0]_i_1__1_n_8 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg_n_8_[1][0] ;
  wire ap_clk;
  wire \layerEnableFlag_read_reg_123_reg[0] ;
  wire \layerEnableFlag_read_reg_123_reg[0]_0 ;
  wire \layerEnableFlag_read_reg_123_reg[0]_1 ;
  wire \y_fu_58_reg[9] ;

  LUT3 #(
    .INIT(8'hE2)) 
    \SRL_SIG[1][0]_i_1__1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(\SRL_SIG_reg_n_8_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__1_n_8 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__1_n_8 ),
        .Q(\SRL_SIG_reg_n_8_[1][0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \layerEnableFlag_read_reg_123[0]_i_1 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\layerEnableFlag_read_reg_123_reg[0] ),
        .I2(\layerEnableFlag_read_reg_123_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(Q),
        .I5(\layerEnableFlag_read_reg_123_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'h00000000AA8A0080)) 
    \y_fu_58[9]_i_1 
       (.I0(Q),
        .I1(\SRL_SIG_reg_n_8_[1][0] ),
        .I2(\layerEnableFlag_read_reg_123_reg[0] ),
        .I3(\layerEnableFlag_read_reg_123_reg[0]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\y_fu_58_reg[9] ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_73
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    SR,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[1][0]_2 ,
    \layerEnableFlag_read_reg_135_reg[0] ,
    \layerEnableFlag_read_reg_135_reg[0]_0 ,
    \SRL_SIG_reg[0][0]_2 ,
    \SRL_SIG_reg[0][0]_3 ,
    Q,
    \y_fu_62_reg[9] ,
    \layerEnableFlag_read_reg_135_reg[0]_1 );
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output [0:0]SR;
  output \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[1][0]_2 ;
  input \layerEnableFlag_read_reg_135_reg[0] ;
  input \layerEnableFlag_read_reg_135_reg[0]_0 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input \SRL_SIG_reg[0][0]_3 ;
  input [0:0]Q;
  input \y_fu_62_reg[9] ;
  input \layerEnableFlag_read_reg_135_reg[0]_1 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[1][0]_i_1_n_8 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg_n_8_[1][0] ;
  wire ap_clk;
  wire \layerEnableFlag_read_reg_135_reg[0] ;
  wire \layerEnableFlag_read_reg_135_reg[0]_0 ;
  wire \layerEnableFlag_read_reg_135_reg[0]_1 ;
  wire \y_fu_62_reg[9] ;

  LUT6 #(
    .INIT(64'hFFFFFB080000FB08)) 
    \SRL_SIG[0][0]_i_1__10 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\layerEnableFlag_read_reg_135_reg[0] ),
        .I2(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(\SRL_SIG_reg[0][0]_3 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_2 ),
        .I2(\SRL_SIG_reg_n_8_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1_n_8 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_8 ),
        .Q(\SRL_SIG_reg_n_8_[1][0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \layerEnableFlag_read_reg_135[0]_i_1 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\layerEnableFlag_read_reg_135_reg[0] ),
        .I2(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(Q),
        .I5(\layerEnableFlag_read_reg_135_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][0]_1 ));
  LUT6 #(
    .INIT(64'h00000000AA8A0080)) 
    \y_fu_62[9]_i_1 
       (.I0(Q),
        .I1(\SRL_SIG_reg_n_8_[1][0] ),
        .I2(\layerEnableFlag_read_reg_135_reg[0] ),
        .I3(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\y_fu_62_reg[9] ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_74
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    SR,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[1][0]_2 ,
    \layerEnableFlag_read_reg_135_reg[0] ,
    \layerEnableFlag_read_reg_135_reg[0]_0 ,
    \SRL_SIG_reg[0][0]_2 ,
    \SRL_SIG_reg[0][0]_3 ,
    Q,
    \y_fu_62_reg[9] ,
    \layerEnableFlag_read_reg_135_reg[0]_1 );
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output [0:0]SR;
  output \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[1][0]_2 ;
  input \layerEnableFlag_read_reg_135_reg[0] ;
  input \layerEnableFlag_read_reg_135_reg[0]_0 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input \SRL_SIG_reg[0][0]_3 ;
  input [0:0]Q;
  input \y_fu_62_reg[9] ;
  input \layerEnableFlag_read_reg_135_reg[0]_1 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[1][0]_i_1__0_n_8 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg_n_8_[1][0] ;
  wire ap_clk;
  wire \layerEnableFlag_read_reg_135_reg[0] ;
  wire \layerEnableFlag_read_reg_135_reg[0]_0 ;
  wire \layerEnableFlag_read_reg_135_reg[0]_1 ;
  wire \y_fu_62_reg[9] ;

  LUT6 #(
    .INIT(64'hFFFFFB080000FB08)) 
    \SRL_SIG[0][0]_i_1__11 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\layerEnableFlag_read_reg_135_reg[0] ),
        .I2(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(\SRL_SIG_reg[0][0]_3 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \SRL_SIG[1][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_2 ),
        .I2(\SRL_SIG_reg_n_8_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__0_n_8 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__0_n_8 ),
        .Q(\SRL_SIG_reg_n_8_[1][0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \layerEnableFlag_read_reg_135[0]_i_1__0 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\layerEnableFlag_read_reg_135_reg[0] ),
        .I2(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(Q),
        .I5(\layerEnableFlag_read_reg_135_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][0]_1 ));
  LUT6 #(
    .INIT(64'h00000000AA8A0080)) 
    \y_fu_62[9]_i_1__0 
       (.I0(Q),
        .I1(\SRL_SIG_reg_n_8_[1][0] ),
        .I2(\layerEnableFlag_read_reg_135_reg[0] ),
        .I3(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\y_fu_62_reg[9] ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_75
   (p_read1_c_dout,
    SR,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][0]_2 ,
    \y_fu_54_reg[9] ,
    \y_fu_54_reg[9]_0 ,
    Q,
    \y_fu_54_reg[9]_1 );
  output p_read1_c_dout;
  output [0:0]SR;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;
  input [0:0]\SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input \y_fu_54_reg[9] ;
  input \y_fu_54_reg[9]_0 ;
  input [0:0]Q;
  input \y_fu_54_reg[9]_1 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[0][0]_i_1__13_n_8 ;
  wire \SRL_SIG[1][0]_i_1__3_n_8 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [0:0]\SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg_n_8_[0][0] ;
  wire \SRL_SIG_reg_n_8_[1][0] ;
  wire ap_clk;
  wire p_read1_c_dout;
  wire \y_fu_54_reg[9] ;
  wire \y_fu_54_reg[9]_0 ;
  wire \y_fu_54_reg[9]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][0]_i_1__13 
       (.I0(\SRL_SIG_reg[0][0]_2 ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(\SRL_SIG_reg_n_8_[0][0] ),
        .O(\SRL_SIG[0][0]_i_1__13_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__3 
       (.I0(\SRL_SIG_reg_n_8_[0][0] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(\SRL_SIG_reg_n_8_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__3_n_8 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[0][0]_i_1__13_n_8 ),
        .Q(\SRL_SIG_reg_n_8_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__3_n_8 ),
        .Q(\SRL_SIG_reg_n_8_[1][0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_read_reg_117[0]_i_1 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\y_fu_54_reg[9] ),
        .I2(\y_fu_54_reg[9]_0 ),
        .I3(\SRL_SIG_reg_n_8_[0][0] ),
        .O(p_read1_c_dout));
  LUT6 #(
    .INIT(64'h00000000AA8A0080)) 
    \y_fu_54[9]_i_1 
       (.I0(Q),
        .I1(\SRL_SIG_reg_n_8_[1][0] ),
        .I2(\y_fu_54_reg[9] ),
        .I3(\y_fu_54_reg[9]_0 ),
        .I4(\SRL_SIG_reg_n_8_[0][0] ),
        .I5(\y_fu_54_reg[9]_1 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_76
   (\SRL_SIG_reg[1][0]_0 ,
    p_read1_c52_dout,
    SR,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][0]_2 ,
    \SRL_SIG_reg[0][0]_3 ,
    \SRL_SIG_reg[0][0]_4 ,
    \SRL_SIG_reg[0][0]_5 ,
    \SRL_SIG_reg[0][0]_6 ,
    Q,
    \y_fu_64_reg[9] );
  output \SRL_SIG_reg[1][0]_0 ;
  output p_read1_c52_dout;
  output [0:0]SR;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;
  input [0:0]\SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input \SRL_SIG_reg[0][0]_3 ;
  input \SRL_SIG_reg[0][0]_4 ;
  input \SRL_SIG_reg[0][0]_5 ;
  input \SRL_SIG_reg[0][0]_6 ;
  input [0:0]Q;
  input \y_fu_64_reg[9] ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[0][0]_i_1__12_n_8 ;
  wire \SRL_SIG[1][0]_i_1__2_n_8 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [0:0]\SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[0][0]_4 ;
  wire \SRL_SIG_reg[0][0]_5 ;
  wire \SRL_SIG_reg[0][0]_6 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg_n_8_[0][0] ;
  wire \SRL_SIG_reg_n_8_[1][0] ;
  wire ap_clk;
  wire p_read1_c52_dout;
  wire \y_fu_64_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][0]_i_1__12 
       (.I0(\SRL_SIG_reg[0][0]_2 ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(\SRL_SIG_reg_n_8_[0][0] ),
        .O(\SRL_SIG[0][0]_i_1__12_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFB080000FB08)) 
    \SRL_SIG[0][0]_i_1__14 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\SRL_SIG_reg[0][0]_3 ),
        .I2(\SRL_SIG_reg[0][0]_4 ),
        .I3(\SRL_SIG_reg_n_8_[0][0] ),
        .I4(\SRL_SIG_reg[0][0]_5 ),
        .I5(\SRL_SIG_reg[0][0]_6 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__2 
       (.I0(\SRL_SIG_reg_n_8_[0][0] ),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\SRL_SIG_reg[0][0]_1 ),
        .I3(\SRL_SIG_reg_n_8_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__2_n_8 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[0][0]_i_1__12_n_8 ),
        .Q(\SRL_SIG_reg_n_8_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__2_n_8 ),
        .Q(\SRL_SIG_reg_n_8_[1][0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_read_reg_161[0]_i_1 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\SRL_SIG_reg[0][0]_3 ),
        .I2(\SRL_SIG_reg[0][0]_4 ),
        .I3(\SRL_SIG_reg_n_8_[0][0] ),
        .O(p_read1_c52_dout));
  LUT6 #(
    .INIT(64'h00000000AA8A0080)) 
    \y_fu_64[9]_i_1 
       (.I0(Q),
        .I1(\SRL_SIG_reg_n_8_[1][0] ),
        .I2(\SRL_SIG_reg[0][0]_3 ),
        .I3(\SRL_SIG_reg[0][0]_4 ),
        .I4(\SRL_SIG_reg_n_8_[0][0] ),
        .I5(\y_fu_64_reg[9] ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_77
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    p_read1_c51_dout,
    SR,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[1][0]_1 ,
    v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read,
    \SRL_SIG_reg[0][0]_2 ,
    \SRL_SIG_reg[0][0]_3 ,
    \SRL_SIG_reg[0][0]_4 ,
    \SRL_SIG_reg[0][0]_5 ,
    Q,
    \y_fu_64_reg[9] );
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output p_read1_c51_dout;
  output [0:0]SR;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[1][0]_1 ;
  input v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  input \SRL_SIG_reg[0][0]_2 ;
  input \SRL_SIG_reg[0][0]_3 ;
  input \SRL_SIG_reg[0][0]_4 ;
  input \SRL_SIG_reg[0][0]_5 ;
  input [0:0]Q;
  input \y_fu_64_reg[9] ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[1][0]_i_1__4_n_8 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[0][0]_4 ;
  wire \SRL_SIG_reg[0][0]_5 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg_n_8_[1][0] ;
  wire ap_clk;
  wire p_read1_c51_dout;
  wire v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  wire \y_fu_64_reg[9] ;

  LUT6 #(
    .INIT(64'hFFFFFB080000FB08)) 
    \SRL_SIG[0][0]_i_1__15 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\SRL_SIG_reg[0][0]_2 ),
        .I2(\SRL_SIG_reg[0][0]_3 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(\SRL_SIG_reg[0][0]_4 ),
        .I5(\SRL_SIG_reg[0][0]_5 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__4 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I3(\SRL_SIG_reg_n_8_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__4_n_8 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__4_n_8 ),
        .Q(\SRL_SIG_reg_n_8_[1][0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_read_reg_153[0]_i_1 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\SRL_SIG_reg[0][0]_2 ),
        .I2(\SRL_SIG_reg[0][0]_3 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .O(p_read1_c51_dout));
  LUT6 #(
    .INIT(64'h00000000AA8A0080)) 
    \y_fu_64[9]_i_1__0 
       (.I0(Q),
        .I1(\SRL_SIG_reg_n_8_[1][0] ),
        .I2(\SRL_SIG_reg[0][0]_2 ),
        .I3(\SRL_SIG_reg[0][0]_3 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\y_fu_64_reg[9] ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_78
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    p_read1_c50_dout,
    SR,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[1][0]_1 ,
    v_mix_422_to_444_false_2_U0_p_read1_read,
    \SRL_SIG_reg[0][0]_2 ,
    \SRL_SIG_reg[0][0]_3 ,
    \SRL_SIG_reg[0][0]_4 ,
    \SRL_SIG_reg[0][0]_5 ,
    Q,
    \y_fu_64_reg[9] );
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output p_read1_c50_dout;
  output [0:0]SR;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[1][0]_1 ;
  input v_mix_422_to_444_false_2_U0_p_read1_read;
  input \SRL_SIG_reg[0][0]_2 ;
  input \SRL_SIG_reg[0][0]_3 ;
  input \SRL_SIG_reg[0][0]_4 ;
  input \SRL_SIG_reg[0][0]_5 ;
  input [0:0]Q;
  input \y_fu_64_reg[9] ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[1][0]_i_1__5_n_8 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][0]_3 ;
  wire \SRL_SIG_reg[0][0]_4 ;
  wire \SRL_SIG_reg[0][0]_5 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg_n_8_[1][0] ;
  wire ap_clk;
  wire p_read1_c50_dout;
  wire v_mix_422_to_444_false_2_U0_p_read1_read;
  wire \y_fu_64_reg[9] ;

  LUT6 #(
    .INIT(64'hFFFFFB080000FB08)) 
    \SRL_SIG[0][0]_i_1__16 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\SRL_SIG_reg[0][0]_2 ),
        .I2(\SRL_SIG_reg[0][0]_3 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .I4(\SRL_SIG_reg[0][0]_4 ),
        .I5(\SRL_SIG_reg[0][0]_5 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__5 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I3(\SRL_SIG_reg_n_8_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__5_n_8 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__5_n_8 ),
        .Q(\SRL_SIG_reg_n_8_[1][0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_read_reg_153[0]_i_1__0 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\SRL_SIG_reg[0][0]_2 ),
        .I2(\SRL_SIG_reg[0][0]_3 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .O(p_read1_c50_dout));
  LUT6 #(
    .INIT(64'h00000000AA8A0080)) 
    \y_fu_64[9]_i_1__1 
       (.I0(Q),
        .I1(\SRL_SIG_reg_n_8_[1][0] ),
        .I2(\SRL_SIG_reg[0][0]_2 ),
        .I3(\SRL_SIG_reg[0][0]_3 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\y_fu_64_reg[9] ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w1_d2_S_shiftReg_79
   (\SRL_SIG_reg[0][0]_0 ,
    p_read1_c49_dout,
    SR,
    \SRL_SIG_reg[0][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[1][0]_0 ,
    v_mix_yuv2rgb_false_3_U0_p_read1_c49_write,
    \y_fu_60_reg[9] ,
    \y_fu_60_reg[9]_0 ,
    Q,
    \y_fu_60_reg[9]_1 );
  output \SRL_SIG_reg[0][0]_0 ;
  output p_read1_c49_dout;
  output [0:0]SR;
  input \SRL_SIG_reg[0][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[1][0]_0 ;
  input v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  input \y_fu_60_reg[9] ;
  input \y_fu_60_reg[9]_0 ;
  input [0:0]Q;
  input \y_fu_60_reg[9]_1 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[1][0]_i_1__6_n_8 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg_n_8_[1][0] ;
  wire ap_clk;
  wire p_read1_c49_dout;
  wire v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  wire \y_fu_60_reg[9] ;
  wire \y_fu_60_reg[9]_0 ;
  wire \y_fu_60_reg[9]_1 ;

  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__6 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I3(\SRL_SIG_reg_n_8_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1__6_n_8 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__6_n_8 ),
        .Q(\SRL_SIG_reg_n_8_[1][0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_read_reg_141[0]_i_1 
       (.I0(\SRL_SIG_reg_n_8_[1][0] ),
        .I1(\y_fu_60_reg[9] ),
        .I2(\y_fu_60_reg[9]_0 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .O(p_read1_c49_dout));
  LUT6 #(
    .INIT(64'h00000000AA8A0080)) 
    \y_fu_60[9]_i_1 
       (.I0(Q),
        .I1(\SRL_SIG_reg_n_8_[1][0] ),
        .I2(\y_fu_60_reg[9] ),
        .I3(\y_fu_60_reg[9]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\y_fu_60_reg[9]_1 ),
        .O(SR));
endmodule

module design_1_v_mix_0_0_fifo_w24_d2_S
   (out420_empty_n,
    out420_full_n,
    \SRL_SIG_reg[1][7] ,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_0 ,
    E,
    D);
  output out420_empty_n;
  output out420_full_n;
  output [23:0]\SRL_SIG_reg[1][7] ;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID;
  wire internal_empty_n_i_1__41_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__41_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__41_n_8 ;
  wire \mOutPtr[1]_i_1__29_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire out420_empty_n;
  wire out420_full_n;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_84 U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__41
       (.I0(out420_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__41_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__41_n_8),
        .Q(out420_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__41
       (.I0(internal_empty_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(out420_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__41_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__41_n_8),
        .Q(out420_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[0]_i_1__41 
       (.I0(out420_empty_n),
        .I1(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__41_n_8 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1__29 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .I4(out420_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__29_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__41_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__29_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_30
   (out422_empty_n,
    out422_full_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_422_to_420_false_U0_out420_write,
    internal_full_n_reg_0,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter1,
    Q,
    out420_full_n,
    \mOutPtr_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][23] );
  output out422_empty_n;
  output out422_full_n;
  output [23:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_422_to_420_false_U0_out420_write;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input out420_full_n;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [23:0]\SRL_SIG_reg[0][23] ;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [23:0]\SRL_SIG_reg[0][23] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire internal_empty_n_i_1__38_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__38_n_8;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__38_n_8 ;
  wire \mOutPtr[1]_i_1__26_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire out420_full_n;
  wire out422_empty_n;
  wire out422_full_n;
  wire v_mix_422_to_420_false_U0_out420_write;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_83 U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__38
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(out422_empty_n),
        .I3(v_mix_422_to_420_false_U0_out420_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__38_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__38_n_8),
        .Q(out422_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__38
       (.I0(internal_full_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(out422_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__38_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__38_n_8),
        .Q(out422_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__38 
       (.I0(out422_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(out420_full_n),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__38_n_8 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__26 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(v_mix_422_to_420_false_U0_out420_write),
        .I3(out422_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__26_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__38_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__26_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_31
   (\mOutPtr_reg[0]_0 ,
    outLayer0_empty_n,
    outLayer0_full_n,
    D,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][7] ,
    \mOutPtr_reg[0]_1 ,
    ap_clk,
    \mOutPtr_reg[0]_2 ,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    ap_rst_n,
    empty_reg_426,
    \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ,
    Q,
    \ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] ,
    \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 ,
    E,
    \SRL_SIG_reg[0][23] );
  output [0:0]\mOutPtr_reg[0]_0 ;
  output outLayer0_empty_n;
  output outLayer0_full_n;
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[1][15] ;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input \mOutPtr_reg[0]_1 ;
  input ap_clk;
  input \mOutPtr_reg[0]_2 ;
  input mOutPtr110_out;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input empty_reg_426;
  input \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ;
  input [7:0]Q;
  input [7:0]\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] ;
  input [7:0]\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 ;
  input [0:0]E;
  input [23:0]\SRL_SIG_reg[0][23] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [23:0]\SRL_SIG_reg[0][23] ;
  wire [7:0]\SRL_SIG_reg[1][15] ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire [7:0]\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 ;
  wire ap_rst_n;
  wire empty_reg_426;
  wire internal_empty_n_i_1__12_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__12_n_8;
  wire [1:1]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__2_n_8 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire outLayer0_empty_n;
  wire outLayer0_full_n;
  wire shiftReg_addr;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_82 U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] (\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] ),
        .\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] (\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 (\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 ),
        .empty_reg_426(empty_reg_426),
        .shiftReg_addr(shiftReg_addr));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_rhs_reg_209[7]_i_3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr),
        .O(shiftReg_addr));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__12
       (.I0(outLayer0_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr),
        .O(internal_empty_n_i_1__12_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_8),
        .Q(outLayer0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__12
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr),
        .I3(outLayer0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__12_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_8),
        .Q(outLayer0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(internal_empty_n_reg_0),
        .I3(mOutPtr),
        .O(\mOutPtr[1]_i_1__2_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_2 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_8 ),
        .Q(mOutPtr),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_32
   (outLayer1_empty_n,
    outLayer1_full_n,
    internal_empty_n_reg_0,
    if_din,
    ap_clk,
    outYuv_full_n,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    internal_empty_n_reg_1,
    v_mix_rgb2yuv_false_U0_outLayer1_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    Q,
    \mOutPtr_reg[0]_0 ,
    E,
    D);
  output outLayer1_empty_n;
  output outLayer1_full_n;
  output internal_empty_n_reg_0;
  output [23:0]if_din;
  input ap_clk;
  input outYuv_full_n;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input v_mix_rgb2yuv_false_U0_outLayer1_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [23:0]if_din;
  wire internal_empty_n_i_1__32_n_8;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__32_n_8;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__32_n_8 ;
  wire \mOutPtr[1]_i_1__20_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire outLayer1_empty_n;
  wire outLayer1_full_n;
  wire outYuv_full_n;
  wire v_mix_rgb2yuv_false_U0_outLayer1_read;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_81 U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr));
  LUT3 #(
    .INIT(8'h8F)) 
    ap_loop_init_int_i_2__10
       (.I0(outLayer1_empty_n),
        .I1(outYuv_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__32
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(outLayer1_empty_n),
        .I3(v_mix_rgb2yuv_false_U0_outLayer1_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__32_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__32_n_8),
        .Q(outLayer1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__32
       (.I0(internal_full_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(outLayer1_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__32_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__32_n_8),
        .Q(outLayer1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__32 
       (.I0(outLayer1_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(outYuv_full_n),
        .I4(internal_empty_n_reg_1),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__32_n_8 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_1),
        .I2(v_mix_rgb2yuv_false_U0_outLayer1_read),
        .I3(outLayer1_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__20_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__32_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__20_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_33
   (outYuv_empty_n,
    outYuv_full_n,
    if_din,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_444_to_422_false_U0_out422_write,
    internal_full_n_reg_0,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter1,
    Q,
    out422_full_n,
    \mOutPtr_reg[1]_0 ,
    E,
    D);
  output outYuv_empty_n;
  output outYuv_full_n;
  output [23:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_444_to_422_false_U0_out422_write;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input out422_full_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [23:0]if_din;
  wire internal_empty_n_i_1__35_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__35_n_8;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__35_n_8 ;
  wire \mOutPtr[1]_i_1__23_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire out422_full_n;
  wire outYuv_empty_n;
  wire outYuv_full_n;
  wire v_mix_444_to_422_false_U0_out422_write;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_80 U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__35
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(outYuv_empty_n),
        .I3(v_mix_444_to_422_false_U0_out422_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__35_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__35_n_8),
        .Q(outYuv_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__35
       (.I0(internal_full_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(outYuv_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__35_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__35_n_8),
        .Q(outYuv_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__35 
       (.I0(outYuv_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(out422_full_n),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__35_n_8 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__23 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(v_mix_444_to_422_false_U0_out422_write),
        .I3(outYuv_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__23_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__35_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__23_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_41
   (srcLayer0Yuv422_empty_n,
    srcLayer0Yuv422_full_n,
    if_din,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_422_to_444_false_U0_srcLayer0Yuv422_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter1,
    Q,
    srcLayer0Yuv_full_n,
    \mOutPtr_reg[0]_0 ,
    E,
    D);
  output srcLayer0Yuv422_empty_n;
  output srcLayer0Yuv422_full_n;
  output [23:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_422_to_444_false_U0_srcLayer0Yuv422_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input srcLayer0Yuv_full_n;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [23:0]if_din;
  wire internal_empty_n_i_1__10_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__10_n_8;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_8 ;
  wire \mOutPtr[1]_i_1__0_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire srcLayer0Yuv422_empty_n;
  wire srcLayer0Yuv422_full_n;
  wire srcLayer0Yuv_full_n;
  wire v_mix_422_to_444_false_U0_srcLayer0Yuv422_read;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_72 U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(srcLayer0Yuv422_empty_n),
        .I3(v_mix_422_to_444_false_U0_srcLayer0Yuv422_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__10_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_8),
        .Q(srcLayer0Yuv422_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(srcLayer0Yuv422_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__10_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_8),
        .Q(srcLayer0Yuv422_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__10 
       (.I0(srcLayer0Yuv422_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(srcLayer0Yuv_full_n),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__10_n_8 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(v_mix_422_to_444_false_U0_srcLayer0Yuv422_read),
        .I3(srcLayer0Yuv422_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__0_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_42
   (srcLayer0Yuv_empty_n,
    srcLayer0Yuv_full_n,
    \SRL_SIG_reg[1][23] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter1,
    Q,
    outLayer0_full_n,
    \mOutPtr_reg[1]_0 ,
    E,
    D);
  output srcLayer0Yuv_empty_n;
  output srcLayer0Yuv_full_n;
  output [23:0]\SRL_SIG_reg[1][23] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input outLayer0_full_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [23:0]\SRL_SIG_reg[1][23] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire internal_empty_n_i_1__11_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__11_n_8;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__11_n_8 ;
  wire \mOutPtr[1]_i_1__1_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire outLayer0_full_n;
  wire srcLayer0Yuv_empty_n;
  wire srcLayer0Yuv_full_n;
  wire v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_71 U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(srcLayer0Yuv_empty_n),
        .I3(v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__11_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_8),
        .Q(srcLayer0Yuv_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(srcLayer0Yuv_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__11_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_8),
        .Q(srcLayer0Yuv_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__11 
       (.I0(srcLayer0Yuv_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(outLayer0_full_n),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__11_n_8 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read),
        .I3(srcLayer0Yuv_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_43
   (srcLayer0_empty_n,
    srcLayer0_full_n,
    if_din,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_420_to_422_false_U0_srcLayer0_read,
    ap_enable_reg_pp0_iter1,
    Q,
    srcLayer0Yuv422_full_n,
    \mOutPtr_reg[1]_0 ,
    E,
    D);
  output srcLayer0_empty_n;
  output srcLayer0_full_n;
  output [23:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_420_to_422_false_U0_srcLayer0_read;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input srcLayer0Yuv422_full_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [23:0]if_din;
  wire internal_empty_n_i_1__9_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__9_n_8;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__9_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire srcLayer0Yuv422_full_n;
  wire srcLayer0_empty_n;
  wire srcLayer0_full_n;
  wire v_mix_420_to_422_false_U0_srcLayer0_read;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_70 U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(srcLayer0_empty_n),
        .I3(v_mix_420_to_422_false_U0_srcLayer0_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__9_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_8),
        .Q(srcLayer0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n),
        .I1(srcLayer0_full_n),
        .I2(ap_rst_n),
        .I3(v_mix_420_to_422_false_U0_srcLayer0_read),
        .I4(srcLayer0_empty_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__9
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_8),
        .Q(srcLayer0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__9 
       (.I0(srcLayer0_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(srcLayer0Yuv422_full_n),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__9_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(v_mix_420_to_422_false_U0_srcLayer0_read),
        .I3(srcLayer0_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_45
   (srcLayer1Rgb_empty_n,
    srcLayer1Rgb_full_n,
    if_din,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_upsample_false_U0_srcLayer1x_write,
    internal_full_n_reg_0,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter1,
    Q,
    srcLayer1x_full_n,
    \mOutPtr_reg[1]_0 ,
    E,
    D);
  output srcLayer1Rgb_empty_n;
  output srcLayer1Rgb_full_n;
  output [23:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_upsample_false_U0_srcLayer1x_write;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input srcLayer1x_full_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [23:0]if_din;
  wire internal_empty_n_i_1__25_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__25_n_8;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__25_n_8 ;
  wire \mOutPtr[1]_i_1__14_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire srcLayer1Rgb_empty_n;
  wire srcLayer1Rgb_full_n;
  wire srcLayer1x_full_n;
  wire v_mix_upsample_false_U0_srcLayer1x_write;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_68 U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__25
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(srcLayer1Rgb_empty_n),
        .I3(v_mix_upsample_false_U0_srcLayer1x_write),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__25_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_8),
        .Q(srcLayer1Rgb_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__25
       (.I0(internal_full_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(srcLayer1Rgb_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__25_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_8),
        .Q(srcLayer1Rgb_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__25 
       (.I0(srcLayer1Rgb_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(srcLayer1x_full_n),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__25_n_8 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(v_mix_upsample_false_U0_srcLayer1x_write),
        .I3(srcLayer1Rgb_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__14_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__25_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_46
   (srcLayer1Yuv422_empty_n,
    srcLayer1Yuv422_full_n,
    if_din,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter1,
    Q,
    srcLayer1Yuv_full_n,
    \mOutPtr_reg[1]_0 ,
    E,
    D);
  output srcLayer1Yuv422_empty_n;
  output srcLayer1Yuv422_full_n;
  output [23:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input srcLayer1Yuv_full_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [23:0]if_din;
  wire internal_empty_n_i_1__19_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__19_n_8;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__19_n_8 ;
  wire \mOutPtr[1]_i_1__8_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire srcLayer1Yuv422_empty_n;
  wire srcLayer1Yuv422_full_n;
  wire srcLayer1Yuv_full_n;
  wire v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_67 U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__19
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(srcLayer1Yuv422_empty_n),
        .I3(v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__19_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_8),
        .Q(srcLayer1Yuv422_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__19
       (.I0(internal_full_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(srcLayer1Yuv422_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__19_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_8),
        .Q(srcLayer1Yuv422_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__19 
       (.I0(srcLayer1Yuv422_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(srcLayer1Yuv_full_n),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__19_n_8 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read),
        .I3(srcLayer1Yuv422_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__8_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_47
   (srcLayer1Yuv_empty_n,
    srcLayer1Yuv_full_n,
    if_din,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter1,
    Q,
    srcLayer1Rgb_full_n,
    \mOutPtr_reg[0]_0 ,
    E,
    D);
  output srcLayer1Yuv_empty_n;
  output srcLayer1Yuv_full_n;
  output [23:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input srcLayer1Rgb_full_n;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [23:0]if_din;
  wire internal_empty_n_i_1__22_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__22_n_8;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__22_n_8 ;
  wire \mOutPtr[1]_i_1__11_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire srcLayer1Rgb_full_n;
  wire srcLayer1Yuv_empty_n;
  wire srcLayer1Yuv_full_n;
  wire v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_66 U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__22
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(srcLayer1Yuv_empty_n),
        .I3(v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__22_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_8),
        .Q(srcLayer1Yuv_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__22
       (.I0(internal_full_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(srcLayer1Yuv_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__22_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_8),
        .Q(srcLayer1Yuv_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__22 
       (.I0(srcLayer1Yuv_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(srcLayer1Rgb_full_n),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__22_n_8 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read),
        .I3(srcLayer1Yuv_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__11_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_48
   (srcLayer1_empty_n,
    srcLayer1_full_n,
    if_din,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_420_to_422_false_1_U0_srcLayer1_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter1,
    Q,
    srcLayer1Yuv422_full_n,
    \mOutPtr_reg[1]_0 ,
    E,
    D);
  output srcLayer1_empty_n;
  output srcLayer1_full_n;
  output [23:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_420_to_422_false_1_U0_srcLayer1_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input srcLayer1Yuv422_full_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [23:0]if_din;
  wire internal_empty_n_i_1__13_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_8;
  wire internal_full_n_reg_0;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__13_n_8 ;
  wire \mOutPtr[1]_i_1__3_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire srcLayer1Yuv422_full_n;
  wire srcLayer1_empty_n;
  wire srcLayer1_full_n;
  wire v_mix_420_to_422_false_1_U0_srcLayer1_read;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_65 U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(srcLayer1_empty_n),
        .I3(v_mix_420_to_422_false_1_U0_srcLayer1_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__13_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_8),
        .Q(srcLayer1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(srcLayer1_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__13_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_8),
        .Q(srcLayer1_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__13 
       (.I0(srcLayer1_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q),
        .I3(srcLayer1Yuv422_full_n),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__13_n_8 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(v_mix_420_to_422_false_1_U0_srcLayer1_read),
        .I3(srcLayer1_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__3_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_49
   (srcLayer1x_empty_n,
    srcLayer1x_full_n,
    D,
    \p_0_1_0_0_025_lcssa41_fu_94_reg[7] ,
    \p_0_2_0_0_027_lcssa44_fu_98_reg[7] ,
    ap_clk,
    v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read,
    ap_enable_reg_pp0_iter1,
    Q,
    srcLayer1Rgb_empty_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    \p_0_0_0_0_023_lcssa38_fu_90_reg[7] ,
    \p_0_2_0_0_027_lcssa44_fu_98_reg[0] ,
    \p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 ,
    \p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 ,
    \mOutPtr_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][23] );
  output srcLayer1x_empty_n;
  output srcLayer1x_full_n;
  output [7:0]D;
  output [7:0]\p_0_1_0_0_025_lcssa41_fu_94_reg[7] ;
  output [7:0]\p_0_2_0_0_027_lcssa44_fu_98_reg[7] ;
  input ap_clk;
  input v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input srcLayer1Rgb_empty_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [7:0]\p_0_0_0_0_023_lcssa38_fu_90_reg[7] ;
  input \p_0_2_0_0_027_lcssa44_fu_98_reg[0] ;
  input [7:0]\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 ;
  input [7:0]\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input [23:0]\SRL_SIG_reg[0][23] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [23:0]\SRL_SIG_reg[0][23] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire internal_empty_n_i_1__28_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__28_n_8;
  wire internal_full_n_i_2__39_n_8;
  wire [1:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__28_n_8 ;
  wire \mOutPtr[1]_i_1__17_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [7:0]\p_0_0_0_0_023_lcssa38_fu_90_reg[7] ;
  wire [7:0]\p_0_1_0_0_025_lcssa41_fu_94_reg[7] ;
  wire [7:0]\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 ;
  wire \p_0_2_0_0_027_lcssa44_fu_98_reg[0] ;
  wire [7:0]\p_0_2_0_0_027_lcssa44_fu_98_reg[7] ;
  wire [7:0]\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 ;
  wire srcLayer1Rgb_empty_n;
  wire srcLayer1x_empty_n;
  wire srcLayer1x_full_n;
  wire v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read;

  design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg U_design_1_v_mix_0_0_fifo_w24_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .\p_0_0_0_0_023_lcssa38_fu_90_reg[7] (\p_0_0_0_0_023_lcssa38_fu_90_reg[7] ),
        .\p_0_1_0_0_025_lcssa41_fu_94_reg[7] (\p_0_1_0_0_025_lcssa41_fu_94_reg[7] ),
        .\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 (\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 ),
        .\p_0_2_0_0_027_lcssa44_fu_98_reg[0] (\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .\p_0_2_0_0_027_lcssa44_fu_98_reg[7] (\p_0_2_0_0_027_lcssa44_fu_98_reg[7] ),
        .\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 (\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__28
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(srcLayer1x_empty_n),
        .I3(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__28_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_8),
        .Q(srcLayer1x_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__28
       (.I0(internal_full_n_i_2__39_n_8),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(srcLayer1x_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__28_n_8));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    internal_full_n_i_2__39
       (.I0(srcLayer1x_empty_n),
        .I1(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .I2(srcLayer1x_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .I5(srcLayer1Rgb_empty_n),
        .O(internal_full_n_i_2__39_n_8));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    internal_full_n_i_3__15
       (.I0(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .I1(srcLayer1x_empty_n),
        .I2(srcLayer1Rgb_empty_n),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(srcLayer1x_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_8),
        .Q(srcLayer1x_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__28 
       (.I0(srcLayer1x_empty_n),
        .I1(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .I2(internal_empty_n_reg_0),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__28_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .I3(srcLayer1x_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__17_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__28_n_8 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_8 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg
   (D,
    \p_0_1_0_0_025_lcssa41_fu_94_reg[7] ,
    \p_0_2_0_0_027_lcssa44_fu_98_reg[7] ,
    \p_0_0_0_0_023_lcssa38_fu_90_reg[7] ,
    \p_0_2_0_0_027_lcssa44_fu_98_reg[0] ,
    mOutPtr,
    \p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 ,
    \p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 ,
    E,
    \SRL_SIG_reg[0][23]_0 ,
    ap_clk);
  output [7:0]D;
  output [7:0]\p_0_1_0_0_025_lcssa41_fu_94_reg[7] ;
  output [7:0]\p_0_2_0_0_027_lcssa44_fu_98_reg[7] ;
  input [7:0]\p_0_0_0_0_023_lcssa38_fu_90_reg[7] ;
  input \p_0_2_0_0_027_lcssa44_fu_98_reg[0] ;
  input [1:0]mOutPtr;
  input [7:0]\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 ;
  input [7:0]\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 ;
  input [0:0]E;
  input [23:0]\SRL_SIG_reg[0][23]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_36 ;
  wire [23:0]\SRL_SIG_reg[1]_37 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire [7:0]\p_0_0_0_0_023_lcssa38_fu_90_reg[7] ;
  wire [7:0]\p_0_1_0_0_025_lcssa41_fu_94_reg[7] ;
  wire [7:0]\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 ;
  wire \p_0_2_0_0_027_lcssa44_fu_98_reg[0] ;
  wire [7:0]\p_0_2_0_0_027_lcssa44_fu_98_reg[7] ;
  wire [7:0]\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [0]),
        .Q(\SRL_SIG_reg[0]_36 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [10]),
        .Q(\SRL_SIG_reg[0]_36 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [11]),
        .Q(\SRL_SIG_reg[0]_36 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [12]),
        .Q(\SRL_SIG_reg[0]_36 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [13]),
        .Q(\SRL_SIG_reg[0]_36 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [14]),
        .Q(\SRL_SIG_reg[0]_36 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [15]),
        .Q(\SRL_SIG_reg[0]_36 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [16]),
        .Q(\SRL_SIG_reg[0]_36 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [17]),
        .Q(\SRL_SIG_reg[0]_36 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [18]),
        .Q(\SRL_SIG_reg[0]_36 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [19]),
        .Q(\SRL_SIG_reg[0]_36 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [1]),
        .Q(\SRL_SIG_reg[0]_36 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [20]),
        .Q(\SRL_SIG_reg[0]_36 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [21]),
        .Q(\SRL_SIG_reg[0]_36 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [22]),
        .Q(\SRL_SIG_reg[0]_36 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [23]),
        .Q(\SRL_SIG_reg[0]_36 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [2]),
        .Q(\SRL_SIG_reg[0]_36 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [3]),
        .Q(\SRL_SIG_reg[0]_36 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [4]),
        .Q(\SRL_SIG_reg[0]_36 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [5]),
        .Q(\SRL_SIG_reg[0]_36 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [6]),
        .Q(\SRL_SIG_reg[0]_36 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [7]),
        .Q(\SRL_SIG_reg[0]_36 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [8]),
        .Q(\SRL_SIG_reg[0]_36 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [9]),
        .Q(\SRL_SIG_reg[0]_36 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [0]),
        .Q(\SRL_SIG_reg[1]_37 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [10]),
        .Q(\SRL_SIG_reg[1]_37 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [11]),
        .Q(\SRL_SIG_reg[1]_37 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [12]),
        .Q(\SRL_SIG_reg[1]_37 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [13]),
        .Q(\SRL_SIG_reg[1]_37 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [14]),
        .Q(\SRL_SIG_reg[1]_37 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [15]),
        .Q(\SRL_SIG_reg[1]_37 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [16]),
        .Q(\SRL_SIG_reg[1]_37 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [17]),
        .Q(\SRL_SIG_reg[1]_37 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [18]),
        .Q(\SRL_SIG_reg[1]_37 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [19]),
        .Q(\SRL_SIG_reg[1]_37 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [1]),
        .Q(\SRL_SIG_reg[1]_37 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [20]),
        .Q(\SRL_SIG_reg[1]_37 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [21]),
        .Q(\SRL_SIG_reg[1]_37 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [22]),
        .Q(\SRL_SIG_reg[1]_37 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [23]),
        .Q(\SRL_SIG_reg[1]_37 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [2]),
        .Q(\SRL_SIG_reg[1]_37 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [3]),
        .Q(\SRL_SIG_reg[1]_37 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [4]),
        .Q(\SRL_SIG_reg[1]_37 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [5]),
        .Q(\SRL_SIG_reg[1]_37 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [6]),
        .Q(\SRL_SIG_reg[1]_37 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [7]),
        .Q(\SRL_SIG_reg[1]_37 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [8]),
        .Q(\SRL_SIG_reg[1]_37 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [9]),
        .Q(\SRL_SIG_reg[1]_37 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_0_0_0_023_lcssa38_fu_90[0]_i_1 
       (.I0(\p_0_0_0_0_023_lcssa38_fu_90_reg[7] [0]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [0]),
        .I3(\SRL_SIG_reg[0]_36 [0]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_0_0_0_023_lcssa38_fu_90[1]_i_1 
       (.I0(\p_0_0_0_0_023_lcssa38_fu_90_reg[7] [1]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [1]),
        .I3(\SRL_SIG_reg[0]_36 [1]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_0_0_0_023_lcssa38_fu_90[2]_i_1 
       (.I0(\p_0_0_0_0_023_lcssa38_fu_90_reg[7] [2]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [2]),
        .I3(\SRL_SIG_reg[0]_36 [2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_0_0_0_023_lcssa38_fu_90[3]_i_1 
       (.I0(\p_0_0_0_0_023_lcssa38_fu_90_reg[7] [3]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [3]),
        .I3(\SRL_SIG_reg[0]_36 [3]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_0_0_0_023_lcssa38_fu_90[4]_i_1 
       (.I0(\p_0_0_0_0_023_lcssa38_fu_90_reg[7] [4]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [4]),
        .I3(\SRL_SIG_reg[0]_36 [4]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_0_0_0_023_lcssa38_fu_90[5]_i_1 
       (.I0(\p_0_0_0_0_023_lcssa38_fu_90_reg[7] [5]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [5]),
        .I3(\SRL_SIG_reg[0]_36 [5]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_0_0_0_023_lcssa38_fu_90[6]_i_1 
       (.I0(\p_0_0_0_0_023_lcssa38_fu_90_reg[7] [6]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [6]),
        .I3(\SRL_SIG_reg[0]_36 [6]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_0_0_0_023_lcssa38_fu_90[7]_i_2 
       (.I0(\p_0_0_0_0_023_lcssa38_fu_90_reg[7] [7]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [7]),
        .I3(\SRL_SIG_reg[0]_36 [7]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_1_0_0_025_lcssa41_fu_94[0]_i_1 
       (.I0(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [0]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [8]),
        .I3(\SRL_SIG_reg[0]_36 [8]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_1_0_0_025_lcssa41_fu_94_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_1_0_0_025_lcssa41_fu_94[1]_i_1 
       (.I0(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [1]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [9]),
        .I3(\SRL_SIG_reg[0]_36 [9]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_1_0_0_025_lcssa41_fu_94_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_1_0_0_025_lcssa41_fu_94[2]_i_1 
       (.I0(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [2]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [10]),
        .I3(\SRL_SIG_reg[0]_36 [10]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_1_0_0_025_lcssa41_fu_94_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_1_0_0_025_lcssa41_fu_94[3]_i_1 
       (.I0(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [3]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [11]),
        .I3(\SRL_SIG_reg[0]_36 [11]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_1_0_0_025_lcssa41_fu_94_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_1_0_0_025_lcssa41_fu_94[4]_i_1 
       (.I0(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [4]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [12]),
        .I3(\SRL_SIG_reg[0]_36 [12]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_1_0_0_025_lcssa41_fu_94_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_1_0_0_025_lcssa41_fu_94[5]_i_1 
       (.I0(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [5]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [13]),
        .I3(\SRL_SIG_reg[0]_36 [13]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_1_0_0_025_lcssa41_fu_94_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_1_0_0_025_lcssa41_fu_94[6]_i_1 
       (.I0(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [6]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [14]),
        .I3(\SRL_SIG_reg[0]_36 [14]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_1_0_0_025_lcssa41_fu_94_reg[7] [6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_1_0_0_025_lcssa41_fu_94[7]_i_1 
       (.I0(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [7]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [15]),
        .I3(\SRL_SIG_reg[0]_36 [15]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_1_0_0_025_lcssa41_fu_94_reg[7] [7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_2_0_0_027_lcssa44_fu_98[0]_i_1 
       (.I0(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [0]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [16]),
        .I3(\SRL_SIG_reg[0]_36 [16]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_2_0_0_027_lcssa44_fu_98_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_2_0_0_027_lcssa44_fu_98[1]_i_1 
       (.I0(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [1]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [17]),
        .I3(\SRL_SIG_reg[0]_36 [17]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_2_0_0_027_lcssa44_fu_98_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_2_0_0_027_lcssa44_fu_98[2]_i_1 
       (.I0(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [2]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [18]),
        .I3(\SRL_SIG_reg[0]_36 [18]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_2_0_0_027_lcssa44_fu_98_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_2_0_0_027_lcssa44_fu_98[3]_i_1 
       (.I0(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [3]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [19]),
        .I3(\SRL_SIG_reg[0]_36 [19]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_2_0_0_027_lcssa44_fu_98_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_2_0_0_027_lcssa44_fu_98[4]_i_1 
       (.I0(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [4]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [20]),
        .I3(\SRL_SIG_reg[0]_36 [20]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_2_0_0_027_lcssa44_fu_98_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_2_0_0_027_lcssa44_fu_98[5]_i_1 
       (.I0(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [5]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [21]),
        .I3(\SRL_SIG_reg[0]_36 [21]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_2_0_0_027_lcssa44_fu_98_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_2_0_0_027_lcssa44_fu_98[6]_i_1 
       (.I0(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [6]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [22]),
        .I3(\SRL_SIG_reg[0]_36 [22]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_2_0_0_027_lcssa44_fu_98_reg[7] [6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    \p_0_2_0_0_027_lcssa44_fu_98[7]_i_1 
       (.I0(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [7]),
        .I1(\p_0_2_0_0_027_lcssa44_fu_98_reg[0] ),
        .I2(\SRL_SIG_reg[1]_37 [23]),
        .I3(\SRL_SIG_reg[0]_36 [23]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\p_0_2_0_0_027_lcssa44_fu_98_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_65
   (if_din,
    mOutPtr,
    E,
    D,
    ap_clk);
  output [23:0]if_din;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_8 ;
  wire [23:0]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [0]),
        .I1(\SRL_SIG_reg[0]_8 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [10]),
        .I1(\SRL_SIG_reg[0]_8 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [11]),
        .I1(\SRL_SIG_reg[0]_8 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [12]),
        .I1(\SRL_SIG_reg[0]_8 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [13]),
        .I1(\SRL_SIG_reg[0]_8 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [14]),
        .I1(\SRL_SIG_reg[0]_8 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [15]),
        .I1(\SRL_SIG_reg[0]_8 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [16]),
        .I1(\SRL_SIG_reg[0]_8 [16]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [17]),
        .I1(\SRL_SIG_reg[0]_8 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [18]),
        .I1(\SRL_SIG_reg[0]_8 [18]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [19]),
        .I1(\SRL_SIG_reg[0]_8 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [1]),
        .I1(\SRL_SIG_reg[0]_8 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [20]),
        .I1(\SRL_SIG_reg[0]_8 [20]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [21]),
        .I1(\SRL_SIG_reg[0]_8 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [22]),
        .I1(\SRL_SIG_reg[0]_8 [22]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_2__3 
       (.I0(\SRL_SIG_reg[1]_9 [23]),
        .I1(\SRL_SIG_reg[0]_8 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [2]),
        .I1(\SRL_SIG_reg[0]_8 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [3]),
        .I1(\SRL_SIG_reg[0]_8 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [4]),
        .I1(\SRL_SIG_reg[0]_8 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [5]),
        .I1(\SRL_SIG_reg[0]_8 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [6]),
        .I1(\SRL_SIG_reg[0]_8 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [7]),
        .I1(\SRL_SIG_reg[0]_8 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [8]),
        .I1(\SRL_SIG_reg[0]_8 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [9]),
        .I1(\SRL_SIG_reg[0]_8 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_8 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_8 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_8 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_8 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_8 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_8 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_8 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_8 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_8 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_8 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_8 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_8 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_8 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_8 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_8 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_8 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [10]),
        .Q(\SRL_SIG_reg[1]_9 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [11]),
        .Q(\SRL_SIG_reg[1]_9 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [12]),
        .Q(\SRL_SIG_reg[1]_9 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [13]),
        .Q(\SRL_SIG_reg[1]_9 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [14]),
        .Q(\SRL_SIG_reg[1]_9 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [15]),
        .Q(\SRL_SIG_reg[1]_9 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [16]),
        .Q(\SRL_SIG_reg[1]_9 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [17]),
        .Q(\SRL_SIG_reg[1]_9 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [18]),
        .Q(\SRL_SIG_reg[1]_9 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [19]),
        .Q(\SRL_SIG_reg[1]_9 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [20]),
        .Q(\SRL_SIG_reg[1]_9 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [21]),
        .Q(\SRL_SIG_reg[1]_9 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [22]),
        .Q(\SRL_SIG_reg[1]_9 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [23]),
        .Q(\SRL_SIG_reg[1]_9 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [8]),
        .Q(\SRL_SIG_reg[1]_9 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [9]),
        .Q(\SRL_SIG_reg[1]_9 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_66
   (if_din,
    mOutPtr,
    E,
    D,
    ap_clk);
  output [23:0]if_din;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_24 ;
  wire [23:0]\SRL_SIG_reg[1]_25 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [0]),
        .I1(\SRL_SIG_reg[0]_24 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [10]),
        .I1(\SRL_SIG_reg[0]_24 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [11]),
        .I1(\SRL_SIG_reg[0]_24 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [12]),
        .I1(\SRL_SIG_reg[0]_24 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [13]),
        .I1(\SRL_SIG_reg[0]_24 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [14]),
        .I1(\SRL_SIG_reg[0]_24 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [15]),
        .I1(\SRL_SIG_reg[0]_24 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [16]),
        .I1(\SRL_SIG_reg[0]_24 [16]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [17]),
        .I1(\SRL_SIG_reg[0]_24 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [18]),
        .I1(\SRL_SIG_reg[0]_24 [18]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [19]),
        .I1(\SRL_SIG_reg[0]_24 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [1]),
        .I1(\SRL_SIG_reg[0]_24 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [20]),
        .I1(\SRL_SIG_reg[0]_24 [20]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [21]),
        .I1(\SRL_SIG_reg[0]_24 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [22]),
        .I1(\SRL_SIG_reg[0]_24 [22]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_2__5 
       (.I0(\SRL_SIG_reg[1]_25 [23]),
        .I1(\SRL_SIG_reg[0]_24 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [2]),
        .I1(\SRL_SIG_reg[0]_24 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [3]),
        .I1(\SRL_SIG_reg[0]_24 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [4]),
        .I1(\SRL_SIG_reg[0]_24 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [5]),
        .I1(\SRL_SIG_reg[0]_24 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [6]),
        .I1(\SRL_SIG_reg[0]_24 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [7]),
        .I1(\SRL_SIG_reg[0]_24 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_25 [8]),
        .I1(\SRL_SIG_reg[0]_24 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__10 
       (.I0(\SRL_SIG_reg[1]_25 [9]),
        .I1(\SRL_SIG_reg[0]_24 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_24 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_24 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_24 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_24 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_24 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_24 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_24 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_24 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_24 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_24 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_24 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_24 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_24 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_24 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_24 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_24 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_24 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_24 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_24 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_24 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_24 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_24 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_24 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_24 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [0]),
        .Q(\SRL_SIG_reg[1]_25 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [10]),
        .Q(\SRL_SIG_reg[1]_25 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [11]),
        .Q(\SRL_SIG_reg[1]_25 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [12]),
        .Q(\SRL_SIG_reg[1]_25 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [13]),
        .Q(\SRL_SIG_reg[1]_25 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [14]),
        .Q(\SRL_SIG_reg[1]_25 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [15]),
        .Q(\SRL_SIG_reg[1]_25 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [16]),
        .Q(\SRL_SIG_reg[1]_25 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [17]),
        .Q(\SRL_SIG_reg[1]_25 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [18]),
        .Q(\SRL_SIG_reg[1]_25 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [19]),
        .Q(\SRL_SIG_reg[1]_25 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [1]),
        .Q(\SRL_SIG_reg[1]_25 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [20]),
        .Q(\SRL_SIG_reg[1]_25 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [21]),
        .Q(\SRL_SIG_reg[1]_25 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [22]),
        .Q(\SRL_SIG_reg[1]_25 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [23]),
        .Q(\SRL_SIG_reg[1]_25 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [2]),
        .Q(\SRL_SIG_reg[1]_25 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [3]),
        .Q(\SRL_SIG_reg[1]_25 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [4]),
        .Q(\SRL_SIG_reg[1]_25 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [5]),
        .Q(\SRL_SIG_reg[1]_25 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [6]),
        .Q(\SRL_SIG_reg[1]_25 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [7]),
        .Q(\SRL_SIG_reg[1]_25 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [8]),
        .Q(\SRL_SIG_reg[1]_25 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 [9]),
        .Q(\SRL_SIG_reg[1]_25 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_67
   (if_din,
    mOutPtr,
    E,
    D,
    ap_clk);
  output [23:0]if_din;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_18 ;
  wire [23:0]\SRL_SIG_reg[1]_19 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [0]),
        .I1(\SRL_SIG_reg[0]_18 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [10]),
        .I1(\SRL_SIG_reg[0]_18 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [11]),
        .I1(\SRL_SIG_reg[0]_18 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [12]),
        .I1(\SRL_SIG_reg[0]_18 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [13]),
        .I1(\SRL_SIG_reg[0]_18 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [14]),
        .I1(\SRL_SIG_reg[0]_18 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [15]),
        .I1(\SRL_SIG_reg[0]_18 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [16]),
        .I1(\SRL_SIG_reg[0]_18 [16]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [17]),
        .I1(\SRL_SIG_reg[0]_18 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [18]),
        .I1(\SRL_SIG_reg[0]_18 [18]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [19]),
        .I1(\SRL_SIG_reg[0]_18 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [1]),
        .I1(\SRL_SIG_reg[0]_18 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [20]),
        .I1(\SRL_SIG_reg[0]_18 [20]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [21]),
        .I1(\SRL_SIG_reg[0]_18 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [22]),
        .I1(\SRL_SIG_reg[0]_18 [22]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_2__4 
       (.I0(\SRL_SIG_reg[1]_19 [23]),
        .I1(\SRL_SIG_reg[0]_18 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [2]),
        .I1(\SRL_SIG_reg[0]_18 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [3]),
        .I1(\SRL_SIG_reg[0]_18 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [4]),
        .I1(\SRL_SIG_reg[0]_18 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [5]),
        .I1(\SRL_SIG_reg[0]_18 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [6]),
        .I1(\SRL_SIG_reg[0]_18 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [7]),
        .I1(\SRL_SIG_reg[0]_18 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_19 [8]),
        .I1(\SRL_SIG_reg[0]_18 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_19 [9]),
        .I1(\SRL_SIG_reg[0]_18 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_18 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_18 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_18 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_18 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_18 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_18 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_18 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_18 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_18 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_18 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_18 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_18 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_18 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_18 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_18 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_18 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_18 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_18 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_18 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_18 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_18 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_18 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_18 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_18 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [0]),
        .Q(\SRL_SIG_reg[1]_19 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [10]),
        .Q(\SRL_SIG_reg[1]_19 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [11]),
        .Q(\SRL_SIG_reg[1]_19 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [12]),
        .Q(\SRL_SIG_reg[1]_19 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [13]),
        .Q(\SRL_SIG_reg[1]_19 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [14]),
        .Q(\SRL_SIG_reg[1]_19 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [15]),
        .Q(\SRL_SIG_reg[1]_19 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [16]),
        .Q(\SRL_SIG_reg[1]_19 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [17]),
        .Q(\SRL_SIG_reg[1]_19 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [18]),
        .Q(\SRL_SIG_reg[1]_19 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [19]),
        .Q(\SRL_SIG_reg[1]_19 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [1]),
        .Q(\SRL_SIG_reg[1]_19 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [20]),
        .Q(\SRL_SIG_reg[1]_19 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [21]),
        .Q(\SRL_SIG_reg[1]_19 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [22]),
        .Q(\SRL_SIG_reg[1]_19 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [23]),
        .Q(\SRL_SIG_reg[1]_19 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [2]),
        .Q(\SRL_SIG_reg[1]_19 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [3]),
        .Q(\SRL_SIG_reg[1]_19 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [4]),
        .Q(\SRL_SIG_reg[1]_19 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [5]),
        .Q(\SRL_SIG_reg[1]_19 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [6]),
        .Q(\SRL_SIG_reg[1]_19 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [7]),
        .Q(\SRL_SIG_reg[1]_19 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [8]),
        .Q(\SRL_SIG_reg[1]_19 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_18 [9]),
        .Q(\SRL_SIG_reg[1]_19 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_68
   (if_din,
    mOutPtr,
    E,
    D,
    ap_clk);
  output [23:0]if_din;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_30 ;
  wire [23:0]\SRL_SIG_reg[1]_31 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [0]),
        .I1(\SRL_SIG_reg[0]_30 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [10]),
        .I1(\SRL_SIG_reg[0]_30 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [11]),
        .I1(\SRL_SIG_reg[0]_30 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [12]),
        .I1(\SRL_SIG_reg[0]_30 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [13]),
        .I1(\SRL_SIG_reg[0]_30 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [14]),
        .I1(\SRL_SIG_reg[0]_30 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [15]),
        .I1(\SRL_SIG_reg[0]_30 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [16]),
        .I1(\SRL_SIG_reg[0]_30 [16]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [17]),
        .I1(\SRL_SIG_reg[0]_30 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [18]),
        .I1(\SRL_SIG_reg[0]_30 [18]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [19]),
        .I1(\SRL_SIG_reg[0]_30 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [1]),
        .I1(\SRL_SIG_reg[0]_30 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [20]),
        .I1(\SRL_SIG_reg[0]_30 [20]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [21]),
        .I1(\SRL_SIG_reg[0]_30 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [22]),
        .I1(\SRL_SIG_reg[0]_30 [22]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_2__6 
       (.I0(\SRL_SIG_reg[1]_31 [23]),
        .I1(\SRL_SIG_reg[0]_30 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [2]),
        .I1(\SRL_SIG_reg[0]_30 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [3]),
        .I1(\SRL_SIG_reg[0]_30 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [4]),
        .I1(\SRL_SIG_reg[0]_30 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [5]),
        .I1(\SRL_SIG_reg[0]_30 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [6]),
        .I1(\SRL_SIG_reg[0]_30 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [7]),
        .I1(\SRL_SIG_reg[0]_30 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_31 [8]),
        .I1(\SRL_SIG_reg[0]_30 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__13 
       (.I0(\SRL_SIG_reg[1]_31 [9]),
        .I1(\SRL_SIG_reg[0]_30 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_30 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_30 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_30 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_30 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_30 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_30 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_30 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_30 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_30 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_30 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_30 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_30 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_30 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_30 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_30 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_30 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_30 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_30 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_30 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_30 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_30 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_30 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_30 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_30 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [0]),
        .Q(\SRL_SIG_reg[1]_31 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [10]),
        .Q(\SRL_SIG_reg[1]_31 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [11]),
        .Q(\SRL_SIG_reg[1]_31 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [12]),
        .Q(\SRL_SIG_reg[1]_31 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [13]),
        .Q(\SRL_SIG_reg[1]_31 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [14]),
        .Q(\SRL_SIG_reg[1]_31 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [15]),
        .Q(\SRL_SIG_reg[1]_31 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [16]),
        .Q(\SRL_SIG_reg[1]_31 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [17]),
        .Q(\SRL_SIG_reg[1]_31 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [18]),
        .Q(\SRL_SIG_reg[1]_31 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [19]),
        .Q(\SRL_SIG_reg[1]_31 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [1]),
        .Q(\SRL_SIG_reg[1]_31 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [20]),
        .Q(\SRL_SIG_reg[1]_31 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [21]),
        .Q(\SRL_SIG_reg[1]_31 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [22]),
        .Q(\SRL_SIG_reg[1]_31 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [23]),
        .Q(\SRL_SIG_reg[1]_31 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [2]),
        .Q(\SRL_SIG_reg[1]_31 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [3]),
        .Q(\SRL_SIG_reg[1]_31 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [4]),
        .Q(\SRL_SIG_reg[1]_31 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [5]),
        .Q(\SRL_SIG_reg[1]_31 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [6]),
        .Q(\SRL_SIG_reg[1]_31 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [7]),
        .Q(\SRL_SIG_reg[1]_31 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [8]),
        .Q(\SRL_SIG_reg[1]_31 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_30 [9]),
        .Q(\SRL_SIG_reg[1]_31 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_70
   (if_din,
    mOutPtr,
    E,
    D,
    ap_clk);
  output [23:0]if_din;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_71
   (\SRL_SIG_reg[1][23]_0 ,
    mOutPtr,
    E,
    D,
    ap_clk);
  output [23:0]\SRL_SIG_reg[1][23]_0 ;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_4 ;
  wire [23:0]\SRL_SIG_reg[1][23]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [0]),
        .I1(\SRL_SIG_reg[0]_4 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [10]),
        .I1(\SRL_SIG_reg[0]_4 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [11]),
        .I1(\SRL_SIG_reg[0]_4 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [12]),
        .I1(\SRL_SIG_reg[0]_4 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [13]),
        .I1(\SRL_SIG_reg[0]_4 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [14]),
        .I1(\SRL_SIG_reg[0]_4 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [15]),
        .I1(\SRL_SIG_reg[0]_4 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [16]),
        .I1(\SRL_SIG_reg[0]_4 [16]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [17]),
        .I1(\SRL_SIG_reg[0]_4 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [18]),
        .I1(\SRL_SIG_reg[0]_4 [18]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [19]),
        .I1(\SRL_SIG_reg[0]_4 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [1]),
        .I1(\SRL_SIG_reg[0]_4 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [20]),
        .I1(\SRL_SIG_reg[0]_4 [20]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [21]),
        .I1(\SRL_SIG_reg[0]_4 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [22]),
        .I1(\SRL_SIG_reg[0]_4 [22]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_2__2 
       (.I0(\SRL_SIG_reg[1]_5 [23]),
        .I1(\SRL_SIG_reg[0]_4 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [2]),
        .I1(\SRL_SIG_reg[0]_4 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [3]),
        .I1(\SRL_SIG_reg[0]_4 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [4]),
        .I1(\SRL_SIG_reg[0]_4 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [5]),
        .I1(\SRL_SIG_reg[0]_4 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [6]),
        .I1(\SRL_SIG_reg[0]_4 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [7]),
        .I1(\SRL_SIG_reg[0]_4 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [8]),
        .I1(\SRL_SIG_reg[0]_4 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [9]),
        .I1(\SRL_SIG_reg[0]_4 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][23]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_4 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_4 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_4 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_4 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_4 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_4 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_4 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_4 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_4 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_4 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_4 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_4 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [10]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [11]),
        .Q(\SRL_SIG_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [12]),
        .Q(\SRL_SIG_reg[1]_5 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [13]),
        .Q(\SRL_SIG_reg[1]_5 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [14]),
        .Q(\SRL_SIG_reg[1]_5 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [16]),
        .Q(\SRL_SIG_reg[1]_5 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [17]),
        .Q(\SRL_SIG_reg[1]_5 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [18]),
        .Q(\SRL_SIG_reg[1]_5 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [19]),
        .Q(\SRL_SIG_reg[1]_5 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [20]),
        .Q(\SRL_SIG_reg[1]_5 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [21]),
        .Q(\SRL_SIG_reg[1]_5 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [22]),
        .Q(\SRL_SIG_reg[1]_5 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [23]),
        .Q(\SRL_SIG_reg[1]_5 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_72
   (if_din,
    mOutPtr,
    E,
    D,
    ap_clk);
  output [23:0]if_din;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_2 ;
  wire [23:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [0]),
        .I1(\SRL_SIG_reg[0]_2 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [10]),
        .I1(\SRL_SIG_reg[0]_2 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [11]),
        .I1(\SRL_SIG_reg[0]_2 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [12]),
        .I1(\SRL_SIG_reg[0]_2 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [13]),
        .I1(\SRL_SIG_reg[0]_2 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [14]),
        .I1(\SRL_SIG_reg[0]_2 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [15]),
        .I1(\SRL_SIG_reg[0]_2 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [16]),
        .I1(\SRL_SIG_reg[0]_2 [16]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [17]),
        .I1(\SRL_SIG_reg[0]_2 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [18]),
        .I1(\SRL_SIG_reg[0]_2 [18]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [19]),
        .I1(\SRL_SIG_reg[0]_2 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [1]),
        .I1(\SRL_SIG_reg[0]_2 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [20]),
        .I1(\SRL_SIG_reg[0]_2 [20]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [21]),
        .I1(\SRL_SIG_reg[0]_2 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [22]),
        .I1(\SRL_SIG_reg[0]_2 [22]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_2__1 
       (.I0(\SRL_SIG_reg[1]_3 [23]),
        .I1(\SRL_SIG_reg[0]_2 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [2]),
        .I1(\SRL_SIG_reg[0]_2 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [3]),
        .I1(\SRL_SIG_reg[0]_2 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [4]),
        .I1(\SRL_SIG_reg[0]_2 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [5]),
        .I1(\SRL_SIG_reg[0]_2 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [6]),
        .I1(\SRL_SIG_reg[0]_2 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [7]),
        .I1(\SRL_SIG_reg[0]_2 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [8]),
        .I1(\SRL_SIG_reg[0]_2 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [9]),
        .I1(\SRL_SIG_reg[0]_2 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [11]),
        .Q(\SRL_SIG_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [12]),
        .Q(\SRL_SIG_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [13]),
        .Q(\SRL_SIG_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [14]),
        .Q(\SRL_SIG_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [16]),
        .Q(\SRL_SIG_reg[1]_3 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [17]),
        .Q(\SRL_SIG_reg[1]_3 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [18]),
        .Q(\SRL_SIG_reg[1]_3 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [19]),
        .Q(\SRL_SIG_reg[1]_3 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [20]),
        .Q(\SRL_SIG_reg[1]_3 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [21]),
        .Q(\SRL_SIG_reg[1]_3 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [22]),
        .Q(\SRL_SIG_reg[1]_3 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [23]),
        .Q(\SRL_SIG_reg[1]_3 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_80
   (if_din,
    mOutPtr,
    E,
    D,
    ap_clk);
  output [23:0]if_din;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_48 ;
  wire [23:0]\SRL_SIG_reg[1]_49 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [0]),
        .I1(\SRL_SIG_reg[0]_48 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [10]),
        .I1(\SRL_SIG_reg[0]_48 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [11]),
        .I1(\SRL_SIG_reg[0]_48 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [12]),
        .I1(\SRL_SIG_reg[0]_48 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [13]),
        .I1(\SRL_SIG_reg[0]_48 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [14]),
        .I1(\SRL_SIG_reg[0]_48 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [15]),
        .I1(\SRL_SIG_reg[0]_48 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [16]),
        .I1(\SRL_SIG_reg[0]_48 [16]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [17]),
        .I1(\SRL_SIG_reg[0]_48 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [18]),
        .I1(\SRL_SIG_reg[0]_48 [18]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [19]),
        .I1(\SRL_SIG_reg[0]_48 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [1]),
        .I1(\SRL_SIG_reg[0]_48 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [20]),
        .I1(\SRL_SIG_reg[0]_48 [20]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [21]),
        .I1(\SRL_SIG_reg[0]_48 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [22]),
        .I1(\SRL_SIG_reg[0]_48 [22]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_2__8 
       (.I0(\SRL_SIG_reg[1]_49 [23]),
        .I1(\SRL_SIG_reg[0]_48 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [2]),
        .I1(\SRL_SIG_reg[0]_48 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [3]),
        .I1(\SRL_SIG_reg[0]_48 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [4]),
        .I1(\SRL_SIG_reg[0]_48 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [5]),
        .I1(\SRL_SIG_reg[0]_48 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [6]),
        .I1(\SRL_SIG_reg[0]_48 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [7]),
        .I1(\SRL_SIG_reg[0]_48 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_49 [8]),
        .I1(\SRL_SIG_reg[0]_48 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__21 
       (.I0(\SRL_SIG_reg[1]_49 [9]),
        .I1(\SRL_SIG_reg[0]_48 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_48 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_48 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_48 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_48 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_48 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_48 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_48 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_48 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_48 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_48 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_48 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_48 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_48 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_48 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_48 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_48 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_48 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_48 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_48 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_48 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_48 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_48 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_48 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_48 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [0]),
        .Q(\SRL_SIG_reg[1]_49 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [10]),
        .Q(\SRL_SIG_reg[1]_49 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [11]),
        .Q(\SRL_SIG_reg[1]_49 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [12]),
        .Q(\SRL_SIG_reg[1]_49 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [13]),
        .Q(\SRL_SIG_reg[1]_49 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [14]),
        .Q(\SRL_SIG_reg[1]_49 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [15]),
        .Q(\SRL_SIG_reg[1]_49 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [16]),
        .Q(\SRL_SIG_reg[1]_49 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [17]),
        .Q(\SRL_SIG_reg[1]_49 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [18]),
        .Q(\SRL_SIG_reg[1]_49 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [19]),
        .Q(\SRL_SIG_reg[1]_49 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [1]),
        .Q(\SRL_SIG_reg[1]_49 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [20]),
        .Q(\SRL_SIG_reg[1]_49 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [21]),
        .Q(\SRL_SIG_reg[1]_49 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [22]),
        .Q(\SRL_SIG_reg[1]_49 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [23]),
        .Q(\SRL_SIG_reg[1]_49 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [2]),
        .Q(\SRL_SIG_reg[1]_49 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [3]),
        .Q(\SRL_SIG_reg[1]_49 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [4]),
        .Q(\SRL_SIG_reg[1]_49 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [5]),
        .Q(\SRL_SIG_reg[1]_49 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [6]),
        .Q(\SRL_SIG_reg[1]_49 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [7]),
        .Q(\SRL_SIG_reg[1]_49 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [8]),
        .Q(\SRL_SIG_reg[1]_49 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_48 [9]),
        .Q(\SRL_SIG_reg[1]_49 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_81
   (if_din,
    mOutPtr,
    E,
    D,
    ap_clk);
  output [23:0]if_din;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_42 ;
  wire [23:0]\SRL_SIG_reg[1]_43 ;
  wire ap_clk;
  wire [23:0]if_din;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [0]),
        .I1(\SRL_SIG_reg[0]_42 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [10]),
        .I1(\SRL_SIG_reg[0]_42 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [11]),
        .I1(\SRL_SIG_reg[0]_42 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [12]),
        .I1(\SRL_SIG_reg[0]_42 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [13]),
        .I1(\SRL_SIG_reg[0]_42 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [14]),
        .I1(\SRL_SIG_reg[0]_42 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [15]),
        .I1(\SRL_SIG_reg[0]_42 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [16]),
        .I1(\SRL_SIG_reg[0]_42 [16]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [17]),
        .I1(\SRL_SIG_reg[0]_42 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [18]),
        .I1(\SRL_SIG_reg[0]_42 [18]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [19]),
        .I1(\SRL_SIG_reg[0]_42 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [1]),
        .I1(\SRL_SIG_reg[0]_42 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [20]),
        .I1(\SRL_SIG_reg[0]_42 [20]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [21]),
        .I1(\SRL_SIG_reg[0]_42 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [22]),
        .I1(\SRL_SIG_reg[0]_42 [22]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_2__7 
       (.I0(\SRL_SIG_reg[1]_43 [23]),
        .I1(\SRL_SIG_reg[0]_42 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [2]),
        .I1(\SRL_SIG_reg[0]_42 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [3]),
        .I1(\SRL_SIG_reg[0]_42 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [4]),
        .I1(\SRL_SIG_reg[0]_42 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [5]),
        .I1(\SRL_SIG_reg[0]_42 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [6]),
        .I1(\SRL_SIG_reg[0]_42 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [7]),
        .I1(\SRL_SIG_reg[0]_42 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_43 [8]),
        .I1(\SRL_SIG_reg[0]_42 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__18 
       (.I0(\SRL_SIG_reg[1]_43 [9]),
        .I1(\SRL_SIG_reg[0]_42 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_42 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_42 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_42 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_42 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_42 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_42 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_42 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_42 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_42 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_42 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_42 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_42 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_42 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_42 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_42 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_42 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_42 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_42 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_42 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_42 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_42 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_42 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_42 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_42 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [0]),
        .Q(\SRL_SIG_reg[1]_43 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [10]),
        .Q(\SRL_SIG_reg[1]_43 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [11]),
        .Q(\SRL_SIG_reg[1]_43 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [12]),
        .Q(\SRL_SIG_reg[1]_43 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [13]),
        .Q(\SRL_SIG_reg[1]_43 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [14]),
        .Q(\SRL_SIG_reg[1]_43 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [15]),
        .Q(\SRL_SIG_reg[1]_43 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [16]),
        .Q(\SRL_SIG_reg[1]_43 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [17]),
        .Q(\SRL_SIG_reg[1]_43 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [18]),
        .Q(\SRL_SIG_reg[1]_43 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [19]),
        .Q(\SRL_SIG_reg[1]_43 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [1]),
        .Q(\SRL_SIG_reg[1]_43 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [20]),
        .Q(\SRL_SIG_reg[1]_43 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [21]),
        .Q(\SRL_SIG_reg[1]_43 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [22]),
        .Q(\SRL_SIG_reg[1]_43 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [23]),
        .Q(\SRL_SIG_reg[1]_43 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [2]),
        .Q(\SRL_SIG_reg[1]_43 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [3]),
        .Q(\SRL_SIG_reg[1]_43 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [4]),
        .Q(\SRL_SIG_reg[1]_43 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [5]),
        .Q(\SRL_SIG_reg[1]_43 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [6]),
        .Q(\SRL_SIG_reg[1]_43 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [7]),
        .Q(\SRL_SIG_reg[1]_43 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [8]),
        .Q(\SRL_SIG_reg[1]_43 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [9]),
        .Q(\SRL_SIG_reg[1]_43 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_82
   (D,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    shiftReg_addr,
    empty_reg_426,
    \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ,
    Q,
    \ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] ,
    \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 ,
    E,
    \SRL_SIG_reg[0][23]_0 ,
    ap_clk);
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[1][15]_0 ;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input shiftReg_addr;
  input empty_reg_426;
  input \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ;
  input [7:0]Q;
  input [7:0]\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] ;
  input [7:0]\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 ;
  input [0:0]E;
  input [23:0]\SRL_SIG_reg[0][23]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_6 ;
  wire [7:0]\SRL_SIG_reg[1][15]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_7 ;
  wire ap_clk;
  wire [7:0]\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 ;
  wire empty_reg_426;
  wire shiftReg_addr;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [0]),
        .Q(\SRL_SIG_reg[0]_6 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [10]),
        .Q(\SRL_SIG_reg[0]_6 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [11]),
        .Q(\SRL_SIG_reg[0]_6 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [12]),
        .Q(\SRL_SIG_reg[0]_6 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [13]),
        .Q(\SRL_SIG_reg[0]_6 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [14]),
        .Q(\SRL_SIG_reg[0]_6 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [15]),
        .Q(\SRL_SIG_reg[0]_6 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [16]),
        .Q(\SRL_SIG_reg[0]_6 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [17]),
        .Q(\SRL_SIG_reg[0]_6 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [18]),
        .Q(\SRL_SIG_reg[0]_6 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [19]),
        .Q(\SRL_SIG_reg[0]_6 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [1]),
        .Q(\SRL_SIG_reg[0]_6 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [20]),
        .Q(\SRL_SIG_reg[0]_6 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [21]),
        .Q(\SRL_SIG_reg[0]_6 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [22]),
        .Q(\SRL_SIG_reg[0]_6 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [23]),
        .Q(\SRL_SIG_reg[0]_6 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [2]),
        .Q(\SRL_SIG_reg[0]_6 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [3]),
        .Q(\SRL_SIG_reg[0]_6 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [4]),
        .Q(\SRL_SIG_reg[0]_6 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [5]),
        .Q(\SRL_SIG_reg[0]_6 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [6]),
        .Q(\SRL_SIG_reg[0]_6 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [7]),
        .Q(\SRL_SIG_reg[0]_6 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [8]),
        .Q(\SRL_SIG_reg[0]_6 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [9]),
        .Q(\SRL_SIG_reg[0]_6 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [0]),
        .Q(\SRL_SIG_reg[1]_7 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [10]),
        .Q(\SRL_SIG_reg[1]_7 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [11]),
        .Q(\SRL_SIG_reg[1]_7 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [12]),
        .Q(\SRL_SIG_reg[1]_7 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [13]),
        .Q(\SRL_SIG_reg[1]_7 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [14]),
        .Q(\SRL_SIG_reg[1]_7 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [15]),
        .Q(\SRL_SIG_reg[1]_7 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [16]),
        .Q(\SRL_SIG_reg[1]_7 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [17]),
        .Q(\SRL_SIG_reg[1]_7 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [18]),
        .Q(\SRL_SIG_reg[1]_7 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [19]),
        .Q(\SRL_SIG_reg[1]_7 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [1]),
        .Q(\SRL_SIG_reg[1]_7 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [20]),
        .Q(\SRL_SIG_reg[1]_7 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [21]),
        .Q(\SRL_SIG_reg[1]_7 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [22]),
        .Q(\SRL_SIG_reg[1]_7 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [23]),
        .Q(\SRL_SIG_reg[1]_7 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [2]),
        .Q(\SRL_SIG_reg[1]_7 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [3]),
        .Q(\SRL_SIG_reg[1]_7 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [4]),
        .Q(\SRL_SIG_reg[1]_7 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [5]),
        .Q(\SRL_SIG_reg[1]_7 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [6]),
        .Q(\SRL_SIG_reg[1]_7 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [7]),
        .Q(\SRL_SIG_reg[1]_7 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [8]),
        .Q(\SRL_SIG_reg[1]_7 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [9]),
        .Q(\SRL_SIG_reg[1]_7 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_3_reg_199[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [8]),
        .I1(\SRL_SIG_reg[0]_6 [8]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] [0]),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_3_reg_199[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [9]),
        .I1(\SRL_SIG_reg[0]_6 [9]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] [1]),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_3_reg_199[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [10]),
        .I1(\SRL_SIG_reg[0]_6 [10]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] [2]),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_3_reg_199[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [11]),
        .I1(\SRL_SIG_reg[0]_6 [11]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] [3]),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_3_reg_199[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [12]),
        .I1(\SRL_SIG_reg[0]_6 [12]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] [4]),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_3_reg_199[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [13]),
        .I1(\SRL_SIG_reg[0]_6 [13]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] [5]),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_3_reg_199[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [14]),
        .I1(\SRL_SIG_reg[0]_6 [14]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] [6]),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_3_reg_199[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [15]),
        .I1(\SRL_SIG_reg[0]_6 [15]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] [7]),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_6_reg_189[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [16]),
        .I1(\SRL_SIG_reg[0]_6 [16]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_6_reg_189[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [17]),
        .I1(\SRL_SIG_reg[0]_6 [17]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_6_reg_189[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [18]),
        .I1(\SRL_SIG_reg[0]_6 [18]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_6_reg_189[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [19]),
        .I1(\SRL_SIG_reg[0]_6 [19]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_6_reg_189[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [20]),
        .I1(\SRL_SIG_reg[0]_6 [20]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(Q[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_6_reg_189[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [21]),
        .I1(\SRL_SIG_reg[0]_6 [21]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(Q[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_6_reg_189[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [22]),
        .I1(\SRL_SIG_reg[0]_6 [22]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(Q[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_6_reg_189[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [23]),
        .I1(\SRL_SIG_reg[0]_6 [23]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(Q[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_reg_209[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [0]),
        .I1(\SRL_SIG_reg[0]_6 [0]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_reg_209[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [1]),
        .I1(\SRL_SIG_reg[0]_6 [1]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_reg_209[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [2]),
        .I1(\SRL_SIG_reg[0]_6 [2]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_reg_209[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [3]),
        .I1(\SRL_SIG_reg[0]_6 [3]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_reg_209[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [4]),
        .I1(\SRL_SIG_reg[0]_6 [4]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_reg_209[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [5]),
        .I1(\SRL_SIG_reg[0]_6 [5]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_reg_209[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 [6]),
        .I1(\SRL_SIG_reg[0]_6 [6]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \ap_phi_reg_pp0_iter2_rhs_reg_209[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_7 [7]),
        .I1(\SRL_SIG_reg[0]_6 [7]),
        .I2(shiftReg_addr),
        .I3(empty_reg_426),
        .I4(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_83
   (D,
    mOutPtr,
    E,
    \SRL_SIG_reg[0][23]_0 ,
    ap_clk);
  output [23:0]D;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [23:0]\SRL_SIG_reg[0][23]_0 ;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_54 ;
  wire [23:0]\SRL_SIG_reg[1]_55 ;
  wire ap_clk;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [0]),
        .I1(\SRL_SIG_reg[0]_54 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [10]),
        .I1(\SRL_SIG_reg[0]_54 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [11]),
        .I1(\SRL_SIG_reg[0]_54 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [12]),
        .I1(\SRL_SIG_reg[0]_54 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [13]),
        .I1(\SRL_SIG_reg[0]_54 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [14]),
        .I1(\SRL_SIG_reg[0]_54 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [15]),
        .I1(\SRL_SIG_reg[0]_54 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [16]),
        .I1(\SRL_SIG_reg[0]_54 [16]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [17]),
        .I1(\SRL_SIG_reg[0]_54 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [18]),
        .I1(\SRL_SIG_reg[0]_54 [18]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [19]),
        .I1(\SRL_SIG_reg[0]_54 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [1]),
        .I1(\SRL_SIG_reg[0]_54 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [20]),
        .I1(\SRL_SIG_reg[0]_54 [20]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [21]),
        .I1(\SRL_SIG_reg[0]_54 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [22]),
        .I1(\SRL_SIG_reg[0]_54 [22]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_2__9 
       (.I0(\SRL_SIG_reg[1]_55 [23]),
        .I1(\SRL_SIG_reg[0]_54 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [2]),
        .I1(\SRL_SIG_reg[0]_54 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [3]),
        .I1(\SRL_SIG_reg[0]_54 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [4]),
        .I1(\SRL_SIG_reg[0]_54 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [5]),
        .I1(\SRL_SIG_reg[0]_54 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [6]),
        .I1(\SRL_SIG_reg[0]_54 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [7]),
        .I1(\SRL_SIG_reg[0]_54 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_55 [8]),
        .I1(\SRL_SIG_reg[0]_54 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__24 
       (.I0(\SRL_SIG_reg[1]_55 [9]),
        .I1(\SRL_SIG_reg[0]_54 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [0]),
        .Q(\SRL_SIG_reg[0]_54 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [10]),
        .Q(\SRL_SIG_reg[0]_54 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [11]),
        .Q(\SRL_SIG_reg[0]_54 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [12]),
        .Q(\SRL_SIG_reg[0]_54 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [13]),
        .Q(\SRL_SIG_reg[0]_54 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [14]),
        .Q(\SRL_SIG_reg[0]_54 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [15]),
        .Q(\SRL_SIG_reg[0]_54 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [16]),
        .Q(\SRL_SIG_reg[0]_54 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [17]),
        .Q(\SRL_SIG_reg[0]_54 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [18]),
        .Q(\SRL_SIG_reg[0]_54 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [19]),
        .Q(\SRL_SIG_reg[0]_54 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [1]),
        .Q(\SRL_SIG_reg[0]_54 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [20]),
        .Q(\SRL_SIG_reg[0]_54 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [21]),
        .Q(\SRL_SIG_reg[0]_54 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [22]),
        .Q(\SRL_SIG_reg[0]_54 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [23]),
        .Q(\SRL_SIG_reg[0]_54 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [2]),
        .Q(\SRL_SIG_reg[0]_54 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [3]),
        .Q(\SRL_SIG_reg[0]_54 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [4]),
        .Q(\SRL_SIG_reg[0]_54 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [5]),
        .Q(\SRL_SIG_reg[0]_54 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [6]),
        .Q(\SRL_SIG_reg[0]_54 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [7]),
        .Q(\SRL_SIG_reg[0]_54 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [8]),
        .Q(\SRL_SIG_reg[0]_54 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [9]),
        .Q(\SRL_SIG_reg[0]_54 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [0]),
        .Q(\SRL_SIG_reg[1]_55 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [10]),
        .Q(\SRL_SIG_reg[1]_55 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [11]),
        .Q(\SRL_SIG_reg[1]_55 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [12]),
        .Q(\SRL_SIG_reg[1]_55 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [13]),
        .Q(\SRL_SIG_reg[1]_55 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [14]),
        .Q(\SRL_SIG_reg[1]_55 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [15]),
        .Q(\SRL_SIG_reg[1]_55 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [16]),
        .Q(\SRL_SIG_reg[1]_55 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [17]),
        .Q(\SRL_SIG_reg[1]_55 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [18]),
        .Q(\SRL_SIG_reg[1]_55 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [19]),
        .Q(\SRL_SIG_reg[1]_55 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [1]),
        .Q(\SRL_SIG_reg[1]_55 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [20]),
        .Q(\SRL_SIG_reg[1]_55 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [21]),
        .Q(\SRL_SIG_reg[1]_55 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [22]),
        .Q(\SRL_SIG_reg[1]_55 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [23]),
        .Q(\SRL_SIG_reg[1]_55 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [2]),
        .Q(\SRL_SIG_reg[1]_55 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [3]),
        .Q(\SRL_SIG_reg[1]_55 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [4]),
        .Q(\SRL_SIG_reg[1]_55 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [5]),
        .Q(\SRL_SIG_reg[1]_55 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [6]),
        .Q(\SRL_SIG_reg[1]_55 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [7]),
        .Q(\SRL_SIG_reg[1]_55 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [8]),
        .Q(\SRL_SIG_reg[1]_55 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_54 [9]),
        .Q(\SRL_SIG_reg[1]_55 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w24_d2_S_shiftReg_84
   (\SRL_SIG_reg[1][7]_0 ,
    mOutPtr,
    E,
    D,
    ap_clk);
  output [23:0]\SRL_SIG_reg[1][7]_0 ;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_60 ;
  wire [23:0]\SRL_SIG_reg[1][7]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_61 ;
  wire ap_clk;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [8]),
        .I1(\SRL_SIG_reg[0]_60 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [18]),
        .I1(\SRL_SIG_reg[0]_60 [18]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [19]),
        .I1(\SRL_SIG_reg[0]_60 [19]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [20]),
        .I1(\SRL_SIG_reg[0]_60 [20]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [21]),
        .I1(\SRL_SIG_reg[0]_60 [21]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [22]),
        .I1(\SRL_SIG_reg[0]_60 [22]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [23]),
        .I1(\SRL_SIG_reg[0]_60 [23]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [0]),
        .I1(\SRL_SIG_reg[0]_60 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [1]),
        .I1(\SRL_SIG_reg[0]_60 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [2]),
        .I1(\SRL_SIG_reg[0]_60 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [3]),
        .I1(\SRL_SIG_reg[0]_60 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [9]),
        .I1(\SRL_SIG_reg[0]_60 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [4]),
        .I1(\SRL_SIG_reg[0]_60 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [5]),
        .I1(\SRL_SIG_reg[0]_60 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [6]),
        .I1(\SRL_SIG_reg[0]_60 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[1]_61 [7]),
        .I1(\SRL_SIG_reg[0]_60 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [10]),
        .I1(\SRL_SIG_reg[0]_60 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [11]),
        .I1(\SRL_SIG_reg[0]_60 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [12]),
        .I1(\SRL_SIG_reg[0]_60 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [13]),
        .I1(\SRL_SIG_reg[0]_60 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [14]),
        .I1(\SRL_SIG_reg[0]_60 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [15]),
        .I1(\SRL_SIG_reg[0]_60 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [16]),
        .I1(\SRL_SIG_reg[0]_60 [16]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_61 [17]),
        .I1(\SRL_SIG_reg[0]_60 [17]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][7]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_60 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_60 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_60 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_60 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_60 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_60 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_60 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_60 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_60 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_60 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_60 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_60 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_60 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_60 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_60 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_60 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_60 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_60 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_60 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_60 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_60 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_60 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_60 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_60 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [0]),
        .Q(\SRL_SIG_reg[1]_61 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [10]),
        .Q(\SRL_SIG_reg[1]_61 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [11]),
        .Q(\SRL_SIG_reg[1]_61 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [12]),
        .Q(\SRL_SIG_reg[1]_61 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [13]),
        .Q(\SRL_SIG_reg[1]_61 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [14]),
        .Q(\SRL_SIG_reg[1]_61 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [15]),
        .Q(\SRL_SIG_reg[1]_61 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [16]),
        .Q(\SRL_SIG_reg[1]_61 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [17]),
        .Q(\SRL_SIG_reg[1]_61 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [18]),
        .Q(\SRL_SIG_reg[1]_61 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [19]),
        .Q(\SRL_SIG_reg[1]_61 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [1]),
        .Q(\SRL_SIG_reg[1]_61 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [20]),
        .Q(\SRL_SIG_reg[1]_61 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [21]),
        .Q(\SRL_SIG_reg[1]_61 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [22]),
        .Q(\SRL_SIG_reg[1]_61 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [23]),
        .Q(\SRL_SIG_reg[1]_61 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [2]),
        .Q(\SRL_SIG_reg[1]_61 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [3]),
        .Q(\SRL_SIG_reg[1]_61 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [4]),
        .Q(\SRL_SIG_reg[1]_61 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [5]),
        .Q(\SRL_SIG_reg[1]_61 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [6]),
        .Q(\SRL_SIG_reg[1]_61 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [7]),
        .Q(\SRL_SIG_reg[1]_61 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [8]),
        .Q(\SRL_SIG_reg[1]_61 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_60 [9]),
        .Q(\SRL_SIG_reg[1]_61 [9]),
        .R(1'b0));
endmodule

module design_1_v_mix_0_0_fifo_w2_d7_S
   (if_dout,
    HwReg_layerEnable_c_full_n,
    HwReg_layerEnable_c_empty_n,
    \tmp_reg_431_reg[0] ,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_rst_n,
    entry_proc_U0_ap_ready,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read);
  output [1:0]if_dout;
  output HwReg_layerEnable_c_full_n;
  output HwReg_layerEnable_c_empty_n;
  input [1:0]\tmp_reg_431_reg[0] ;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_rst_n;
  input entry_proc_U0_ap_ready;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  wire HwReg_layerEnable_c_empty_n;
  wire HwReg_layerEnable_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire entry_proc_U0_ap_ready;
  wire [1:0]if_dout;
  wire internal_empty_n;
  wire internal_empty_n_i_1__4_n_8;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__36_n_8 ;
  wire \mOutPtr[3]_i_1__4_n_8 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]p_1_out;
  wire [1:0]\tmp_reg_431_reg[0] ;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  design_1_v_mix_0_0_fifo_w2_d7_S_shiftReg U_design_1_v_mix_0_0_fifo_w2_d7_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\empty_reg_426_reg[0] (HwReg_layerEnable_c_full_n),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(if_dout),
        .\tmp_reg_431_reg[0] (\tmp_reg_431_reg[0] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(HwReg_layerEnable_c_full_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_layerEnable_c_empty_n),
        .I4(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__4_n_8));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_8),
        .Q(HwReg_layerEnable_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_layerEnable_c_empty_n),
        .I4(entry_proc_U0_ap_ready),
        .I5(HwReg_layerEnable_c_full_n),
        .O(internal_full_n_i_1__4_n_8));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_8),
        .Q(HwReg_layerEnable_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__36 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__36_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__4 
       (.I0(entry_proc_U0_ap_ready),
        .I1(HwReg_layerEnable_c_full_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_layerEnable_c_empty_n),
        .O(\mOutPtr[3]_i_1__4_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__4 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__5 
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_layerEnable_c_empty_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_layerEnable_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_8 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_8 ),
        .D(\mOutPtr[1]_i_1__36_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_8 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_8 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[3]_0 ));
endmodule

module design_1_v_mix_0_0_fifo_w2_d7_S_shiftReg
   (if_dout,
    \empty_reg_426_reg[0] ,
    entry_proc_U0_ap_ready,
    Q,
    \tmp_reg_431_reg[0] ,
    ap_clk);
  output [1:0]if_dout;
  input \empty_reg_426_reg[0] ;
  input entry_proc_U0_ap_ready;
  input [3:0]Q;
  input [1:0]\tmp_reg_431_reg[0] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \empty_reg_426_reg[0] ;
  wire entry_proc_U0_ap_ready;
  wire [1:0]if_dout;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [1:0]\tmp_reg_431_reg[0] ;

  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerEnable_c_U/U_design_1_v_mix_0_0_fifo_w2_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerEnable_c_U/U_design_1_v_mix_0_0_fifo_w2_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\tmp_reg_431_reg[0] [0]),
        .Q(if_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__4 
       (.I0(\empty_reg_426_reg[0] ),
        .I1(entry_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__4 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerEnable_c_U/U_design_1_v_mix_0_0_fifo_w2_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerEnable_c_U/U_design_1_v_mix_0_0_fifo_w2_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\tmp_reg_431_reg[0] [1]),
        .Q(if_dout[1]));
endmodule

module design_1_v_mix_0_0_fifo_w8_d16_S
   (srcLayer1Alpha_empty_n,
    srcLayer1Alpha_full_n,
    out,
    ap_clk,
    mOutPtr110_out,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read,
    shiftReg_ce,
    in,
    \mOutPtr_reg[4]_0 ,
    E);
  output srcLayer1Alpha_empty_n;
  output srcLayer1Alpha_full_n;
  output [7:0]out;
  input ap_clk;
  input mOutPtr110_out;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;
  input shiftReg_ce;
  input [7:0]in;
  input \mOutPtr_reg[4]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__14_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__14_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__43_n_8 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[4]_0 ;
  wire [7:0]out;
  wire [4:0]p_1_out;
  wire shiftReg_ce;
  wire srcLayer1Alpha_empty_n;
  wire srcLayer1Alpha_full_n;
  wire v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;

  design_1_v_mix_0_0_fifo_w8_d16_S_shiftReg_69 U_design_1_v_mix_0_0_fifo_w8_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(srcLayer1Alpha_empty_n),
        .I3(v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__14_n_8));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_8),
        .Q(srcLayer1Alpha_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n),
        .I1(srcLayer1Alpha_full_n),
        .I2(ap_rst_n),
        .I3(v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read),
        .I4(srcLayer1Alpha_empty_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__14_n_8));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__10
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_8),
        .Q(srcLayer1Alpha_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__43 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__43_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__9 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[4]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__43_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[4]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[4]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[4]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(\mOutPtr_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w8_d16_S" *) 
module design_1_v_mix_0_0_fifo_w8_d16_S_44
   (srcLayer1Alphax_empty_n,
    srcLayer1Alphax_full_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read,
    srcLayer1Alpha_empty_n,
    Q,
    ap_enable_reg_pp0_iter1,
    shiftReg_ce,
    in,
    \mOutPtr_reg[4]_0 ,
    E);
  output srcLayer1Alphax_empty_n;
  output srcLayer1Alphax_full_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read;
  input srcLayer1Alpha_empty_n;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input shiftReg_ce;
  input [7:0]in;
  input \mOutPtr_reg[4]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [7:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__31_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__31_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__44_n_8 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[4]_0 ;
  wire [7:0]out;
  wire [4:0]p_1_out;
  wire shiftReg_ce;
  wire srcLayer1Alpha_empty_n;
  wire srcLayer1Alphax_empty_n;
  wire srcLayer1Alphax_full_n;
  wire v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read;

  design_1_v_mix_0_0_fifo_w8_d16_S_shiftReg U_design_1_v_mix_0_0_fifo_w8_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__31
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(srcLayer1Alphax_empty_n),
        .I3(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__31_n_8));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_3__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_8),
        .Q(srcLayer1Alphax_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__31
       (.I0(internal_full_n),
        .I1(srcLayer1Alphax_full_n),
        .I2(ap_rst_n),
        .I3(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .I4(srcLayer1Alphax_empty_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__31_n_8));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__11
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_8),
        .Q(srcLayer1Alphax_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__31 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__44 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__44_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__10 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \mOutPtr[4]_i_3__0 
       (.I0(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .I1(srcLayer1Alphax_empty_n),
        .I2(srcLayer1Alpha_empty_n),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(srcLayer1Alphax_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[4]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__44_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[4]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[4]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[4]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(\mOutPtr_reg[4]_0 ));
endmodule

module design_1_v_mix_0_0_fifo_w8_d16_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [7:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_5__0_n_8 ;
  wire ap_clk;
  wire [7:0]in;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_8 ));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alphax_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__0_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w8_d16_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w8_d16_S_shiftReg_69
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [7:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_5_n_8 ;
  wire ap_clk;
  wire [7:0]in;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_5_n_8 ));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/srcLayer1Alpha_U/U_design_1_v_mix_0_0_fifo_w8_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5_n_8 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module design_1_v_mix_0_0_fifo_w8_d7_S
   (if_dout,
    HwReg_background_U_G_c_full_n,
    HwReg_background_U_G_c_empty_n,
    \bkgpix_val_V_1_reg_406_reg[7] ,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_rst_n,
    entry_proc_U0_ap_ready,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read);
  output [7:0]if_dout;
  output HwReg_background_U_G_c_full_n;
  output HwReg_background_U_G_c_empty_n;
  input [7:0]\bkgpix_val_V_1_reg_406_reg[7] ;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_rst_n;
  input entry_proc_U0_ap_ready;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  wire HwReg_background_U_G_c_empty_n;
  wire HwReg_background_U_G_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]\bkgpix_val_V_1_reg_406_reg[7] ;
  wire entry_proc_U0_ap_ready;
  wire [7:0]if_dout;
  wire internal_empty_n;
  wire internal_empty_n_i_1__2_n_8;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__38_n_8 ;
  wire \mOutPtr[3]_i_1__2_n_8 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]p_1_out;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg_111 U_design_1_v_mix_0_0_fifo_w8_d7_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\bkgpix_val_V_1_reg_406_reg[0] (HwReg_background_U_G_c_full_n),
        .\bkgpix_val_V_1_reg_406_reg[7] (\bkgpix_val_V_1_reg_406_reg[7] ),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(if_dout));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(HwReg_background_U_G_c_full_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_background_U_G_c_empty_n),
        .I4(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__2_n_8));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_8),
        .Q(HwReg_background_U_G_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_background_U_G_c_empty_n),
        .I4(entry_proc_U0_ap_ready),
        .I5(HwReg_background_U_G_c_full_n),
        .O(internal_full_n_i_1__2_n_8));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_8),
        .Q(HwReg_background_U_G_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__38 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__38_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__2 
       (.I0(entry_proc_U0_ap_ready),
        .I1(HwReg_background_U_G_c_full_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_background_U_G_c_empty_n),
        .O(\mOutPtr[3]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__3 
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_background_U_G_c_empty_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_background_U_G_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_8 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_8 ),
        .D(\mOutPtr[1]_i_1__38_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_8 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_8 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w8_d7_S" *) 
module design_1_v_mix_0_0_fifo_w8_d7_S_17
   (if_dout,
    HwReg_layerScaleFactor_1_c_full_n,
    HwReg_layerScaleFactor_1_c_empty_n,
    \hwReg_layerScaleFactor_1_read_reg_374_reg[7] ,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_rst_n,
    entry_proc_U0_ap_ready,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read);
  output [7:0]if_dout;
  output HwReg_layerScaleFactor_1_c_full_n;
  output HwReg_layerScaleFactor_1_c_empty_n;
  input [7:0]\hwReg_layerScaleFactor_1_read_reg_374_reg[7] ;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_rst_n;
  input entry_proc_U0_ap_ready;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  wire HwReg_layerScaleFactor_1_c_empty_n;
  wire HwReg_layerScaleFactor_1_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire entry_proc_U0_ap_ready;
  wire [7:0]\hwReg_layerScaleFactor_1_read_reg_374_reg[7] ;
  wire [7:0]if_dout;
  wire internal_empty_n;
  wire internal_empty_n_i_1__8_n_8;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__32_n_8 ;
  wire \mOutPtr[3]_i_1__8_n_8 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]p_1_out;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg U_design_1_v_mix_0_0_fifo_w8_d7_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .\hwReg_layerScaleFactor_1_read_reg_374_reg[0] (HwReg_layerScaleFactor_1_c_full_n),
        .\hwReg_layerScaleFactor_1_read_reg_374_reg[7] (\hwReg_layerScaleFactor_1_read_reg_374_reg[7] ),
        .if_dout(if_dout));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(HwReg_layerScaleFactor_1_c_full_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_layerScaleFactor_1_c_empty_n),
        .I4(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__8_n_8));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_8),
        .Q(HwReg_layerScaleFactor_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_layerScaleFactor_1_c_empty_n),
        .I4(entry_proc_U0_ap_ready),
        .I5(HwReg_layerScaleFactor_1_c_full_n),
        .O(internal_full_n_i_1__8_n_8));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__8
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_8),
        .Q(HwReg_layerScaleFactor_1_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__32 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__32_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__8 
       (.I0(entry_proc_U0_ap_ready),
        .I1(HwReg_layerScaleFactor_1_c_full_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_layerScaleFactor_1_c_empty_n),
        .O(\mOutPtr[3]_i_1__8_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__8 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__9 
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_layerScaleFactor_1_c_empty_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_layerScaleFactor_1_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_8 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_8 ),
        .D(\mOutPtr[1]_i_1__32_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_8 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_8 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w8_d7_S" *) 
module design_1_v_mix_0_0_fifo_w8_d7_S_6
   (if_dout,
    HwReg_background_V_B_c_full_n,
    HwReg_background_V_B_c_empty_n,
    \bkgpix_val_V_2_reg_401_reg[7] ,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_rst_n,
    entry_proc_U0_ap_ready,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read);
  output [7:0]if_dout;
  output HwReg_background_V_B_c_full_n;
  output HwReg_background_V_B_c_empty_n;
  input [7:0]\bkgpix_val_V_2_reg_401_reg[7] ;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_rst_n;
  input entry_proc_U0_ap_ready;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  wire HwReg_background_V_B_c_empty_n;
  wire HwReg_background_V_B_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]\bkgpix_val_V_2_reg_401_reg[7] ;
  wire entry_proc_U0_ap_ready;
  wire [7:0]if_dout;
  wire internal_empty_n;
  wire internal_empty_n_i_1__3_n_8;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__37_n_8 ;
  wire \mOutPtr[3]_i_1__3_n_8 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]p_1_out;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg_110 U_design_1_v_mix_0_0_fifo_w8_d7_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\bkgpix_val_V_2_reg_401_reg[0] (HwReg_background_V_B_c_full_n),
        .\bkgpix_val_V_2_reg_401_reg[7] (\bkgpix_val_V_2_reg_401_reg[7] ),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(if_dout));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(HwReg_background_V_B_c_full_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_background_V_B_c_empty_n),
        .I4(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__3_n_8));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_8),
        .Q(HwReg_background_V_B_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_background_V_B_c_empty_n),
        .I4(entry_proc_U0_ap_ready),
        .I5(HwReg_background_V_B_c_full_n),
        .O(internal_full_n_i_1__3_n_8));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_8),
        .Q(HwReg_background_V_B_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__37 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__37_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__3 
       (.I0(entry_proc_U0_ap_ready),
        .I1(HwReg_background_V_B_c_full_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_background_V_B_c_empty_n),
        .O(\mOutPtr[3]_i_1__3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__4 
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_background_V_B_c_empty_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_background_V_B_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_8 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_8 ),
        .D(\mOutPtr[1]_i_1__37_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_8 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_8 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w8_d7_S" *) 
module design_1_v_mix_0_0_fifo_w8_d7_S_7
   (if_dout,
    HwReg_background_Y_R_c_full_n,
    HwReg_background_Y_R_c_empty_n,
    \bkgpix_val_V_reg_411_reg[7] ,
    ap_clk,
    \mOutPtr_reg[3]_0 ,
    ap_rst_n,
    entry_proc_U0_ap_ready,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read);
  output [7:0]if_dout;
  output HwReg_background_Y_R_c_full_n;
  output HwReg_background_Y_R_c_empty_n;
  input [7:0]\bkgpix_val_V_reg_411_reg[7] ;
  input ap_clk;
  input \mOutPtr_reg[3]_0 ;
  input ap_rst_n;
  input entry_proc_U0_ap_ready;
  input v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  wire HwReg_background_Y_R_c_empty_n;
  wire HwReg_background_Y_R_c_full_n;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]\bkgpix_val_V_reg_411_reg[7] ;
  wire entry_proc_U0_ap_ready;
  wire [7:0]if_dout;
  wire internal_empty_n;
  wire internal_empty_n_i_1__1_n_8;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__39_n_8 ;
  wire \mOutPtr[3]_i_1__1_n_8 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [3:0]p_1_out;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;

  design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg_109 U_design_1_v_mix_0_0_fifo_w8_d7_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\bkgpix_val_V_reg_411_reg[0] (HwReg_background_Y_R_c_full_n),
        .\bkgpix_val_V_reg_411_reg[7] (\bkgpix_val_V_reg_411_reg[7] ),
        .entry_proc_U0_ap_ready(entry_proc_U0_ap_ready),
        .if_dout(if_dout));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(HwReg_background_Y_R_c_full_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_background_Y_R_c_empty_n),
        .I4(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_8),
        .Q(HwReg_background_Y_R_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_background_Y_R_c_empty_n),
        .I4(entry_proc_U0_ap_ready),
        .I5(HwReg_background_Y_R_c_full_n),
        .O(internal_full_n_i_1__1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_8),
        .Q(HwReg_background_Y_R_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__39 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__39_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__1 
       (.I0(entry_proc_U0_ap_ready),
        .I1(HwReg_background_Y_R_c_full_n),
        .I2(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I3(HwReg_background_Y_R_c_empty_n),
        .O(\mOutPtr[3]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__2 
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_background_Y_R_c_empty_n),
        .I2(entry_proc_U0_ap_ready),
        .I3(HwReg_background_Y_R_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_8 ),
        .D(p_1_out[0]),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_8 ),
        .D(\mOutPtr[1]_i_1__39_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_8 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_8 ),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[3]_0 ));
endmodule

module design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg
   (if_dout,
    \hwReg_layerScaleFactor_1_read_reg_374_reg[0] ,
    entry_proc_U0_ap_ready,
    Q,
    \hwReg_layerScaleFactor_1_read_reg_374_reg[7] ,
    ap_clk);
  output [7:0]if_dout;
  input \hwReg_layerScaleFactor_1_read_reg_374_reg[0] ;
  input entry_proc_U0_ap_ready;
  input [3:0]Q;
  input [7:0]\hwReg_layerScaleFactor_1_read_reg_374_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire entry_proc_U0_ap_ready;
  wire \hwReg_layerScaleFactor_1_read_reg_374_reg[0] ;
  wire [7:0]\hwReg_layerScaleFactor_1_read_reg_374_reg[7] ;
  wire [7:0]if_dout;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7] [0]),
        .Q(if_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__8 
       (.I0(\hwReg_layerScaleFactor_1_read_reg_374_reg[0] ),
        .I1(entry_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__8 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__8 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__8 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7] [1]),
        .Q(if_dout[1]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7] [2]),
        .Q(if_dout[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7] [3]),
        .Q(if_dout[3]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7] [4]),
        .Q(if_dout[4]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7] [5]),
        .Q(if_dout[5]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7] [6]),
        .Q(if_dout[6]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7] [7]),
        .Q(if_dout[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg_109
   (if_dout,
    \bkgpix_val_V_reg_411_reg[0] ,
    entry_proc_U0_ap_ready,
    Q,
    \bkgpix_val_V_reg_411_reg[7] ,
    ap_clk);
  output [7:0]if_dout;
  input \bkgpix_val_V_reg_411_reg[0] ;
  input entry_proc_U0_ap_ready;
  input [3:0]Q;
  input [7:0]\bkgpix_val_V_reg_411_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \bkgpix_val_V_reg_411_reg[0] ;
  wire [7:0]\bkgpix_val_V_reg_411_reg[7] ;
  wire entry_proc_U0_ap_ready;
  wire [7:0]if_dout;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_reg_411_reg[7] [0]),
        .Q(if_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__1 
       (.I0(\bkgpix_val_V_reg_411_reg[0] ),
        .I1(entry_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_reg_411_reg[7] [1]),
        .Q(if_dout[1]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_reg_411_reg[7] [2]),
        .Q(if_dout[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_reg_411_reg[7] [3]),
        .Q(if_dout[3]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_reg_411_reg[7] [4]),
        .Q(if_dout[4]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_reg_411_reg[7] [5]),
        .Q(if_dout[5]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_reg_411_reg[7] [6]),
        .Q(if_dout[6]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_reg_411_reg[7] [7]),
        .Q(if_dout[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg_110
   (if_dout,
    \bkgpix_val_V_2_reg_401_reg[0] ,
    entry_proc_U0_ap_ready,
    Q,
    \bkgpix_val_V_2_reg_401_reg[7] ,
    ap_clk);
  output [7:0]if_dout;
  input \bkgpix_val_V_2_reg_401_reg[0] ;
  input entry_proc_U0_ap_ready;
  input [3:0]Q;
  input [7:0]\bkgpix_val_V_2_reg_401_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \bkgpix_val_V_2_reg_401_reg[0] ;
  wire [7:0]\bkgpix_val_V_2_reg_401_reg[7] ;
  wire entry_proc_U0_ap_ready;
  wire [7:0]if_dout;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_2_reg_401_reg[7] [0]),
        .Q(if_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__3 
       (.I0(\bkgpix_val_V_2_reg_401_reg[0] ),
        .I1(entry_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_2_reg_401_reg[7] [1]),
        .Q(if_dout[1]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_2_reg_401_reg[7] [2]),
        .Q(if_dout[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_2_reg_401_reg[7] [3]),
        .Q(if_dout[3]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_2_reg_401_reg[7] [4]),
        .Q(if_dout[4]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_2_reg_401_reg[7] [5]),
        .Q(if_dout[5]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_2_reg_401_reg[7] [6]),
        .Q(if_dout[6]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_2_reg_401_reg[7] [7]),
        .Q(if_dout[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg" *) 
module design_1_v_mix_0_0_fifo_w8_d7_S_shiftReg_111
   (if_dout,
    \bkgpix_val_V_1_reg_406_reg[0] ,
    entry_proc_U0_ap_ready,
    Q,
    \bkgpix_val_V_1_reg_406_reg[7] ,
    ap_clk);
  output [7:0]if_dout;
  input \bkgpix_val_V_1_reg_406_reg[0] ;
  input entry_proc_U0_ap_ready;
  input [3:0]Q;
  input [7:0]\bkgpix_val_V_1_reg_406_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \bkgpix_val_V_1_reg_406_reg[0] ;
  wire [7:0]\bkgpix_val_V_1_reg_406_reg[7] ;
  wire entry_proc_U0_ap_ready;
  wire [7:0]if_dout;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_1_reg_406_reg[7] [0]),
        .Q(if_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__2 
       (.I0(\bkgpix_val_V_1_reg_406_reg[0] ),
        .I1(entry_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_1_reg_406_reg[7] [1]),
        .Q(if_dout[1]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_1_reg_406_reg[7] [2]),
        .Q(if_dout[2]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_1_reg_406_reg[7] [3]),
        .Q(if_dout[3]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_1_reg_406_reg[7] [4]),
        .Q(if_dout[4]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_1_reg_406_reg[7] [5]),
        .Q(if_dout[5]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_1_reg_406_reg[7] [6]),
        .Q(if_dout[6]));
  (* srl_bus_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\bkgpix_val_V_1_reg_406_reg[7] [7]),
        .Q(if_dout[7]));
endmodule

module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init
   (\HwReg_width_reg_776_reg[0] ,
    S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \x_fu_44_reg[7] ,
    internal_empty_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    icmp_ln856_fu_76_p2_carry,
    Q,
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg,
    ap_rst_n,
    ap_done_cache_reg_1,
    outLayer0_full_n,
    srcLayer0Yuv_empty_n,
    CO,
    v_mix_yuv2rgb_false_U0_ap_start,
    p_read_c_empty_n,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \x_fu_44_reg[6] ,
    \x_fu_44_reg[9] ,
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg_reg);
  output \HwReg_width_reg_776_reg[0] ;
  output [3:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]\x_fu_44_reg[7] ;
  output internal_empty_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [9:0]icmp_ln856_fu_76_p2_carry;
  input [9:0]Q;
  input grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg;
  input ap_rst_n;
  input ap_done_cache_reg_1;
  input outLayer0_full_n;
  input srcLayer0Yuv_empty_n;
  input [0:0]CO;
  input v_mix_yuv2rgb_false_U0_ap_start;
  input p_read_c_empty_n;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \x_fu_44_reg[6] ;
  input \x_fu_44_reg[9] ;
  input [0:0]grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \HwReg_width_reg_776_reg[0] ;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_2__1_n_8 ;
  wire \ap_CS_fsm[2]_i_3__1_n_8 ;
  wire \ap_CS_fsm[2]_i_8__1_n_8 ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_8;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg;
  wire [0:0]grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg_reg;
  wire [9:0]icmp_ln856_fu_76_p2_carry;
  wire icmp_ln856_fu_76_p2_carry_i_10_n_8;
  wire icmp_ln856_fu_76_p2_carry_i_11_n_8;
  wire icmp_ln856_fu_76_p2_carry_i_12_n_8;
  wire icmp_ln856_fu_76_p2_carry_i_5_n_8;
  wire icmp_ln856_fu_76_p2_carry_i_6_n_8;
  wire icmp_ln856_fu_76_p2_carry_i_7_n_8;
  wire icmp_ln856_fu_76_p2_carry_i_8_n_8;
  wire icmp_ln856_fu_76_p2_carry_i_9_n_8;
  wire internal_empty_n_reg;
  wire outLayer0_full_n;
  wire p_read_c_empty_n;
  wire srcLayer0Yuv_empty_n;
  wire v_mix_yuv2rgb_false_U0_ap_start;
  wire \x_fu_44[9]_i_5__1_n_8 ;
  wire \x_fu_44_reg[6] ;
  wire [9:0]\x_fu_44_reg[7] ;
  wire \x_fu_44_reg[9] ;

  LUT6 #(
    .INIT(64'h008800F000880000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(v_mix_yuv2rgb_false_U0_ap_start),
        .I1(p_read_c_empty_n),
        .I2(\ap_CS_fsm[1]_i_2__1_n_8 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm_reg[1] [0]),
        .I5(\ap_CS_fsm_reg[1] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC000CCCCAAAAAAAA)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(ap_done_cache),
        .I1(CO),
        .I2(srcLayer0Yuv_empty_n),
        .I3(outLayer0_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_2__1_n_8 ));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(\ap_CS_fsm_reg[1] [0]),
        .I4(\ap_CS_fsm[2]_i_3__1_n_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000000F300000077)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(ap_done_cache),
        .I1(\ap_CS_fsm_reg[1] [2]),
        .I2(\ap_CS_fsm[2]_i_8__1_n_8 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(\ap_CS_fsm_reg[1] [0]),
        .I5(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .O(\ap_CS_fsm[2]_i_3__1_n_8 ));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \ap_CS_fsm[2]_i_8__1 
       (.I0(ap_done_cache_reg_1),
        .I1(outLayer0_full_n),
        .I2(srcLayer0Yuv_empty_n),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_8__1_n_8 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__4
       (.I0(ap_done_cache_reg_1),
        .I1(outLayer0_full_n),
        .I2(srcLayer0Yuv_empty_n),
        .I3(CO),
        .I4(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .I2(ap_done_cache_reg_1),
        .I3(outLayer0_full_n),
        .I4(srcLayer0Yuv_empty_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hDFD5)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_ready_int),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__3_n_8));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    ap_loop_init_int_i_2__2
       (.I0(srcLayer0Yuv_empty_n),
        .I1(outLayer0_full_n),
        .I2(ap_done_cache_reg_1),
        .I3(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .O(ap_ready_int));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg_i_1
       (.I0(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg_reg),
        .I1(CO),
        .I2(srcLayer0Yuv_empty_n),
        .I3(outLayer0_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln31_fu_76_p2_carry_i_13
       (.I0(icmp_ln856_fu_76_p2_carry[0]),
        .I1(icmp_ln856_fu_76_p2_carry[1]),
        .O(\HwReg_width_reg_776_reg[0] ));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln856_fu_76_p2_carry_i_1
       (.I0(icmp_ln856_fu_76_p2_carry[9]),
        .I1(Q[9]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hB00BA00A00000000)) 
    icmp_ln856_fu_76_p2_carry_i_10
       (.I0(icmp_ln856_fu_76_p2_carry_i_11_n_8),
        .I1(icmp_ln856_fu_76_p2_carry_i_12_n_8),
        .I2(Q[2]),
        .I3(icmp_ln856_fu_76_p2_carry[2]),
        .I4(\HwReg_width_reg_776_reg[0] ),
        .I5(\x_fu_44[9]_i_5__1_n_8 ),
        .O(icmp_ln856_fu_76_p2_carry_i_10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h0420)) 
    icmp_ln856_fu_76_p2_carry_i_11
       (.I0(icmp_ln856_fu_76_p2_carry[0]),
        .I1(icmp_ln856_fu_76_p2_carry[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(icmp_ln856_fu_76_p2_carry_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln856_fu_76_p2_carry_i_12
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(icmp_ln856_fu_76_p2_carry_i_12_n_8));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln856_fu_76_p2_carry_i_2
       (.I0(icmp_ln856_fu_76_p2_carry_i_5_n_8),
        .I1(Q[7]),
        .I2(icmp_ln856_fu_76_p2_carry[7]),
        .I3(Q[6]),
        .I4(icmp_ln856_fu_76_p2_carry[6]),
        .I5(icmp_ln856_fu_76_p2_carry_i_6_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln856_fu_76_p2_carry_i_3
       (.I0(icmp_ln856_fu_76_p2_carry_i_7_n_8),
        .I1(Q[4]),
        .I2(icmp_ln856_fu_76_p2_carry[4]),
        .I3(Q[3]),
        .I4(icmp_ln856_fu_76_p2_carry[3]),
        .I5(icmp_ln856_fu_76_p2_carry_i_8_n_8),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hFF02)) 
    icmp_ln856_fu_76_p2_carry_i_4
       (.I0(icmp_ln856_fu_76_p2_carry_i_9_n_8),
        .I1(icmp_ln856_fu_76_p2_carry[0]),
        .I2(icmp_ln856_fu_76_p2_carry[1]),
        .I3(icmp_ln856_fu_76_p2_carry_i_10_n_8),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln856_fu_76_p2_carry_i_5
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(icmp_ln856_fu_76_p2_carry[8]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .O(icmp_ln856_fu_76_p2_carry_i_5_n_8));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln856_fu_76_p2_carry_i_6
       (.I0(icmp_ln856_fu_76_p2_carry[8]),
        .I1(Q[8]),
        .I2(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln856_fu_76_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln856_fu_76_p2_carry_i_7
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(icmp_ln856_fu_76_p2_carry[5]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .O(icmp_ln856_fu_76_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln856_fu_76_p2_carry_i_8
       (.I0(icmp_ln856_fu_76_p2_carry[5]),
        .I1(Q[5]),
        .I2(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln856_fu_76_p2_carry_i_8_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln856_fu_76_p2_carry_i_9
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(icmp_ln856_fu_76_p2_carry[2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .O(icmp_ln856_fu_76_p2_carry_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_44[0]_i_1__1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\x_fu_44_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \x_fu_44[1]_i_1__1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\x_fu_44_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_44[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\x_fu_44_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_44[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(Q[3]),
        .O(\x_fu_44_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_fu_44[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\x_fu_44[9]_i_5__1_n_8 ),
        .I5(Q[4]),
        .O(\x_fu_44_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_44[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\x_fu_44_reg[6] ),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .O(\x_fu_44_reg[7] [5]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_44[6]_i_1__1 
       (.I0(Q[4]),
        .I1(\x_fu_44_reg[6] ),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\x_fu_44[9]_i_5__1_n_8 ),
        .I5(Q[6]),
        .O(\x_fu_44_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \x_fu_44[7]_i_1__1 
       (.I0(\x_fu_44_reg[9] ),
        .I1(Q[6]),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\x_fu_44_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_44[8]_i_1__1 
       (.I0(Q[6]),
        .I1(\x_fu_44_reg[9] ),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(Q[8]),
        .O(\x_fu_44_reg[7] [8]));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_44[9]_i_1__1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .I2(CO),
        .I3(srcLayer0Yuv_empty_n),
        .I4(outLayer0_full_n),
        .I5(ap_done_cache_reg_1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    \x_fu_44[9]_i_2__1 
       (.I0(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .I1(ap_done_cache_reg_1),
        .I2(outLayer0_full_n),
        .I3(srcLayer0Yuv_empty_n),
        .I4(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_44[9]_i_3__1 
       (.I0(Q[7]),
        .I1(\x_fu_44_reg[9] ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(\x_fu_44[9]_i_5__1_n_8 ),
        .I5(Q[9]),
        .O(\x_fu_44_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_fu_44[9]_i_5__1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .O(\x_fu_44[9]_i_5__1_n_8 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_114
   (ap_rst_n_0,
    \eol_reg_176_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    SR,
    D,
    E,
    \B_V_data_1_state_reg[0] ,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg,
    S,
    \j_fu_94_reg[9] ,
    \ap_CS_fsm_reg[4] ,
    \icmp_ln2960_reg_323_reg[0] ,
    s_axis_video1_TREADY_int_regslice,
    internal_empty_n_reg,
    internal_full_n_reg,
    mOutPtr110_out,
    internal_full_n_reg_0,
    shiftReg_ce,
    mOutPtr110_out_0,
    internal_full_n_reg_1,
    ap_clk,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out,
    ap_enable_reg_pp0_iter1,
    \eol_reg_176_reg[0]_0 ,
    \eol_reg_176_reg[0]_1 ,
    ap_rst_n,
    CO,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg,
    \ap_CS_fsm_reg[5] ,
    Q,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    ap_NS_fsm15_out,
    s_axis_video1_TVALID_int_regslice,
    srcLayer1_full_n,
    srcLayer1Alpha_full_n,
    \axi_last_V_fu_102_reg[0] ,
    sof_fu_122,
    \j_fu_94_reg[9]_0 ,
    icmp_ln2960_fu_216_p2_carry,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_1 ,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY,
    srcLayer1_empty_n,
    v_mix_420_to_422_false_1_U0_srcLayer1_read,
    v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read,
    srcLayer1Alpha_empty_n);
  output ap_rst_n_0;
  output \eol_reg_176_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]SR;
  output [1:0]D;
  output [0:0]E;
  output [0:0]\B_V_data_1_state_reg[0] ;
  output grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg;
  output [3:0]S;
  output [9:0]\j_fu_94_reg[9] ;
  output \ap_CS_fsm_reg[4] ;
  output \icmp_ln2960_reg_323_reg[0] ;
  output s_axis_video1_TREADY_int_regslice;
  output internal_empty_n_reg;
  output [0:0]internal_full_n_reg;
  output mOutPtr110_out;
  output internal_full_n_reg_0;
  output shiftReg_ce;
  output mOutPtr110_out_0;
  output internal_full_n_reg_1;
  input ap_clk;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out;
  input ap_enable_reg_pp0_iter1;
  input \eol_reg_176_reg[0]_0 ;
  input \eol_reg_176_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]CO;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input [2:0]Q;
  input \ap_CS_fsm_reg[5]_0 ;
  input \ap_CS_fsm_reg[5]_1 ;
  input ap_NS_fsm15_out;
  input s_axis_video1_TVALID_int_regslice;
  input srcLayer1_full_n;
  input srcLayer1Alpha_full_n;
  input \axi_last_V_fu_102_reg[0] ;
  input sof_fu_122;
  input [9:0]\j_fu_94_reg[9]_0 ;
  input [9:0]icmp_ln2960_fu_216_p2_carry;
  input [0:0]\B_V_data_1_state_reg[0]_0 ;
  input \B_V_data_1_state_reg[0]_1 ;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY;
  input srcLayer1_empty_n;
  input v_mix_420_to_422_false_1_U0_srcLayer1_read;
  input v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;
  input srcLayer1Alpha_empty_n;

  wire \B_V_data_1_state[1]_i_4__0_n_8 ;
  wire [0:0]\B_V_data_1_state_reg[0] ;
  wire [0:0]\B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[5]_i_3_n_8 ;
  wire \ap_CS_fsm[6]_i_3__0_n_8 ;
  wire \ap_CS_fsm[6]_i_4_n_8 ;
  wire \ap_CS_fsm[6]_i_5_n_8 ;
  wire \ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__6_n_8;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_8;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \axi_last_V_fu_102_reg[0] ;
  wire \eol_reg_176_reg[0] ;
  wire \eol_reg_176_reg[0]_0 ;
  wire \eol_reg_176_reg[0]_1 ;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out;
  wire [9:0]icmp_ln2960_fu_216_p2_carry;
  wire icmp_ln2960_fu_216_p2_carry_i_5_n_8;
  wire icmp_ln2960_fu_216_p2_carry_i_6_n_8;
  wire icmp_ln2960_fu_216_p2_carry_i_7_n_8;
  wire \icmp_ln2960_reg_323_reg[0] ;
  wire internal_empty_n_reg;
  wire [0:0]internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \j_fu_94[6]_i_2_n_8 ;
  wire \j_fu_94[8]_i_2_n_8 ;
  wire \j_fu_94[8]_i_3_n_8 ;
  wire \j_fu_94[9]_i_5_n_8 ;
  wire [9:0]\j_fu_94_reg[9] ;
  wire [9:0]\j_fu_94_reg[9]_0 ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire s_axis_video1_TREADY_int_regslice;
  wire s_axis_video1_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_fu_122;
  wire srcLayer1Alpha_empty_n;
  wire srcLayer1Alpha_full_n;
  wire srcLayer1_empty_n;
  wire srcLayer1_full_n;
  wire v_mix_420_to_422_false_1_U0_srcLayer1_read;
  wire v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[0]_1 ),
        .I2(Q[1]),
        .I3(\B_V_data_1_state[1]_i_4__0_n_8 ),
        .I4(Q[2]),
        .I5(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY),
        .O(s_axis_video1_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \B_V_data_1_state[1]_i_4__0 
       (.I0(\ap_CS_fsm[6]_i_5_n_8 ),
        .I1(CO),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I3(\ap_CS_fsm[6]_i_4_n_8 ),
        .I4(s_axis_video1_TVALID_int_regslice),
        .O(\B_V_data_1_state[1]_i_4__0_n_8 ));
  LUT6 #(
    .INIT(64'h8088000000000000)) 
    \SRL_SIG[0][23]_i_1__3 
       (.I0(srcLayer1_full_n),
        .I1(Q[1]),
        .I2(s_axis_video1_TVALID_int_regslice),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg),
        .I4(srcLayer1Alpha_full_n),
        .I5(\axi_last_V_fu_102_reg[0] ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h8088000000000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(srcLayer1Alpha_full_n),
        .I1(Q[1]),
        .I2(s_axis_video1_TVALID_int_regslice),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg),
        .I4(srcLayer1_full_n),
        .I5(\axi_last_V_fu_102_reg[0] ),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(\ap_CS_fsm_reg[5]_1 ),
        .I4(\ap_CS_fsm[5]_i_3_n_8 ),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(CO),
        .I1(\ap_CS_fsm[6]_i_3__0_n_8 ),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I3(ap_done_cache),
        .O(\ap_CS_fsm[5]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hAEFFAEAAAAAAAAAA)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_NS_fsm15_out),
        .I1(CO),
        .I2(\ap_CS_fsm[6]_i_3__0_n_8 ),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \ap_CS_fsm[6]_i_3__0 
       (.I0(s_axis_video1_TVALID_int_regslice),
        .I1(\ap_CS_fsm[6]_i_4_n_8 ),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I3(CO),
        .I4(\ap_CS_fsm[6]_i_5_n_8 ),
        .O(\ap_CS_fsm[6]_i_3__0_n_8 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFAFCCAC)) 
    \ap_CS_fsm[6]_i_4 
       (.I0(\eol_reg_176_reg[0]_1 ),
        .I1(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\eol_reg_176_reg[0]_0 ),
        .I4(sof_fu_122),
        .I5(\j_fu_94[8]_i_3_n_8 ),
        .O(\ap_CS_fsm[6]_i_4_n_8 ));
  LUT4 #(
    .INIT(16'h0444)) 
    \ap_CS_fsm[6]_i_5 
       (.I0(\eol_reg_176_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(srcLayer1Alpha_full_n),
        .I3(srcLayer1_full_n),
        .O(\ap_CS_fsm[6]_i_5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__6
       (.I0(ap_done_reg1),
        .I1(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__6_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__6_n_8),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h88880C00)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I4(\ap_CS_fsm[6]_i_3__0_n_8 ),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hBBBBF3BB)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I4(\ap_CS_fsm[6]_i_3__0_n_8 ),
        .O(ap_loop_init_int_i_1__4_n_8));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCA000000CACACACA)) 
    \axi_data_V_fu_98[31]_i_1 
       (.I0(\j_fu_94[8]_i_3_n_8 ),
        .I1(s_axis_video1_TVALID_int_regslice),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg),
        .I3(srcLayer1_full_n),
        .I4(srcLayer1Alpha_full_n),
        .I5(\axi_last_V_fu_102_reg[0] ),
        .O(\B_V_data_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \axi_data_V_fu_98[31]_i_3 
       (.I0(\ap_CS_fsm[6]_i_4_n_8 ),
        .I1(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I2(CO),
        .O(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hAAAA0000AAAAAEA2)) 
    \eol_reg_176[0]_i_1 
       (.I0(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_eol_out),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\eol_reg_176_reg[0]_0 ),
        .I3(\eol_reg_176_reg[0]_1 ),
        .I4(\ap_CS_fsm[6]_i_3__0_n_8 ),
        .I5(\j_fu_94[8]_i_3_n_8 ),
        .O(\eol_reg_176_reg[0] ));
  LUT6 #(
    .INIT(64'h5555755500003000)) 
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_i_1
       (.I0(ap_done_reg1),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(\ap_CS_fsm_reg[5]_1 ),
        .I5(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .O(\ap_CS_fsm_reg[4] ));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln2960_fu_216_p2_carry_i_1
       (.I0(icmp_ln2960_fu_216_p2_carry[9]),
        .I1(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_94_reg[9]_0 [9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln2960_fu_216_p2_carry_i_2
       (.I0(\j_fu_94_reg[9]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I3(icmp_ln2960_fu_216_p2_carry[7]),
        .I4(icmp_ln2960_fu_216_p2_carry_i_5_n_8),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln2960_fu_216_p2_carry_i_3
       (.I0(\j_fu_94_reg[9]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I3(icmp_ln2960_fu_216_p2_carry[5]),
        .I4(icmp_ln2960_fu_216_p2_carry_i_6_n_8),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln2960_fu_216_p2_carry_i_4
       (.I0(\j_fu_94_reg[9]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I3(icmp_ln2960_fu_216_p2_carry[0]),
        .I4(icmp_ln2960_fu_216_p2_carry_i_7_n_8),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    icmp_ln2960_fu_216_p2_carry_i_5
       (.I0(\j_fu_94_reg[9]_0 [8]),
        .I1(icmp_ln2960_fu_216_p2_carry[8]),
        .I2(\j_fu_94_reg[9]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I5(icmp_ln2960_fu_216_p2_carry[6]),
        .O(icmp_ln2960_fu_216_p2_carry_i_5_n_8));
  LUT6 #(
    .INIT(64'hF666FFFFCFFFC666)) 
    icmp_ln2960_fu_216_p2_carry_i_6
       (.I0(\j_fu_94_reg[9]_0 [4]),
        .I1(icmp_ln2960_fu_216_p2_carry[4]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I4(\j_fu_94_reg[9]_0 [3]),
        .I5(icmp_ln2960_fu_216_p2_carry[3]),
        .O(icmp_ln2960_fu_216_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'hF666FFFFCFFFC666)) 
    icmp_ln2960_fu_216_p2_carry_i_7
       (.I0(\j_fu_94_reg[9]_0 [2]),
        .I1(icmp_ln2960_fu_216_p2_carry[2]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I4(\j_fu_94_reg[9]_0 [1]),
        .I5(icmp_ln2960_fu_216_p2_carry[1]),
        .O(icmp_ln2960_fu_216_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln2960_reg_323[0]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm[6]_i_3__0_n_8 ),
        .I2(\eol_reg_176_reg[0]_0 ),
        .O(\icmp_ln2960_reg_323_reg[0] ));
  LUT6 #(
    .INIT(64'h0000700000000000)) 
    internal_full_n_i_2__17
       (.I0(srcLayer1_empty_n),
        .I1(v_mix_420_to_422_false_1_U0_srcLayer1_read),
        .I2(srcLayer1_full_n),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[6]_i_3__0_n_8 ),
        .I5(\axi_last_V_fu_102_reg[0] ),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h8808888888888888)) 
    internal_full_n_i_3__1
       (.I0(v_mix_420_to_422_false_1_U0_srcLayer1_read),
        .I1(srcLayer1_empty_n),
        .I2(\axi_last_V_fu_102_reg[0] ),
        .I3(\ap_CS_fsm[6]_i_3__0_n_8 ),
        .I4(Q[1]),
        .I5(srcLayer1_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_94[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_94_reg[9]_0 [0]),
        .O(\j_fu_94_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_94[1]_i_1 
       (.I0(\j_fu_94_reg[9]_0 [0]),
        .I1(\j_fu_94_reg[9]_0 [1]),
        .I2(ap_loop_init_int),
        .O(\j_fu_94_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_94[2]_i_1 
       (.I0(\j_fu_94_reg[9]_0 [2]),
        .I1(\j_fu_94_reg[9]_0 [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_94_reg[9]_0 [1]),
        .O(\j_fu_94_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_94[3]_i_1 
       (.I0(\j_fu_94_reg[9]_0 [3]),
        .I1(\j_fu_94_reg[9]_0 [2]),
        .I2(\j_fu_94_reg[9]_0 [1]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_94_reg[9]_0 [0]),
        .O(\j_fu_94_reg[9] [3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_94[4]_i_1 
       (.I0(\j_fu_94_reg[9]_0 [4]),
        .I1(\j_fu_94_reg[9]_0 [0]),
        .I2(\j_fu_94[8]_i_3_n_8 ),
        .I3(\j_fu_94_reg[9]_0 [1]),
        .I4(\j_fu_94_reg[9]_0 [2]),
        .I5(\j_fu_94_reg[9]_0 [3]),
        .O(\j_fu_94_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h44B4)) 
    \j_fu_94[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_94_reg[9]_0 [5]),
        .I2(\j_fu_94_reg[9]_0 [4]),
        .I3(\j_fu_94[6]_i_2_n_8 ),
        .O(\j_fu_94_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h00009AAA)) 
    \j_fu_94[6]_i_1 
       (.I0(\j_fu_94_reg[9]_0 [6]),
        .I1(\j_fu_94[6]_i_2_n_8 ),
        .I2(\j_fu_94_reg[9]_0 [4]),
        .I3(\j_fu_94_reg[9]_0 [5]),
        .I4(ap_loop_init_int),
        .O(\j_fu_94_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \j_fu_94[6]_i_2 
       (.I0(\j_fu_94_reg[9]_0 [3]),
        .I1(\j_fu_94_reg[9]_0 [2]),
        .I2(\j_fu_94_reg[9]_0 [1]),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_94_reg[9]_0 [0]),
        .O(\j_fu_94[6]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'h22122222)) 
    \j_fu_94[7]_i_1 
       (.I0(\j_fu_94_reg[9]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_94_reg[9]_0 [5]),
        .I3(\j_fu_94[8]_i_2_n_8 ),
        .I4(\j_fu_94_reg[9]_0 [6]),
        .O(\j_fu_94_reg[9] [7]));
  LUT6 #(
    .INIT(64'h0000A6AA0000AAAA)) 
    \j_fu_94[8]_i_1 
       (.I0(\j_fu_94_reg[9]_0 [8]),
        .I1(\j_fu_94_reg[9]_0 [6]),
        .I2(\j_fu_94[8]_i_2_n_8 ),
        .I3(\j_fu_94_reg[9]_0 [5]),
        .I4(\j_fu_94[8]_i_3_n_8 ),
        .I5(\j_fu_94_reg[9]_0 [7]),
        .O(\j_fu_94_reg[9] [8]));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \j_fu_94[8]_i_2 
       (.I0(\j_fu_94_reg[9]_0 [0]),
        .I1(\j_fu_94[8]_i_3_n_8 ),
        .I2(\j_fu_94_reg[9]_0 [1]),
        .I3(\j_fu_94_reg[9]_0 [2]),
        .I4(\j_fu_94_reg[9]_0 [3]),
        .I5(\j_fu_94_reg[9]_0 [4]),
        .O(\j_fu_94[8]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_94[8]_i_3 
       (.I0(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_94[8]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_94[9]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_done_reg1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \j_fu_94[9]_i_2 
       (.I0(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I1(CO),
        .I2(\ap_CS_fsm[6]_i_3__0_n_8 ),
        .O(E));
  LUT5 #(
    .INIT(32'h22122222)) 
    \j_fu_94[9]_i_3 
       (.I0(\j_fu_94_reg[9]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_94_reg[9]_0 [7]),
        .I3(\j_fu_94[9]_i_5_n_8 ),
        .I4(\j_fu_94_reg[9]_0 [8]),
        .O(\j_fu_94_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_fu_94[9]_i_4 
       (.I0(CO),
        .I1(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .I2(\ap_CS_fsm[6]_i_3__0_n_8 ),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'hFFFFDFFFDFFFDFFF)) 
    \j_fu_94[9]_i_5 
       (.I0(\j_fu_94_reg[9]_0 [6]),
        .I1(\j_fu_94[6]_i_2_n_8 ),
        .I2(\j_fu_94_reg[9]_0 [4]),
        .I3(\j_fu_94_reg[9]_0 [5]),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg),
        .O(\j_fu_94[9]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'h77F7FFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__8 
       (.I0(\axi_last_V_fu_102_reg[0] ),
        .I1(srcLayer1Alpha_full_n),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg),
        .I3(s_axis_video1_TVALID_int_regslice),
        .I4(Q[1]),
        .I5(srcLayer1_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h77F7FFFFFFFFFFFF)) 
    \mOutPtr[4]_i_3 
       (.I0(\axi_last_V_fu_102_reg[0] ),
        .I1(srcLayer1_full_n),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg),
        .I3(s_axis_video1_TVALID_int_regslice),
        .I4(Q[1]),
        .I5(srcLayer1Alpha_full_n),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'h8808888888888888)) 
    \mOutPtr[4]_i_4 
       (.I0(v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read),
        .I1(srcLayer1Alpha_empty_n),
        .I2(\axi_last_V_fu_102_reg[0] ),
        .I3(\ap_CS_fsm[6]_i_3__0_n_8 ),
        .I4(Q[1]),
        .I5(srcLayer1Alpha_full_n),
        .O(mOutPtr110_out_0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_115
   (ap_done_cache_0,
    D,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[2] ,
    ap_done_reg1,
    \ap_CS_fsm_reg[3] );
  output ap_done_cache_0;
  output [1:0]D;
  input ap_done_cache_reg_0;
  input ap_done_cache_reg_1;
  input ap_clk;
  input [1:0]Q;
  input \ap_CS_fsm_reg[2] ;
  input ap_done_reg1;
  input \ap_CS_fsm_reg[3] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache_0;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_done_reg1;

  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_done_reg1),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(ap_done_cache_0),
        .I5(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_done_cache_0),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_done_reg1),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_1),
        .Q(ap_done_cache_0),
        .R(ap_done_cache_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_116
   (E,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY,
    D,
    \ap_CS_fsm_reg[8] ,
    \B_V_data_1_state_reg[0] ,
    \axi_last_V_5_reg_99_reg[0] ,
    \ap_CS_fsm_reg[7] ,
    ap_done_cache_reg_0,
    ap_clk,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld,
    Q,
    eol_2_reg_110,
    s_axis_video1_TVALID_int_regslice,
    eol_0_lcssa_i_reg_223,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg,
    ap_rst_n,
    s_axis_video1_TLAST_int_regslice,
    axi_last_2_lcssa_i_reg_212,
    axi_last_V_5_loc_fu_98);
  output [0:0]E;
  output grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY;
  output [1:0]D;
  output \ap_CS_fsm_reg[8] ;
  output \B_V_data_1_state_reg[0] ;
  output \axi_last_V_5_reg_99_reg[0] ;
  output \ap_CS_fsm_reg[7] ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld;
  input [2:0]Q;
  input eol_2_reg_110;
  input s_axis_video1_TVALID_int_regslice;
  input eol_0_lcssa_i_reg_223;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg;
  input ap_rst_n;
  input s_axis_video1_TLAST_int_regslice;
  input axi_last_2_lcssa_i_reg_212;
  input axi_last_V_5_loc_fu_98;

  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__7_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_done_reg3;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_8;
  wire ap_rst_n;
  wire axi_last_2_lcssa_i_reg_212;
  wire axi_last_V_5_loc_fu_98;
  wire \axi_last_V_5_loc_fu_98[0]_i_2_n_8 ;
  wire \axi_last_V_5_reg_99_reg[0] ;
  wire eol_0_lcssa_i_reg_223;
  wire eol_2_reg_110;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld;
  wire s_axis_video1_TLAST_int_regslice;
  wire s_axis_video1_TVALID_int_regslice;

  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h20002A00)) 
    \B_V_data_1_state[1]_i_5__0 
       (.I0(s_axis_video1_TVALID_int_regslice),
        .I1(eol_0_lcssa_i_reg_223),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .I4(eol_2_reg_110),
        .O(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_s_axis_video1_TREADY));
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_done_reg1),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \ap_CS_fsm[8]_i_2__0 
       (.I0(eol_0_lcssa_i_reg_223),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .I3(eol_2_reg_110),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'hA808A8A8A8080808)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(Q[2]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .I3(eol_0_lcssa_i_reg_223),
        .I4(ap_loop_init_int),
        .I5(eol_2_reg_110),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__7
       (.I0(eol_0_lcssa_i_reg_223),
        .I1(ap_loop_init_int),
        .I2(eol_2_reg_110),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__7_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__7_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'hF7FFFF55F755FF55)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_rst_n),
        .I1(s_axis_video1_TVALID_int_regslice),
        .I2(eol_0_lcssa_i_reg_223),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .I5(eol_2_reg_110),
        .O(ap_loop_init_int_i_1__5_n_8));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \axi_data_V_2_fu_118[31]_i_1 
       (.I0(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_data_V_out_ap_vld),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(eol_2_reg_110),
        .I4(Q[2]),
        .I5(ap_done_reg3),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hCCCCC808)) 
    \axi_data_V_2_fu_118[31]_i_4 
       (.I0(eol_2_reg_110),
        .I1(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(eol_0_lcssa_i_reg_223),
        .I4(s_axis_video1_TVALID_int_regslice),
        .O(ap_done_reg3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axi_data_V_2_fu_118[31]_i_5 
       (.I0(Q[2]),
        .I1(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(eol_0_lcssa_i_reg_223),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_V_5_loc_fu_98[0]_i_1 
       (.I0(eol_2_reg_110),
        .I1(\axi_last_V_5_loc_fu_98[0]_i_2_n_8 ),
        .I2(axi_last_2_lcssa_i_reg_212),
        .I3(ap_done_reg1),
        .I4(Q[2]),
        .I5(axi_last_V_5_loc_fu_98),
        .O(\axi_last_V_5_reg_99_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_last_V_5_loc_fu_98[0]_i_2 
       (.I0(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\axi_last_V_5_loc_fu_98[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08880000)) 
    \axi_last_V_5_reg_99[0]_i_1 
       (.I0(s_axis_video1_TLAST_int_regslice),
        .I1(s_axis_video1_TVALID_int_regslice),
        .I2(eol_0_lcssa_i_reg_223),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .I5(eol_2_reg_110),
        .O(\B_V_data_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hAABAFABA)) 
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(eol_2_reg_110),
        .I2(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(eol_0_lcssa_i_reg_223),
        .O(\ap_CS_fsm_reg[7] ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_117
   (\B_V_data_1_state_reg[0] ,
    ap_rst_n_0,
    D,
    \axi_last_V_10_reg_142_reg[0] ,
    E,
    internal_full_n_reg,
    ap_done_cache_reg_0,
    SR,
    \j_fu_86_reg[8] ,
    S,
    \cmp8262_reg_391_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg,
    s_axis_video_TREADY_int_regslice,
    internal_full_n_reg_0,
    \icmp_ln3060_reg_297_reg[0] ,
    ap_done_cache_reg_1,
    ap_clk,
    \eol_reg_161_reg[0] ,
    s_axis_video_TVALID_int_regslice,
    CO,
    sof_fu_112,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg,
    \eol_reg_161_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out,
    srcLayer0_full_n,
    Q,
    \axi_data_V_fu_90_reg[23] ,
    \axi_data_V_fu_90_reg[23]_0 ,
    B_V_data_1_sel,
    axi_last_V_10_reg_142,
    B_V_data_1_payload_B,
    B_V_data_1_sel_1,
    B_V_data_1_payload_A,
    \axi_last_V_fu_94_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0,
    \ap_CS_fsm_reg[6] ,
    ap_done_cache_reg_2,
    \ap_CS_fsm_reg[6]_0 ,
    \j_fu_86_reg[9] ,
    icmp_ln3060_fu_201_p2_carry,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_1,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_2,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_1 ,
    \B_V_data_1_state_reg[0]_2 );
  output \B_V_data_1_state_reg[0] ;
  output ap_rst_n_0;
  output [23:0]D;
  output \axi_last_V_10_reg_142_reg[0] ;
  output [0:0]E;
  output [0:0]internal_full_n_reg;
  output [1:0]ap_done_cache_reg_0;
  output [0:0]SR;
  output [9:0]\j_fu_86_reg[8] ;
  output [3:0]S;
  output \cmp8262_reg_391_reg[0] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg;
  output s_axis_video_TREADY_int_regslice;
  output [0:0]internal_full_n_reg_0;
  output \icmp_ln3060_reg_297_reg[0] ;
  input ap_done_cache_reg_1;
  input ap_clk;
  input \eol_reg_161_reg[0] ;
  input s_axis_video_TVALID_int_regslice;
  input [0:0]CO;
  input sof_fu_112;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg;
  input \eol_reg_161_reg[0]_0 ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out;
  input srcLayer0_full_n;
  input [23:0]Q;
  input [23:0]\axi_data_V_fu_90_reg[23] ;
  input [23:0]\axi_data_V_fu_90_reg[23]_0 ;
  input B_V_data_1_sel;
  input axi_last_V_10_reg_142;
  input B_V_data_1_payload_B;
  input B_V_data_1_sel_1;
  input B_V_data_1_payload_A;
  input \axi_last_V_fu_94_reg[0] ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0;
  input [1:0]\ap_CS_fsm_reg[6] ;
  input ap_done_cache_reg_2;
  input \ap_CS_fsm_reg[6]_0 ;
  input [9:0]\j_fu_86_reg[9] ;
  input [9:0]icmp_ln3060_fu_201_p2_carry;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_1;
  input [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_2;
  input [0:0]\B_V_data_1_state_reg[0]_0 ;
  input \B_V_data_1_state_reg[0]_1 ;
  input \B_V_data_1_state_reg[0]_2 ;

  wire B_V_data_1_payload_A;
  wire B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_1;
  wire \B_V_data_1_state[1]_i_6_n_8 ;
  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]\B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \SRL_SIG[0][23]_i_2_n_8 ;
  wire [1:0]\ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_8;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_done_cache_reg_2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_8;
  wire ap_loop_init_int_i_2_n_8;
  wire ap_loop_init_int_i_3_n_8;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \axi_data_V_fu_90[23]_i_3_n_8 ;
  wire \axi_data_V_fu_90[23]_i_5_n_8 ;
  wire \axi_data_V_fu_90[23]_i_6_n_8 ;
  wire \axi_data_V_fu_90[23]_i_7_n_8 ;
  wire [23:0]\axi_data_V_fu_90_reg[23] ;
  wire [23:0]\axi_data_V_fu_90_reg[23]_0 ;
  wire axi_last_V_10_reg_142;
  wire \axi_last_V_10_reg_142_reg[0] ;
  wire \axi_last_V_fu_94_reg[0] ;
  wire \cmp8262_reg_391_reg[0] ;
  wire \eol_reg_161[0]_i_2_n_8 ;
  wire \eol_reg_161_reg[0] ;
  wire \eol_reg_161_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_1;
  wire [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_2;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out;
  wire [9:0]icmp_ln3060_fu_201_p2_carry;
  wire icmp_ln3060_fu_201_p2_carry_i_5_n_8;
  wire icmp_ln3060_fu_201_p2_carry_i_6_n_8;
  wire icmp_ln3060_fu_201_p2_carry_i_7_n_8;
  wire \icmp_ln3060_reg_297_reg[0] ;
  wire [0:0]internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire \j_fu_86[5]_i_2_n_8 ;
  wire \j_fu_86[9]_i_4_n_8 ;
  wire \j_fu_86[9]_i_5_n_8 ;
  wire \j_fu_86[9]_i_6_n_8 ;
  wire \j_fu_86[9]_i_7_n_8 ;
  wire [9:0]\j_fu_86_reg[8] ;
  wire [9:0]\j_fu_86_reg[9] ;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_fu_112;
  wire srcLayer0_full_n;

  LUT6 #(
    .INIT(64'h8A88888888888888)) 
    \B_V_data_1_state[1]_i_3__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[0]_1 ),
        .I2(CO),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I4(\B_V_data_1_state_reg[0]_2 ),
        .I5(\B_V_data_1_state[1]_i_6_n_8 ),
        .O(s_axis_video_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'h3303335533030000)) 
    \B_V_data_1_state[1]_i_6 
       (.I0(\eol_reg_161_reg[0]_0 ),
        .I1(sof_fu_112),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out),
        .I3(ap_loop_init_int),
        .I4(\j_fu_86[9]_i_5_n_8 ),
        .I5(srcLayer0_full_n),
        .O(\B_V_data_1_state[1]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(srcLayer0_full_n),
        .I1(\ap_CS_fsm_reg[6] [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_done_cache_reg_2),
        .I4(\SRL_SIG[0][23]_i_2_n_8 ),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFEFEFFFEF)) 
    \SRL_SIG[0][23]_i_2 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(CO),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I3(\eol_reg_161_reg[0]_0 ),
        .I4(ap_loop_init_int),
        .I5(sof_fu_112),
        .O(\SRL_SIG[0][23]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hAAEAEAEABAFAFAFA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I2(\ap_CS_fsm_reg[6] [1]),
        .I3(\eol_reg_161_reg[0] ),
        .I4(CO),
        .I5(ap_done_cache),
        .O(ap_done_cache_reg_0[0]));
  LUT6 #(
    .INIT(64'hFD5D5D5D55555555)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm_reg[6]_0 ),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I3(\eol_reg_161_reg[0] ),
        .I4(CO),
        .I5(\ap_CS_fsm_reg[6] [1]),
        .O(ap_done_cache_reg_0[1]));
  LUT6 #(
    .INIT(64'hA8AAFFFFA8AA0000)) 
    ap_done_cache_i_1__0
       (.I0(CO),
        .I1(srcLayer0_full_n),
        .I2(ap_done_cache_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_1));
  LUT6 #(
    .INIT(64'h00A8A8A820202020)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(CO),
        .I4(\eol_reg_161_reg[0] ),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEE0E)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(\j_fu_86[9]_i_5_n_8 ),
        .I1(srcLayer0_full_n),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I3(CO),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(\j_fu_86[9]_i_4_n_8 ),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h777F7F7F77777777)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_init_int_i_2_n_8),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int_i_3_n_8),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I4(\j_fu_86[9]_i_4_n_8 ),
        .I5(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h555DFFFF)) 
    ap_loop_init_int_i_2
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_done_cache_reg_2),
        .I3(srcLayer0_full_n),
        .I4(CO),
        .O(ap_loop_init_int_i_2_n_8));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E000E0)) 
    ap_loop_init_int_i_3
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(CO),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_done_cache_reg_2),
        .I5(srcLayer0_full_n),
        .O(ap_loop_init_int_i_3_n_8));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[0]_i_1 
       (.I0(Q[0]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [0]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [0]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[10]_i_1 
       (.I0(Q[10]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [10]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [10]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[11]_i_1 
       (.I0(Q[11]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [11]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [11]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[12]_i_1 
       (.I0(Q[12]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [12]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [12]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[13]_i_1 
       (.I0(Q[13]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [13]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [13]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[14]_i_1 
       (.I0(Q[14]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [14]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [14]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[15]_i_1 
       (.I0(Q[15]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [15]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [15]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[16]_i_1 
       (.I0(Q[16]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [16]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [16]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[17]_i_1 
       (.I0(Q[17]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [17]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [17]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[18]_i_1 
       (.I0(Q[18]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [18]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [18]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[19]_i_1 
       (.I0(Q[19]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [19]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [19]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[1]_i_1 
       (.I0(Q[1]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [1]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [1]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[20]_i_1 
       (.I0(Q[20]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [20]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [20]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[21]_i_1 
       (.I0(Q[21]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [21]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [21]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[22]_i_1 
       (.I0(Q[22]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [22]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [22]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h55555555F5445544)) 
    \axi_data_V_fu_90[23]_i_1 
       (.I0(\axi_data_V_fu_90[23]_i_3_n_8 ),
        .I1(sof_fu_112),
        .I2(\axi_last_V_fu_94_reg[0] ),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I5(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[23]_i_2 
       (.I0(Q[23]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [23]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [23]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h777F7777)) 
    \axi_data_V_fu_90[23]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(srcLayer0_full_n),
        .I3(ap_done_cache_reg_2),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\axi_data_V_fu_90[23]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hFAFEFAFEFAFFFAAA)) 
    \axi_data_V_fu_90[23]_i_5 
       (.I0(\axi_data_V_fu_90[23]_i_7_n_8 ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out),
        .I2(sof_fu_112),
        .I3(ap_loop_init_int),
        .I4(\eol_reg_161_reg[0]_0 ),
        .I5(\j_fu_86[9]_i_5_n_8 ),
        .O(\axi_data_V_fu_90[23]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'h000000005555101F)) 
    \axi_data_V_fu_90[23]_i_6 
       (.I0(sof_fu_112),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out),
        .I2(\j_fu_86[9]_i_5_n_8 ),
        .I3(\eol_reg_161_reg[0]_0 ),
        .I4(ap_loop_init_int),
        .I5(\axi_data_V_fu_90[23]_i_7_n_8 ),
        .O(\axi_data_V_fu_90[23]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axi_data_V_fu_90[23]_i_7 
       (.I0(CO),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .O(\axi_data_V_fu_90[23]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[2]_i_1 
       (.I0(Q[2]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [2]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [2]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[3]_i_1 
       (.I0(Q[3]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [3]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [3]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[4]_i_1 
       (.I0(Q[4]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [4]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [4]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[5]_i_1 
       (.I0(Q[5]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [5]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [5]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[6]_i_1 
       (.I0(Q[6]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [6]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [6]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[7]_i_1 
       (.I0(Q[7]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [7]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [7]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[8]_i_1 
       (.I0(Q[8]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [8]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [8]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \axi_data_V_fu_90[9]_i_1 
       (.I0(Q[9]),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(\axi_data_V_fu_90_reg[23] [9]),
        .I3(\axi_data_V_fu_90_reg[23]_0 [9]),
        .I4(B_V_data_1_sel),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \axi_last_V_fu_94[0]_i_1 
       (.I0(axi_last_V_10_reg_142),
        .I1(\axi_data_V_fu_90[23]_i_5_n_8 ),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel_1),
        .I4(B_V_data_1_payload_A),
        .I5(\axi_data_V_fu_90[23]_i_6_n_8 ),
        .O(\axi_last_V_10_reg_142_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBBBBBF00000000)) 
    \eol_reg_161[0]_i_1 
       (.I0(\j_fu_86[9]_i_7_n_8 ),
        .I1(\eol_reg_161_reg[0] ),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(CO),
        .I4(sof_fu_112),
        .I5(\eol_reg_161[0]_i_2_n_8 ),
        .O(\B_V_data_1_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \eol_reg_161[0]_i_2 
       (.I0(\eol_reg_161_reg[0]_0 ),
        .I1(\SRL_SIG[0][23]_i_2_n_8 ),
        .I2(ap_done_cache_reg_2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(srcLayer0_full_n),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out),
        .O(\eol_reg_161[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_i_1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_0),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_1),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg_2),
        .I3(\ap_CS_fsm_reg[6] [0]),
        .I4(ap_loop_init_int_i_2_n_8),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .O(\cmp8262_reg_391_reg[0] ));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln3060_fu_201_p2_carry_i_1
       (.I0(icmp_ln3060_fu_201_p2_carry[9]),
        .I1(\j_fu_86_reg[9] [9]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln3060_fu_201_p2_carry_i_2
       (.I0(icmp_ln3060_fu_201_p2_carry_i_5_n_8),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_86_reg[9] [6]),
        .I4(icmp_ln3060_fu_201_p2_carry[6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln3060_fu_201_p2_carry_i_3
       (.I0(icmp_ln3060_fu_201_p2_carry_i_6_n_8),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_86_reg[9] [3]),
        .I4(icmp_ln3060_fu_201_p2_carry[3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln3060_fu_201_p2_carry_i_4
       (.I0(icmp_ln3060_fu_201_p2_carry_i_7_n_8),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_86_reg[9] [0]),
        .I4(icmp_ln3060_fu_201_p2_carry[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln3060_fu_201_p2_carry_i_5
       (.I0(\j_fu_86_reg[9] [7]),
        .I1(icmp_ln3060_fu_201_p2_carry[7]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_86_reg[9] [8]),
        .I5(icmp_ln3060_fu_201_p2_carry[8]),
        .O(icmp_ln3060_fu_201_p2_carry_i_5_n_8));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln3060_fu_201_p2_carry_i_6
       (.I0(\j_fu_86_reg[9] [4]),
        .I1(icmp_ln3060_fu_201_p2_carry[4]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_86_reg[9] [5]),
        .I5(icmp_ln3060_fu_201_p2_carry[5]),
        .O(icmp_ln3060_fu_201_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln3060_fu_201_p2_carry_i_7
       (.I0(\j_fu_86_reg[9] [1]),
        .I1(icmp_ln3060_fu_201_p2_carry[1]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_86_reg[9] [2]),
        .I5(icmp_ln3060_fu_201_p2_carry[2]),
        .O(icmp_ln3060_fu_201_p2_carry_i_7_n_8));
  LUT6 #(
    .INIT(64'hF0F0F5FDF0F0A0A0)) 
    \icmp_ln3060_reg_297[0]_i_1 
       (.I0(\eol_reg_161_reg[0] ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I2(CO),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(\j_fu_86[9]_i_4_n_8 ),
        .I5(ap_done_cache_reg_2),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_86[0]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_86_reg[9] [0]),
        .O(\j_fu_86_reg[8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_86[1]_i_1 
       (.I0(\j_fu_86_reg[9] [0]),
        .I1(\j_fu_86_reg[9] [1]),
        .I2(ap_loop_init_int),
        .O(\j_fu_86_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \j_fu_86[2]_i_1 
       (.I0(\j_fu_86_reg[9] [0]),
        .I1(\j_fu_86_reg[9] [1]),
        .I2(\j_fu_86_reg[9] [2]),
        .I3(ap_loop_init_int),
        .O(\j_fu_86_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \j_fu_86[3]_i_1 
       (.I0(\j_fu_86_reg[9] [2]),
        .I1(\j_fu_86_reg[9] [1]),
        .I2(\j_fu_86_reg[9] [0]),
        .I3(\j_fu_86_reg[9] [3]),
        .I4(ap_loop_init_int),
        .O(\j_fu_86_reg[8] [3]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \j_fu_86[4]_i_1 
       (.I0(\j_fu_86_reg[9] [3]),
        .I1(\j_fu_86_reg[9] [0]),
        .I2(\j_fu_86_reg[9] [1]),
        .I3(\j_fu_86_reg[9] [2]),
        .I4(\j_fu_86_reg[9] [4]),
        .I5(\j_fu_86[9]_i_7_n_8 ),
        .O(\j_fu_86_reg[8] [4]));
  LUT4 #(
    .INIT(16'h8878)) 
    \j_fu_86[5]_i_1 
       (.I0(\j_fu_86_reg[9] [4]),
        .I1(\j_fu_86[5]_i_2_n_8 ),
        .I2(\j_fu_86_reg[9] [5]),
        .I3(ap_loop_init_int),
        .O(\j_fu_86_reg[8] [5]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \j_fu_86[5]_i_2 
       (.I0(\j_fu_86_reg[9] [2]),
        .I1(\j_fu_86_reg[9] [1]),
        .I2(\j_fu_86_reg[9] [0]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I5(\j_fu_86_reg[9] [3]),
        .O(\j_fu_86[5]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \j_fu_86[6]_i_1 
       (.I0(\j_fu_86[9]_i_6_n_8 ),
        .I1(\j_fu_86_reg[9] [6]),
        .I2(ap_loop_init_int),
        .O(\j_fu_86_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \j_fu_86[7]_i_1 
       (.I0(\j_fu_86_reg[9] [6]),
        .I1(\j_fu_86[9]_i_6_n_8 ),
        .I2(\j_fu_86_reg[9] [7]),
        .I3(ap_loop_init_int),
        .O(\j_fu_86_reg[8] [7]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \j_fu_86[8]_i_1 
       (.I0(\j_fu_86[9]_i_6_n_8 ),
        .I1(\j_fu_86_reg[9] [6]),
        .I2(\j_fu_86_reg[9] [7]),
        .I3(\j_fu_86_reg[9] [8]),
        .I4(ap_loop_init_int),
        .O(\j_fu_86_reg[8] [8]));
  LUT6 #(
    .INIT(64'hAAA2000000000000)) 
    \j_fu_86[9]_i_1 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_done_cache_reg_2),
        .I3(srcLayer0_full_n),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'h00000000FEAA0000)) 
    \j_fu_86[9]_i_2 
       (.I0(\j_fu_86[9]_i_4_n_8 ),
        .I1(\j_fu_86[9]_i_5_n_8 ),
        .I2(srcLayer0_full_n),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .I5(CO),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \j_fu_86[9]_i_3 
       (.I0(\j_fu_86[9]_i_6_n_8 ),
        .I1(\j_fu_86_reg[9] [8]),
        .I2(\j_fu_86_reg[9] [7]),
        .I3(\j_fu_86_reg[9] [6]),
        .I4(\j_fu_86_reg[9] [9]),
        .I5(\j_fu_86[9]_i_7_n_8 ),
        .O(\j_fu_86_reg[8] [9]));
  LUT6 #(
    .INIT(64'hFCFCFCF00000ACA0)) 
    \j_fu_86[9]_i_4 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_eol_out),
        .I1(srcLayer0_full_n),
        .I2(\j_fu_86[9]_i_5_n_8 ),
        .I3(\eol_reg_161_reg[0]_0 ),
        .I4(ap_loop_init_int),
        .I5(sof_fu_112),
        .O(\j_fu_86[9]_i_4_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_86[9]_i_5 
       (.I0(ap_done_cache_reg_2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\j_fu_86[9]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_fu_86[9]_i_6 
       (.I0(\j_fu_86_reg[9] [4]),
        .I1(\j_fu_86_reg[9] [2]),
        .I2(\j_fu_86_reg[9] [1]),
        .I3(\j_fu_86_reg[8] [0]),
        .I4(\j_fu_86_reg[9] [3]),
        .I5(\j_fu_86_reg[9] [5]),
        .O(\j_fu_86[9]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \j_fu_86[9]_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg),
        .O(\j_fu_86[9]_i_7_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\SRL_SIG[0][23]_i_2_n_8 ),
        .I1(ap_done_cache_reg_2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[6] [1]),
        .I4(srcLayer0_full_n),
        .O(\icmp_ln3060_reg_297_reg[0] ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_118
   (ap_done_cache,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    ap_clk);
  output ap_done_cache;
  input ap_done_cache_reg_0;
  input ap_done_cache_reg_1;
  input ap_clk;

  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_1),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_119
   (E,
    \eol_0_lcssa_reg_173_reg[0] ,
    D,
    \axi_last_V_reg_99_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg,
    \axi_last_V_reg_99_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg_reg,
    ap_done_cache_reg_0,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg,
    Q,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg,
    ap_loop_init_int_reg_0,
    eol_0_lcssa_reg_173,
    ap_rst_n,
    axi_last_2_lcssa_reg_162,
    axi_last_V_12_loc_fu_88);
  output [0:0]E;
  output \eol_0_lcssa_reg_173_reg[0] ;
  output [1:0]D;
  output \axi_last_V_reg_99_reg[0] ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg;
  output \axi_last_V_reg_99_reg[0]_0 ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg;
  input [3:0]Q;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg;
  input ap_loop_init_int_reg_0;
  input eol_0_lcssa_reg_173;
  input ap_rst_n;
  input axi_last_2_lcssa_reg_162;
  input axi_last_V_12_loc_fu_88;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_8;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_8;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire \axi_data_V_fu_108[23]_i_4_n_8 ;
  wire axi_last_2_lcssa_reg_162;
  wire axi_last_V_12_loc_fu_88;
  wire axi_last_V_12_loc_fu_880;
  wire \axi_last_V_reg_99_reg[0] ;
  wire \axi_last_V_reg_99_reg[0]_0 ;
  wire eol_0_lcssa_reg_173;
  wire \eol_0_lcssa_reg_173_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg;
  wire s_axis_video_TVALID_int_regslice;

  LUT6 #(
    .INIT(64'hAAAA00000C000000)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(\axi_last_V_reg_99_reg[0] ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(Q[3]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hFFAAABAA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[3]),
        .I4(\axi_last_V_reg_99_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h3500)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_loop_init_int_reg_0),
        .I1(eol_0_lcssa_reg_173),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .O(\axi_last_V_reg_99_reg[0] ));
  LUT6 #(
    .INIT(64'hCFAA0000C0AA0000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_done_cache),
        .I1(eol_0_lcssa_reg_173),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .I4(Q[3]),
        .I5(ap_loop_init_int_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ap_done_cache_i_1__1
       (.I0(ap_loop_init_int_reg_0),
        .I1(eol_0_lcssa_reg_173),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'hFFF57FF5FF557F55)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(eol_0_lcssa_reg_173),
        .I5(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1__0_n_8));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFD555)) 
    \axi_data_V_fu_108[23]_i_1 
       (.I0(\eol_0_lcssa_reg_173_reg[0] ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg),
        .I2(Q[0]),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(\axi_data_V_fu_108[23]_i_4_n_8 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axi_data_V_fu_108[23]_i_3 
       (.I0(eol_0_lcssa_reg_173),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .I3(Q[3]),
        .O(\eol_0_lcssa_reg_173_reg[0] ));
  LUT5 #(
    .INIT(32'h80008800)) 
    \axi_data_V_fu_108[23]_i_4 
       (.I0(Q[3]),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .O(\axi_data_V_fu_108[23]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \axi_last_V_12_loc_fu_88[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .I3(axi_last_2_lcssa_reg_162),
        .I4(axi_last_V_12_loc_fu_880),
        .I5(axi_last_V_12_loc_fu_88),
        .O(\axi_last_V_reg_99_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hC0800080)) 
    \axi_last_V_12_loc_fu_88[0]_i_2 
       (.I0(ap_loop_init_int_reg_0),
        .I1(Q[3]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(eol_0_lcssa_reg_173),
        .O(axi_last_V_12_loc_fu_880));
  LUT5 #(
    .INIT(32'hFFFF082A)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg_i_1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(eol_0_lcssa_reg_173),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[2]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_50
   (S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \x_fu_40_reg[7] ,
    internal_empty_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    icmp_ln856_fu_72_p2_carry,
    Q,
    grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg,
    ap_rst_n,
    ap_done_cache_reg_1,
    srcLayer1Rgb_full_n,
    srcLayer1Yuv_empty_n,
    CO,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \x_fu_40_reg[6] ,
    \x_fu_40_reg[9] ,
    grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg_reg);
  output [3:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]\x_fu_40_reg[7] ;
  output internal_empty_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [9:0]icmp_ln856_fu_72_p2_carry;
  input [9:0]Q;
  input grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg;
  input ap_rst_n;
  input ap_done_cache_reg_1;
  input srcLayer1Rgb_full_n;
  input srcLayer1Yuv_empty_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1] ;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \x_fu_40_reg[6] ;
  input \x_fu_40_reg[9] ;
  input [0:0]grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_3__4_n_8 ;
  wire \ap_CS_fsm[2]_i_3__4_n_8 ;
  wire \ap_CS_fsm[2]_i_8__4_n_8 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__10_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__8_n_8;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg;
  wire [0:0]grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg_reg;
  wire [9:0]icmp_ln856_fu_72_p2_carry;
  wire icmp_ln856_fu_72_p2_carry_i_10_n_8;
  wire icmp_ln856_fu_72_p2_carry_i_11_n_8;
  wire icmp_ln856_fu_72_p2_carry_i_12_n_8;
  wire icmp_ln856_fu_72_p2_carry_i_5_n_8;
  wire icmp_ln856_fu_72_p2_carry_i_6_n_8;
  wire icmp_ln856_fu_72_p2_carry_i_7_n_8;
  wire icmp_ln856_fu_72_p2_carry_i_8_n_8;
  wire icmp_ln856_fu_72_p2_carry_i_9_n_8;
  wire internal_empty_n_reg;
  wire srcLayer1Rgb_full_n;
  wire srcLayer1Yuv_empty_n;
  wire \x_fu_40[9]_i_5__1_n_8 ;
  wire \x_fu_40_reg[6] ;
  wire [9:0]\x_fu_40_reg[7] ;
  wire \x_fu_40_reg[9] ;

  LUT5 #(
    .INIT(32'h050C0500)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm[1]_i_3__4_n_8 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm_reg[1]_0 [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC000CCCCAAAAAAAA)) 
    \ap_CS_fsm[1]_i_3__4 
       (.I0(ap_done_cache),
        .I1(CO),
        .I2(srcLayer1Yuv_empty_n),
        .I3(srcLayer1Rgb_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_3__4_n_8 ));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm[2]_i_3__4_n_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000000F300000077)) 
    \ap_CS_fsm[2]_i_3__4 
       (.I0(ap_done_cache),
        .I1(\ap_CS_fsm_reg[1]_0 [2]),
        .I2(\ap_CS_fsm[2]_i_8__4_n_8 ),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(\ap_CS_fsm_reg[1]_0 [0]),
        .I5(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .O(\ap_CS_fsm[2]_i_3__4_n_8 ));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \ap_CS_fsm[2]_i_8__4 
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer1Rgb_full_n),
        .I2(srcLayer1Yuv_empty_n),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_8__4_n_8 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__10
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer1Rgb_full_n),
        .I2(srcLayer1Yuv_empty_n),
        .I3(CO),
        .I4(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__10_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__10_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_rst_n),
        .I1(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .I2(ap_done_cache_reg_1),
        .I3(srcLayer1Rgb_full_n),
        .I4(srcLayer1Yuv_empty_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hDFD5)) 
    ap_loop_init_int_i_1__8
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_ready_int),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__8_n_8));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    ap_loop_init_int_i_2__5
       (.I0(srcLayer1Yuv_empty_n),
        .I1(srcLayer1Rgb_full_n),
        .I2(ap_done_cache_reg_1),
        .I3(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .O(ap_ready_int));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__8_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg_i_1
       (.I0(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg_reg),
        .I1(CO),
        .I2(srcLayer1Yuv_empty_n),
        .I3(srcLayer1Rgb_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln856_fu_72_p2_carry_i_1
       (.I0(icmp_ln856_fu_72_p2_carry[9]),
        .I1(Q[9]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h8008)) 
    icmp_ln856_fu_72_p2_carry_i_10
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(icmp_ln856_fu_72_p2_carry[2]),
        .O(icmp_ln856_fu_72_p2_carry_i_10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h09990000)) 
    icmp_ln856_fu_72_p2_carry_i_11
       (.I0(Q[2]),
        .I1(icmp_ln856_fu_72_p2_carry[2]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .I4(icmp_ln856_fu_72_p2_carry_i_12_n_8),
        .O(icmp_ln856_fu_72_p2_carry_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h0420)) 
    icmp_ln856_fu_72_p2_carry_i_12
       (.I0(icmp_ln856_fu_72_p2_carry[0]),
        .I1(icmp_ln856_fu_72_p2_carry[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(icmp_ln856_fu_72_p2_carry_i_12_n_8));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln856_fu_72_p2_carry_i_2
       (.I0(icmp_ln856_fu_72_p2_carry_i_5_n_8),
        .I1(Q[7]),
        .I2(icmp_ln856_fu_72_p2_carry[7]),
        .I3(Q[6]),
        .I4(icmp_ln856_fu_72_p2_carry[6]),
        .I5(icmp_ln856_fu_72_p2_carry_i_6_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln856_fu_72_p2_carry_i_3
       (.I0(icmp_ln856_fu_72_p2_carry_i_7_n_8),
        .I1(Q[4]),
        .I2(icmp_ln856_fu_72_p2_carry[4]),
        .I3(Q[3]),
        .I4(icmp_ln856_fu_72_p2_carry[3]),
        .I5(icmp_ln856_fu_72_p2_carry_i_8_n_8),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC00A000A)) 
    icmp_ln856_fu_72_p2_carry_i_4
       (.I0(icmp_ln856_fu_72_p2_carry_i_9_n_8),
        .I1(\x_fu_40[9]_i_5__1_n_8 ),
        .I2(icmp_ln856_fu_72_p2_carry[0]),
        .I3(icmp_ln856_fu_72_p2_carry[1]),
        .I4(icmp_ln856_fu_72_p2_carry_i_10_n_8),
        .I5(icmp_ln856_fu_72_p2_carry_i_11_n_8),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln856_fu_72_p2_carry_i_5
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(icmp_ln856_fu_72_p2_carry[8]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .O(icmp_ln856_fu_72_p2_carry_i_5_n_8));
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln856_fu_72_p2_carry_i_6
       (.I0(icmp_ln856_fu_72_p2_carry[8]),
        .I1(Q[8]),
        .I2(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln856_fu_72_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln856_fu_72_p2_carry_i_7
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(icmp_ln856_fu_72_p2_carry[5]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .O(icmp_ln856_fu_72_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln856_fu_72_p2_carry_i_8
       (.I0(icmp_ln856_fu_72_p2_carry[5]),
        .I1(Q[5]),
        .I2(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln856_fu_72_p2_carry_i_8_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln856_fu_72_p2_carry_i_9
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(icmp_ln856_fu_72_p2_carry[2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .O(icmp_ln856_fu_72_p2_carry_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\x_fu_40_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \x_fu_40[1]_i_1__1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\x_fu_40_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_40[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\x_fu_40_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_40[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(Q[3]),
        .O(\x_fu_40_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_fu_40[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\x_fu_40[9]_i_5__1_n_8 ),
        .I5(Q[4]),
        .O(\x_fu_40_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\x_fu_40_reg[6] ),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .O(\x_fu_40_reg[7] [5]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[6]_i_1__1 
       (.I0(Q[4]),
        .I1(\x_fu_40_reg[6] ),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\x_fu_40[9]_i_5__1_n_8 ),
        .I5(Q[6]),
        .O(\x_fu_40_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \x_fu_40[7]_i_1__1 
       (.I0(\x_fu_40_reg[9] ),
        .I1(Q[6]),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\x_fu_40_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[8]_i_1__1 
       (.I0(Q[6]),
        .I1(\x_fu_40_reg[9] ),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(Q[8]),
        .O(\x_fu_40_reg[7] [8]));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[9]_i_1__1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .I2(CO),
        .I3(srcLayer1Yuv_empty_n),
        .I4(srcLayer1Rgb_full_n),
        .I5(ap_done_cache_reg_1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    \x_fu_40[9]_i_2__1 
       (.I0(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .I1(ap_done_cache_reg_1),
        .I2(srcLayer1Rgb_full_n),
        .I3(srcLayer1Yuv_empty_n),
        .I4(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[9]_i_3__1 
       (.I0(Q[7]),
        .I1(\x_fu_40_reg[9] ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(\x_fu_40[9]_i_5__1_n_8 ),
        .I5(Q[9]),
        .O(\x_fu_40_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_fu_40[9]_i_5__1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .O(\x_fu_40[9]_i_5__1_n_8 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_51
   (S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \x_fu_40_reg[7] ,
    internal_empty_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    icmp_ln62_fu_72_p2_carry,
    Q,
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg,
    ap_rst_n,
    ap_done_cache_reg_1,
    srcLayer1x_full_n,
    srcLayer1Rgb_empty_n,
    CO,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \x_fu_40_reg[6] ,
    \x_fu_40_reg[9] ,
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg_reg);
  output [3:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]\x_fu_40_reg[7] ;
  output internal_empty_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [9:0]icmp_ln62_fu_72_p2_carry;
  input [9:0]Q;
  input grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg;
  input ap_rst_n;
  input ap_done_cache_reg_1;
  input srcLayer1x_full_n;
  input srcLayer1Rgb_empty_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1] ;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]\ap_CS_fsm_reg[2]_0 ;
  input \x_fu_40_reg[6] ;
  input \x_fu_40_reg[9] ;
  input [0:0]grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_3__5_n_8 ;
  wire \ap_CS_fsm[2]_i_3__5_n_8 ;
  wire \ap_CS_fsm[2]_i_8__5_n_8 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__11_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__9_n_8;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg;
  wire [0:0]grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg_reg;
  wire [9:0]icmp_ln62_fu_72_p2_carry;
  wire icmp_ln62_fu_72_p2_carry_i_10_n_8;
  wire icmp_ln62_fu_72_p2_carry_i_11_n_8;
  wire icmp_ln62_fu_72_p2_carry_i_12_n_8;
  wire icmp_ln62_fu_72_p2_carry_i_5_n_8;
  wire icmp_ln62_fu_72_p2_carry_i_6_n_8;
  wire icmp_ln62_fu_72_p2_carry_i_7_n_8;
  wire icmp_ln62_fu_72_p2_carry_i_8_n_8;
  wire icmp_ln62_fu_72_p2_carry_i_9_n_8;
  wire internal_empty_n_reg;
  wire srcLayer1Rgb_empty_n;
  wire srcLayer1x_full_n;
  wire \x_fu_40[9]_i_5__2_n_8 ;
  wire \x_fu_40_reg[6] ;
  wire [9:0]\x_fu_40_reg[7] ;
  wire \x_fu_40_reg[9] ;

  LUT5 #(
    .INIT(32'h050C0500)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm[1]_i_3__5_n_8 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm_reg[1]_0 [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC000CCCCAAAAAAAA)) 
    \ap_CS_fsm[1]_i_3__5 
       (.I0(ap_done_cache),
        .I1(CO),
        .I2(srcLayer1Rgb_empty_n),
        .I3(srcLayer1x_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_3__5_n_8 ));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(\ap_CS_fsm[2]_i_3__5_n_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000000F300000077)) 
    \ap_CS_fsm[2]_i_3__5 
       (.I0(ap_done_cache),
        .I1(\ap_CS_fsm_reg[1]_0 [2]),
        .I2(\ap_CS_fsm[2]_i_8__5_n_8 ),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(\ap_CS_fsm_reg[1]_0 [0]),
        .I5(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .O(\ap_CS_fsm[2]_i_3__5_n_8 ));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \ap_CS_fsm[2]_i_8__5 
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer1x_full_n),
        .I2(srcLayer1Rgb_empty_n),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_8__5_n_8 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__11
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer1x_full_n),
        .I2(srcLayer1Rgb_empty_n),
        .I3(CO),
        .I4(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__11_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__11_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__7
       (.I0(ap_rst_n),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .I2(ap_done_cache_reg_1),
        .I3(srcLayer1x_full_n),
        .I4(srcLayer1Rgb_empty_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hDFD5)) 
    ap_loop_init_int_i_1__9
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_ready_int),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    ap_loop_init_int_i_2__6
       (.I0(srcLayer1Rgb_empty_n),
        .I1(srcLayer1x_full_n),
        .I2(ap_done_cache_reg_1),
        .I3(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .O(ap_ready_int));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__9_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg_i_1
       (.I0(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg_reg),
        .I1(CO),
        .I2(srcLayer1Rgb_empty_n),
        .I3(srcLayer1x_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln62_fu_72_p2_carry_i_1
       (.I0(icmp_ln62_fu_72_p2_carry[9]),
        .I1(Q[9]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h8008)) 
    icmp_ln62_fu_72_p2_carry_i_10
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(icmp_ln62_fu_72_p2_carry[2]),
        .O(icmp_ln62_fu_72_p2_carry_i_10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h09990000)) 
    icmp_ln62_fu_72_p2_carry_i_11
       (.I0(Q[2]),
        .I1(icmp_ln62_fu_72_p2_carry[2]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .I4(icmp_ln62_fu_72_p2_carry_i_12_n_8),
        .O(icmp_ln62_fu_72_p2_carry_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h0420)) 
    icmp_ln62_fu_72_p2_carry_i_12
       (.I0(icmp_ln62_fu_72_p2_carry[0]),
        .I1(icmp_ln62_fu_72_p2_carry[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(icmp_ln62_fu_72_p2_carry_i_12_n_8));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln62_fu_72_p2_carry_i_2
       (.I0(icmp_ln62_fu_72_p2_carry_i_5_n_8),
        .I1(Q[7]),
        .I2(icmp_ln62_fu_72_p2_carry[7]),
        .I3(Q[6]),
        .I4(icmp_ln62_fu_72_p2_carry[6]),
        .I5(icmp_ln62_fu_72_p2_carry_i_6_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln62_fu_72_p2_carry_i_3
       (.I0(icmp_ln62_fu_72_p2_carry_i_7_n_8),
        .I1(Q[4]),
        .I2(icmp_ln62_fu_72_p2_carry[4]),
        .I3(Q[3]),
        .I4(icmp_ln62_fu_72_p2_carry[3]),
        .I5(icmp_ln62_fu_72_p2_carry_i_8_n_8),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC00A000A)) 
    icmp_ln62_fu_72_p2_carry_i_4
       (.I0(icmp_ln62_fu_72_p2_carry_i_9_n_8),
        .I1(\x_fu_40[9]_i_5__2_n_8 ),
        .I2(icmp_ln62_fu_72_p2_carry[0]),
        .I3(icmp_ln62_fu_72_p2_carry[1]),
        .I4(icmp_ln62_fu_72_p2_carry_i_10_n_8),
        .I5(icmp_ln62_fu_72_p2_carry_i_11_n_8),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln62_fu_72_p2_carry_i_5
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(icmp_ln62_fu_72_p2_carry[8]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .O(icmp_ln62_fu_72_p2_carry_i_5_n_8));
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln62_fu_72_p2_carry_i_6
       (.I0(icmp_ln62_fu_72_p2_carry[8]),
        .I1(Q[8]),
        .I2(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln62_fu_72_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln62_fu_72_p2_carry_i_7
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(icmp_ln62_fu_72_p2_carry[5]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .O(icmp_ln62_fu_72_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln62_fu_72_p2_carry_i_8
       (.I0(icmp_ln62_fu_72_p2_carry[5]),
        .I1(Q[5]),
        .I2(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln62_fu_72_p2_carry_i_8_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln62_fu_72_p2_carry_i_9
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(icmp_ln62_fu_72_p2_carry[2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .O(icmp_ln62_fu_72_p2_carry_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__2 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\x_fu_40_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \x_fu_40[1]_i_1__2 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\x_fu_40_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_40[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\x_fu_40_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_40[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(Q[3]),
        .O(\x_fu_40_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_fu_40[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\x_fu_40[9]_i_5__2_n_8 ),
        .I5(Q[4]),
        .O(\x_fu_40_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\x_fu_40_reg[6] ),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .O(\x_fu_40_reg[7] [5]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[6]_i_1__2 
       (.I0(Q[4]),
        .I1(\x_fu_40_reg[6] ),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\x_fu_40[9]_i_5__2_n_8 ),
        .I5(Q[6]),
        .O(\x_fu_40_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \x_fu_40[7]_i_1__2 
       (.I0(\x_fu_40_reg[9] ),
        .I1(Q[6]),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\x_fu_40_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[8]_i_1__2 
       (.I0(Q[6]),
        .I1(\x_fu_40_reg[9] ),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(Q[8]),
        .O(\x_fu_40_reg[7] [8]));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[9]_i_1__2 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .I2(CO),
        .I3(srcLayer1Rgb_empty_n),
        .I4(srcLayer1x_full_n),
        .I5(ap_done_cache_reg_1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    \x_fu_40[9]_i_2__2 
       (.I0(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .I1(ap_done_cache_reg_1),
        .I2(srcLayer1x_full_n),
        .I3(srcLayer1Rgb_empty_n),
        .I4(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[9]_i_3__2 
       (.I0(Q[7]),
        .I1(\x_fu_40_reg[9] ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(\x_fu_40[9]_i_5__2_n_8 ),
        .I5(Q[9]),
        .O(\x_fu_40_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_fu_40[9]_i_5__2 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .O(\x_fu_40[9]_i_5__2_n_8 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_52
   (S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \x_fu_40_reg[7] ,
    internal_empty_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    \x_fu_40_reg[9] ,
    grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg,
    ap_rst_n,
    ap_done_cache_reg_1,
    srcLayer1Alphax_full_n,
    srcLayer1Alpha_empty_n,
    CO,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \x_fu_40_reg[6] ,
    \x_fu_40_reg[9]_0 ,
    grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg_reg);
  output [3:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]\x_fu_40_reg[7] ;
  output internal_empty_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [9:0]Q;
  input [9:0]\x_fu_40_reg[9] ;
  input grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg;
  input ap_rst_n;
  input ap_done_cache_reg_1;
  input srcLayer1Alphax_full_n;
  input srcLayer1Alpha_empty_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1] ;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]\ap_CS_fsm_reg[2]_0 ;
  input \x_fu_40_reg[6] ;
  input \x_fu_40_reg[9]_0 ;
  input [0:0]grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_3__6_n_8 ;
  wire \ap_CS_fsm[2]_i_3__6_n_8 ;
  wire \ap_CS_fsm[2]_i_8__6_n_8 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__12_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__10_n_8;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg;
  wire [0:0]grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg_reg;
  wire icmp_ln158_fu_72_p2_carry_i_10_n_8;
  wire icmp_ln158_fu_72_p2_carry_i_11_n_8;
  wire icmp_ln158_fu_72_p2_carry_i_12_n_8;
  wire icmp_ln158_fu_72_p2_carry_i_5_n_8;
  wire icmp_ln158_fu_72_p2_carry_i_6_n_8;
  wire icmp_ln158_fu_72_p2_carry_i_7_n_8;
  wire icmp_ln158_fu_72_p2_carry_i_8_n_8;
  wire icmp_ln158_fu_72_p2_carry_i_9_n_8;
  wire internal_empty_n_reg;
  wire srcLayer1Alpha_empty_n;
  wire srcLayer1Alphax_full_n;
  wire \x_fu_40[9]_i_5__3_n_8 ;
  wire \x_fu_40_reg[6] ;
  wire [9:0]\x_fu_40_reg[7] ;
  wire [9:0]\x_fu_40_reg[9] ;
  wire \x_fu_40_reg[9]_0 ;

  LUT5 #(
    .INIT(32'h050C0500)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm[1]_i_3__6_n_8 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm_reg[1]_0 [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC000CCCCAAAAAAAA)) 
    \ap_CS_fsm[1]_i_3__6 
       (.I0(ap_done_cache),
        .I1(CO),
        .I2(srcLayer1Alpha_empty_n),
        .I3(srcLayer1Alphax_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_3__6_n_8 ));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(\ap_CS_fsm[2]_i_3__6_n_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000000F300000077)) 
    \ap_CS_fsm[2]_i_3__6 
       (.I0(ap_done_cache),
        .I1(\ap_CS_fsm_reg[1]_0 [2]),
        .I2(\ap_CS_fsm[2]_i_8__6_n_8 ),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(\ap_CS_fsm_reg[1]_0 [0]),
        .I5(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .O(\ap_CS_fsm[2]_i_3__6_n_8 ));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \ap_CS_fsm[2]_i_8__6 
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer1Alphax_full_n),
        .I2(srcLayer1Alpha_empty_n),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_8__6_n_8 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__12
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer1Alphax_full_n),
        .I2(srcLayer1Alpha_empty_n),
        .I3(CO),
        .I4(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__12_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__12_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__8
       (.I0(ap_rst_n),
        .I1(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .I2(ap_done_cache_reg_1),
        .I3(srcLayer1Alphax_full_n),
        .I4(srcLayer1Alpha_empty_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hDFD5)) 
    ap_loop_init_int_i_1__10
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_ready_int),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    ap_loop_init_int_i_2__7
       (.I0(srcLayer1Alpha_empty_n),
        .I1(srcLayer1Alphax_full_n),
        .I2(ap_done_cache_reg_1),
        .I3(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .O(ap_ready_int));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__10_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg_i_1
       (.I0(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg_reg),
        .I1(CO),
        .I2(srcLayer1Alpha_empty_n),
        .I3(srcLayer1Alphax_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln158_fu_72_p2_carry_i_1
       (.I0(Q[9]),
        .I1(\x_fu_40_reg[9] [9]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h8008)) 
    icmp_ln158_fu_72_p2_carry_i_10
       (.I0(\x_fu_40_reg[9] [1]),
        .I1(\x_fu_40_reg[9] [0]),
        .I2(\x_fu_40_reg[9] [2]),
        .I3(Q[2]),
        .O(icmp_ln158_fu_72_p2_carry_i_10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h09990000)) 
    icmp_ln158_fu_72_p2_carry_i_11
       (.I0(\x_fu_40_reg[9] [2]),
        .I1(Q[2]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .I4(icmp_ln158_fu_72_p2_carry_i_12_n_8),
        .O(icmp_ln158_fu_72_p2_carry_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h0420)) 
    icmp_ln158_fu_72_p2_carry_i_12
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\x_fu_40_reg[9] [0]),
        .I3(\x_fu_40_reg[9] [1]),
        .O(icmp_ln158_fu_72_p2_carry_i_12_n_8));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln158_fu_72_p2_carry_i_2
       (.I0(icmp_ln158_fu_72_p2_carry_i_5_n_8),
        .I1(\x_fu_40_reg[9] [7]),
        .I2(Q[7]),
        .I3(\x_fu_40_reg[9] [6]),
        .I4(Q[6]),
        .I5(icmp_ln158_fu_72_p2_carry_i_6_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln158_fu_72_p2_carry_i_3
       (.I0(icmp_ln158_fu_72_p2_carry_i_7_n_8),
        .I1(\x_fu_40_reg[9] [4]),
        .I2(Q[4]),
        .I3(\x_fu_40_reg[9] [3]),
        .I4(Q[3]),
        .I5(icmp_ln158_fu_72_p2_carry_i_8_n_8),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC00A000A)) 
    icmp_ln158_fu_72_p2_carry_i_4
       (.I0(icmp_ln158_fu_72_p2_carry_i_9_n_8),
        .I1(\x_fu_40[9]_i_5__3_n_8 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(icmp_ln158_fu_72_p2_carry_i_10_n_8),
        .I5(icmp_ln158_fu_72_p2_carry_i_11_n_8),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln158_fu_72_p2_carry_i_5
       (.I0(\x_fu_40_reg[9] [8]),
        .I1(\x_fu_40_reg[9] [6]),
        .I2(\x_fu_40_reg[9] [7]),
        .I3(Q[8]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .O(icmp_ln158_fu_72_p2_carry_i_5_n_8));
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln158_fu_72_p2_carry_i_6
       (.I0(Q[8]),
        .I1(\x_fu_40_reg[9] [8]),
        .I2(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln158_fu_72_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln158_fu_72_p2_carry_i_7
       (.I0(\x_fu_40_reg[9] [5]),
        .I1(\x_fu_40_reg[9] [3]),
        .I2(\x_fu_40_reg[9] [4]),
        .I3(Q[5]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .O(icmp_ln158_fu_72_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln158_fu_72_p2_carry_i_8
       (.I0(Q[5]),
        .I1(\x_fu_40_reg[9] [5]),
        .I2(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln158_fu_72_p2_carry_i_8_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln158_fu_72_p2_carry_i_9
       (.I0(\x_fu_40_reg[9] [2]),
        .I1(\x_fu_40_reg[9] [0]),
        .I2(\x_fu_40_reg[9] [1]),
        .I3(Q[2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .O(icmp_ln158_fu_72_p2_carry_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__3 
       (.I0(ap_loop_init_int),
        .I1(\x_fu_40_reg[9] [0]),
        .O(\x_fu_40_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \x_fu_40[1]_i_1__3 
       (.I0(ap_loop_init_int),
        .I1(\x_fu_40_reg[9] [0]),
        .I2(\x_fu_40_reg[9] [1]),
        .O(\x_fu_40_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_40[2]_i_1__3 
       (.I0(\x_fu_40_reg[9] [0]),
        .I1(\x_fu_40_reg[9] [1]),
        .I2(ap_loop_init_int),
        .I3(\x_fu_40_reg[9] [2]),
        .O(\x_fu_40_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_40[3]_i_1__3 
       (.I0(\x_fu_40_reg[9] [1]),
        .I1(\x_fu_40_reg[9] [0]),
        .I2(\x_fu_40_reg[9] [2]),
        .I3(ap_loop_init_int),
        .I4(\x_fu_40_reg[9] [3]),
        .O(\x_fu_40_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_fu_40[4]_i_1__3 
       (.I0(\x_fu_40_reg[9] [2]),
        .I1(\x_fu_40_reg[9] [0]),
        .I2(\x_fu_40_reg[9] [1]),
        .I3(\x_fu_40_reg[9] [3]),
        .I4(\x_fu_40[9]_i_5__3_n_8 ),
        .I5(\x_fu_40_reg[9] [4]),
        .O(\x_fu_40_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[5]_i_1__3 
       (.I0(\x_fu_40_reg[9] [3]),
        .I1(\x_fu_40_reg[6] ),
        .I2(\x_fu_40_reg[9] [4]),
        .I3(ap_loop_init_int),
        .I4(\x_fu_40_reg[9] [5]),
        .O(\x_fu_40_reg[7] [5]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[6]_i_1__3 
       (.I0(\x_fu_40_reg[9] [4]),
        .I1(\x_fu_40_reg[6] ),
        .I2(\x_fu_40_reg[9] [3]),
        .I3(\x_fu_40_reg[9] [5]),
        .I4(\x_fu_40[9]_i_5__3_n_8 ),
        .I5(\x_fu_40_reg[9] [6]),
        .O(\x_fu_40_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \x_fu_40[7]_i_1__3 
       (.I0(\x_fu_40_reg[9]_0 ),
        .I1(\x_fu_40_reg[9] [6]),
        .I2(ap_loop_init_int),
        .I3(\x_fu_40_reg[9] [7]),
        .O(\x_fu_40_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[8]_i_1__3 
       (.I0(\x_fu_40_reg[9] [6]),
        .I1(\x_fu_40_reg[9]_0 ),
        .I2(\x_fu_40_reg[9] [7]),
        .I3(ap_loop_init_int),
        .I4(\x_fu_40_reg[9] [8]),
        .O(\x_fu_40_reg[7] [8]));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[9]_i_1__3 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .I2(CO),
        .I3(srcLayer1Alpha_empty_n),
        .I4(srcLayer1Alphax_full_n),
        .I5(ap_done_cache_reg_1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    \x_fu_40[9]_i_2__3 
       (.I0(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .I1(ap_done_cache_reg_1),
        .I2(srcLayer1Alphax_full_n),
        .I3(srcLayer1Alpha_empty_n),
        .I4(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[9]_i_3__3 
       (.I0(\x_fu_40_reg[9] [7]),
        .I1(\x_fu_40_reg[9]_0 ),
        .I2(\x_fu_40_reg[9] [6]),
        .I3(\x_fu_40_reg[9] [8]),
        .I4(\x_fu_40[9]_i_5__3_n_8 ),
        .I5(\x_fu_40_reg[9] [9]),
        .O(\x_fu_40_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_fu_40[9]_i_5__3 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .O(\x_fu_40[9]_i_5__3_n_8 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_53
   (S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \x_fu_40_reg[7] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_done_cache_reg_0,
    ap_clk,
    icmp_ln1001_fu_72_p2_carry,
    Q,
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg,
    ap_rst_n,
    outLayer1_empty_n,
    outYuv_full_n,
    ap_done_cache_reg_1,
    CO,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \x_fu_40_reg[6] ,
    \x_fu_40_reg[9] ,
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg_reg);
  output [3:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]\x_fu_40_reg[7] ;
  output ap_enable_reg_pp0_iter1_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [9:0]icmp_ln1001_fu_72_p2_carry;
  input [9:0]Q;
  input grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg;
  input ap_rst_n;
  input outLayer1_empty_n;
  input outYuv_full_n;
  input ap_done_cache_reg_1;
  input [0:0]CO;
  input ap_loop_init_int_reg_0;
  input \ap_CS_fsm_reg[1] ;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \x_fu_40_reg[6] ;
  input \x_fu_40_reg[9] ;
  input [0:0]grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_3__8_n_8 ;
  wire \ap_CS_fsm[2]_i_3__8_n_8 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__14_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__12_n_8;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg;
  wire [0:0]grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg_reg;
  wire [9:0]icmp_ln1001_fu_72_p2_carry;
  wire icmp_ln1001_fu_72_p2_carry_i_10_n_8;
  wire icmp_ln1001_fu_72_p2_carry_i_11_n_8;
  wire icmp_ln1001_fu_72_p2_carry_i_12_n_8;
  wire icmp_ln1001_fu_72_p2_carry_i_5_n_8;
  wire icmp_ln1001_fu_72_p2_carry_i_6_n_8;
  wire icmp_ln1001_fu_72_p2_carry_i_7_n_8;
  wire icmp_ln1001_fu_72_p2_carry_i_8_n_8;
  wire icmp_ln1001_fu_72_p2_carry_i_9_n_8;
  wire outLayer1_empty_n;
  wire outYuv_full_n;
  wire \x_fu_40[9]_i_5__4_n_8 ;
  wire \x_fu_40_reg[6] ;
  wire [9:0]\x_fu_40_reg[7] ;
  wire \x_fu_40_reg[9] ;

  LUT5 #(
    .INIT(32'h550C5500)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm[1]_i_3__8_n_8 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm_reg[1]_0 [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hCC0C0C0CAAAAAAAA)) 
    \ap_CS_fsm[1]_i_3__8 
       (.I0(ap_done_cache),
        .I1(CO),
        .I2(ap_done_cache_reg_1),
        .I3(outYuv_full_n),
        .I4(outLayer1_empty_n),
        .I5(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_3__8_n_8 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \ap_CS_fsm[2]_i_1__10 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .I3(\ap_CS_fsm[2]_i_3__8_n_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h3FFF000077770000)) 
    \ap_CS_fsm[2]_i_3__8 
       (.I0(ap_done_cache),
        .I1(\ap_CS_fsm_reg[1]_0 [2]),
        .I2(ap_loop_init_int_reg_0),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .O(\ap_CS_fsm[2]_i_3__8_n_8 ));
  LUT6 #(
    .INIT(64'h8F00FFFF8F000000)) 
    ap_done_cache_i_1__14
       (.I0(outLayer1_empty_n),
        .I1(outYuv_full_n),
        .I2(ap_done_cache_reg_1),
        .I3(CO),
        .I4(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__14_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__14_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h0AAA00008AAA8888)) 
    ap_enable_reg_pp0_iter1_i_1__10
       (.I0(ap_rst_n),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .I2(outLayer1_empty_n),
        .I3(outYuv_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hDFFFD555)) 
    ap_loop_init_int_i_1__12
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__12_n_8));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__12_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBFBFBFBAAAAAAAA)) 
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg_i_1
       (.I0(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg_reg),
        .I1(CO),
        .I2(ap_done_cache_reg_1),
        .I3(outYuv_full_n),
        .I4(outLayer1_empty_n),
        .I5(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln1001_fu_72_p2_carry_i_1
       (.I0(icmp_ln1001_fu_72_p2_carry[9]),
        .I1(Q[9]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h8008)) 
    icmp_ln1001_fu_72_p2_carry_i_10
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(icmp_ln1001_fu_72_p2_carry[2]),
        .O(icmp_ln1001_fu_72_p2_carry_i_10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h09990000)) 
    icmp_ln1001_fu_72_p2_carry_i_11
       (.I0(Q[2]),
        .I1(icmp_ln1001_fu_72_p2_carry[2]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .I4(icmp_ln1001_fu_72_p2_carry_i_12_n_8),
        .O(icmp_ln1001_fu_72_p2_carry_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0420)) 
    icmp_ln1001_fu_72_p2_carry_i_12
       (.I0(icmp_ln1001_fu_72_p2_carry[0]),
        .I1(icmp_ln1001_fu_72_p2_carry[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(icmp_ln1001_fu_72_p2_carry_i_12_n_8));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln1001_fu_72_p2_carry_i_2
       (.I0(icmp_ln1001_fu_72_p2_carry_i_5_n_8),
        .I1(Q[7]),
        .I2(icmp_ln1001_fu_72_p2_carry[7]),
        .I3(Q[6]),
        .I4(icmp_ln1001_fu_72_p2_carry[6]),
        .I5(icmp_ln1001_fu_72_p2_carry_i_6_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln1001_fu_72_p2_carry_i_3
       (.I0(icmp_ln1001_fu_72_p2_carry_i_7_n_8),
        .I1(Q[4]),
        .I2(icmp_ln1001_fu_72_p2_carry[4]),
        .I3(Q[3]),
        .I4(icmp_ln1001_fu_72_p2_carry[3]),
        .I5(icmp_ln1001_fu_72_p2_carry_i_8_n_8),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC00A000A)) 
    icmp_ln1001_fu_72_p2_carry_i_4
       (.I0(icmp_ln1001_fu_72_p2_carry_i_9_n_8),
        .I1(\x_fu_40[9]_i_5__4_n_8 ),
        .I2(icmp_ln1001_fu_72_p2_carry[0]),
        .I3(icmp_ln1001_fu_72_p2_carry[1]),
        .I4(icmp_ln1001_fu_72_p2_carry_i_10_n_8),
        .I5(icmp_ln1001_fu_72_p2_carry_i_11_n_8),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln1001_fu_72_p2_carry_i_5
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(icmp_ln1001_fu_72_p2_carry[8]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .O(icmp_ln1001_fu_72_p2_carry_i_5_n_8));
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln1001_fu_72_p2_carry_i_6
       (.I0(icmp_ln1001_fu_72_p2_carry[8]),
        .I1(Q[8]),
        .I2(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln1001_fu_72_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln1001_fu_72_p2_carry_i_7
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(icmp_ln1001_fu_72_p2_carry[5]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .O(icmp_ln1001_fu_72_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln1001_fu_72_p2_carry_i_8
       (.I0(icmp_ln1001_fu_72_p2_carry[5]),
        .I1(Q[5]),
        .I2(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln1001_fu_72_p2_carry_i_8_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln1001_fu_72_p2_carry_i_9
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(icmp_ln1001_fu_72_p2_carry[2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .O(icmp_ln1001_fu_72_p2_carry_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__4 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\x_fu_40_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \x_fu_40[1]_i_1__4 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\x_fu_40_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_40[2]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\x_fu_40_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_40[3]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(Q[3]),
        .O(\x_fu_40_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_fu_40[4]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\x_fu_40[9]_i_5__4_n_8 ),
        .I5(Q[4]),
        .O(\x_fu_40_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[5]_i_1__4 
       (.I0(Q[3]),
        .I1(\x_fu_40_reg[6] ),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .O(\x_fu_40_reg[7] [5]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[6]_i_1__4 
       (.I0(Q[4]),
        .I1(\x_fu_40_reg[6] ),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\x_fu_40[9]_i_5__4_n_8 ),
        .I5(Q[6]),
        .O(\x_fu_40_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \x_fu_40[7]_i_1__4 
       (.I0(\x_fu_40_reg[9] ),
        .I1(Q[6]),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\x_fu_40_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[8]_i_1__4 
       (.I0(Q[6]),
        .I1(\x_fu_40_reg[9] ),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(Q[8]),
        .O(\x_fu_40_reg[7] [8]));
  LUT6 #(
    .INIT(64'h8080008000800080)) 
    \x_fu_40[9]_i_1__4 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .I2(CO),
        .I3(ap_done_cache_reg_1),
        .I4(outYuv_full_n),
        .I5(outLayer1_empty_n),
        .O(SR));
  LUT5 #(
    .INIT(32'h000080AA)) 
    \x_fu_40[9]_i_2__4 
       (.I0(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .I1(outLayer1_empty_n),
        .I2(outYuv_full_n),
        .I3(ap_done_cache_reg_1),
        .I4(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[9]_i_3__4 
       (.I0(Q[7]),
        .I1(\x_fu_40_reg[9] ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(\x_fu_40[9]_i_5__4_n_8 ),
        .I5(Q[9]),
        .O(\x_fu_40_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_fu_40[9]_i_5__4 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .O(\x_fu_40[9]_i_5__4_n_8 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_54
   (E,
    \icmp_ln271_reg_602_reg[0] ,
    S,
    D,
    ap_enable_reg_pp0_iter1_reg,
    SR,
    \ap_CS_fsm_reg[2] ,
    DI,
    \x_fu_100_reg[9] ,
    grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg,
    \x_fu_100_reg[9]_0 ,
    \layerStartX_reg_395_reg[7] ,
    \x_fu_100_reg[7] ,
    \add75_reg_446_reg[7] ,
    \x_fu_100_reg[7]_0 ,
    grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_ready,
    \and_ln285_reg_459_reg[0] ,
    grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg_0,
    ap_done_cache_reg_0,
    ap_clk,
    CO,
    grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg,
    \icmp_ln271_reg_602_reg[0]_0 ,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter4_reg,
    \ap_CS_fsm_reg[3] ,
    grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg_1,
    ap_done_reg1,
    ap_done_cache_reg_1,
    \or_ln285_reg_606_reg[0] ,
    srcLayer1x_empty_n,
    srcLayer1Alphax_empty_n,
    outLayer0_empty_n,
    empty_reg_426,
    outLayer1_full_n,
    ap_enable_reg_pp0_iter5,
    icmp_ln287_fu_274_p2_carry__0,
    icmp_ln286_fu_262_p2_carry__0,
    and_ln285_reg_459,
    \or_ln285_reg_606_reg[0]_0 ,
    \or_ln285_reg_606_reg[0]_1 ,
    rev_reg_451);
  output [0:0]E;
  output \icmp_ln271_reg_602_reg[0] ;
  output [3:0]S;
  output [9:0]D;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]SR;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output [0:0]DI;
  output [0:0]\x_fu_100_reg[9] ;
  output [0:0]grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg;
  output [0:0]\x_fu_100_reg[9]_0 ;
  output [3:0]\layerStartX_reg_395_reg[7] ;
  output [3:0]\x_fu_100_reg[7] ;
  output [3:0]\add75_reg_446_reg[7] ;
  output [3:0]\x_fu_100_reg[7]_0 ;
  output grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_ready;
  output \and_ln285_reg_459_reg[0] ;
  output grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg_0;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [0:0]CO;
  input grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg;
  input [9:0]\icmp_ln271_reg_602_reg[0]_0 ;
  input [9:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter4_reg;
  input [2:0]\ap_CS_fsm_reg[3] ;
  input [0:0]grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg_1;
  input ap_done_reg1;
  input ap_done_cache_reg_1;
  input \or_ln285_reg_606_reg[0] ;
  input srcLayer1x_empty_n;
  input srcLayer1Alphax_empty_n;
  input outLayer0_empty_n;
  input empty_reg_426;
  input outLayer1_full_n;
  input ap_enable_reg_pp0_iter5;
  input [9:0]icmp_ln287_fu_274_p2_carry__0;
  input [9:0]icmp_ln286_fu_262_p2_carry__0;
  input and_ln285_reg_459;
  input [0:0]\or_ln285_reg_606_reg[0]_0 ;
  input [0:0]\or_ln285_reg_606_reg[0]_1 ;
  input rev_reg_451;

  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [3:0]\add75_reg_446_reg[7] ;
  wire and_ln285_reg_459;
  wire \and_ln285_reg_459_reg[0] ;
  wire \ap_CS_fsm[2]_i_3__7_n_8 ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire [2:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__13_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter5;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__11_n_8;
  wire ap_rst_n;
  wire empty_reg_426;
  wire grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_ready;
  wire grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg;
  wire [0:0]grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg;
  wire grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg_0;
  wire [0:0]grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg_1;
  wire icmp_ln271_fu_250_p2_carry_i_10_n_8;
  wire icmp_ln271_fu_250_p2_carry_i_5_n_8;
  wire icmp_ln271_fu_250_p2_carry_i_6_n_8;
  wire icmp_ln271_fu_250_p2_carry_i_7_n_8;
  wire icmp_ln271_fu_250_p2_carry_i_8_n_8;
  wire icmp_ln271_fu_250_p2_carry_i_9_n_8;
  wire \icmp_ln271_reg_602_reg[0] ;
  wire [9:0]\icmp_ln271_reg_602_reg[0]_0 ;
  wire [9:0]icmp_ln286_fu_262_p2_carry__0;
  wire [9:0]icmp_ln287_fu_274_p2_carry__0;
  wire [3:0]\layerStartX_reg_395_reg[7] ;
  wire or_ln285_reg_6060;
  wire \or_ln285_reg_606_reg[0] ;
  wire [0:0]\or_ln285_reg_606_reg[0]_0 ;
  wire [0:0]\or_ln285_reg_606_reg[0]_1 ;
  wire outLayer0_empty_n;
  wire outLayer1_full_n;
  wire rev_reg_451;
  wire srcLayer1Alphax_empty_n;
  wire srcLayer1x_empty_n;
  wire \x_fu_100[5]_i_2_n_8 ;
  wire \x_fu_100[5]_i_3_n_8 ;
  wire \x_fu_100[5]_i_4_n_8 ;
  wire \x_fu_100[6]_i_2_n_8 ;
  wire \x_fu_100[8]_i_2_n_8 ;
  wire \x_fu_100[8]_i_3_n_8 ;
  wire \x_fu_100[9]_i_4_n_8 ;
  wire [3:0]\x_fu_100_reg[7] ;
  wire [3:0]\x_fu_100_reg[7]_0 ;
  wire [0:0]\x_fu_100_reg[9] ;
  wire [0:0]\x_fu_100_reg[9]_0 ;

  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__9 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(\icmp_ln271_reg_602_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter4_reg),
        .I3(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3] [2]),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00101010)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_done_cache_reg_1),
        .I1(\or_ln285_reg_606_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(srcLayer1x_empty_n),
        .I4(srcLayer1Alphax_empty_n),
        .I5(\ap_CS_fsm[2]_i_3__7_n_8 ),
        .O(\icmp_ln271_reg_602_reg[0] ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \ap_CS_fsm[2]_i_3__7 
       (.I0(outLayer0_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(empty_reg_426),
        .I3(ap_done_cache_reg_1),
        .I4(outLayer1_full_n),
        .I5(ap_enable_reg_pp0_iter5),
        .O(\ap_CS_fsm[2]_i_3__7_n_8 ));
  LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg_1),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .I2(ap_done_reg1),
        .I3(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3] [2]),
        .O(\ap_CS_fsm_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__13
       (.I0(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I1(\icmp_ln271_reg_602_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter4_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__13_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__13_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__9
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln271_reg_602_reg[0] ),
        .I3(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1
       (.I0(CO),
        .I1(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .O(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hFFBF33BB)) 
    ap_loop_init_int_i_1__11
       (.I0(ap_loop_exit_ready_pp0_iter4_reg),
        .I1(ap_rst_n),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I3(\icmp_ln271_reg_602_reg[0] ),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__11_n_8));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__11_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h8CFF8C8C)) 
    grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_i_1
       (.I0(\icmp_ln271_reg_602_reg[0] ),
        .I1(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I2(CO),
        .I3(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg_1),
        .I4(\ap_CS_fsm_reg[3] [1]),
        .O(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg_0));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln271_fu_250_p2_carry_i_1
       (.I0(\icmp_ln271_reg_602_reg[0]_0 [9]),
        .I1(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[9]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln271_fu_250_p2_carry_i_10
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .O(icmp_ln271_fu_250_p2_carry_i_10_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln271_fu_250_p2_carry_i_2
       (.I0(icmp_ln271_fu_250_p2_carry_i_5_n_8),
        .I1(\icmp_ln271_reg_602_reg[0]_0 [7]),
        .I2(\icmp_ln271_reg_602_reg[0]_0 [6]),
        .I3(icmp_ln271_fu_250_p2_carry_i_6_n_8),
        .I4(\icmp_ln271_reg_602_reg[0]_0 [8]),
        .I5(icmp_ln271_fu_250_p2_carry_i_7_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    icmp_ln271_fu_250_p2_carry_i_3
       (.I0(\x_fu_100[5]_i_2_n_8 ),
        .I1(\icmp_ln271_reg_602_reg[0]_0 [5]),
        .I2(\icmp_ln271_reg_602_reg[0]_0 [3]),
        .I3(\x_fu_100[5]_i_3_n_8 ),
        .I4(\icmp_ln271_reg_602_reg[0]_0 [4]),
        .I5(icmp_ln271_fu_250_p2_carry_i_8_n_8),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    icmp_ln271_fu_250_p2_carry_i_4
       (.I0(icmp_ln271_fu_250_p2_carry_i_9_n_8),
        .I1(\icmp_ln271_reg_602_reg[0]_0 [0]),
        .I2(\icmp_ln271_reg_602_reg[0]_0 [1]),
        .I3(\x_fu_100[5]_i_4_n_8 ),
        .I4(\icmp_ln271_reg_602_reg[0]_0 [2]),
        .I5(icmp_ln271_fu_250_p2_carry_i_10_n_8),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln271_fu_250_p2_carry_i_5
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .O(icmp_ln271_fu_250_p2_carry_i_5_n_8));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln271_fu_250_p2_carry_i_6
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .O(icmp_ln271_fu_250_p2_carry_i_6_n_8));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln271_fu_250_p2_carry_i_7
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .O(icmp_ln271_fu_250_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln271_fu_250_p2_carry_i_8
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .O(icmp_ln271_fu_250_p2_carry_i_8_n_8));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln271_fu_250_p2_carry_i_9
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .O(icmp_ln271_fu_250_p2_carry_i_9_n_8));
  LUT6 #(
    .INIT(64'h8F888F00FF8F8F00)) 
    icmp_ln286_fu_262_p2_carry__0_i_4
       (.I0(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[9]),
        .I3(icmp_ln286_fu_262_p2_carry__0[9]),
        .I4(icmp_ln286_fu_262_p2_carry__0[8]),
        .I5(Q[8]),
        .O(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln286_fu_262_p2_carry__0_i_8
       (.I0(Q[9]),
        .I1(icmp_ln286_fu_262_p2_carry__0[9]),
        .I2(Q[8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I5(icmp_ln286_fu_262_p2_carry__0[8]),
        .O(\x_fu_100_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln286_fu_262_p2_carry_i_1
       (.I0(icmp_ln286_fu_262_p2_carry__0[7]),
        .I1(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .I4(icmp_ln286_fu_262_p2_carry__0[6]),
        .I5(Q[6]),
        .O(\layerStartX_reg_395_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln286_fu_262_p2_carry_i_2
       (.I0(icmp_ln286_fu_262_p2_carry__0[5]),
        .I1(Q[5]),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln286_fu_262_p2_carry__0[4]),
        .I5(Q[4]),
        .O(\layerStartX_reg_395_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln286_fu_262_p2_carry_i_3
       (.I0(icmp_ln286_fu_262_p2_carry__0[3]),
        .I1(Q[3]),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln286_fu_262_p2_carry__0[2]),
        .I5(Q[2]),
        .O(\layerStartX_reg_395_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln286_fu_262_p2_carry_i_4
       (.I0(icmp_ln286_fu_262_p2_carry__0[1]),
        .I1(Q[1]),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln286_fu_262_p2_carry__0[0]),
        .I5(Q[0]),
        .O(\layerStartX_reg_395_reg[7] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln286_fu_262_p2_carry_i_5
       (.I0(Q[7]),
        .I1(icmp_ln286_fu_262_p2_carry__0[7]),
        .I2(Q[6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I5(icmp_ln286_fu_262_p2_carry__0[6]),
        .O(\x_fu_100_reg[7] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln286_fu_262_p2_carry_i_6
       (.I0(Q[5]),
        .I1(icmp_ln286_fu_262_p2_carry__0[5]),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I5(icmp_ln286_fu_262_p2_carry__0[4]),
        .O(\x_fu_100_reg[7] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln286_fu_262_p2_carry_i_7
       (.I0(Q[3]),
        .I1(icmp_ln286_fu_262_p2_carry__0[3]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I5(icmp_ln286_fu_262_p2_carry__0[2]),
        .O(\x_fu_100_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln286_fu_262_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln286_fu_262_p2_carry__0[1]),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I5(icmp_ln286_fu_262_p2_carry__0[0]),
        .O(\x_fu_100_reg[7] [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln287_fu_274_p2_carry__0_i_4
       (.I0(icmp_ln287_fu_274_p2_carry__0[9]),
        .I1(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[9]),
        .I4(icmp_ln287_fu_274_p2_carry__0[8]),
        .I5(Q[8]),
        .O(DI));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln287_fu_274_p2_carry__0_i_8
       (.I0(Q[9]),
        .I1(icmp_ln287_fu_274_p2_carry__0[9]),
        .I2(Q[8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I5(icmp_ln287_fu_274_p2_carry__0[8]),
        .O(\x_fu_100_reg[9] ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln287_fu_274_p2_carry_i_1
       (.I0(icmp_ln287_fu_274_p2_carry__0[7]),
        .I1(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .I4(icmp_ln287_fu_274_p2_carry__0[6]),
        .I5(Q[6]),
        .O(\add75_reg_446_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln287_fu_274_p2_carry_i_2
       (.I0(icmp_ln287_fu_274_p2_carry__0[5]),
        .I1(Q[5]),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln287_fu_274_p2_carry__0[4]),
        .I5(Q[4]),
        .O(\add75_reg_446_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln287_fu_274_p2_carry_i_3
       (.I0(icmp_ln287_fu_274_p2_carry__0[3]),
        .I1(Q[3]),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln287_fu_274_p2_carry__0[2]),
        .I5(Q[2]),
        .O(\add75_reg_446_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln287_fu_274_p2_carry_i_4
       (.I0(icmp_ln287_fu_274_p2_carry__0[1]),
        .I1(Q[1]),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln287_fu_274_p2_carry__0[0]),
        .I5(Q[0]),
        .O(\add75_reg_446_reg[7] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln287_fu_274_p2_carry_i_5
       (.I0(Q[7]),
        .I1(icmp_ln287_fu_274_p2_carry__0[7]),
        .I2(Q[6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I5(icmp_ln287_fu_274_p2_carry__0[6]),
        .O(\x_fu_100_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln287_fu_274_p2_carry_i_6
       (.I0(Q[5]),
        .I1(icmp_ln287_fu_274_p2_carry__0[5]),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I5(icmp_ln287_fu_274_p2_carry__0[4]),
        .O(\x_fu_100_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln287_fu_274_p2_carry_i_7
       (.I0(Q[3]),
        .I1(icmp_ln287_fu_274_p2_carry__0[3]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I5(icmp_ln287_fu_274_p2_carry__0[2]),
        .O(\x_fu_100_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln287_fu_274_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln287_fu_274_p2_carry__0[1]),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I5(icmp_ln287_fu_274_p2_carry__0[0]),
        .O(\x_fu_100_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFF70000)) 
    \or_ln285_reg_606[0]_i_1 
       (.I0(and_ln285_reg_459),
        .I1(\or_ln285_reg_606_reg[0]_0 ),
        .I2(\or_ln285_reg_606_reg[0]_1 ),
        .I3(rev_reg_451),
        .I4(or_ln285_reg_6060),
        .I5(\or_ln285_reg_606_reg[0] ),
        .O(\and_ln285_reg_459_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \or_ln285_reg_606[0]_i_2 
       (.I0(CO),
        .I1(\icmp_ln271_reg_602_reg[0] ),
        .O(or_ln285_reg_6060));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_100[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \x_fu_100[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \x_fu_100[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \x_fu_100[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ap_loop_init_int),
        .I4(Q[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \x_fu_100[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(\x_fu_100[8]_i_3_n_8 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h5555595555555555)) 
    \x_fu_100[5]_i_1 
       (.I0(\x_fu_100[5]_i_2_n_8 ),
        .I1(Q[4]),
        .I2(\x_fu_100[5]_i_3_n_8 ),
        .I3(Q[2]),
        .I4(\x_fu_100[5]_i_4_n_8 ),
        .I5(Q[0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_100[5]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I2(Q[5]),
        .O(\x_fu_100[5]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_100[5]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I2(Q[3]),
        .O(\x_fu_100[5]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_100[5]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I2(Q[1]),
        .O(\x_fu_100[5]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'h009A00AA)) 
    \x_fu_100[6]_i_1 
       (.I0(Q[6]),
        .I1(\x_fu_100[6]_i_2_n_8 ),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \x_fu_100[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[0]),
        .O(\x_fu_100[6]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \x_fu_100[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(ap_loop_init_int),
        .I3(\x_fu_100[8]_i_2_n_8 ),
        .I4(Q[6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00A600AA00AA00AA)) 
    \x_fu_100[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\x_fu_100[8]_i_2_n_8 ),
        .I3(\x_fu_100[8]_i_3_n_8 ),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \x_fu_100[8]_i_2 
       (.I0(Q[0]),
        .I1(\x_fu_100[8]_i_3_n_8 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\x_fu_100[8]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \x_fu_100[8]_i_3 
       (.I0(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\x_fu_100[8]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \x_fu_100[9]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\icmp_ln271_reg_602_reg[0] ),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I3(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \x_fu_100[9]_i_2 
       (.I0(\icmp_ln271_reg_602_reg[0] ),
        .I1(CO),
        .I2(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .O(E));
  LUT5 #(
    .INIT(32'h22122222)) 
    \x_fu_100[9]_i_3 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(Q[7]),
        .I3(\x_fu_100[9]_i_4_n_8 ),
        .I4(Q[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFDFDFDFFFFFFFFF)) 
    \x_fu_100[9]_i_4 
       (.I0(Q[6]),
        .I1(\x_fu_100[6]_i_2_n_8 ),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I5(Q[5]),
        .O(\x_fu_100[9]_i_4_n_8 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_59
   (S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \x_fu_40_reg[7] ,
    internal_empty_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    icmp_ln673_fu_72_p2_carry,
    Q,
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg,
    ap_rst_n,
    ap_done_cache_reg_1,
    out422_full_n,
    outYuv_empty_n,
    CO,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \x_fu_40_reg[6] ,
    \x_fu_40_reg[9] ,
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg_reg);
  output [3:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]\x_fu_40_reg[7] ;
  output internal_empty_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [9:0]icmp_ln673_fu_72_p2_carry;
  input [9:0]Q;
  input grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg;
  input ap_rst_n;
  input ap_done_cache_reg_1;
  input out422_full_n;
  input outYuv_empty_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1] ;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \x_fu_40_reg[6] ;
  input \x_fu_40_reg[9] ;
  input [0:0]grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_3__9_n_8 ;
  wire \ap_CS_fsm[2]_i_3__9_n_8 ;
  wire \ap_CS_fsm[2]_i_4_n_8 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__15_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__13_n_8;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg;
  wire [0:0]grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg_reg;
  wire [9:0]icmp_ln673_fu_72_p2_carry;
  wire icmp_ln673_fu_72_p2_carry_i_10_n_8;
  wire icmp_ln673_fu_72_p2_carry_i_11_n_8;
  wire icmp_ln673_fu_72_p2_carry_i_12_n_8;
  wire icmp_ln673_fu_72_p2_carry_i_5_n_8;
  wire icmp_ln673_fu_72_p2_carry_i_6_n_8;
  wire icmp_ln673_fu_72_p2_carry_i_7_n_8;
  wire icmp_ln673_fu_72_p2_carry_i_8_n_8;
  wire icmp_ln673_fu_72_p2_carry_i_9_n_8;
  wire internal_empty_n_reg;
  wire out422_full_n;
  wire outYuv_empty_n;
  wire \x_fu_40[9]_i_5__5_n_8 ;
  wire \x_fu_40_reg[6] ;
  wire [9:0]\x_fu_40_reg[7] ;
  wire \x_fu_40_reg[9] ;

  LUT5 #(
    .INIT(32'h550C5500)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm[1]_i_3__9_n_8 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm_reg[1]_0 [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC000CCCCAAAAAAAA)) 
    \ap_CS_fsm[1]_i_3__9 
       (.I0(ap_done_cache),
        .I1(CO),
        .I2(outYuv_empty_n),
        .I3(out422_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_3__9_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF050C0500)) 
    \ap_CS_fsm[2]_i_1__11 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(\ap_CS_fsm[2]_i_3__9_n_8 ),
        .I5(\ap_CS_fsm[2]_i_4_n_8 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \ap_CS_fsm[2]_i_3__9 
       (.I0(ap_done_cache_reg_1),
        .I1(out422_full_n),
        .I2(outYuv_empty_n),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_3__9_n_8 ));
  LUT5 #(
    .INIT(32'h01010103)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\ap_CS_fsm_reg[1]_0 [2]),
        .I1(\ap_CS_fsm_reg[1]_0 [0]),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm[2]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__15
       (.I0(ap_done_cache_reg_1),
        .I1(out422_full_n),
        .I2(outYuv_empty_n),
        .I3(CO),
        .I4(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__15_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__15_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__11
       (.I0(ap_rst_n),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .I2(ap_done_cache_reg_1),
        .I3(out422_full_n),
        .I4(outYuv_empty_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hDFD5)) 
    ap_loop_init_int_i_1__13
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_ready_int),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__13_n_8));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    ap_loop_init_int_i_2__8
       (.I0(outYuv_empty_n),
        .I1(out422_full_n),
        .I2(ap_done_cache_reg_1),
        .I3(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .O(ap_ready_int));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__13_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg_i_1
       (.I0(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg_reg),
        .I1(CO),
        .I2(outYuv_empty_n),
        .I3(out422_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln673_fu_72_p2_carry_i_1
       (.I0(icmp_ln673_fu_72_p2_carry[9]),
        .I1(Q[9]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h8008)) 
    icmp_ln673_fu_72_p2_carry_i_10
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(icmp_ln673_fu_72_p2_carry[2]),
        .O(icmp_ln673_fu_72_p2_carry_i_10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h09990000)) 
    icmp_ln673_fu_72_p2_carry_i_11
       (.I0(Q[2]),
        .I1(icmp_ln673_fu_72_p2_carry[2]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .I4(icmp_ln673_fu_72_p2_carry_i_12_n_8),
        .O(icmp_ln673_fu_72_p2_carry_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0420)) 
    icmp_ln673_fu_72_p2_carry_i_12
       (.I0(icmp_ln673_fu_72_p2_carry[0]),
        .I1(icmp_ln673_fu_72_p2_carry[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(icmp_ln673_fu_72_p2_carry_i_12_n_8));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln673_fu_72_p2_carry_i_2
       (.I0(icmp_ln673_fu_72_p2_carry_i_5_n_8),
        .I1(Q[7]),
        .I2(icmp_ln673_fu_72_p2_carry[7]),
        .I3(Q[6]),
        .I4(icmp_ln673_fu_72_p2_carry[6]),
        .I5(icmp_ln673_fu_72_p2_carry_i_6_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln673_fu_72_p2_carry_i_3
       (.I0(icmp_ln673_fu_72_p2_carry_i_7_n_8),
        .I1(Q[4]),
        .I2(icmp_ln673_fu_72_p2_carry[4]),
        .I3(Q[3]),
        .I4(icmp_ln673_fu_72_p2_carry[3]),
        .I5(icmp_ln673_fu_72_p2_carry_i_8_n_8),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC00A000A)) 
    icmp_ln673_fu_72_p2_carry_i_4
       (.I0(icmp_ln673_fu_72_p2_carry_i_9_n_8),
        .I1(\x_fu_40[9]_i_5__5_n_8 ),
        .I2(icmp_ln673_fu_72_p2_carry[0]),
        .I3(icmp_ln673_fu_72_p2_carry[1]),
        .I4(icmp_ln673_fu_72_p2_carry_i_10_n_8),
        .I5(icmp_ln673_fu_72_p2_carry_i_11_n_8),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln673_fu_72_p2_carry_i_5
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(icmp_ln673_fu_72_p2_carry[8]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .O(icmp_ln673_fu_72_p2_carry_i_5_n_8));
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln673_fu_72_p2_carry_i_6
       (.I0(icmp_ln673_fu_72_p2_carry[8]),
        .I1(Q[8]),
        .I2(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln673_fu_72_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln673_fu_72_p2_carry_i_7
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(icmp_ln673_fu_72_p2_carry[5]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .O(icmp_ln673_fu_72_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln673_fu_72_p2_carry_i_8
       (.I0(icmp_ln673_fu_72_p2_carry[5]),
        .I1(Q[5]),
        .I2(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln673_fu_72_p2_carry_i_8_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln673_fu_72_p2_carry_i_9
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(icmp_ln673_fu_72_p2_carry[2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .O(icmp_ln673_fu_72_p2_carry_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__5 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\x_fu_40_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \x_fu_40[1]_i_1__5 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\x_fu_40_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_40[2]_i_1__5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\x_fu_40_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_40[3]_i_1__5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(Q[3]),
        .O(\x_fu_40_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_fu_40[4]_i_1__5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\x_fu_40[9]_i_5__5_n_8 ),
        .I5(Q[4]),
        .O(\x_fu_40_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[5]_i_1__5 
       (.I0(Q[3]),
        .I1(\x_fu_40_reg[6] ),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .O(\x_fu_40_reg[7] [5]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[6]_i_1__5 
       (.I0(Q[4]),
        .I1(\x_fu_40_reg[6] ),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\x_fu_40[9]_i_5__5_n_8 ),
        .I5(Q[6]),
        .O(\x_fu_40_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \x_fu_40[7]_i_1__5 
       (.I0(\x_fu_40_reg[9] ),
        .I1(Q[6]),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\x_fu_40_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[8]_i_1__5 
       (.I0(Q[6]),
        .I1(\x_fu_40_reg[9] ),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(Q[8]),
        .O(\x_fu_40_reg[7] [8]));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[9]_i_1__5 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .I2(CO),
        .I3(outYuv_empty_n),
        .I4(out422_full_n),
        .I5(ap_done_cache_reg_1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    \x_fu_40[9]_i_2__5 
       (.I0(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .I1(ap_done_cache_reg_1),
        .I2(out422_full_n),
        .I3(outYuv_empty_n),
        .I4(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[9]_i_3__5 
       (.I0(Q[7]),
        .I1(\x_fu_40_reg[9] ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(\x_fu_40[9]_i_5__5_n_8 ),
        .I5(Q[9]),
        .O(\x_fu_40_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_fu_40[9]_i_5__5 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .O(\x_fu_40[9]_i_5__5_n_8 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_60
   (S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \x_fu_44_reg[7] ,
    internal_empty_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    icmp_ln60_fu_76_p2_carry,
    Q,
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg,
    ap_rst_n,
    ap_done_cache_reg_1,
    srcLayer0Yuv_full_n,
    srcLayer0Yuv422_empty_n,
    CO,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    icmp_ln60_fu_76_p2_carry_i_4_0,
    \x_fu_44_reg[6] ,
    \x_fu_44_reg[9] ,
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg_reg);
  output [3:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]\x_fu_44_reg[7] ;
  output internal_empty_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [9:0]icmp_ln60_fu_76_p2_carry;
  input [9:0]Q;
  input grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg;
  input ap_rst_n;
  input ap_done_cache_reg_1;
  input srcLayer0Yuv_full_n;
  input srcLayer0Yuv422_empty_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1] ;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input icmp_ln60_fu_76_p2_carry_i_4_0;
  input \x_fu_44_reg[6] ;
  input \x_fu_44_reg[9] ;
  input [0:0]grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_3__0_n_8 ;
  wire \ap_CS_fsm[2]_i_3__0_n_8 ;
  wire \ap_CS_fsm[2]_i_8__0_n_8 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_8;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg;
  wire [0:0]grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg_reg;
  wire [9:0]icmp_ln60_fu_76_p2_carry;
  wire icmp_ln60_fu_76_p2_carry_i_10_n_8;
  wire icmp_ln60_fu_76_p2_carry_i_11_n_8;
  wire icmp_ln60_fu_76_p2_carry_i_12_n_8;
  wire icmp_ln60_fu_76_p2_carry_i_4_0;
  wire icmp_ln60_fu_76_p2_carry_i_5_n_8;
  wire icmp_ln60_fu_76_p2_carry_i_6_n_8;
  wire icmp_ln60_fu_76_p2_carry_i_7_n_8;
  wire icmp_ln60_fu_76_p2_carry_i_8_n_8;
  wire icmp_ln60_fu_76_p2_carry_i_9_n_8;
  wire internal_empty_n_reg;
  wire srcLayer0Yuv422_empty_n;
  wire srcLayer0Yuv_full_n;
  wire \x_fu_44[9]_i_5__0_n_8 ;
  wire \x_fu_44_reg[6] ;
  wire [9:0]\x_fu_44_reg[7] ;
  wire \x_fu_44_reg[9] ;

  LUT5 #(
    .INIT(32'h050C0500)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm[1]_i_3__0_n_8 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm_reg[1]_0 [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC000CCCCAAAAAAAA)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(ap_done_cache),
        .I1(CO),
        .I2(srcLayer0Yuv422_empty_n),
        .I3(srcLayer0Yuv_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_3__0_n_8 ));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm[2]_i_3__0_n_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000000F300000077)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(ap_done_cache),
        .I1(\ap_CS_fsm_reg[1]_0 [2]),
        .I2(\ap_CS_fsm[2]_i_8__0_n_8 ),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(\ap_CS_fsm_reg[1]_0 [0]),
        .I5(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .O(\ap_CS_fsm[2]_i_3__0_n_8 ));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer0Yuv_full_n),
        .I2(srcLayer0Yuv422_empty_n),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_8__0_n_8 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__3
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer0Yuv_full_n),
        .I2(srcLayer0Yuv422_empty_n),
        .I3(CO),
        .I4(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .I2(ap_done_cache_reg_1),
        .I3(srcLayer0Yuv_full_n),
        .I4(srcLayer0Yuv422_empty_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hDFD5)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_ready_int),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__2_n_8));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    ap_loop_init_int_i_2__1
       (.I0(srcLayer0Yuv422_empty_n),
        .I1(srcLayer0Yuv_full_n),
        .I2(ap_done_cache_reg_1),
        .I3(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .O(ap_ready_int));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg_i_1
       (.I0(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg_reg),
        .I1(CO),
        .I2(srcLayer0Yuv422_empty_n),
        .I3(srcLayer0Yuv_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln60_fu_76_p2_carry_i_1
       (.I0(icmp_ln60_fu_76_p2_carry[9]),
        .I1(Q[9]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hB00BA00A00000000)) 
    icmp_ln60_fu_76_p2_carry_i_10
       (.I0(icmp_ln60_fu_76_p2_carry_i_11_n_8),
        .I1(icmp_ln60_fu_76_p2_carry_i_12_n_8),
        .I2(Q[2]),
        .I3(icmp_ln60_fu_76_p2_carry[2]),
        .I4(icmp_ln60_fu_76_p2_carry_i_4_0),
        .I5(\x_fu_44[9]_i_5__0_n_8 ),
        .O(icmp_ln60_fu_76_p2_carry_i_10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0420)) 
    icmp_ln60_fu_76_p2_carry_i_11
       (.I0(icmp_ln60_fu_76_p2_carry[0]),
        .I1(icmp_ln60_fu_76_p2_carry[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(icmp_ln60_fu_76_p2_carry_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln60_fu_76_p2_carry_i_12
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(icmp_ln60_fu_76_p2_carry_i_12_n_8));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln60_fu_76_p2_carry_i_2
       (.I0(icmp_ln60_fu_76_p2_carry_i_5_n_8),
        .I1(Q[7]),
        .I2(icmp_ln60_fu_76_p2_carry[7]),
        .I3(Q[6]),
        .I4(icmp_ln60_fu_76_p2_carry[6]),
        .I5(icmp_ln60_fu_76_p2_carry_i_6_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln60_fu_76_p2_carry_i_3
       (.I0(icmp_ln60_fu_76_p2_carry_i_7_n_8),
        .I1(Q[4]),
        .I2(icmp_ln60_fu_76_p2_carry[4]),
        .I3(Q[3]),
        .I4(icmp_ln60_fu_76_p2_carry[3]),
        .I5(icmp_ln60_fu_76_p2_carry_i_8_n_8),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hFF02)) 
    icmp_ln60_fu_76_p2_carry_i_4
       (.I0(icmp_ln60_fu_76_p2_carry_i_9_n_8),
        .I1(icmp_ln60_fu_76_p2_carry[0]),
        .I2(icmp_ln60_fu_76_p2_carry[1]),
        .I3(icmp_ln60_fu_76_p2_carry_i_10_n_8),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln60_fu_76_p2_carry_i_5
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(icmp_ln60_fu_76_p2_carry[8]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .O(icmp_ln60_fu_76_p2_carry_i_5_n_8));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln60_fu_76_p2_carry_i_6
       (.I0(icmp_ln60_fu_76_p2_carry[8]),
        .I1(Q[8]),
        .I2(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln60_fu_76_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln60_fu_76_p2_carry_i_7
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(icmp_ln60_fu_76_p2_carry[5]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .O(icmp_ln60_fu_76_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln60_fu_76_p2_carry_i_8
       (.I0(icmp_ln60_fu_76_p2_carry[5]),
        .I1(Q[5]),
        .I2(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln60_fu_76_p2_carry_i_8_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln60_fu_76_p2_carry_i_9
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(icmp_ln60_fu_76_p2_carry[2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .O(icmp_ln60_fu_76_p2_carry_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_44[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\x_fu_44_reg[7] [0]));
  LUT3 #(
    .INIT(8'h14)) 
    \x_fu_44[1]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\x_fu_44_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_44[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\x_fu_44_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_44[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(Q[3]),
        .O(\x_fu_44_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_fu_44[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\x_fu_44[9]_i_5__0_n_8 ),
        .I5(Q[4]),
        .O(\x_fu_44_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_44[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\x_fu_44_reg[6] ),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .O(\x_fu_44_reg[7] [5]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_44[6]_i_1__0 
       (.I0(Q[4]),
        .I1(\x_fu_44_reg[6] ),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\x_fu_44[9]_i_5__0_n_8 ),
        .I5(Q[6]),
        .O(\x_fu_44_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \x_fu_44[7]_i_1__0 
       (.I0(\x_fu_44_reg[9] ),
        .I1(Q[6]),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\x_fu_44_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_44[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\x_fu_44_reg[9] ),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(Q[8]),
        .O(\x_fu_44_reg[7] [8]));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_44[9]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .I2(CO),
        .I3(srcLayer0Yuv422_empty_n),
        .I4(srcLayer0Yuv_full_n),
        .I5(ap_done_cache_reg_1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    \x_fu_44[9]_i_2__0 
       (.I0(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .I1(ap_done_cache_reg_1),
        .I2(srcLayer0Yuv_full_n),
        .I3(srcLayer0Yuv422_empty_n),
        .I4(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_44[9]_i_3__0 
       (.I0(Q[7]),
        .I1(\x_fu_44_reg[9] ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(\x_fu_44[9]_i_5__0_n_8 ),
        .I5(Q[9]),
        .O(\x_fu_44_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_fu_44[9]_i_5__0 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .O(\x_fu_44[9]_i_5__0_n_8 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_61
   (S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \x_fu_40_reg[7] ,
    internal_empty_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    icmp_ln60_fu_72_p2_carry,
    Q,
    grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg,
    ap_rst_n,
    ap_done_cache_reg_1,
    srcLayer1Yuv_full_n,
    srcLayer1Yuv422_empty_n,
    CO,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \x_fu_40_reg[6] ,
    \x_fu_40_reg[9] ,
    grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg_reg);
  output [3:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]\x_fu_40_reg[7] ;
  output internal_empty_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [9:0]icmp_ln60_fu_72_p2_carry;
  input [9:0]Q;
  input grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg;
  input ap_rst_n;
  input ap_done_cache_reg_1;
  input srcLayer1Yuv_full_n;
  input srcLayer1Yuv422_empty_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1] ;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \x_fu_40_reg[6] ;
  input \x_fu_40_reg[9] ;
  input [0:0]grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_3__3_n_8 ;
  wire \ap_CS_fsm[2]_i_3__3_n_8 ;
  wire \ap_CS_fsm[2]_i_8__3_n_8 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__9_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__7_n_8;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg;
  wire [0:0]grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg_reg;
  wire [9:0]icmp_ln60_fu_72_p2_carry;
  wire icmp_ln60_fu_72_p2_carry_i_10_n_8;
  wire icmp_ln60_fu_72_p2_carry_i_11_n_8;
  wire icmp_ln60_fu_72_p2_carry_i_12_n_8;
  wire icmp_ln60_fu_72_p2_carry_i_5_n_8;
  wire icmp_ln60_fu_72_p2_carry_i_6_n_8;
  wire icmp_ln60_fu_72_p2_carry_i_7_n_8;
  wire icmp_ln60_fu_72_p2_carry_i_8_n_8;
  wire icmp_ln60_fu_72_p2_carry_i_9_n_8;
  wire internal_empty_n_reg;
  wire srcLayer1Yuv422_empty_n;
  wire srcLayer1Yuv_full_n;
  wire \x_fu_40[9]_i_5__0_n_8 ;
  wire \x_fu_40_reg[6] ;
  wire [9:0]\x_fu_40_reg[7] ;
  wire \x_fu_40_reg[9] ;

  LUT5 #(
    .INIT(32'h050C0500)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm[1]_i_3__3_n_8 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm_reg[1]_0 [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC000CCCCAAAAAAAA)) 
    \ap_CS_fsm[1]_i_3__3 
       (.I0(ap_done_cache),
        .I1(CO),
        .I2(srcLayer1Yuv422_empty_n),
        .I3(srcLayer1Yuv_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_3__3_n_8 ));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm[2]_i_3__3_n_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000000F300000077)) 
    \ap_CS_fsm[2]_i_3__3 
       (.I0(ap_done_cache),
        .I1(\ap_CS_fsm_reg[1]_0 [2]),
        .I2(\ap_CS_fsm[2]_i_8__3_n_8 ),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(\ap_CS_fsm_reg[1]_0 [0]),
        .I5(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .O(\ap_CS_fsm[2]_i_3__3_n_8 ));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \ap_CS_fsm[2]_i_8__3 
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer1Yuv_full_n),
        .I2(srcLayer1Yuv422_empty_n),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_8__3_n_8 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__9
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer1Yuv_full_n),
        .I2(srcLayer1Yuv422_empty_n),
        .I3(CO),
        .I4(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__9_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__9_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_rst_n),
        .I1(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .I2(ap_done_cache_reg_1),
        .I3(srcLayer1Yuv_full_n),
        .I4(srcLayer1Yuv422_empty_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hDFD5)) 
    ap_loop_init_int_i_1__7
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_ready_int),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    ap_loop_init_int_i_2__4
       (.I0(srcLayer1Yuv422_empty_n),
        .I1(srcLayer1Yuv_full_n),
        .I2(ap_done_cache_reg_1),
        .I3(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .O(ap_ready_int));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__7_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg_i_1
       (.I0(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg_reg),
        .I1(CO),
        .I2(srcLayer1Yuv422_empty_n),
        .I3(srcLayer1Yuv_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln60_fu_72_p2_carry_i_1
       (.I0(icmp_ln60_fu_72_p2_carry[9]),
        .I1(Q[9]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h8008)) 
    icmp_ln60_fu_72_p2_carry_i_10
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(icmp_ln60_fu_72_p2_carry[2]),
        .O(icmp_ln60_fu_72_p2_carry_i_10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h09990000)) 
    icmp_ln60_fu_72_p2_carry_i_11
       (.I0(Q[2]),
        .I1(icmp_ln60_fu_72_p2_carry[2]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .I4(icmp_ln60_fu_72_p2_carry_i_12_n_8),
        .O(icmp_ln60_fu_72_p2_carry_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h0420)) 
    icmp_ln60_fu_72_p2_carry_i_12
       (.I0(icmp_ln60_fu_72_p2_carry[0]),
        .I1(icmp_ln60_fu_72_p2_carry[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(icmp_ln60_fu_72_p2_carry_i_12_n_8));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln60_fu_72_p2_carry_i_2
       (.I0(icmp_ln60_fu_72_p2_carry_i_5_n_8),
        .I1(Q[7]),
        .I2(icmp_ln60_fu_72_p2_carry[7]),
        .I3(Q[6]),
        .I4(icmp_ln60_fu_72_p2_carry[6]),
        .I5(icmp_ln60_fu_72_p2_carry_i_6_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln60_fu_72_p2_carry_i_3
       (.I0(icmp_ln60_fu_72_p2_carry_i_7_n_8),
        .I1(Q[4]),
        .I2(icmp_ln60_fu_72_p2_carry[4]),
        .I3(Q[3]),
        .I4(icmp_ln60_fu_72_p2_carry[3]),
        .I5(icmp_ln60_fu_72_p2_carry_i_8_n_8),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC00A000A)) 
    icmp_ln60_fu_72_p2_carry_i_4
       (.I0(icmp_ln60_fu_72_p2_carry_i_9_n_8),
        .I1(\x_fu_40[9]_i_5__0_n_8 ),
        .I2(icmp_ln60_fu_72_p2_carry[0]),
        .I3(icmp_ln60_fu_72_p2_carry[1]),
        .I4(icmp_ln60_fu_72_p2_carry_i_10_n_8),
        .I5(icmp_ln60_fu_72_p2_carry_i_11_n_8),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln60_fu_72_p2_carry_i_5
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(icmp_ln60_fu_72_p2_carry[8]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .O(icmp_ln60_fu_72_p2_carry_i_5_n_8));
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln60_fu_72_p2_carry_i_6
       (.I0(icmp_ln60_fu_72_p2_carry[8]),
        .I1(Q[8]),
        .I2(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln60_fu_72_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln60_fu_72_p2_carry_i_7
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(icmp_ln60_fu_72_p2_carry[5]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .O(icmp_ln60_fu_72_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln60_fu_72_p2_carry_i_8
       (.I0(icmp_ln60_fu_72_p2_carry[5]),
        .I1(Q[5]),
        .I2(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln60_fu_72_p2_carry_i_8_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln60_fu_72_p2_carry_i_9
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(icmp_ln60_fu_72_p2_carry[2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .O(icmp_ln60_fu_72_p2_carry_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\x_fu_40_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \x_fu_40[1]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\x_fu_40_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_40[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\x_fu_40_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_40[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(Q[3]),
        .O(\x_fu_40_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_fu_40[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\x_fu_40[9]_i_5__0_n_8 ),
        .I5(Q[4]),
        .O(\x_fu_40_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\x_fu_40_reg[6] ),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .O(\x_fu_40_reg[7] [5]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[6]_i_1__0 
       (.I0(Q[4]),
        .I1(\x_fu_40_reg[6] ),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\x_fu_40[9]_i_5__0_n_8 ),
        .I5(Q[6]),
        .O(\x_fu_40_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \x_fu_40[7]_i_1__0 
       (.I0(\x_fu_40_reg[9] ),
        .I1(Q[6]),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\x_fu_40_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\x_fu_40_reg[9] ),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(Q[8]),
        .O(\x_fu_40_reg[7] [8]));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[9]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .I2(CO),
        .I3(srcLayer1Yuv422_empty_n),
        .I4(srcLayer1Yuv_full_n),
        .I5(ap_done_cache_reg_1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    \x_fu_40[9]_i_2__0 
       (.I0(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .I1(ap_done_cache_reg_1),
        .I2(srcLayer1Yuv_full_n),
        .I3(srcLayer1Yuv422_empty_n),
        .I4(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[9]_i_3__0 
       (.I0(Q[7]),
        .I1(\x_fu_40_reg[9] ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(\x_fu_40[9]_i_5__0_n_8 ),
        .I5(Q[9]),
        .O(\x_fu_40_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_fu_40[9]_i_5__0 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .O(\x_fu_40[9]_i_5__0_n_8 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_62
   (S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \x_fu_40_reg[7] ,
    internal_empty_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    icmp_ln463_fu_72_p2_carry,
    Q,
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg,
    ap_rst_n,
    ap_done_cache_reg_1,
    out420_full_n,
    out422_empty_n,
    CO,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \x_fu_40_reg[6] ,
    \x_fu_40_reg[9] ,
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg_reg);
  output [3:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]\x_fu_40_reg[7] ;
  output internal_empty_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [9:0]icmp_ln463_fu_72_p2_carry;
  input [9:0]Q;
  input grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg;
  input ap_rst_n;
  input ap_done_cache_reg_1;
  input out420_full_n;
  input out422_empty_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1] ;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \x_fu_40_reg[6] ;
  input \x_fu_40_reg[9] ;
  input [0:0]grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_3__10_n_8 ;
  wire \ap_CS_fsm[2]_i_3__10_n_8 ;
  wire \ap_CS_fsm[2]_i_4__0_n_8 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__16_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__14_n_8;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg;
  wire [0:0]grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg_reg;
  wire [9:0]icmp_ln463_fu_72_p2_carry;
  wire icmp_ln463_fu_72_p2_carry_i_10_n_8;
  wire icmp_ln463_fu_72_p2_carry_i_11_n_8;
  wire icmp_ln463_fu_72_p2_carry_i_12_n_8;
  wire icmp_ln463_fu_72_p2_carry_i_5_n_8;
  wire icmp_ln463_fu_72_p2_carry_i_6_n_8;
  wire icmp_ln463_fu_72_p2_carry_i_7_n_8;
  wire icmp_ln463_fu_72_p2_carry_i_8_n_8;
  wire icmp_ln463_fu_72_p2_carry_i_9_n_8;
  wire internal_empty_n_reg;
  wire out420_full_n;
  wire out422_empty_n;
  wire \x_fu_40[9]_i_5__6_n_8 ;
  wire \x_fu_40_reg[6] ;
  wire [9:0]\x_fu_40_reg[7] ;
  wire \x_fu_40_reg[9] ;

  LUT5 #(
    .INIT(32'h550C5500)) 
    \ap_CS_fsm[1]_i_1__12 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm[1]_i_3__10_n_8 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm_reg[1]_0 [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC000CCCCAAAAAAAA)) 
    \ap_CS_fsm[1]_i_3__10 
       (.I0(ap_done_cache),
        .I1(CO),
        .I2(out422_empty_n),
        .I3(out420_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_3__10_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF050C0500)) 
    \ap_CS_fsm[2]_i_1__12 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(\ap_CS_fsm[2]_i_3__10_n_8 ),
        .I5(\ap_CS_fsm[2]_i_4__0_n_8 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \ap_CS_fsm[2]_i_3__10 
       (.I0(ap_done_cache_reg_1),
        .I1(out420_full_n),
        .I2(out422_empty_n),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_3__10_n_8 ));
  LUT5 #(
    .INIT(32'h01010103)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\ap_CS_fsm_reg[1]_0 [2]),
        .I1(\ap_CS_fsm_reg[1]_0 [0]),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm[2]_i_4__0_n_8 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__16
       (.I0(ap_done_cache_reg_1),
        .I1(out420_full_n),
        .I2(out422_empty_n),
        .I3(CO),
        .I4(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__16_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__16_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__12
       (.I0(ap_rst_n),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .I2(ap_done_cache_reg_1),
        .I3(out420_full_n),
        .I4(out422_empty_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hDFD5)) 
    ap_loop_init_int_i_1__14
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_ready_int),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__14_n_8));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    ap_loop_init_int_i_2__9
       (.I0(out422_empty_n),
        .I1(out420_full_n),
        .I2(ap_done_cache_reg_1),
        .I3(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .O(ap_ready_int));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__14_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg_i_1
       (.I0(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg_reg),
        .I1(CO),
        .I2(out422_empty_n),
        .I3(out420_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln463_fu_72_p2_carry_i_1
       (.I0(icmp_ln463_fu_72_p2_carry[9]),
        .I1(Q[9]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h8008)) 
    icmp_ln463_fu_72_p2_carry_i_10
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(icmp_ln463_fu_72_p2_carry[2]),
        .O(icmp_ln463_fu_72_p2_carry_i_10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h09990000)) 
    icmp_ln463_fu_72_p2_carry_i_11
       (.I0(Q[2]),
        .I1(icmp_ln463_fu_72_p2_carry[2]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .I4(icmp_ln463_fu_72_p2_carry_i_12_n_8),
        .O(icmp_ln463_fu_72_p2_carry_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h0420)) 
    icmp_ln463_fu_72_p2_carry_i_12
       (.I0(icmp_ln463_fu_72_p2_carry[0]),
        .I1(icmp_ln463_fu_72_p2_carry[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(icmp_ln463_fu_72_p2_carry_i_12_n_8));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln463_fu_72_p2_carry_i_2
       (.I0(icmp_ln463_fu_72_p2_carry_i_5_n_8),
        .I1(Q[7]),
        .I2(icmp_ln463_fu_72_p2_carry[7]),
        .I3(Q[6]),
        .I4(icmp_ln463_fu_72_p2_carry[6]),
        .I5(icmp_ln463_fu_72_p2_carry_i_6_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln463_fu_72_p2_carry_i_3
       (.I0(icmp_ln463_fu_72_p2_carry_i_7_n_8),
        .I1(Q[4]),
        .I2(icmp_ln463_fu_72_p2_carry[4]),
        .I3(Q[3]),
        .I4(icmp_ln463_fu_72_p2_carry[3]),
        .I5(icmp_ln463_fu_72_p2_carry_i_8_n_8),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC00A000A)) 
    icmp_ln463_fu_72_p2_carry_i_4
       (.I0(icmp_ln463_fu_72_p2_carry_i_9_n_8),
        .I1(\x_fu_40[9]_i_5__6_n_8 ),
        .I2(icmp_ln463_fu_72_p2_carry[0]),
        .I3(icmp_ln463_fu_72_p2_carry[1]),
        .I4(icmp_ln463_fu_72_p2_carry_i_10_n_8),
        .I5(icmp_ln463_fu_72_p2_carry_i_11_n_8),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln463_fu_72_p2_carry_i_5
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(icmp_ln463_fu_72_p2_carry[8]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .O(icmp_ln463_fu_72_p2_carry_i_5_n_8));
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln463_fu_72_p2_carry_i_6
       (.I0(icmp_ln463_fu_72_p2_carry[8]),
        .I1(Q[8]),
        .I2(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln463_fu_72_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln463_fu_72_p2_carry_i_7
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(icmp_ln463_fu_72_p2_carry[5]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .O(icmp_ln463_fu_72_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln463_fu_72_p2_carry_i_8
       (.I0(icmp_ln463_fu_72_p2_carry[5]),
        .I1(Q[5]),
        .I2(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln463_fu_72_p2_carry_i_8_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln463_fu_72_p2_carry_i_9
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(icmp_ln463_fu_72_p2_carry[2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .O(icmp_ln463_fu_72_p2_carry_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1__6 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\x_fu_40_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \x_fu_40[1]_i_1__6 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\x_fu_40_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_40[2]_i_1__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\x_fu_40_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_40[3]_i_1__6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(Q[3]),
        .O(\x_fu_40_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_fu_40[4]_i_1__6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\x_fu_40[9]_i_5__6_n_8 ),
        .I5(Q[4]),
        .O(\x_fu_40_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[5]_i_1__6 
       (.I0(Q[3]),
        .I1(\x_fu_40_reg[6] ),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .O(\x_fu_40_reg[7] [5]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[6]_i_1__6 
       (.I0(Q[4]),
        .I1(\x_fu_40_reg[6] ),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\x_fu_40[9]_i_5__6_n_8 ),
        .I5(Q[6]),
        .O(\x_fu_40_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \x_fu_40[7]_i_1__6 
       (.I0(\x_fu_40_reg[9] ),
        .I1(Q[6]),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\x_fu_40_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[8]_i_1__6 
       (.I0(Q[6]),
        .I1(\x_fu_40_reg[9] ),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(Q[8]),
        .O(\x_fu_40_reg[7] [8]));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[9]_i_1__6 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .I2(CO),
        .I3(out422_empty_n),
        .I4(out420_full_n),
        .I5(ap_done_cache_reg_1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    \x_fu_40[9]_i_2__6 
       (.I0(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .I1(ap_done_cache_reg_1),
        .I2(out420_full_n),
        .I3(out422_empty_n),
        .I4(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[9]_i_3__6 
       (.I0(Q[7]),
        .I1(\x_fu_40_reg[9] ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(\x_fu_40[9]_i_5__6_n_8 ),
        .I5(Q[9]),
        .O(\x_fu_40_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_fu_40[9]_i_5__6 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .O(\x_fu_40[9]_i_5__6_n_8 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_63
   (S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \x_fu_44_reg[7] ,
    internal_empty_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    icmp_ln31_fu_76_p2_carry,
    Q,
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg,
    ap_rst_n,
    ap_done_cache_reg_1,
    srcLayer0Yuv422_full_n,
    srcLayer0_empty_n,
    CO,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    icmp_ln31_fu_76_p2_carry_i_4_0,
    \x_fu_44_reg[6] ,
    \x_fu_44_reg[9] ,
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg_reg);
  output [3:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]\x_fu_44_reg[7] ;
  output internal_empty_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [9:0]icmp_ln31_fu_76_p2_carry;
  input [9:0]Q;
  input grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg;
  input ap_rst_n;
  input ap_done_cache_reg_1;
  input srcLayer0Yuv422_full_n;
  input srcLayer0_empty_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1] ;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input icmp_ln31_fu_76_p2_carry_i_4_0;
  input \x_fu_44_reg[6] ;
  input \x_fu_44_reg[9] ;
  input [0:0]grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_3_n_8 ;
  wire \ap_CS_fsm[2]_i_3_n_8 ;
  wire \ap_CS_fsm[2]_i_8_n_8 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_8;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg;
  wire [0:0]grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg_reg;
  wire [9:0]icmp_ln31_fu_76_p2_carry;
  wire icmp_ln31_fu_76_p2_carry_i_10_n_8;
  wire icmp_ln31_fu_76_p2_carry_i_11_n_8;
  wire icmp_ln31_fu_76_p2_carry_i_12_n_8;
  wire icmp_ln31_fu_76_p2_carry_i_4_0;
  wire icmp_ln31_fu_76_p2_carry_i_5_n_8;
  wire icmp_ln31_fu_76_p2_carry_i_6_n_8;
  wire icmp_ln31_fu_76_p2_carry_i_7_n_8;
  wire icmp_ln31_fu_76_p2_carry_i_8_n_8;
  wire icmp_ln31_fu_76_p2_carry_i_9_n_8;
  wire internal_empty_n_reg;
  wire srcLayer0Yuv422_full_n;
  wire srcLayer0_empty_n;
  wire \x_fu_44[9]_i_5_n_8 ;
  wire \x_fu_44_reg[6] ;
  wire [9:0]\x_fu_44_reg[7] ;
  wire \x_fu_44_reg[9] ;

  LUT5 #(
    .INIT(32'h050C0500)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm[1]_i_3_n_8 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm_reg[1]_0 [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC000CCCCAAAAAAAA)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_done_cache),
        .I1(CO),
        .I2(srcLayer0_empty_n),
        .I3(srcLayer0Yuv422_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_3_n_8 ));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm[2]_i_3_n_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000000F300000077)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_done_cache),
        .I1(\ap_CS_fsm_reg[1]_0 [2]),
        .I2(\ap_CS_fsm[2]_i_8_n_8 ),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(\ap_CS_fsm_reg[1]_0 [0]),
        .I5(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .O(\ap_CS_fsm[2]_i_3_n_8 ));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer0Yuv422_full_n),
        .I2(srcLayer0_empty_n),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__2
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer0Yuv422_full_n),
        .I2(srcLayer0_empty_n),
        .I3(CO),
        .I4(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .I2(ap_done_cache_reg_1),
        .I3(srcLayer0Yuv422_full_n),
        .I4(srcLayer0_empty_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hDFD5)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_ready_int),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    ap_loop_init_int_i_2__0
       (.I0(srcLayer0_empty_n),
        .I1(srcLayer0Yuv422_full_n),
        .I2(ap_done_cache_reg_1),
        .I3(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .O(ap_ready_int));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg_i_1
       (.I0(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg_reg),
        .I1(CO),
        .I2(srcLayer0_empty_n),
        .I3(srcLayer0Yuv422_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln31_fu_76_p2_carry_i_1
       (.I0(icmp_ln31_fu_76_p2_carry[9]),
        .I1(Q[9]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hB00BA00A00000000)) 
    icmp_ln31_fu_76_p2_carry_i_10
       (.I0(icmp_ln31_fu_76_p2_carry_i_11_n_8),
        .I1(icmp_ln31_fu_76_p2_carry_i_12_n_8),
        .I2(Q[2]),
        .I3(icmp_ln31_fu_76_p2_carry[2]),
        .I4(icmp_ln31_fu_76_p2_carry_i_4_0),
        .I5(\x_fu_44[9]_i_5_n_8 ),
        .O(icmp_ln31_fu_76_p2_carry_i_10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0420)) 
    icmp_ln31_fu_76_p2_carry_i_11
       (.I0(icmp_ln31_fu_76_p2_carry[0]),
        .I1(icmp_ln31_fu_76_p2_carry[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(icmp_ln31_fu_76_p2_carry_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln31_fu_76_p2_carry_i_12
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(icmp_ln31_fu_76_p2_carry_i_12_n_8));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln31_fu_76_p2_carry_i_2
       (.I0(icmp_ln31_fu_76_p2_carry_i_5_n_8),
        .I1(Q[7]),
        .I2(icmp_ln31_fu_76_p2_carry[7]),
        .I3(Q[6]),
        .I4(icmp_ln31_fu_76_p2_carry[6]),
        .I5(icmp_ln31_fu_76_p2_carry_i_6_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln31_fu_76_p2_carry_i_3
       (.I0(icmp_ln31_fu_76_p2_carry_i_7_n_8),
        .I1(Q[4]),
        .I2(icmp_ln31_fu_76_p2_carry[4]),
        .I3(Q[3]),
        .I4(icmp_ln31_fu_76_p2_carry[3]),
        .I5(icmp_ln31_fu_76_p2_carry_i_8_n_8),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hFF02)) 
    icmp_ln31_fu_76_p2_carry_i_4
       (.I0(icmp_ln31_fu_76_p2_carry_i_9_n_8),
        .I1(icmp_ln31_fu_76_p2_carry[0]),
        .I2(icmp_ln31_fu_76_p2_carry[1]),
        .I3(icmp_ln31_fu_76_p2_carry_i_10_n_8),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln31_fu_76_p2_carry_i_5
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(icmp_ln31_fu_76_p2_carry[8]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .O(icmp_ln31_fu_76_p2_carry_i_5_n_8));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln31_fu_76_p2_carry_i_6
       (.I0(icmp_ln31_fu_76_p2_carry[8]),
        .I1(Q[8]),
        .I2(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln31_fu_76_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln31_fu_76_p2_carry_i_7
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(icmp_ln31_fu_76_p2_carry[5]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .O(icmp_ln31_fu_76_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln31_fu_76_p2_carry_i_8
       (.I0(icmp_ln31_fu_76_p2_carry[5]),
        .I1(Q[5]),
        .I2(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln31_fu_76_p2_carry_i_8_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln31_fu_76_p2_carry_i_9
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(icmp_ln31_fu_76_p2_carry[2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .O(icmp_ln31_fu_76_p2_carry_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_44[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\x_fu_44_reg[7] [0]));
  LUT3 #(
    .INIT(8'h14)) 
    \x_fu_44[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\x_fu_44_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_44[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .O(\x_fu_44_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_44[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(Q[3]),
        .O(\x_fu_44_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_fu_44[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\x_fu_44[9]_i_5_n_8 ),
        .I5(Q[4]),
        .O(\x_fu_44_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_44[5]_i_1 
       (.I0(Q[3]),
        .I1(\x_fu_44_reg[6] ),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(Q[5]),
        .O(\x_fu_44_reg[7] [5]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_44[6]_i_1 
       (.I0(Q[4]),
        .I1(\x_fu_44_reg[6] ),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\x_fu_44[9]_i_5_n_8 ),
        .I5(Q[6]),
        .O(\x_fu_44_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \x_fu_44[7]_i_1 
       (.I0(\x_fu_44_reg[9] ),
        .I1(Q[6]),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .O(\x_fu_44_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_44[8]_i_1 
       (.I0(Q[6]),
        .I1(\x_fu_44_reg[9] ),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(Q[8]),
        .O(\x_fu_44_reg[7] [8]));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_44[9]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .I2(CO),
        .I3(srcLayer0_empty_n),
        .I4(srcLayer0Yuv422_full_n),
        .I5(ap_done_cache_reg_1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    \x_fu_44[9]_i_2 
       (.I0(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .I1(ap_done_cache_reg_1),
        .I2(srcLayer0Yuv422_full_n),
        .I3(srcLayer0_empty_n),
        .I4(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_44[9]_i_3 
       (.I0(Q[7]),
        .I1(\x_fu_44_reg[9] ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(\x_fu_44[9]_i_5_n_8 ),
        .I5(Q[9]),
        .O(\x_fu_44_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_fu_44[9]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .O(\x_fu_44[9]_i_5_n_8 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_64
   (S,
    ap_rst_n_0,
    D,
    E,
    SR,
    \x_fu_40_reg[7] ,
    internal_empty_n_reg,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    \x_fu_40_reg[9] ,
    grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg,
    ap_rst_n,
    ap_done_cache_reg_1,
    srcLayer1Yuv422_full_n,
    srcLayer1_empty_n,
    CO,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \x_fu_40_reg[6] ,
    \x_fu_40_reg[9]_0 ,
    grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg_reg);
  output [3:0]S;
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]\x_fu_40_reg[7] ;
  output internal_empty_n_reg;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [9:0]Q;
  input [9:0]\x_fu_40_reg[9] ;
  input grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg;
  input ap_rst_n;
  input ap_done_cache_reg_1;
  input srcLayer1Yuv422_full_n;
  input srcLayer1_empty_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1] ;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \x_fu_40_reg[6] ;
  input \x_fu_40_reg[9]_0 ;
  input [0:0]grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_3__2_n_8 ;
  wire \ap_CS_fsm[2]_i_3__2_n_8 ;
  wire \ap_CS_fsm[2]_i_8__2_n_8 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__8_n_8;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_8;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg;
  wire [0:0]grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg_reg;
  wire icmp_ln31_fu_72_p2_carry_i_10_n_8;
  wire icmp_ln31_fu_72_p2_carry_i_11_n_8;
  wire icmp_ln31_fu_72_p2_carry_i_12_n_8;
  wire icmp_ln31_fu_72_p2_carry_i_5_n_8;
  wire icmp_ln31_fu_72_p2_carry_i_6_n_8;
  wire icmp_ln31_fu_72_p2_carry_i_7_n_8;
  wire icmp_ln31_fu_72_p2_carry_i_8_n_8;
  wire icmp_ln31_fu_72_p2_carry_i_9_n_8;
  wire internal_empty_n_reg;
  wire srcLayer1Yuv422_full_n;
  wire srcLayer1_empty_n;
  wire \x_fu_40[9]_i_5_n_8 ;
  wire \x_fu_40_reg[6] ;
  wire [9:0]\x_fu_40_reg[7] ;
  wire [9:0]\x_fu_40_reg[9] ;
  wire \x_fu_40_reg[9]_0 ;

  LUT5 #(
    .INIT(32'h050C0500)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm[1]_i_3__2_n_8 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm_reg[1]_0 [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC000CCCCAAAAAAAA)) 
    \ap_CS_fsm[1]_i_3__2 
       (.I0(ap_done_cache),
        .I1(CO),
        .I2(srcLayer1_empty_n),
        .I3(srcLayer1Yuv422_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_3__2_n_8 ));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .I4(\ap_CS_fsm[2]_i_3__2_n_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000000F300000077)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(ap_done_cache),
        .I1(\ap_CS_fsm_reg[1]_0 [2]),
        .I2(\ap_CS_fsm[2]_i_8__2_n_8 ),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .I4(\ap_CS_fsm_reg[1]_0 [0]),
        .I5(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .O(\ap_CS_fsm[2]_i_3__2_n_8 ));
  LUT4 #(
    .INIT(16'h2AFF)) 
    \ap_CS_fsm[2]_i_8__2 
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer1Yuv422_full_n),
        .I2(srcLayer1_empty_n),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_8__2_n_8 ));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    ap_done_cache_i_1__8
       (.I0(ap_done_cache_reg_1),
        .I1(srcLayer1Yuv422_full_n),
        .I2(srcLayer1_empty_n),
        .I3(CO),
        .I4(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__8_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__8_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h00A0A0A088A8A8A8)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_rst_n),
        .I1(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .I2(ap_done_cache_reg_1),
        .I3(srcLayer1Yuv422_full_n),
        .I4(srcLayer1_empty_n),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hDFD5)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_ready_int),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__6_n_8));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    ap_loop_init_int_i_2__3
       (.I0(srcLayer1_empty_n),
        .I1(srcLayer1Yuv422_full_n),
        .I2(ap_done_cache_reg_1),
        .I3(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .O(ap_ready_int));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg_i_1
       (.I0(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg_reg),
        .I1(CO),
        .I2(srcLayer1_empty_n),
        .I3(srcLayer1Yuv422_full_n),
        .I4(ap_done_cache_reg_1),
        .I5(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln31_fu_72_p2_carry_i_1
       (.I0(Q[9]),
        .I1(\x_fu_40_reg[9] [9]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h8008)) 
    icmp_ln31_fu_72_p2_carry_i_10
       (.I0(\x_fu_40_reg[9] [1]),
        .I1(\x_fu_40_reg[9] [0]),
        .I2(\x_fu_40_reg[9] [2]),
        .I3(Q[2]),
        .O(icmp_ln31_fu_72_p2_carry_i_10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h09990000)) 
    icmp_ln31_fu_72_p2_carry_i_11
       (.I0(\x_fu_40_reg[9] [2]),
        .I1(Q[2]),
        .I2(ap_loop_init_int),
        .I3(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .I4(icmp_ln31_fu_72_p2_carry_i_12_n_8),
        .O(icmp_ln31_fu_72_p2_carry_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h0420)) 
    icmp_ln31_fu_72_p2_carry_i_12
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\x_fu_40_reg[9] [0]),
        .I3(\x_fu_40_reg[9] [1]),
        .O(icmp_ln31_fu_72_p2_carry_i_12_n_8));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln31_fu_72_p2_carry_i_2
       (.I0(icmp_ln31_fu_72_p2_carry_i_5_n_8),
        .I1(\x_fu_40_reg[9] [7]),
        .I2(Q[7]),
        .I3(\x_fu_40_reg[9] [6]),
        .I4(Q[6]),
        .I5(icmp_ln31_fu_72_p2_carry_i_6_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hC3000ACA00000A0A)) 
    icmp_ln31_fu_72_p2_carry_i_3
       (.I0(icmp_ln31_fu_72_p2_carry_i_7_n_8),
        .I1(\x_fu_40_reg[9] [4]),
        .I2(Q[4]),
        .I3(\x_fu_40_reg[9] [3]),
        .I4(Q[3]),
        .I5(icmp_ln31_fu_72_p2_carry_i_8_n_8),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC00A000A)) 
    icmp_ln31_fu_72_p2_carry_i_4
       (.I0(icmp_ln31_fu_72_p2_carry_i_9_n_8),
        .I1(\x_fu_40[9]_i_5_n_8 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(icmp_ln31_fu_72_p2_carry_i_10_n_8),
        .I5(icmp_ln31_fu_72_p2_carry_i_11_n_8),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln31_fu_72_p2_carry_i_5
       (.I0(\x_fu_40_reg[9] [8]),
        .I1(\x_fu_40_reg[9] [6]),
        .I2(\x_fu_40_reg[9] [7]),
        .I3(Q[8]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .O(icmp_ln31_fu_72_p2_carry_i_5_n_8));
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln31_fu_72_p2_carry_i_6
       (.I0(Q[8]),
        .I1(\x_fu_40_reg[9] [8]),
        .I2(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln31_fu_72_p2_carry_i_6_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln31_fu_72_p2_carry_i_7
       (.I0(\x_fu_40_reg[9] [5]),
        .I1(\x_fu_40_reg[9] [3]),
        .I2(\x_fu_40_reg[9] [4]),
        .I3(Q[5]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .O(icmp_ln31_fu_72_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0999)) 
    icmp_ln31_fu_72_p2_carry_i_8
       (.I0(Q[5]),
        .I1(\x_fu_40_reg[9] [5]),
        .I2(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(icmp_ln31_fu_72_p2_carry_i_8_n_8));
  LUT6 #(
    .INIT(64'h00FF020102010201)) 
    icmp_ln31_fu_72_p2_carry_i_9
       (.I0(\x_fu_40_reg[9] [2]),
        .I1(\x_fu_40_reg[9] [0]),
        .I2(\x_fu_40_reg[9] [1]),
        .I3(Q[2]),
        .I4(ap_loop_init_int),
        .I5(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .O(icmp_ln31_fu_72_p2_carry_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_40[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_fu_40_reg[9] [0]),
        .O(\x_fu_40_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \x_fu_40[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_fu_40_reg[9] [0]),
        .I2(\x_fu_40_reg[9] [1]),
        .O(\x_fu_40_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \x_fu_40[2]_i_1 
       (.I0(\x_fu_40_reg[9] [0]),
        .I1(\x_fu_40_reg[9] [1]),
        .I2(ap_loop_init_int),
        .I3(\x_fu_40_reg[9] [2]),
        .O(\x_fu_40_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \x_fu_40[3]_i_1 
       (.I0(\x_fu_40_reg[9] [1]),
        .I1(\x_fu_40_reg[9] [0]),
        .I2(\x_fu_40_reg[9] [2]),
        .I3(ap_loop_init_int),
        .I4(\x_fu_40_reg[9] [3]),
        .O(\x_fu_40_reg[7] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_fu_40[4]_i_1 
       (.I0(\x_fu_40_reg[9] [2]),
        .I1(\x_fu_40_reg[9] [0]),
        .I2(\x_fu_40_reg[9] [1]),
        .I3(\x_fu_40_reg[9] [3]),
        .I4(\x_fu_40[9]_i_5_n_8 ),
        .I5(\x_fu_40_reg[9] [4]),
        .O(\x_fu_40_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[5]_i_1 
       (.I0(\x_fu_40_reg[9] [3]),
        .I1(\x_fu_40_reg[6] ),
        .I2(\x_fu_40_reg[9] [4]),
        .I3(ap_loop_init_int),
        .I4(\x_fu_40_reg[9] [5]),
        .O(\x_fu_40_reg[7] [5]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[6]_i_1 
       (.I0(\x_fu_40_reg[9] [4]),
        .I1(\x_fu_40_reg[6] ),
        .I2(\x_fu_40_reg[9] [3]),
        .I3(\x_fu_40_reg[9] [5]),
        .I4(\x_fu_40[9]_i_5_n_8 ),
        .I5(\x_fu_40_reg[9] [6]),
        .O(\x_fu_40_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \x_fu_40[7]_i_1 
       (.I0(\x_fu_40_reg[9]_0 ),
        .I1(\x_fu_40_reg[9] [6]),
        .I2(ap_loop_init_int),
        .I3(\x_fu_40_reg[9] [7]),
        .O(\x_fu_40_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \x_fu_40[8]_i_1 
       (.I0(\x_fu_40_reg[9] [6]),
        .I1(\x_fu_40_reg[9]_0 ),
        .I2(\x_fu_40_reg[9] [7]),
        .I3(ap_loop_init_int),
        .I4(\x_fu_40_reg[9] [8]),
        .O(\x_fu_40_reg[7] [8]));
  LUT6 #(
    .INIT(64'h8000000080808080)) 
    \x_fu_40[9]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .I2(CO),
        .I3(srcLayer1_empty_n),
        .I4(srcLayer1Yuv422_full_n),
        .I5(ap_done_cache_reg_1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    \x_fu_40[9]_i_2 
       (.I0(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .I1(ap_done_cache_reg_1),
        .I2(srcLayer1Yuv422_full_n),
        .I3(srcLayer1_empty_n),
        .I4(CO),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \x_fu_40[9]_i_3 
       (.I0(\x_fu_40_reg[9] [7]),
        .I1(\x_fu_40_reg[9]_0 ),
        .I2(\x_fu_40_reg[9] [6]),
        .I3(\x_fu_40_reg[9] [8]),
        .I4(\x_fu_40[9]_i_5_n_8 ),
        .I5(\x_fu_40_reg[9] [9]),
        .O(\x_fu_40_reg[7] [9]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_fu_40[9]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .O(\x_fu_40[9]_i_5_n_8 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_87
   (E,
    \icmp_ln3188_reg_221_reg[0] ,
    S,
    D,
    \cmp32180_i_reg_211_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    SR,
    \ap_CS_fsm_reg[2] ,
    \sub_i_reg_206_reg[10] ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg,
    \sof_fu_78_reg[0] ,
    \axi_last_V_reg_225_reg[0] ,
    \icmp_ln3188_reg_221_reg[0]_0 ,
    ap_done_cache_reg_0,
    ap_clk,
    CO,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg,
    Q,
    \j_fu_82_reg[9] ,
    \sof_fu_78_reg[0]_0 ,
    sof_fu_78,
    \sof_fu_78_reg[0]_1 ,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg_0,
    \i_fu_74_reg[0] ,
    \icmp_ln3188_reg_221_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    out420_empty_n,
    m_axis_video_TREADY_int_regslice,
    ap_done_cache_reg_1,
    axi_last_V_fu_175_p2_carry,
    \sof_2_reg_139_reg[0] ,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER,
    \axi_last_V_reg_225_reg[0]_0 ,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST);
  output [0:0]E;
  output \icmp_ln3188_reg_221_reg[0] ;
  output [3:0]S;
  output [9:0]D;
  output \cmp32180_i_reg_211_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output [0:0]SR;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output [3:0]\sub_i_reg_206_reg[10] ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg;
  output \sof_fu_78_reg[0] ;
  output \axi_last_V_reg_225_reg[0] ;
  output \icmp_ln3188_reg_221_reg[0]_0 ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [0:0]CO;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg;
  input [9:0]Q;
  input [9:0]\j_fu_82_reg[9] ;
  input \sof_fu_78_reg[0]_0 ;
  input sof_fu_78;
  input [0:0]\sof_fu_78_reg[0]_1 ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_rst_n;
  input [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg_0;
  input [2:0]\i_fu_74_reg[0] ;
  input \icmp_ln3188_reg_221_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input out420_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input [0:0]ap_done_cache_reg_1;
  input [10:0]axi_last_V_fu_175_p2_carry;
  input \sof_2_reg_139_reg[0] ;
  input grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER;
  input [0:0]\axi_last_V_reg_225_reg[0]_0 ;
  input grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST;

  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[3]_i_3__0_n_8 ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__17_n_8;
  wire ap_done_cache_reg_0;
  wire [0:0]ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__15_n_8;
  wire ap_rst_n;
  wire [10:0]axi_last_V_fu_175_p2_carry;
  wire \axi_last_V_reg_225_reg[0] ;
  wire [0:0]\axi_last_V_reg_225_reg[0]_0 ;
  wire \cmp32180_i_reg_211_reg[0] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg_0;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER;
  wire [2:0]\i_fu_74_reg[0] ;
  wire icmp_ln3188_fu_163_p2_carry_i_10_n_8;
  wire icmp_ln3188_fu_163_p2_carry_i_11_n_8;
  wire icmp_ln3188_fu_163_p2_carry_i_12_n_8;
  wire icmp_ln3188_fu_163_p2_carry_i_13_n_8;
  wire icmp_ln3188_fu_163_p2_carry_i_5_n_8;
  wire icmp_ln3188_fu_163_p2_carry_i_6_n_8;
  wire icmp_ln3188_fu_163_p2_carry_i_7_n_8;
  wire icmp_ln3188_fu_163_p2_carry_i_8_n_8;
  wire icmp_ln3188_fu_163_p2_carry_i_9_n_8;
  wire \icmp_ln3188_reg_221_reg[0] ;
  wire \icmp_ln3188_reg_221_reg[0]_0 ;
  wire \icmp_ln3188_reg_221_reg[0]_1 ;
  wire \j_fu_82[6]_i_2_n_8 ;
  wire \j_fu_82[8]_i_2_n_8 ;
  wire \j_fu_82[8]_i_3_n_8 ;
  wire \j_fu_82[9]_i_5_n_8 ;
  wire [9:0]\j_fu_82_reg[9] ;
  wire m_axis_video_TREADY_int_regslice;
  wire out420_empty_n;
  wire \sof_2_reg_139_reg[0] ;
  wire sof_fu_78;
  wire \sof_fu_78_reg[0] ;
  wire \sof_fu_78_reg[0]_0 ;
  wire [0:0]\sof_fu_78_reg[0]_1 ;
  wire [3:0]\sub_i_reg_206_reg[10] ;

  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__13 
       (.I0(\i_fu_74_reg[0] [0]),
        .I1(\ap_CS_fsm_reg[3] ),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg_0),
        .I1(\i_fu_74_reg[0] [1]),
        .I2(\ap_CS_fsm[3]_i_3__0_n_8 ),
        .I3(\i_fu_74_reg[0] [2]),
        .O(\ap_CS_fsm_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(\icmp_ln3188_reg_221_reg[0] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I4(\sof_fu_78_reg[0]_0 ),
        .O(\ap_CS_fsm[3]_i_3__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__17
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I1(\icmp_ln3188_reg_221_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__17_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__17_n_8),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(CO),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I3(\icmp_ln3188_reg_221_reg[0] ),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFBF33BB)) 
    ap_loop_init_int_i_1__15
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_rst_n),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I3(\icmp_ln3188_reg_221_reg[0] ),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__15_n_8));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__15_n_8),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04445111)) 
    axi_last_V_fu_175_p2_carry_i_1
       (.I0(axi_last_V_fu_175_p2_carry[10]),
        .I1(\j_fu_82_reg[9] [9]),
        .I2(ap_loop_init_int),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I4(axi_last_V_fu_175_p2_carry[9]),
        .O(\sub_i_reg_206_reg[10] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_175_p2_carry_i_2
       (.I0(icmp_ln3188_fu_163_p2_carry_i_5_n_8),
        .I1(axi_last_V_fu_175_p2_carry[7]),
        .I2(axi_last_V_fu_175_p2_carry[6]),
        .I3(icmp_ln3188_fu_163_p2_carry_i_6_n_8),
        .I4(axi_last_V_fu_175_p2_carry[8]),
        .I5(icmp_ln3188_fu_163_p2_carry_i_7_n_8),
        .O(\sub_i_reg_206_reg[10] [2]));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    axi_last_V_fu_175_p2_carry_i_3
       (.I0(icmp_ln3188_fu_163_p2_carry_i_8_n_8),
        .I1(axi_last_V_fu_175_p2_carry[5]),
        .I2(axi_last_V_fu_175_p2_carry[3]),
        .I3(icmp_ln3188_fu_163_p2_carry_i_9_n_8),
        .I4(axi_last_V_fu_175_p2_carry[4]),
        .I5(icmp_ln3188_fu_163_p2_carry_i_10_n_8),
        .O(\sub_i_reg_206_reg[10] [1]));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    axi_last_V_fu_175_p2_carry_i_4
       (.I0(icmp_ln3188_fu_163_p2_carry_i_11_n_8),
        .I1(axi_last_V_fu_175_p2_carry[0]),
        .I2(axi_last_V_fu_175_p2_carry[1]),
        .I3(icmp_ln3188_fu_163_p2_carry_i_12_n_8),
        .I4(axi_last_V_fu_175_p2_carry[2]),
        .I5(icmp_ln3188_fu_163_p2_carry_i_13_n_8),
        .O(\sub_i_reg_206_reg[10] [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \axi_last_V_reg_225[0]_i_1 
       (.I0(\axi_last_V_reg_225_reg[0]_0 ),
        .I1(CO),
        .I2(\icmp_ln3188_reg_221_reg[0] ),
        .I3(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST),
        .O(\axi_last_V_reg_225_reg[0] ));
  LUT6 #(
    .INIT(64'h8C8C8C8C8CFF8C8C)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_i_1
       (.I0(\icmp_ln3188_reg_221_reg[0] ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I2(CO),
        .I3(\sof_fu_78_reg[0]_0 ),
        .I4(\i_fu_74_reg[0] [1]),
        .I5(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg_0),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h8A888A88AAAA8A88)) 
    \i_fu_74[9]_i_1 
       (.I0(\i_fu_74_reg[0] [2]),
        .I1(\sof_fu_78_reg[0]_0 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I3(ap_done_cache),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(\icmp_ln3188_reg_221_reg[0] ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln3188_fu_163_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_82_reg[9] [9]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln3188_fu_163_p2_carry_i_10
       (.I0(\j_fu_82_reg[9] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .O(icmp_ln3188_fu_163_p2_carry_i_10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln3188_fu_163_p2_carry_i_11
       (.I0(\j_fu_82_reg[9] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .O(icmp_ln3188_fu_163_p2_carry_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3188_fu_163_p2_carry_i_12
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I2(\j_fu_82_reg[9] [1]),
        .O(icmp_ln3188_fu_163_p2_carry_i_12_n_8));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln3188_fu_163_p2_carry_i_13
       (.I0(\j_fu_82_reg[9] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .O(icmp_ln3188_fu_163_p2_carry_i_13_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln3188_fu_163_p2_carry_i_2
       (.I0(icmp_ln3188_fu_163_p2_carry_i_5_n_8),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(icmp_ln3188_fu_163_p2_carry_i_6_n_8),
        .I4(Q[8]),
        .I5(icmp_ln3188_fu_163_p2_carry_i_7_n_8),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0660000000000660)) 
    icmp_ln3188_fu_163_p2_carry_i_3
       (.I0(icmp_ln3188_fu_163_p2_carry_i_8_n_8),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(icmp_ln3188_fu_163_p2_carry_i_9_n_8),
        .I4(Q[4]),
        .I5(icmp_ln3188_fu_163_p2_carry_i_10_n_8),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    icmp_ln3188_fu_163_p2_carry_i_4
       (.I0(icmp_ln3188_fu_163_p2_carry_i_11_n_8),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(icmp_ln3188_fu_163_p2_carry_i_12_n_8),
        .I4(Q[2]),
        .I5(icmp_ln3188_fu_163_p2_carry_i_13_n_8),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln3188_fu_163_p2_carry_i_5
       (.I0(\j_fu_82_reg[9] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .O(icmp_ln3188_fu_163_p2_carry_i_5_n_8));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln3188_fu_163_p2_carry_i_6
       (.I0(\j_fu_82_reg[9] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .O(icmp_ln3188_fu_163_p2_carry_i_6_n_8));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln3188_fu_163_p2_carry_i_7
       (.I0(\j_fu_82_reg[9] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .O(icmp_ln3188_fu_163_p2_carry_i_7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3188_fu_163_p2_carry_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I2(\j_fu_82_reg[9] [5]),
        .O(icmp_ln3188_fu_163_p2_carry_i_8_n_8));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln3188_fu_163_p2_carry_i_9
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I2(\j_fu_82_reg[9] [3]),
        .O(icmp_ln3188_fu_163_p2_carry_i_9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln3188_reg_221[0]_i_1 
       (.I0(CO),
        .I1(\icmp_ln3188_reg_221_reg[0] ),
        .I2(\icmp_ln3188_reg_221_reg[0]_1 ),
        .O(\icmp_ln3188_reg_221_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_82[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_82_reg[9] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_82[1]_i_1 
       (.I0(\j_fu_82_reg[9] [0]),
        .I1(\j_fu_82_reg[9] [1]),
        .I2(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_82[2]_i_1 
       (.I0(\j_fu_82_reg[9] [2]),
        .I1(\j_fu_82_reg[9] [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_82_reg[9] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_82[3]_i_1 
       (.I0(\j_fu_82_reg[9] [3]),
        .I1(\j_fu_82_reg[9] [2]),
        .I2(\j_fu_82_reg[9] [1]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_82_reg[9] [0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_82[4]_i_1 
       (.I0(\j_fu_82_reg[9] [4]),
        .I1(\j_fu_82_reg[9] [0]),
        .I2(\j_fu_82[8]_i_3_n_8 ),
        .I3(\j_fu_82_reg[9] [1]),
        .I4(\j_fu_82_reg[9] [2]),
        .I5(\j_fu_82_reg[9] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h22D2)) 
    \j_fu_82[5]_i_1 
       (.I0(\j_fu_82_reg[9] [5]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_82_reg[9] [4]),
        .I3(\j_fu_82[6]_i_2_n_8 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h009A00AA)) 
    \j_fu_82[6]_i_1 
       (.I0(\j_fu_82_reg[9] [6]),
        .I1(\j_fu_82[6]_i_2_n_8 ),
        .I2(\j_fu_82_reg[9] [4]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_82_reg[9] [5]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \j_fu_82[6]_i_2 
       (.I0(\j_fu_82_reg[9] [3]),
        .I1(\j_fu_82_reg[9] [2]),
        .I2(\j_fu_82_reg[9] [1]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\j_fu_82_reg[9] [0]),
        .O(\j_fu_82[6]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_82[7]_i_1 
       (.I0(\j_fu_82_reg[9] [7]),
        .I1(\j_fu_82_reg[9] [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_82[8]_i_2_n_8 ),
        .I4(\j_fu_82_reg[9] [6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00A600AA00AA00AA)) 
    \j_fu_82[8]_i_1 
       (.I0(\j_fu_82_reg[9] [8]),
        .I1(\j_fu_82_reg[9] [6]),
        .I2(\j_fu_82[8]_i_2_n_8 ),
        .I3(\j_fu_82[8]_i_3_n_8 ),
        .I4(\j_fu_82_reg[9] [5]),
        .I5(\j_fu_82_reg[9] [7]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \j_fu_82[8]_i_2 
       (.I0(\j_fu_82_reg[9] [0]),
        .I1(\j_fu_82[8]_i_3_n_8 ),
        .I2(\j_fu_82_reg[9] [1]),
        .I3(\j_fu_82_reg[9] [2]),
        .I4(\j_fu_82_reg[9] [3]),
        .I5(\j_fu_82_reg[9] [4]),
        .O(\j_fu_82[8]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_82[8]_i_3 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_82[8]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \j_fu_82[9]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\icmp_ln3188_reg_221_reg[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I3(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_82[9]_i_2 
       (.I0(CO),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I2(\icmp_ln3188_reg_221_reg[0] ),
        .O(E));
  LUT5 #(
    .INIT(32'h22122222)) 
    \j_fu_82[9]_i_3 
       (.I0(\j_fu_82_reg[9] [9]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_82_reg[9] [7]),
        .I3(\j_fu_82[9]_i_5_n_8 ),
        .I4(\j_fu_82_reg[9] [8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0444444444444444)) 
    \j_fu_82[9]_i_4 
       (.I0(\icmp_ln3188_reg_221_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\i_fu_74_reg[0] [2]),
        .I3(out420_empty_n),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(ap_done_cache_reg_1),
        .O(\icmp_ln3188_reg_221_reg[0] ));
  LUT6 #(
    .INIT(64'hFFDFDFDFFFFFFFFF)) 
    \j_fu_82[9]_i_5 
       (.I0(\j_fu_82_reg[9] [6]),
        .I1(\j_fu_82[6]_i_2_n_8 ),
        .I2(\j_fu_82_reg[9] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I5(\j_fu_82_reg[9] [5]),
        .O(\j_fu_82[9]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'h3A3333330A000000)) 
    \sof_2_reg_139[0]_i_1 
       (.I0(sof_fu_78),
        .I1(\sof_2_reg_139_reg[0] ),
        .I2(\icmp_ln3188_reg_221_reg[0] ),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER),
        .O(\sof_fu_78_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFFD0)) 
    \sof_fu_78[0]_i_1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(\sof_fu_78_reg[0]_0 ),
        .I2(sof_fu_78),
        .I3(\sof_fu_78_reg[0]_1 ),
        .O(\cmp32180_i_reg_211_reg[0] ));
endmodule

module design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    P,
    Q);
  output [7:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [8:0]B;
  input [8:0]P;
  input [7:0]Q;

  wire [8:0]B;
  wire [7:0]D;
  wire [8:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_58 design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1" *) 
module design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_55
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    P,
    Q);
  output [7:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [8:0]B;
  input [8:0]P;
  input [7:0]Q;

  wire [8:0]B;
  wire [7:0]D;
  wire [8:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_57 design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1" *) 
module design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_56
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    P,
    Q,
    p_reg_reg);
  output [7:0]D;
  output ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [8:0]B;
  input [8:0]P;
  input [7:0]Q;
  input p_reg_reg;

  wire [8:0]B;
  wire [7:0]D;
  wire [8:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg;

  design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0 design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\icmp_ln271_reg_602_reg[0] (ap_block_pp0_stage0_subdone),
        .p_reg_reg_0(p_reg_reg));
endmodule

module design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0
   (D,
    \icmp_ln271_reg_602_reg[0] ,
    ap_clk,
    B,
    P,
    Q,
    p_reg_reg_0);
  output [7:0]D;
  output \icmp_ln271_reg_602_reg[0] ;
  input ap_clk;
  input [8:0]B;
  input [8:0]P;
  input [7:0]Q;
  input p_reg_reg_0;

  wire [8:0]B;
  wire [7:0]D;
  wire [8:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire \icmp_ln271_reg_602_reg[0] ;
  wire p_reg_reg_0;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    dout_i_1
       (.I0(p_reg_reg_0),
        .O(\icmp_ln271_reg_602_reg[0] ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\icmp_ln271_reg_602_reg[0] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\icmp_ln271_reg_602_reg[0] ),
        .CEC(\icmp_ln271_reg_602_reg[0] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\icmp_ln271_reg_602_reg[0] ),
        .CEP(\icmp_ln271_reg_602_reg[0] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0" *) 
module design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_57
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    P,
    Q);
  output [7:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [8:0]B;
  input [8:0]P;
  input [7:0]Q;

  wire [8:0]B;
  wire [7:0]D;
  wire [8:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0" *) 
module design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_DSP48_0_58
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    P,
    Q);
  output [7:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [8:0]B;
  input [8:0]P;
  input [7:0]Q;

  wire [8:0]B;
  wire [7:0]D;
  wire [8:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_mix_0_0_mul_9ns_9ns_17_1_1
   (P,
    Q,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    dout_0,
    ap_phi_reg_pp0_iter2_empty_reg_219,
    dout_1);
  output [8:0]P;
  input [0:0]Q;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]B;
  input [8:0]dout_0;
  input [7:0]ap_phi_reg_pp0_iter2_empty_reg_219;
  input dout_1;

  wire [0:0]B;
  wire [8:0]P;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_empty_reg_219;
  wire [8:0]dout_0;
  wire dout_1;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire [7:0]mul_ln301_fu_409_p1;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout_P_UNCONNECTED;
  wire [47:0]NLW_dout_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B,mul_ln301_fu_409_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({NLW_dout_P_UNCONNECTED[47:20],dout_n_94,dout_n_95,dout_n_96,P,dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dout_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    dout_i_10
       (.I0(ap_phi_reg_pp0_iter2_empty_reg_219[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_reg_219[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_reg_219[6]),
        .I3(ap_phi_reg_pp0_iter2_empty_reg_219[7]),
        .I4(dout_1),
        .I5(ap_phi_reg_pp0_iter2_empty_reg_219[0]),
        .O(mul_ln301_fu_409_p1[0]));
  LUT5 #(
    .INIT(32'hFF007F00)) 
    dout_i_3
       (.I0(ap_phi_reg_pp0_iter2_empty_reg_219[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_reg_219[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_reg_219[6]),
        .I3(ap_phi_reg_pp0_iter2_empty_reg_219[7]),
        .I4(dout_1),
        .O(mul_ln301_fu_409_p1[7]));
  LUT5 #(
    .INIT(32'hF0F070F0)) 
    dout_i_4
       (.I0(ap_phi_reg_pp0_iter2_empty_reg_219[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_reg_219[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_reg_219[6]),
        .I3(ap_phi_reg_pp0_iter2_empty_reg_219[7]),
        .I4(dout_1),
        .O(mul_ln301_fu_409_p1[6]));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    dout_i_5
       (.I0(ap_phi_reg_pp0_iter2_empty_reg_219[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_reg_219[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_reg_219[6]),
        .I3(ap_phi_reg_pp0_iter2_empty_reg_219[7]),
        .I4(dout_1),
        .O(mul_ln301_fu_409_p1[5]));
  LUT5 #(
    .INIT(32'hCCCC4CCC)) 
    dout_i_6
       (.I0(ap_phi_reg_pp0_iter2_empty_reg_219[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_reg_219[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_reg_219[6]),
        .I3(ap_phi_reg_pp0_iter2_empty_reg_219[7]),
        .I4(dout_1),
        .O(mul_ln301_fu_409_p1[4]));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    dout_i_7
       (.I0(ap_phi_reg_pp0_iter2_empty_reg_219[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_reg_219[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_reg_219[6]),
        .I3(ap_phi_reg_pp0_iter2_empty_reg_219[7]),
        .I4(dout_1),
        .I5(ap_phi_reg_pp0_iter2_empty_reg_219[3]),
        .O(mul_ln301_fu_409_p1[3]));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    dout_i_8
       (.I0(ap_phi_reg_pp0_iter2_empty_reg_219[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_reg_219[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_reg_219[6]),
        .I3(ap_phi_reg_pp0_iter2_empty_reg_219[7]),
        .I4(dout_1),
        .I5(ap_phi_reg_pp0_iter2_empty_reg_219[2]),
        .O(mul_ln301_fu_409_p1[2]));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    dout_i_9
       (.I0(ap_phi_reg_pp0_iter2_empty_reg_219[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_reg_219[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_reg_219[6]),
        .I3(ap_phi_reg_pp0_iter2_empty_reg_219[7]),
        .I4(dout_1),
        .I5(ap_phi_reg_pp0_iter2_empty_reg_219[1]),
        .O(mul_ln301_fu_409_p1[1]));
endmodule

module design_1_v_mix_0_0_reg_unsigned_short_s
   (Q,
    \d_read_reg_22_reg[8]_0 ,
    ap_clk);
  output [8:0]Q;
  input [8:0]\d_read_reg_22_reg[8]_0 ;
  input ap_clk;

  wire [8:0]Q;
  wire ap_clk;
  wire [8:0]\d_read_reg_22_reg[8]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[8]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_reg_unsigned_short_s" *) 
module design_1_v_mix_0_0_reg_unsigned_short_s_112
   (Q,
    \d_read_reg_22_reg[9]_0 ,
    ap_clk);
  output [9:0]Q;
  input [9:0]\d_read_reg_22_reg[9]_0 ;
  input ap_clk;

  wire [9:0]Q;
  wire ap_clk;
  wire [9:0]\d_read_reg_22_reg[9]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_reg_unsigned_short_s" *) 
module design_1_v_mix_0_0_reg_unsigned_short_s_113
   (Q,
    \d_read_reg_22_reg[9]_0 ,
    ap_clk);
  output [9:0]Q;
  input [9:0]\d_read_reg_22_reg[9]_0 ;
  input ap_clk;

  wire [9:0]Q;
  wire ap_clk;
  wire [9:0]\d_read_reg_22_reg[9]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_reg_unsigned_short_s" *) 
module design_1_v_mix_0_0_reg_unsigned_short_s_85
   (Q,
    \d_read_reg_22_reg[9]_0 ,
    ap_clk);
  output [9:0]Q;
  input [9:0]\d_read_reg_22_reg[9]_0 ;
  input ap_clk;

  wire [9:0]Q;
  wire ap_clk;
  wire [9:0]\d_read_reg_22_reg[9]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_reg_unsigned_short_s" *) 
module design_1_v_mix_0_0_reg_unsigned_short_s_86
   (D,
    Q,
    \cmp32180_i_reg_211_reg[0] ,
    \cmp32180_i_reg_211_reg[0]_0 ,
    \cmp32180_i_reg_211_reg[0]_1 ,
    \d_read_reg_22_reg[9]_0 ,
    ap_clk);
  output [10:0]D;
  output [9:0]Q;
  output \cmp32180_i_reg_211_reg[0] ;
  input \cmp32180_i_reg_211_reg[0]_0 ;
  input [0:0]\cmp32180_i_reg_211_reg[0]_1 ;
  input [9:0]\d_read_reg_22_reg[9]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [9:0]Q;
  wire ap_clk;
  wire \cmp32180_i_reg_211_reg[0] ;
  wire \cmp32180_i_reg_211_reg[0]_0 ;
  wire [0:0]\cmp32180_i_reg_211_reg[0]_1 ;
  wire [9:0]\d_read_reg_22_reg[9]_0 ;
  wire \sub_i_reg_206[10]_i_2_n_8 ;

  LUT3 #(
    .INIT(8'hCA)) 
    \cmp32180_i_reg_211[0]_i_1 
       (.I0(\cmp32180_i_reg_211_reg[0]_0 ),
        .I1(D[10]),
        .I2(\cmp32180_i_reg_211_reg[0]_1 ),
        .O(\cmp32180_i_reg_211_reg[0] ));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[9]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_206[0]_i_1 
       (.I0(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sub_i_reg_206[10]_i_1 
       (.I0(Q[9]),
        .I1(\sub_i_reg_206[10]_i_2_n_8 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_i_reg_206[10]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\sub_i_reg_206[10]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_reg_206[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_i_reg_206[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_i_reg_206[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sub_i_reg_206[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sub_i_reg_206[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_reg_206[6]_i_1 
       (.I0(Q[6]),
        .I1(\sub_i_reg_206[10]_i_2_n_8 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_i_reg_206[7]_i_1 
       (.I0(Q[7]),
        .I1(\sub_i_reg_206[10]_i_2_n_8 ),
        .I2(Q[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_i_reg_206[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\sub_i_reg_206[10]_i_2_n_8 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_i_reg_206[9]_i_1 
       (.I0(Q[9]),
        .I1(\sub_i_reg_206[10]_i_2_n_8 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(D[9]));
endmodule

module design_1_v_mix_0_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    D,
    ap_done,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    ap_rst_n,
    m_axis_video_TREADY,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
    Q,
    ap_start,
    \B_V_data_1_payload_A_reg[23]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]D;
  output ap_done;
  output [23:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input m_axis_video_TREADY;
  input grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID;
  input [1:0]Q;
  input ap_start;
  input [23:0]\B_V_data_1_payload_A_reg[23]_0 ;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[23]_i_1__0_n_8 ;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire \B_V_data_1_payload_A_reg_n_8_[0] ;
  wire \B_V_data_1_payload_A_reg_n_8_[10] ;
  wire \B_V_data_1_payload_A_reg_n_8_[11] ;
  wire \B_V_data_1_payload_A_reg_n_8_[12] ;
  wire \B_V_data_1_payload_A_reg_n_8_[13] ;
  wire \B_V_data_1_payload_A_reg_n_8_[14] ;
  wire \B_V_data_1_payload_A_reg_n_8_[15] ;
  wire \B_V_data_1_payload_A_reg_n_8_[16] ;
  wire \B_V_data_1_payload_A_reg_n_8_[17] ;
  wire \B_V_data_1_payload_A_reg_n_8_[18] ;
  wire \B_V_data_1_payload_A_reg_n_8_[19] ;
  wire \B_V_data_1_payload_A_reg_n_8_[1] ;
  wire \B_V_data_1_payload_A_reg_n_8_[20] ;
  wire \B_V_data_1_payload_A_reg_n_8_[21] ;
  wire \B_V_data_1_payload_A_reg_n_8_[22] ;
  wire \B_V_data_1_payload_A_reg_n_8_[23] ;
  wire \B_V_data_1_payload_A_reg_n_8_[2] ;
  wire \B_V_data_1_payload_A_reg_n_8_[3] ;
  wire \B_V_data_1_payload_A_reg_n_8_[4] ;
  wire \B_V_data_1_payload_A_reg_n_8_[5] ;
  wire \B_V_data_1_payload_A_reg_n_8_[6] ;
  wire \B_V_data_1_payload_A_reg_n_8_[7] ;
  wire \B_V_data_1_payload_A_reg_n_8_[8] ;
  wire \B_V_data_1_payload_A_reg_n_8_[9] ;
  wire \B_V_data_1_payload_B_reg_n_8_[0] ;
  wire \B_V_data_1_payload_B_reg_n_8_[10] ;
  wire \B_V_data_1_payload_B_reg_n_8_[11] ;
  wire \B_V_data_1_payload_B_reg_n_8_[12] ;
  wire \B_V_data_1_payload_B_reg_n_8_[13] ;
  wire \B_V_data_1_payload_B_reg_n_8_[14] ;
  wire \B_V_data_1_payload_B_reg_n_8_[15] ;
  wire \B_V_data_1_payload_B_reg_n_8_[16] ;
  wire \B_V_data_1_payload_B_reg_n_8_[17] ;
  wire \B_V_data_1_payload_B_reg_n_8_[18] ;
  wire \B_V_data_1_payload_B_reg_n_8_[19] ;
  wire \B_V_data_1_payload_B_reg_n_8_[1] ;
  wire \B_V_data_1_payload_B_reg_n_8_[20] ;
  wire \B_V_data_1_payload_B_reg_n_8_[21] ;
  wire \B_V_data_1_payload_B_reg_n_8_[22] ;
  wire \B_V_data_1_payload_B_reg_n_8_[23] ;
  wire \B_V_data_1_payload_B_reg_n_8_[2] ;
  wire \B_V_data_1_payload_B_reg_n_8_[3] ;
  wire \B_V_data_1_payload_B_reg_n_8_[4] ;
  wire \B_V_data_1_payload_B_reg_n_8_[5] ;
  wire \B_V_data_1_payload_B_reg_n_8_[6] ;
  wire \B_V_data_1_payload_B_reg_n_8_[7] ;
  wire \B_V_data_1_payload_B_reg_n_8_[8] ;
  wire \B_V_data_1_payload_B_reg_n_8_[9] ;
  wire B_V_data_1_sel_rd_i_1__5_n_8;
  wire B_V_data_1_sel_rd_reg_n_8;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_8;
  wire \B_V_data_1_state[0]_i_1__5_n_8 ;
  wire \B_V_data_1_state[1]_i_1__5_n_8 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_start;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[23]_i_1__0_n_8 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_8 ),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__5
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(B_V_data_1_sel_rd_i_1__5_n_8));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__5_n_8),
        .Q(B_V_data_1_sel_rd_reg_n_8),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_8));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_8),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__5 
       (.I0(ap_rst_n),
        .I1(m_axis_video_TREADY),
        .I2(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__5 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .O(\B_V_data_1_state[1]_i_1__5_n_8 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__5_n_8 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__5_n_8 ),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(SS));
  LUT6 #(
    .INIT(64'hF2F222F222F222F2)) 
    \ap_CS_fsm[0]_i_1__14 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[1]),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(m_axis_video_TREADY),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[10] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[12] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[13] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[15] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[16] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[17] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[18] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[19] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[20] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[21] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[22] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[23] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[9] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_regslice_both" *) 
module design_1_v_mix_0_0_regslice_both_3
   (\B_V_data_1_state_reg[1]_0 ,
    s_axis_video_TVALID_int_regslice,
    B_V_data_1_sel,
    \B_V_data_1_payload_B_reg[23]_0 ,
    Q,
    \B_V_data_1_payload_A_reg[23]_0 ,
    SS,
    ap_clk,
    \axi_data_V_fu_108_reg[0] ,
    \axi_data_V_fu_108_reg[23] ,
    ap_rst_n,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output s_axis_video_TVALID_int_regslice;
  output B_V_data_1_sel;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  output [23:0]Q;
  output [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  input [0:0]SS;
  input ap_clk;
  input \axi_data_V_fu_108_reg[0] ;
  input [23:0]\axi_data_V_fu_108_reg[23] ;
  input ap_rst_n;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [23:0]s_axis_video_TDATA;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[23]_i_1_n_8 ;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_8;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_8;
  wire \B_V_data_1_state[0]_i_1_n_8 ;
  wire \B_V_data_1_state[1]_i_2__0_n_8 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [23:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \axi_data_V_fu_108_reg[0] ;
  wire [23:0]\axi_data_V_fu_108_reg[23] ;
  wire [23:0]s_axis_video_TDATA;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[23]_i_1_n_8 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1_n_8 ),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_8));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_8),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_8));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_8),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(s_axis_video_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(s_axis_video_TVALID),
        .O(\B_V_data_1_state[1]_i_2__0_n_8 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_8 ),
        .Q(s_axis_video_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_2__0_n_8 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[0]_i_1 
       (.I0(Q[0]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [0]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[10]_i_1 
       (.I0(Q[10]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [10]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[11]_i_1 
       (.I0(Q[11]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [11]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[12]_i_1 
       (.I0(Q[12]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [12]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[13]_i_1 
       (.I0(Q[13]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [13]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[14]_i_1 
       (.I0(Q[14]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [14]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[15]_i_1 
       (.I0(Q[15]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [15]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[16]_i_1 
       (.I0(Q[16]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [16]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[17]_i_1 
       (.I0(Q[17]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [17]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[18]_i_1 
       (.I0(Q[18]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [18]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[19]_i_1 
       (.I0(Q[19]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [19]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[1]_i_1 
       (.I0(Q[1]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [1]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[20]_i_1 
       (.I0(Q[20]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [20]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[21]_i_1 
       (.I0(Q[21]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [21]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[22]_i_1 
       (.I0(Q[22]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [22]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[23]_i_2 
       (.I0(Q[23]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [23]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[2]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [2]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[3]_i_1 
       (.I0(Q[3]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [3]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[4]_i_1 
       (.I0(Q[4]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [4]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[5]_i_1 
       (.I0(Q[5]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [5]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[6]_i_1 
       (.I0(Q[6]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [6]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[7]_i_1 
       (.I0(Q[7]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [7]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[8]_i_1 
       (.I0(Q[8]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [8]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_108[9]_i_1 
       (.I0(Q[9]),
        .I1(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_fu_108_reg[0] ),
        .I4(\axi_data_V_fu_108_reg[23] [9]),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_regslice_both" *) 
module design_1_v_mix_0_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    SS,
    ap_clk,
    ap_rst_n,
    m_axis_video_TREADY,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST);
  output [0:0]m_axis_video_TLAST;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input m_axis_video_TREADY;
  input grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID;
  input grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__5_n_8 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__4_n_8 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__7_n_8;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_8;
  wire \B_V_data_1_state[0]_i_1__6_n_8 ;
  wire \B_V_data_1_state[1]_i_1__6_n_8 ;
  wire \B_V_data_1_state_reg_n_8_[0] ;
  wire \B_V_data_1_state_reg_n_8_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__5 
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(\B_V_data_1_state_reg_n_8_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__5_n_8 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__5_n_8 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__4 
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_8_[0] ),
        .I3(\B_V_data_1_state_reg_n_8_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__4_n_8 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__4_n_8 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__7
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__7_n_8));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__7_n_8),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_8_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_8));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_8),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__6 
       (.I0(ap_rst_n),
        .I1(m_axis_video_TREADY),
        .I2(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_8_[1] ),
        .I4(\B_V_data_1_state_reg_n_8_[0] ),
        .O(\B_V_data_1_state[0]_i_1__6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__6 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(\B_V_data_1_state_reg_n_8_[1] ),
        .I3(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .O(\B_V_data_1_state[1]_i_1__6_n_8 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__6_n_8 ),
        .Q(\B_V_data_1_state_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__6_n_8 ),
        .Q(\B_V_data_1_state_reg_n_8_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_regslice_both" *) 
module design_1_v_mix_0_0_regslice_both__parameterized1_0
   (m_axis_video_TUSER,
    SS,
    ap_clk,
    ap_rst_n,
    m_axis_video_TREADY,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER);
  output [0:0]m_axis_video_TUSER;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input m_axis_video_TREADY;
  input grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID;
  input grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__4_n_8 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__3_n_8 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__6_n_8;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_8;
  wire \B_V_data_1_state[0]_i_1__7_n_8 ;
  wire \B_V_data_1_state[1]_i_1__7_n_8 ;
  wire \B_V_data_1_state_reg_n_8_[0] ;
  wire \B_V_data_1_state_reg_n_8_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__4 
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(\B_V_data_1_state_reg_n_8_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__4_n_8 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__4_n_8 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__3 
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_8_[0] ),
        .I3(\B_V_data_1_state_reg_n_8_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__3_n_8 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__3_n_8 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__6
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__6_n_8));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__6_n_8),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_8_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_8));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_8),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__7 
       (.I0(ap_rst_n),
        .I1(m_axis_video_TREADY),
        .I2(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_8_[1] ),
        .I4(\B_V_data_1_state_reg_n_8_[0] ),
        .O(\B_V_data_1_state[0]_i_1__7_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__7 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(\B_V_data_1_state_reg_n_8_[1] ),
        .I3(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .O(\B_V_data_1_state[1]_i_1__7_n_8 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__7_n_8 ),
        .Q(\B_V_data_1_state_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__7_n_8 ),
        .Q(\B_V_data_1_state_reg_n_8_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_regslice_both" *) 
module design_1_v_mix_0_0_regslice_both__parameterized1_1
   (\B_V_data_1_payload_B_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[0]_1 ,
    s_axis_video1_TLAST_int_regslice,
    SS,
    ap_clk,
    \axi_last_V_fu_102_reg[0] ,
    axi_last_V_2_reg_192,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg,
    s_axis_video1_TVALID_int_regslice,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out,
    ap_rst_n,
    s_axis_video1_TREADY_int_regslice,
    s_axis_video1_TVALID,
    s_axis_video1_TLAST);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output \B_V_data_1_payload_B_reg[0]_1 ;
  output s_axis_video1_TLAST_int_regslice;
  input [0:0]SS;
  input ap_clk;
  input \axi_last_V_fu_102_reg[0] ;
  input axi_last_V_2_reg_192;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg;
  input s_axis_video1_TVALID_int_regslice;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out;
  input ap_rst_n;
  input s_axis_video1_TREADY_int_regslice;
  input s_axis_video1_TVALID;
  input [0:0]s_axis_video1_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__3_n_8 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_8 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[0]_1 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_8;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__7_n_8;
  wire \B_V_data_1_state[0]_i_1__3_n_8 ;
  wire \B_V_data_1_state[1]_i_1__4_n_8 ;
  wire \B_V_data_1_state_reg_n_8_[0] ;
  wire \B_V_data_1_state_reg_n_8_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire axi_last_V_2_reg_192;
  wire \axi_last_V_fu_102_reg[0] ;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out;
  wire [0:0]s_axis_video1_TLAST;
  wire s_axis_video1_TLAST_int_regslice;
  wire s_axis_video1_TREADY_int_regslice;
  wire s_axis_video1_TVALID;
  wire s_axis_video1_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(s_axis_video1_TLAST),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(\B_V_data_1_state_reg_n_8_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__3_n_8 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__3_n_8 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(s_axis_video1_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_8_[0] ),
        .I3(\B_V_data_1_state_reg_n_8_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_8 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_8 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(s_axis_video1_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_8));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_8),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__7
       (.I0(s_axis_video1_TVALID),
        .I1(\B_V_data_1_state_reg_n_8_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__7_n_8));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__7_n_8),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(s_axis_video1_TREADY_int_regslice),
        .I2(s_axis_video1_TVALID),
        .I3(\B_V_data_1_state_reg_n_8_[1] ),
        .I4(\B_V_data_1_state_reg_n_8_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(s_axis_video1_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(\B_V_data_1_state_reg_n_8_[1] ),
        .I3(s_axis_video1_TVALID),
        .O(\B_V_data_1_state[1]_i_1__4_n_8 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_8 ),
        .Q(\B_V_data_1_state_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__4_n_8 ),
        .Q(\B_V_data_1_state_reg_n_8_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_5_reg_99[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video1_TLAST_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_V_fu_102[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(\axi_last_V_fu_102_reg[0] ),
        .I4(axi_last_V_2_reg_192),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_V_fu_48[0]_i_1__0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg),
        .I4(s_axis_video1_TVALID_int_regslice),
        .I5(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out),
        .O(\B_V_data_1_payload_B_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_regslice_both" *) 
module design_1_v_mix_0_0_regslice_both__parameterized1_2
   (ap_done_reg1,
    \B_V_data_1_payload_A_reg[0]_0 ,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg,
    SS,
    ap_clk,
    s_axis_video1_TVALID_int_regslice,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg,
    ap_done_cache,
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0,
    ap_rst_n,
    s_axis_video1_TREADY_int_regslice,
    s_axis_video1_TVALID,
    s_axis_video1_TUSER);
  output ap_done_reg1;
  output \B_V_data_1_payload_A_reg[0]_0 ;
  output grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg;
  input [0:0]SS;
  input ap_clk;
  input s_axis_video1_TVALID_int_regslice;
  input grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg;
  input ap_done_cache;
  input [0:0]grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0;
  input ap_rst_n;
  input s_axis_video1_TREADY_int_regslice;
  input s_axis_video1_TVALID;
  input [0:0]s_axis_video1_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_8 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_8 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_8;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__6_n_8;
  wire \B_V_data_1_state[0]_i_1__4_n_8 ;
  wire \B_V_data_1_state[1]_i_1__3_n_8 ;
  wire \B_V_data_1_state_reg_n_8_[0] ;
  wire \B_V_data_1_state_reg_n_8_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_reg1;
  wire ap_rst_n;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg;
  wire grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg;
  wire [0:0]grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0;
  wire s_axis_video1_TREADY_int_regslice;
  wire [0:0]s_axis_video1_TUSER;
  wire s_axis_video1_TVALID;
  wire s_axis_video1_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(s_axis_video1_TUSER),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(\B_V_data_1_state_reg_n_8_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_8 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_8 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(s_axis_video1_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_8_[0] ),
        .I3(\B_V_data_1_state_reg_n_8_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_8 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_8 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(s_axis_video1_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_8));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_8),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__6
       (.I0(s_axis_video1_TVALID),
        .I1(\B_V_data_1_state_reg_n_8_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__6_n_8));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__6_n_8),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(s_axis_video1_TREADY_int_regslice),
        .I2(s_axis_video1_TVALID),
        .I3(\B_V_data_1_state_reg_n_8_[1] ),
        .I4(\B_V_data_1_state_reg_n_8_[0] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(s_axis_video1_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(\B_V_data_1_state_reg_n_8_[1] ),
        .I3(s_axis_video1_TVALID),
        .O(\B_V_data_1_state[1]_i_1__3_n_8 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_8 ),
        .Q(\B_V_data_1_state_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__3_n_8 ),
        .Q(\B_V_data_1_state_reg_n_8_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(B_V_data_1_payload_A),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_B),
        .I3(s_axis_video1_TVALID_int_regslice),
        .I4(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    ap_done_cache_i_1__5
       (.I0(B_V_data_1_payload_A),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_B),
        .I3(s_axis_video1_TVALID_int_regslice),
        .I4(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg),
        .I5(ap_done_cache),
        .O(\B_V_data_1_payload_A_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A222AAA)) 
    grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_i_1
       (.I0(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg),
        .I1(s_axis_video1_TVALID_int_regslice),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .I5(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0),
        .O(grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_regslice_both" *) 
module design_1_v_mix_0_0_regslice_both__parameterized1_4
   (B_V_data_1_sel,
    B_V_data_1_payload_A,
    B_V_data_1_payload_B,
    \B_V_data_1_payload_B_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[0]_1 ,
    SS,
    ap_clk,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out,
    \axi_last_V_reg_99_reg[0] ,
    eol_2_reg_110,
    ap_rst_n,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    s_axis_video_TLAST);
  output B_V_data_1_sel;
  output B_V_data_1_payload_A;
  output B_V_data_1_payload_B;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output \B_V_data_1_payload_B_reg[0]_1 ;
  input [0:0]SS;
  input ap_clk;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out;
  input \axi_last_V_reg_99_reg[0] ;
  input eol_2_reg_110;
  input ap_rst_n;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_8 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_8 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[0]_1 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_8;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_8;
  wire \B_V_data_1_state[0]_i_1__0_n_8 ;
  wire \B_V_data_1_state[1]_i_1__1_n_8 ;
  wire \B_V_data_1_state_reg_n_8_[0] ;
  wire \B_V_data_1_state_reg_n_8_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \axi_last_V_reg_99_reg[0] ;
  wire eol_2_reg_110;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(s_axis_video_TLAST),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(\B_V_data_1_state_reg_n_8_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_8 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_8 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_8_[0] ),
        .I3(\B_V_data_1_state_reg_n_8_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_8 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_8 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_8));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_8),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_8_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_8));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_8),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_8_[1] ),
        .I4(\B_V_data_1_state_reg_n_8_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(\B_V_data_1_state_reg_n_8_[1] ),
        .I3(s_axis_video_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_8 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_8 ),
        .Q(\B_V_data_1_state_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_8 ),
        .Q(\B_V_data_1_state_reg_n_8_[1] ),
        .R(SS));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_V_fu_48[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_V_reg_99[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(\axi_last_V_reg_99_reg[0] ),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(eol_2_reg_110),
        .O(\B_V_data_1_payload_B_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_regslice_both" *) 
module design_1_v_mix_0_0_regslice_both__parameterized1_5
   (\B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[0]_1 ,
    SS,
    ap_clk,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg,
    ap_done_cache,
    SR,
    ap_rst_n,
    s_axis_video_TREADY_int_regslice,
    s_axis_video_TVALID,
    s_axis_video_TUSER);
  output \B_V_data_1_payload_A_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output \B_V_data_1_payload_A_reg[0]_1 ;
  input [0:0]SS;
  input ap_clk;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg;
  input ap_done_cache;
  input [0:0]SR;
  input ap_rst_n;
  input s_axis_video_TREADY_int_regslice;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_8 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[0]_1 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_8 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_8;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_8;
  wire \B_V_data_1_state[0]_i_1__1_n_8 ;
  wire \B_V_data_1_state[1]_i_1__0_n_8 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_8_[0] ;
  wire \B_V_data_1_state_reg_n_8_[1] ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_rst_n;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg;
  wire s_axis_video_TREADY_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TUSER),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(\B_V_data_1_state_reg_n_8_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_8 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_8 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_8_[0] ),
        .I3(\B_V_data_1_state_reg_n_8_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_8 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_8 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_8));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_8),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_8_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_8));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_8),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(s_axis_video_TREADY_int_regslice),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_8_[1] ),
        .I4(\B_V_data_1_state_reg_n_8_[0] ),
        .O(\B_V_data_1_state[0]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(s_axis_video_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_8_[0] ),
        .I2(\B_V_data_1_state_reg_n_8_[1] ),
        .I3(s_axis_video_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_8 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_8 ),
        .Q(\B_V_data_1_state_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_8 ),
        .Q(\B_V_data_1_state_reg_n_8_[1] ),
        .R(SS));
  LUT6 #(
    .INIT(64'h1DFF00001DFFFFFF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(B_V_data_1_payload_A),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_B),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg),
        .I5(ap_done_cache),
        .O(\B_V_data_1_payload_A_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8A80FFFF8A800000)) 
    ap_done_cache_i_1
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg),
        .I5(ap_done_cache),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFAAAAAAAA)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_i_1
       (.I0(SR),
        .I1(B_V_data_1_payload_A),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_B),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg),
        .O(\B_V_data_1_payload_A_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_mix_0_0_regslice_both" *) 
module design_1_v_mix_0_0_regslice_both__parameterized2
   (\B_V_data_1_state_reg[1]_0 ,
    s_axis_video1_TVALID_int_regslice,
    \B_V_data_1_payload_B_reg[31]_0 ,
    \B_V_data_1_payload_B_reg[31]_1 ,
    SS,
    ap_clk,
    \axi_data_V_fu_98_reg[0] ,
    \axi_data_V_fu_98_reg[31] ,
    \axi_data_V_2_fu_118_reg[0] ,
    \axi_data_V_2_fu_118_reg[31] ,
    ap_rst_n,
    s_axis_video1_TREADY_int_regslice,
    s_axis_video1_TVALID,
    s_axis_video1_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output s_axis_video1_TVALID_int_regslice;
  output [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  output [31:0]\B_V_data_1_payload_B_reg[31]_1 ;
  input [0:0]SS;
  input ap_clk;
  input \axi_data_V_fu_98_reg[0] ;
  input [31:0]\axi_data_V_fu_98_reg[31] ;
  input \axi_data_V_2_fu_118_reg[0] ;
  input [31:0]\axi_data_V_2_fu_118_reg[31] ;
  input ap_rst_n;
  input s_axis_video1_TREADY_int_regslice;
  input s_axis_video1_TVALID;
  input [31:0]s_axis_video1_TDATA;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[31]_i_1_n_8 ;
  wire \B_V_data_1_payload_A_reg_n_8_[0] ;
  wire \B_V_data_1_payload_A_reg_n_8_[10] ;
  wire \B_V_data_1_payload_A_reg_n_8_[11] ;
  wire \B_V_data_1_payload_A_reg_n_8_[12] ;
  wire \B_V_data_1_payload_A_reg_n_8_[13] ;
  wire \B_V_data_1_payload_A_reg_n_8_[14] ;
  wire \B_V_data_1_payload_A_reg_n_8_[15] ;
  wire \B_V_data_1_payload_A_reg_n_8_[16] ;
  wire \B_V_data_1_payload_A_reg_n_8_[17] ;
  wire \B_V_data_1_payload_A_reg_n_8_[18] ;
  wire \B_V_data_1_payload_A_reg_n_8_[19] ;
  wire \B_V_data_1_payload_A_reg_n_8_[1] ;
  wire \B_V_data_1_payload_A_reg_n_8_[20] ;
  wire \B_V_data_1_payload_A_reg_n_8_[21] ;
  wire \B_V_data_1_payload_A_reg_n_8_[22] ;
  wire \B_V_data_1_payload_A_reg_n_8_[23] ;
  wire \B_V_data_1_payload_A_reg_n_8_[24] ;
  wire \B_V_data_1_payload_A_reg_n_8_[25] ;
  wire \B_V_data_1_payload_A_reg_n_8_[26] ;
  wire \B_V_data_1_payload_A_reg_n_8_[27] ;
  wire \B_V_data_1_payload_A_reg_n_8_[28] ;
  wire \B_V_data_1_payload_A_reg_n_8_[29] ;
  wire \B_V_data_1_payload_A_reg_n_8_[2] ;
  wire \B_V_data_1_payload_A_reg_n_8_[30] ;
  wire \B_V_data_1_payload_A_reg_n_8_[31] ;
  wire \B_V_data_1_payload_A_reg_n_8_[3] ;
  wire \B_V_data_1_payload_A_reg_n_8_[4] ;
  wire \B_V_data_1_payload_A_reg_n_8_[5] ;
  wire \B_V_data_1_payload_A_reg_n_8_[6] ;
  wire \B_V_data_1_payload_A_reg_n_8_[7] ;
  wire \B_V_data_1_payload_A_reg_n_8_[8] ;
  wire \B_V_data_1_payload_A_reg_n_8_[9] ;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_1 ;
  wire \B_V_data_1_payload_B_reg_n_8_[0] ;
  wire \B_V_data_1_payload_B_reg_n_8_[10] ;
  wire \B_V_data_1_payload_B_reg_n_8_[11] ;
  wire \B_V_data_1_payload_B_reg_n_8_[12] ;
  wire \B_V_data_1_payload_B_reg_n_8_[13] ;
  wire \B_V_data_1_payload_B_reg_n_8_[14] ;
  wire \B_V_data_1_payload_B_reg_n_8_[15] ;
  wire \B_V_data_1_payload_B_reg_n_8_[16] ;
  wire \B_V_data_1_payload_B_reg_n_8_[17] ;
  wire \B_V_data_1_payload_B_reg_n_8_[18] ;
  wire \B_V_data_1_payload_B_reg_n_8_[19] ;
  wire \B_V_data_1_payload_B_reg_n_8_[1] ;
  wire \B_V_data_1_payload_B_reg_n_8_[20] ;
  wire \B_V_data_1_payload_B_reg_n_8_[21] ;
  wire \B_V_data_1_payload_B_reg_n_8_[22] ;
  wire \B_V_data_1_payload_B_reg_n_8_[23] ;
  wire \B_V_data_1_payload_B_reg_n_8_[24] ;
  wire \B_V_data_1_payload_B_reg_n_8_[25] ;
  wire \B_V_data_1_payload_B_reg_n_8_[26] ;
  wire \B_V_data_1_payload_B_reg_n_8_[27] ;
  wire \B_V_data_1_payload_B_reg_n_8_[28] ;
  wire \B_V_data_1_payload_B_reg_n_8_[29] ;
  wire \B_V_data_1_payload_B_reg_n_8_[2] ;
  wire \B_V_data_1_payload_B_reg_n_8_[30] ;
  wire \B_V_data_1_payload_B_reg_n_8_[31] ;
  wire \B_V_data_1_payload_B_reg_n_8_[3] ;
  wire \B_V_data_1_payload_B_reg_n_8_[4] ;
  wire \B_V_data_1_payload_B_reg_n_8_[5] ;
  wire \B_V_data_1_payload_B_reg_n_8_[6] ;
  wire \B_V_data_1_payload_B_reg_n_8_[7] ;
  wire \B_V_data_1_payload_B_reg_n_8_[8] ;
  wire \B_V_data_1_payload_B_reg_n_8_[9] ;
  wire B_V_data_1_sel_rd_i_1__4_n_8;
  wire B_V_data_1_sel_rd_reg_n_8;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__5_n_8;
  wire \B_V_data_1_state[0]_i_1__2_n_8 ;
  wire \B_V_data_1_state[1]_i_1__2_n_8 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \axi_data_V_2_fu_118_reg[0] ;
  wire [31:0]\axi_data_V_2_fu_118_reg[31] ;
  wire \axi_data_V_fu_98_reg[0] ;
  wire [31:0]\axi_data_V_fu_98_reg[31] ;
  wire [31:0]s_axis_video1_TDATA;
  wire s_axis_video1_TREADY_int_regslice;
  wire s_axis_video1_TVALID;
  wire s_axis_video1_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(s_axis_video1_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1_n_8 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_8 ),
        .D(s_axis_video1_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_8_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(s_axis_video1_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video1_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_8_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(s_axis_video1_TREADY_int_regslice),
        .I1(s_axis_video1_TVALID_int_regslice),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .O(B_V_data_1_sel_rd_i_1__4_n_8));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_8),
        .Q(B_V_data_1_sel_rd_reg_n_8),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__5
       (.I0(s_axis_video1_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__5_n_8));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__5_n_8),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(s_axis_video1_TREADY_int_regslice),
        .I2(s_axis_video1_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(s_axis_video1_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(s_axis_video1_TREADY_int_regslice),
        .I1(s_axis_video1_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(s_axis_video1_TVALID),
        .O(\B_V_data_1_state[1]_i_1__2_n_8 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_8 ),
        .Q(s_axis_video1_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_8 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [0]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[10] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [10]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [10]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [11]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [11]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[12] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [12]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [12]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[13] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [13]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [13]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [14]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [14]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[15] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [15]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [15]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[16] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [16]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [16]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[17] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [17]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [17]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[18] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [18]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [18]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[19] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [19]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [19]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [1]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[20] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [20]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [20]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[21] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [21]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [21]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[22] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [22]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [22]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[23] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [23]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [23]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[24] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [24]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [24]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[25] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [25]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [25]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[26] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [26]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [26]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[27] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [27]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [27]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[28] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [28]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [28]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[29] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [29]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [29]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [2]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[30] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [30]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [30]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[31]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[31] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [31]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [31]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [3]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [4]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [4]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [5]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [5]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [6]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [6]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [7]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [7]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [8]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [8]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_2_fu_118[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[9] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_2_fu_118_reg[0] ),
        .I4(\axi_data_V_2_fu_118_reg[31] [9]),
        .O(\B_V_data_1_payload_B_reg[31]_1 [9]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [0]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[10] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [10]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [10]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [11]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[12] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [12]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [12]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[13] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [13]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [13]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [14]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [14]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[15] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [15]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[16] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [16]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [16]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[17] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [17]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [17]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[18] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [18]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [18]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[19] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [19]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [1]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[20] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [20]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [20]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[21] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [21]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [21]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[22] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [22]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [22]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[23] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [23]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [23]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[24] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [24]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [24]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[25] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [25]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[26] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [26]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [26]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[27] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [27]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [27]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[28] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [28]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [28]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[29] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [29]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [29]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [2]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[30] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [30]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [30]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[31]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[31] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [31]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [31]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [3]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [4]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [4]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [5]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [6]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [6]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [7]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [8]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [8]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_fu_98[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_8_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_8_[9] ),
        .I2(B_V_data_1_sel_rd_reg_n_8),
        .I3(\axi_data_V_fu_98_reg[0] ),
        .I4(\axi_data_V_fu_98_reg[31] [9]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [9]));
endmodule

module design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0
   (start_for_MultiPixStream2AXIvideo_U0_full_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_clk,
    CO,
    Q,
    start_once_reg,
    v_mix_422_to_420_false_U0_ap_start,
    ap_rst_n,
    mOutPtr110_out,
    MultiPixStream2AXIvideo_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 );
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output MultiPixStream2AXIvideo_U0_ap_start;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input start_once_reg;
  input v_mix_422_to_420_false_U0_ap_start;
  input ap_rst_n;
  input mOutPtr110_out;
  input MultiPixStream2AXIvideo_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]CO;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__64_n_8;
  wire internal_full_n_i_1__64_n_8;
  wire internal_full_n_i_2__54_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire v_mix_422_to_420_false_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__64
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(internal_full_n_i_2__54_n_8),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__64_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__64_n_8),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__64
       (.I0(internal_full_n_i_2__54_n_8),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__64_n_8));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    internal_full_n_i_2__54
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_once_reg),
        .I5(v_mix_422_to_420_false_U0_ap_start),
        .O(internal_full_n_i_2__54_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__64_n_8),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(MultiPixStream2AXIvideo_U0_ap_ready),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(v_mix_422_to_420_false_U0_ap_start),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(CO),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

module design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0
   (start_for_v_mix_420_to_422_false_1_U0_full_n,
    v_mix_420_to_422_false_1_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    start_once_reg,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_2 );
  output start_for_v_mix_420_to_422_false_1_U0_full_n;
  output v_mix_420_to_422_false_1_U0_ap_start;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input start_once_reg;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_2 ;

  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__54_n_8;
  wire internal_full_n_i_1__54_n_8;
  wire internal_full_n_i_2__24_n_8;
  wire internal_full_n_i_3__38_n_8;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire start_for_v_mix_420_to_422_false_1_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_1_U0_ap_start;

  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1__54
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(v_mix_420_to_422_false_1_U0_ap_start),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__54_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__54_n_8),
        .Q(v_mix_420_to_422_false_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__54
       (.I0(internal_full_n_i_2__24_n_8),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(start_for_v_mix_420_to_422_false_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__38_n_8),
        .O(internal_full_n_i_1__54_n_8));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    internal_full_n_i_2__24
       (.I0(v_mix_420_to_422_false_1_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_v_mix_420_to_422_false_1_U0_full_n),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__24_n_8));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h00008AAA)) 
    internal_full_n_i_3__38
       (.I0(v_mix_420_to_422_false_1_U0_ap_start),
        .I1(start_once_reg),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(start_for_v_mix_420_to_422_false_1_U0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_3__38_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__54_n_8),
        .Q(start_for_v_mix_420_to_422_false_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDD2DDD2222D222)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_420_to_422_false_1_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_v_mix_420_to_422_false_1_U0_full_n),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hDBDD2422)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(v_mix_420_to_422_false_1_U0_ap_start),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[0]_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[0]_2 ));
endmodule

module design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0
   (start_for_v_mix_420_to_422_false_U0_full_n,
    v_mix_420_to_422_false_U0_ap_start,
    ap_clk,
    internal_empty_n_reg_0,
    start_once_reg,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_0 );
  output start_for_v_mix_420_to_422_false_U0_full_n;
  output v_mix_420_to_422_false_U0_ap_start;
  input ap_clk;
  input internal_empty_n_reg_0;
  input start_once_reg;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[1]_0 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  wire internal_empty_n_i_1__46_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__46_n_8;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr[1]_i_2__28_n_8 ;
  wire \mOutPtr[1]_i_3__12_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire start_for_v_mix_420_to_422_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__46
       (.I0(v_mix_420_to_422_false_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__12_n_8 ),
        .I2(ap_rst_n),
        .I3(\mOutPtr[1]_i_2__28_n_8 ),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__46_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__46_n_8),
        .Q(v_mix_420_to_422_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__46
       (.I0(\mOutPtr[1]_i_3__12_n_8 ),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(start_for_v_mix_420_to_422_false_U0_full_n),
        .I4(ap_rst_n),
        .I5(\mOutPtr[1]_i_2__28_n_8 ),
        .O(internal_full_n_i_1__46_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__46_n_8),
        .Q(start_for_v_mix_420_to_422_false_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5DFFA200A2005DFF)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_420_to_422_false_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(CO),
        .I3(Q),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\mOutPtr[1]_i_2__28_n_8 ),
        .I2(\mOutPtr[1]_i_3__12_n_8 ),
        .I3(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h00000000AAA2AAAA)) 
    \mOutPtr[1]_i_2__28 
       (.I0(v_mix_420_to_422_false_U0_ap_start),
        .I1(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I3(start_once_reg),
        .I4(start_for_v_mix_420_to_422_false_U0_full_n),
        .I5(internal_empty_n_reg_0),
        .O(\mOutPtr[1]_i_2__28_n_8 ));
  LUT6 #(
    .INIT(64'h000000D000000000)) 
    \mOutPtr[1]_i_3__12 
       (.I0(v_mix_420_to_422_false_U0_ap_start),
        .I1(internal_empty_n_reg_0),
        .I2(start_for_v_mix_420_to_422_false_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .O(\mOutPtr[1]_i_3__12_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

module design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0
   (start_for_v_mix_422_to_420_false_U0_full_n,
    v_mix_422_to_420_false_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    CO,
    Q,
    start_once_reg,
    v_mix_444_to_422_false_U0_ap_start,
    ap_rst_n,
    start_once_reg_0,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 );
  output start_for_v_mix_422_to_420_false_U0_full_n;
  output v_mix_422_to_420_false_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input start_once_reg;
  input v_mix_444_to_422_false_U0_ap_start;
  input ap_rst_n;
  input start_once_reg_0;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__63_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__63_n_8;
  wire internal_full_n_i_2__50_n_8;
  wire internal_full_n_i_3__41_n_8;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_v_mix_422_to_420_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire v_mix_422_to_420_false_U0_ap_start;
  wire v_mix_444_to_422_false_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__63
       (.I0(v_mix_422_to_420_false_U0_ap_start),
        .I1(internal_full_n_i_2__50_n_8),
        .I2(ap_rst_n),
        .I3(internal_full_n_i_3__41_n_8),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__63_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__63_n_8),
        .Q(v_mix_422_to_420_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__63
       (.I0(internal_full_n_i_2__50_n_8),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(start_for_v_mix_422_to_420_false_U0_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__41_n_8),
        .O(internal_full_n_i_1__63_n_8));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    internal_full_n_i_2__50
       (.I0(v_mix_422_to_420_false_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(start_for_v_mix_422_to_420_false_U0_full_n),
        .I4(start_once_reg),
        .I5(v_mix_444_to_422_false_U0_ap_start),
        .O(internal_full_n_i_2__50_n_8));
  LUT6 #(
    .INIT(64'hA2AA000000000000)) 
    internal_full_n_i_3__41
       (.I0(v_mix_422_to_420_false_U0_ap_start),
        .I1(v_mix_444_to_422_false_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_v_mix_422_to_420_false_U0_full_n),
        .I4(Q),
        .I5(CO),
        .O(internal_full_n_i_3__41_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__63_n_8),
        .Q(start_for_v_mix_422_to_420_false_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDD2DDDDD22D22222)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_422_to_420_false_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_v_mix_422_to_420_false_U0_full_n),
        .I3(start_once_reg),
        .I4(v_mix_444_to_422_false_U0_ap_start),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(CO),
        .I4(v_mix_422_to_420_false_U0_ap_start),
        .I5(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__27 
       (.I0(v_mix_422_to_420_false_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[1]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[1]_1 ));
endmodule

module design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0
   (start_for_v_mix_422_to_444_false_2_U0_full_n,
    v_mix_422_to_444_false_2_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    v_mix_420_to_422_false_1_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[0]_1 );
  output start_for_v_mix_422_to_444_false_2_U0_full_n;
  output v_mix_422_to_444_false_2_U0_ap_start;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input v_mix_420_to_422_false_1_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[0]_1 ;

  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__56_n_8;
  wire internal_full_n_i_1__56_n_8;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr[1]_i_2__30_n_8 ;
  wire \mOutPtr[1]_i_3__17_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire start_for_v_mix_422_to_444_false_2_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_1_U0_ap_start;
  wire v_mix_422_to_444_false_2_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__56
       (.I0(v_mix_422_to_444_false_2_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__17_n_8 ),
        .I2(ap_rst_n),
        .I3(\mOutPtr[1]_i_2__30_n_8 ),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__56_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__56_n_8),
        .Q(v_mix_422_to_444_false_2_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__56
       (.I0(\mOutPtr[1]_i_3__17_n_8 ),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(start_for_v_mix_422_to_444_false_2_U0_full_n),
        .I4(ap_rst_n),
        .I5(\mOutPtr[1]_i_2__30_n_8 ),
        .O(internal_full_n_i_1__56_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__56_n_8),
        .Q(start_for_v_mix_422_to_444_false_2_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDD2DDDDD22D22222)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_422_to_444_false_2_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_v_mix_422_to_444_false_2_U0_full_n),
        .I3(start_once_reg),
        .I4(v_mix_420_to_422_false_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\mOutPtr[1]_i_2__30_n_8 ),
        .I2(\mOutPtr[1]_i_3__17_n_8 ),
        .I3(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h0000A2AA)) 
    \mOutPtr[1]_i_2__30 
       (.I0(v_mix_422_to_444_false_2_U0_ap_start),
        .I1(v_mix_420_to_422_false_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_v_mix_422_to_444_false_2_U0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[1]_i_2__30_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h00D00000)) 
    \mOutPtr[1]_i_3__17 
       (.I0(v_mix_422_to_444_false_2_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_v_mix_422_to_444_false_2_U0_full_n),
        .I3(start_once_reg),
        .I4(v_mix_420_to_422_false_1_U0_ap_start),
        .O(\mOutPtr[1]_i_3__17_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

module design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0
   (start_for_v_mix_422_to_444_false_U0_full_n,
    v_mix_422_to_444_false_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    v_mix_420_to_422_false_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[0]_1 );
  output start_for_v_mix_422_to_444_false_U0_full_n;
  output v_mix_422_to_444_false_U0_ap_start;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input v_mix_420_to_422_false_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[0]_1 ;

  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__48_n_8;
  wire internal_full_n_i_1__48_n_8;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr[1]_i_2__29_n_8 ;
  wire \mOutPtr[1]_i_3__13_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire start_for_v_mix_422_to_444_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_420_to_422_false_U0_ap_start;
  wire v_mix_422_to_444_false_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__48
       (.I0(v_mix_422_to_444_false_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__13_n_8 ),
        .I2(ap_rst_n),
        .I3(\mOutPtr[1]_i_2__29_n_8 ),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__48_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__48_n_8),
        .Q(v_mix_422_to_444_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__48
       (.I0(\mOutPtr[1]_i_3__13_n_8 ),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(start_for_v_mix_422_to_444_false_U0_full_n),
        .I4(ap_rst_n),
        .I5(\mOutPtr[1]_i_2__29_n_8 ),
        .O(internal_full_n_i_1__48_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__48_n_8),
        .Q(start_for_v_mix_422_to_444_false_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDD2DDDDD22D22222)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_422_to_444_false_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_v_mix_422_to_444_false_U0_full_n),
        .I3(start_once_reg),
        .I4(v_mix_420_to_422_false_U0_ap_start),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\mOutPtr[1]_i_2__29_n_8 ),
        .I2(\mOutPtr[1]_i_3__13_n_8 ),
        .I3(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h0000A2AA)) 
    \mOutPtr[1]_i_2__29 
       (.I0(v_mix_422_to_444_false_U0_ap_start),
        .I1(v_mix_420_to_422_false_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_v_mix_422_to_444_false_U0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[1]_i_2__29_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h00D00000)) 
    \mOutPtr[1]_i_3__13 
       (.I0(v_mix_422_to_444_false_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_v_mix_422_to_444_false_U0_full_n),
        .I3(start_once_reg),
        .I4(v_mix_420_to_422_false_U0_ap_start),
        .O(\mOutPtr[1]_i_3__13_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

module design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0
   (start_for_v_mix_444_to_422_false_U0_full_n,
    v_mix_444_to_422_false_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    CO,
    Q,
    start_once_reg,
    v_mix_rgb2yuv_false_U0_ap_start,
    ap_rst_n,
    start_once_reg_0,
    start_for_v_mix_422_to_420_false_U0_full_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_1 );
  output start_for_v_mix_444_to_422_false_U0_full_n;
  output v_mix_444_to_422_false_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input start_once_reg;
  input v_mix_rgb2yuv_false_U0_ap_start;
  input ap_rst_n;
  input start_once_reg_0;
  input start_for_v_mix_422_to_420_false_U0_full_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_1 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__62_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__62_n_8;
  wire internal_full_n_i_2__46_n_8;
  wire internal_full_n_i_3__40_n_8;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire start_for_v_mix_422_to_420_false_U0_full_n;
  wire start_for_v_mix_444_to_422_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire v_mix_444_to_422_false_U0_ap_start;
  wire v_mix_rgb2yuv_false_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__62
       (.I0(v_mix_444_to_422_false_U0_ap_start),
        .I1(internal_full_n_i_2__46_n_8),
        .I2(ap_rst_n),
        .I3(internal_full_n_i_3__40_n_8),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__62_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__62_n_8),
        .Q(v_mix_444_to_422_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__62
       (.I0(internal_full_n_i_2__46_n_8),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(start_for_v_mix_444_to_422_false_U0_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__40_n_8),
        .O(internal_full_n_i_1__62_n_8));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    internal_full_n_i_2__46
       (.I0(v_mix_444_to_422_false_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(start_for_v_mix_444_to_422_false_U0_full_n),
        .I4(start_once_reg),
        .I5(v_mix_rgb2yuv_false_U0_ap_start),
        .O(internal_full_n_i_2__46_n_8));
  LUT6 #(
    .INIT(64'hA2AA000000000000)) 
    internal_full_n_i_3__40
       (.I0(v_mix_444_to_422_false_U0_ap_start),
        .I1(v_mix_rgb2yuv_false_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_v_mix_444_to_422_false_U0_full_n),
        .I4(Q),
        .I5(CO),
        .O(internal_full_n_i_3__40_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__62_n_8),
        .Q(start_for_v_mix_444_to_422_false_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDD2DDDDD22D22222)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_444_to_422_false_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_v_mix_444_to_422_false_U0_full_n),
        .I3(start_once_reg),
        .I4(v_mix_rgb2yuv_false_U0_ap_start),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(CO),
        .I4(v_mix_444_to_422_false_U0_ap_start),
        .I5(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__26 
       (.I0(v_mix_444_to_422_false_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(start_for_v_mix_422_to_420_false_U0_full_n),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

module design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0
   (start_for_v_mix_core_alpha_true_true_U0_full_n,
    v_mix_core_alpha_true_true_U0_ap_start,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    entry_proc_U0_ap_ready,
    grp_VMixHlsDataFlowFunction_fu_398_ap_ready,
    \ap_CS_fsm_reg[3] ,
    ap_clk,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_0,
    ap_rst_n,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg_0,
    v_mix_core_alpha_true_true_U0_ap_ready,
    start_once_reg,
    ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready,
    AXIvideoAlpha2MultiPixStream_U0_ap_ready,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_1,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_2,
    internal_empty_n_reg_0,
    CO,
    Q,
    \mOutPtr_reg[3]_0 );
  output start_for_v_mix_core_alpha_true_true_U0_full_n;
  output v_mix_core_alpha_true_true_U0_ap_start;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output entry_proc_U0_ap_ready;
  output grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  output \ap_CS_fsm_reg[3] ;
  input ap_clk;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  input ap_rst_n;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  input [1:0]grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg_0;
  input v_mix_core_alpha_true_true_U0_ap_ready;
  input start_once_reg;
  input ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  input AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg_1;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg_2;
  input internal_empty_n_reg_0;
  input [0:0]CO;
  input [0:0]Q;
  input \mOutPtr_reg[3]_0 ;

  wire AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  wire [0:0]CO;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_1;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_2;
  wire entry_proc_U0_ap_ready;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_ready;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  wire [1:0]grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg_0;
  wire internal_empty_n;
  wire internal_empty_n_i_1__44_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__44_n_8;
  wire internal_full_n_i_2__12_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__44_n_8 ;
  wire \mOutPtr[1]_i_1__42_n_8 ;
  wire \mOutPtr[2]_i_1__11_n_8 ;
  wire \mOutPtr[3]_i_1__11_n_8 ;
  wire \mOutPtr[3]_i_2__9_n_8 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire start_for_v_mix_core_alpha_true_true_U0_full_n;
  wire start_once_reg;
  wire v_mix_core_alpha_true_true_U0_ap_ready;
  wire v_mix_core_alpha_true_true_U0_ap_start;

  LUT5 #(
    .INIT(32'h00002220)) 
    \SRL_SIG_reg[6][0]_srl7_i_5 
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I2(start_for_v_mix_core_alpha_true_true_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready_reg_2),
        .O(entry_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'hEEE00000EEE0EEE0)) 
    ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_i_3
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I1(entry_proc_U0_ap_ready),
        .I2(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .I3(AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .I4(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(ap_sync_reg_entry_proc_U0_ap_ready_reg_1),
        .O(grp_VMixHlsDataFlowFunction_fu_398_ap_ready));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I1(entry_proc_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .I4(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'hF0FFF0F2)) 
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_i_1
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg[1]),
        .I1(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg_0),
        .I2(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg[0]),
        .I3(grp_VMixHlsDataFlowFunction_fu_398_ap_ready),
        .I4(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h22A2A2A2A2A2A2A2)) 
    internal_empty_n_i_1__44
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(v_mix_core_alpha_true_true_U0_ap_start),
        .I3(CO),
        .I4(Q),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__44_n_8));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_3__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__44_n_8),
        .Q(v_mix_core_alpha_true_true_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__44
       (.I0(internal_full_n_i_2__12_n_8),
        .I1(internal_full_n),
        .I2(start_for_v_mix_core_alpha_true_true_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__44_n_8));
  LUT6 #(
    .INIT(64'h0000007000000000)) 
    internal_full_n_i_2__12
       (.I0(v_mix_core_alpha_true_true_U0_ap_start),
        .I1(v_mix_core_alpha_true_true_U0_ap_ready),
        .I2(start_for_v_mix_core_alpha_true_true_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I5(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .O(internal_full_n_i_2__12_n_8));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_3__29
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__44_n_8),
        .Q(start_for_v_mix_core_alpha_true_true_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__44 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__44_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__42 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__42_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__11_n_8 ));
  LUT6 #(
    .INIT(64'hFDFF020002000200)) 
    \mOutPtr[3]_i_1__11 
       (.I0(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I2(start_once_reg),
        .I3(start_for_v_mix_core_alpha_true_true_U0_full_n),
        .I4(v_mix_core_alpha_true_true_U0_ap_ready),
        .I5(v_mix_core_alpha_true_true_U0_ap_start),
        .O(\mOutPtr[3]_i_1__11_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__9 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__9_n_8 ));
  LUT6 #(
    .INIT(64'h8888880888888888)) 
    \mOutPtr[3]_i_4 
       (.I0(v_mix_core_alpha_true_true_U0_ap_ready),
        .I1(v_mix_core_alpha_true_true_U0_ap_start),
        .I2(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I4(start_once_reg),
        .I5(start_for_v_mix_core_alpha_true_true_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_8 ),
        .D(\mOutPtr[0]_i_1__44_n_8 ),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_8 ),
        .D(\mOutPtr[1]_i_1__42_n_8 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_8 ),
        .D(\mOutPtr[2]_i_1__11_n_8 ),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[3]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__11_n_8 ),
        .D(\mOutPtr[3]_i_2__9_n_8 ),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[3]_0 ));
endmodule

module design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0
   (start_for_v_mix_rgb2yuv_false_U0_full_n,
    v_mix_rgb2yuv_false_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    CO,
    Q,
    v_mix_core_alpha_true_true_U0_ap_start,
    start_once_reg,
    ap_rst_n,
    start_once_reg_0,
    start_for_v_mix_444_to_422_false_U0_full_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 );
  output start_for_v_mix_rgb2yuv_false_U0_full_n;
  output v_mix_rgb2yuv_false_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input v_mix_core_alpha_true_true_U0_ap_start;
  input start_once_reg;
  input ap_rst_n;
  input start_once_reg_0;
  input start_for_v_mix_444_to_422_false_U0_full_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__61_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__61_n_8;
  wire internal_full_n_i_2__41_n_8;
  wire internal_full_n_i_3__39_n_8;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire start_for_v_mix_444_to_422_false_U0_full_n;
  wire start_for_v_mix_rgb2yuv_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire v_mix_core_alpha_true_true_U0_ap_start;
  wire v_mix_rgb2yuv_false_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__61
       (.I0(v_mix_rgb2yuv_false_U0_ap_start),
        .I1(internal_full_n_i_2__41_n_8),
        .I2(ap_rst_n),
        .I3(internal_full_n_i_3__39_n_8),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__61_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__61_n_8),
        .Q(v_mix_rgb2yuv_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__61
       (.I0(internal_full_n_i_2__41_n_8),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__39_n_8),
        .O(internal_full_n_i_1__61_n_8));
  LUT6 #(
    .INIT(64'h000000007F000000)) 
    internal_full_n_i_2__41
       (.I0(v_mix_rgb2yuv_false_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .I4(v_mix_core_alpha_true_true_U0_ap_start),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__41_n_8));
  LUT6 #(
    .INIT(64'h8AAA000000000000)) 
    internal_full_n_i_3__39
       (.I0(v_mix_rgb2yuv_false_U0_ap_start),
        .I1(start_once_reg),
        .I2(v_mix_core_alpha_true_true_U0_ap_start),
        .I3(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .I4(Q),
        .I5(CO),
        .O(internal_full_n_i_3__39_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__61_n_8),
        .Q(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDD2DDD2222D222)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_rgb2yuv_false_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .I3(v_mix_core_alpha_true_true_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(CO),
        .I4(v_mix_rgb2yuv_false_U0_ap_start),
        .I5(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__25 
       (.I0(v_mix_rgb2yuv_false_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(start_for_v_mix_444_to_422_false_U0_full_n),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[1]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[1]_1 ));
endmodule

module design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0
   (start_for_v_mix_upsample_alpha_false_U0_full_n,
    v_mix_upsample_alpha_false_U0_ap_start,
    internal_full_n_reg_0,
    ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_reg,
    internal_empty_n_reg_0,
    internal_full_n_reg_1,
    internal_empty_n_reg_1,
    internal_full_n_reg_2,
    internal_empty_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    mOutPtr110_out,
    mOutPtr110_out_0,
    internal_full_n_reg_5,
    mOutPtr110_out_1,
    internal_full_n_reg_6,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    HwReg_layerWidth_1_c53_full_n,
    Q,
    HwReg_layerHeight_1_c62_full_n,
    ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready,
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg,
    start_for_v_mix_420_to_422_false_1_U0_full_n,
    start_once_reg,
    HwReg_layerWidth_1_c53_empty_n,
    \mOutPtr_reg[0]_0 ,
    p_read1_c_empty_n,
    HwReg_layerHeight_1_c58_empty_n,
    p_read1_c52_full_n,
    p_read1_c_full_n,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    mOutPtr110_out_2,
    HwReg_layerWidth_1_c57_full_n,
    HwReg_layerHeight_1_c58_full_n,
    \mOutPtr_reg[0]_1 ,
    CO,
    \mOutPtr_reg[0]_2 ,
    \mOutPtr_reg[1]_1 );
  output start_for_v_mix_upsample_alpha_false_U0_full_n;
  output v_mix_upsample_alpha_false_U0_ap_start;
  output [0:0]internal_full_n_reg_0;
  output ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_reg;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_1;
  output internal_empty_n_reg_1;
  output internal_full_n_reg_2;
  output internal_empty_n_reg_2;
  output internal_full_n_reg_3;
  output internal_full_n_reg_4;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output internal_full_n_reg_5;
  output mOutPtr110_out_1;
  output internal_full_n_reg_6;
  input ap_clk;
  input \ap_CS_fsm_reg[1] ;
  input HwReg_layerWidth_1_c53_full_n;
  input [0:0]Q;
  input HwReg_layerHeight_1_c62_full_n;
  input ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  input grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  input start_for_v_mix_420_to_422_false_1_U0_full_n;
  input start_once_reg;
  input HwReg_layerWidth_1_c53_empty_n;
  input [1:0]\mOutPtr_reg[0]_0 ;
  input p_read1_c_empty_n;
  input HwReg_layerHeight_1_c58_empty_n;
  input p_read1_c52_full_n;
  input p_read1_c_full_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input mOutPtr110_out_2;
  input HwReg_layerWidth_1_c57_full_n;
  input HwReg_layerHeight_1_c58_full_n;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]CO;
  input \mOutPtr_reg[0]_2 ;
  input \mOutPtr_reg[1]_1 ;

  wire [0:0]CO;
  wire HwReg_layerHeight_1_c58_empty_n;
  wire HwReg_layerHeight_1_c58_full_n;
  wire HwReg_layerHeight_1_c62_full_n;
  wire HwReg_layerWidth_1_c53_empty_n;
  wire HwReg_layerWidth_1_c53_full_n;
  wire HwReg_layerWidth_1_c57_full_n;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_reg;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  wire internal_empty_n_i_1__53_n_8;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__53_n_8;
  wire [0:0]internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire internal_full_n_reg_6;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_2;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire [1:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire p_read1_c52_full_n;
  wire p_read1_c_empty_n;
  wire p_read1_c_full_n;
  wire start_for_v_mix_420_to_422_false_1_U0_full_n;
  wire start_for_v_mix_upsample_alpha_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_upsample_alpha_false_U0_ap_start;

  LUT5 #(
    .INIT(32'h20000000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_reg),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(HwReg_layerWidth_1_c53_full_n),
        .I3(Q),
        .I4(HwReg_layerHeight_1_c62_full_n),
        .O(internal_full_n_reg_0));
  LUT5 #(
    .INIT(32'h44444000)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready),
        .I1(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .I2(start_for_v_mix_upsample_alpha_false_U0_full_n),
        .I3(start_for_v_mix_420_to_422_false_1_U0_full_n),
        .I4(start_once_reg),
        .O(ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__53
       (.I0(v_mix_upsample_alpha_false_U0_ap_start),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out_2),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__53_n_8));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__10
       (.I0(internal_full_n_reg_0),
        .I1(HwReg_layerWidth_1_c53_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__11
       (.I0(internal_full_n_reg_0),
        .I1(HwReg_layerWidth_1_c57_full_n),
        .O(internal_full_n_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__12
       (.I0(internal_full_n_reg_0),
        .I1(HwReg_layerHeight_1_c58_full_n),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__13
       (.I0(internal_full_n_reg_0),
        .I1(HwReg_layerHeight_1_c62_full_n),
        .O(internal_full_n_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__32
       (.I0(internal_full_n_reg_0),
        .I1(p_read1_c52_full_n),
        .O(internal_full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__33
       (.I0(internal_full_n_reg_0),
        .I1(p_read1_c_full_n),
        .O(internal_full_n_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__53_n_8),
        .Q(v_mix_upsample_alpha_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__53
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(start_for_v_mix_upsample_alpha_false_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out_2),
        .O(internal_full_n_i_1__53_n_8));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    internal_full_n_i_2__18
       (.I0(HwReg_layerWidth_1_c53_empty_n),
        .I1(\mOutPtr_reg[0]_0 [0]),
        .I2(p_read1_c_empty_n),
        .I3(v_mix_upsample_alpha_false_U0_ap_start),
        .I4(HwReg_layerHeight_1_c58_empty_n),
        .I5(internal_full_n_reg_1),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    internal_full_n_i_2__20
       (.I0(HwReg_layerHeight_1_c58_empty_n),
        .I1(\mOutPtr_reg[0]_0 [0]),
        .I2(HwReg_layerWidth_1_c53_empty_n),
        .I3(p_read1_c_empty_n),
        .I4(v_mix_upsample_alpha_false_U0_ap_start),
        .I5(internal_full_n_reg_2),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    internal_full_n_i_2__23
       (.I0(p_read1_c_empty_n),
        .I1(\mOutPtr_reg[0]_0 [0]),
        .I2(HwReg_layerWidth_1_c53_empty_n),
        .I3(v_mix_upsample_alpha_false_U0_ap_start),
        .I4(HwReg_layerHeight_1_c58_empty_n),
        .I5(internal_full_n_reg_3),
        .O(internal_empty_n_reg_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    internal_full_n_i_3__2
       (.I0(HwReg_layerHeight_1_c58_empty_n),
        .I1(v_mix_upsample_alpha_false_U0_ap_start),
        .I2(p_read1_c_empty_n),
        .I3(\mOutPtr_reg[0]_0 [0]),
        .I4(HwReg_layerWidth_1_c53_empty_n),
        .I5(internal_full_n_reg_1),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    internal_full_n_i_3__33
       (.I0(HwReg_layerHeight_1_c58_empty_n),
        .I1(v_mix_upsample_alpha_false_U0_ap_start),
        .I2(HwReg_layerWidth_1_c53_empty_n),
        .I3(\mOutPtr_reg[0]_0 [0]),
        .I4(p_read1_c_empty_n),
        .I5(internal_full_n_reg_3),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    internal_full_n_i_3__4
       (.I0(v_mix_upsample_alpha_false_U0_ap_start),
        .I1(p_read1_c_empty_n),
        .I2(HwReg_layerWidth_1_c53_empty_n),
        .I3(\mOutPtr_reg[0]_0 [0]),
        .I4(HwReg_layerHeight_1_c58_empty_n),
        .I5(internal_full_n_reg_2),
        .O(mOutPtr110_out_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__53_n_8),
        .Q(start_for_v_mix_upsample_alpha_false_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5DFFA200A2005DFF)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_upsample_alpha_false_U0_ap_start),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(CO),
        .I3(\mOutPtr_reg[0]_0 [1]),
        .I4(\mOutPtr_reg[0]_2 ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(mOutPtr110_out_2),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[1]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[1]_1 ));
endmodule

module design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0
   (start_for_v_mix_upsample_false_U0_full_n,
    v_mix_upsample_false_U0_ap_start,
    ap_clk,
    internal_empty_n_reg_0,
    Q,
    start_once_reg,
    v_mix_yuv2rgb_false_3_U0_ap_start,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    CO,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 );
  output start_for_v_mix_upsample_false_U0_full_n;
  output v_mix_upsample_false_U0_ap_start;
  input ap_clk;
  input internal_empty_n_reg_0;
  input [0:0]Q;
  input start_once_reg;
  input v_mix_yuv2rgb_false_3_U0_ap_start;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__60_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__60_n_8;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr[1]_i_3__19_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire start_for_v_mix_upsample_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_upsample_false_U0_ap_start;
  wire v_mix_yuv2rgb_false_3_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__60
       (.I0(v_mix_upsample_false_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__19_n_8 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__60_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__60_n_8),
        .Q(v_mix_upsample_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__60
       (.I0(\mOutPtr[1]_i_3__19_n_8 ),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(start_for_v_mix_upsample_false_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__60_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__60_n_8),
        .Q(start_for_v_mix_upsample_false_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5DFFA200A2005DFF)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_upsample_false_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(CO),
        .I3(Q),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__19_n_8 ),
        .I3(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    \mOutPtr[1]_i_3__19 
       (.I0(v_mix_upsample_false_U0_ap_start),
        .I1(internal_empty_n_reg_0),
        .I2(Q),
        .I3(start_for_v_mix_upsample_false_U0_full_n),
        .I4(start_once_reg),
        .I5(v_mix_yuv2rgb_false_3_U0_ap_start),
        .O(\mOutPtr[1]_i_3__19_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[0]_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[0]_2 ));
endmodule

module design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0
   (start_for_v_mix_yuv2rgb_false_3_U0_full_n,
    v_mix_yuv2rgb_false_3_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    v_mix_422_to_444_false_2_U0_ap_start,
    ap_rst_n,
    start_once_reg_0,
    start_for_v_mix_upsample_false_U0_full_n,
    \mOutPtr_reg[1]_0 );
  output start_for_v_mix_yuv2rgb_false_3_U0_full_n;
  output v_mix_yuv2rgb_false_3_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input v_mix_422_to_444_false_2_U0_ap_start;
  input ap_rst_n;
  input start_once_reg_0;
  input start_for_v_mix_upsample_false_U0_full_n;
  input \mOutPtr_reg[1]_0 ;

  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__58_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__58_n_8;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr[1]_i_2__31_n_8 ;
  wire \mOutPtr[1]_i_3__18_n_8 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire start_for_v_mix_upsample_false_U0_full_n;
  wire start_for_v_mix_yuv2rgb_false_3_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire v_mix_422_to_444_false_2_U0_ap_start;
  wire v_mix_yuv2rgb_false_3_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__58
       (.I0(v_mix_yuv2rgb_false_3_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__18_n_8 ),
        .I2(ap_rst_n),
        .I3(\mOutPtr[1]_i_2__31_n_8 ),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__58_n_8));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__58_n_8),
        .Q(v_mix_yuv2rgb_false_3_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__58
       (.I0(\mOutPtr[1]_i_3__18_n_8 ),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(start_for_v_mix_yuv2rgb_false_3_U0_full_n),
        .I4(ap_rst_n),
        .I5(\mOutPtr[1]_i_2__31_n_8 ),
        .O(internal_full_n_i_1__58_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__58_n_8),
        .Q(start_for_v_mix_yuv2rgb_false_3_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDD2DDDDD22D22222)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_yuv2rgb_false_3_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_v_mix_yuv2rgb_false_3_U0_full_n),
        .I3(start_once_reg),
        .I4(v_mix_422_to_444_false_2_U0_ap_start),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[0]_i_2__9 
       (.I0(v_mix_yuv2rgb_false_3_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(start_for_v_mix_upsample_false_U0_full_n),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(\mOutPtr[1]_i_2__31_n_8 ),
        .I2(\mOutPtr[1]_i_3__18_n_8 ),
        .I3(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h0000A2AA)) 
    \mOutPtr[1]_i_2__31 
       (.I0(v_mix_yuv2rgb_false_3_U0_ap_start),
        .I1(v_mix_422_to_444_false_2_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_v_mix_yuv2rgb_false_3_U0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[1]_i_2__31_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h00D00000)) 
    \mOutPtr[1]_i_3__18 
       (.I0(v_mix_yuv2rgb_false_3_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_v_mix_yuv2rgb_false_3_U0_full_n),
        .I3(start_once_reg),
        .I4(v_mix_422_to_444_false_2_U0_ap_start),
        .O(\mOutPtr[1]_i_3__18_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

module design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0
   (start_for_v_mix_yuv2rgb_false_U0_full_n,
    v_mix_yuv2rgb_false_U0_ap_start,
    mOutPtr110_out,
    ap_clk,
    v_mix_yuv2rgb_false_U0_ap_ready,
    start_once_reg,
    v_mix_422_to_444_false_U0_ap_start,
    Q,
    p_read_c_empty_n,
    internal_empty_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 );
  output start_for_v_mix_yuv2rgb_false_U0_full_n;
  output v_mix_yuv2rgb_false_U0_ap_start;
  output mOutPtr110_out;
  input ap_clk;
  input v_mix_yuv2rgb_false_U0_ap_ready;
  input start_once_reg;
  input v_mix_422_to_444_false_U0_ap_start;
  input [0:0]Q;
  input p_read_c_empty_n;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__50_n_8;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__50_n_8;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_1_n_8 ;
  wire \mOutPtr[1]_i_1_n_8 ;
  wire \mOutPtr[1]_i_3__14_n_8 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_8_[0] ;
  wire \mOutPtr_reg_n_8_[1] ;
  wire p_read_c_empty_n;
  wire start_for_v_mix_yuv2rgb_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_422_to_444_false_U0_ap_start;
  wire v_mix_yuv2rgb_false_U0_ap_ready;
  wire v_mix_yuv2rgb_false_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__50
       (.I0(v_mix_yuv2rgb_false_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__14_n_8 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out_0),
        .I4(\mOutPtr_reg_n_8_[1] ),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(internal_empty_n_i_1__50_n_8));
  LUT4 #(
    .INIT(16'h8000)) 
    internal_empty_n_i_3__3
       (.I0(v_mix_yuv2rgb_false_U0_ap_start),
        .I1(Q),
        .I2(p_read_c_empty_n),
        .I3(internal_empty_n_reg_0),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__50_n_8),
        .Q(v_mix_yuv2rgb_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__50
       (.I0(\mOutPtr[1]_i_3__14_n_8 ),
        .I1(\mOutPtr_reg_n_8_[1] ),
        .I2(\mOutPtr_reg_n_8_[0] ),
        .I3(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out_0),
        .O(internal_full_n_i_1__50_n_8));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__50_n_8),
        .Q(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(v_mix_yuv2rgb_false_U0_ap_start),
        .I1(v_mix_yuv2rgb_false_U0_ap_ready),
        .I2(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I3(start_once_reg),
        .I4(v_mix_422_to_444_false_U0_ap_start),
        .I5(\mOutPtr_reg_n_8_[0] ),
        .O(\mOutPtr[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_8_[0] ),
        .I1(mOutPtr110_out_0),
        .I2(\mOutPtr[1]_i_3__14_n_8 ),
        .I3(\mOutPtr_reg_n_8_[1] ),
        .O(\mOutPtr[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    \mOutPtr[1]_i_2__20 
       (.I0(v_mix_yuv2rgb_false_U0_ap_ready),
        .I1(v_mix_yuv2rgb_false_U0_ap_start),
        .I2(v_mix_422_to_444_false_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    \mOutPtr[1]_i_3__14 
       (.I0(v_mix_yuv2rgb_false_U0_ap_start),
        .I1(v_mix_yuv2rgb_false_U0_ap_ready),
        .I2(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I3(start_once_reg),
        .I4(v_mix_422_to_444_false_U0_ap_start),
        .O(\mOutPtr[1]_i_3__14_n_8 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[0] ),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_8 ),
        .Q(\mOutPtr_reg_n_8_[1] ),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "13" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "5'b00001" *) 
(* ap_ST_fsm_state2 = "5'b00010" *) (* ap_ST_fsm_state3 = "5'b00100" *) (* ap_ST_fsm_state4 = "5'b01000" *) 
(* ap_ST_fsm_state5 = "5'b10000" *) (* hls_module = "yes" *) 
module design_1_v_mix_0_0_v_mix
   (ap_clk,
    ap_rst_n,
    s_axis_video_TDATA,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    s_axis_video1_TDATA,
    s_axis_video1_TVALID,
    s_axis_video1_TREADY,
    s_axis_video1_TKEEP,
    s_axis_video1_TSTRB,
    s_axis_video1_TUSER,
    s_axis_video1_TLAST,
    s_axis_video1_TID,
    s_axis_video1_TDEST,
    layerAlpha_0,
    layerStartX_0,
    layerStartY_0,
    layerWidth_0,
    layerHeight_0,
    layerScaleFactor_0,
    layerVideoFormat_address0,
    layerVideoFormat_ce0,
    layerVideoFormat_we0,
    layerVideoFormat_d0,
    layerVideoFormat_q0,
    layerVideoFormat_address1,
    layerVideoFormat_ce1,
    layerVideoFormat_we1,
    layerVideoFormat_d1,
    layerVideoFormat_q1,
    layerStride_0,
    K11,
    K12,
    K13,
    K21,
    K22,
    K23,
    K31,
    K32,
    K33,
    ROffset,
    GOffset,
    BOffset,
    K11_2,
    K12_2,
    K13_2,
    K21_2,
    K22_2,
    K23_2,
    K31_2,
    K32_2,
    K33_2,
    YOffset,
    UOffset,
    VOffset,
    m_axis_video_TDATA,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [23:0]s_axis_video_TDATA;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  input [2:0]s_axis_video_TKEEP;
  input [2:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  input [31:0]s_axis_video1_TDATA;
  input s_axis_video1_TVALID;
  output s_axis_video1_TREADY;
  input [3:0]s_axis_video1_TKEEP;
  input [3:0]s_axis_video1_TSTRB;
  input [0:0]s_axis_video1_TUSER;
  input [0:0]s_axis_video1_TLAST;
  input [0:0]s_axis_video1_TID;
  input [0:0]s_axis_video1_TDEST;
  input [15:0]layerAlpha_0;
  input [15:0]layerStartX_0;
  input [15:0]layerStartY_0;
  input [15:0]layerWidth_0;
  input [15:0]layerHeight_0;
  input [7:0]layerScaleFactor_0;
  output [0:0]layerVideoFormat_address0;
  output layerVideoFormat_ce0;
  output layerVideoFormat_we0;
  output [7:0]layerVideoFormat_d0;
  input [7:0]layerVideoFormat_q0;
  output [0:0]layerVideoFormat_address1;
  output layerVideoFormat_ce1;
  output layerVideoFormat_we1;
  output [7:0]layerVideoFormat_d1;
  input [7:0]layerVideoFormat_q1;
  input [15:0]layerStride_0;
  input [31:0]K11;
  input [31:0]K12;
  input [31:0]K13;
  input [31:0]K21;
  input [31:0]K22;
  input [31:0]K23;
  input [31:0]K31;
  input [31:0]K32;
  input [31:0]K33;
  input [31:0]ROffset;
  input [31:0]GOffset;
  input [31:0]BOffset;
  input [31:0]K11_2;
  input [31:0]K12_2;
  input [31:0]K13_2;
  input [31:0]K21_2;
  input [31:0]K22_2;
  input [31:0]K23_2;
  input [31:0]K31_2;
  input [31:0]K32_2;
  input [31:0]K33_2;
  input [31:0]YOffset;
  input [31:0]UOffset;
  input [31:0]VOffset;
  output [23:0]m_axis_video_TDATA;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [12:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [12:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [23:0]\AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_152 ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232/eol_2_reg_110 ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg0 ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out ;
  wire [23:0]\AXIvideo2MultiPixStream_U0/p_1_in ;
  wire [31:0]\AXIvideoAlpha2MultiPixStream_U0/axi_data_2_lcssa_i_reg_202 ;
  wire [31:0]\AXIvideoAlpha2MultiPixStream_U0/axi_data_V_2_fu_118 ;
  wire \AXIvideoAlpha2MultiPixStream_U0/axi_last_V_2_reg_192 ;
  wire \AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235/ap_done_reg1 ;
  wire \AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg ;
  wire \AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg0 ;
  wire \AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out ;
  wire [31:0]\AXIvideoAlpha2MultiPixStream_U0/p_0_in ;
  wire [31:0]\AXIvideoAlpha2MultiPixStream_U0/p_1_in ;
  wire B_V_data_1_payload_A;
  wire B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire CTRL_s_axi_U_n_11;
  wire CTRL_s_axi_U_n_9;
  wire [7:0]HwReg_background_U_G_reg_760;
  wire [7:0]HwReg_background_V_B_reg_755;
  wire [7:0]HwReg_background_Y_R_reg_765;
  wire [9:0]HwReg_height_reg_770;
  wire [8:0]HwReg_layerAlpha_1_reg_880;
  wire \HwReg_layerAlpha_fu_242_reg_n_8_[0] ;
  wire \HwReg_layerAlpha_fu_242_reg_n_8_[1] ;
  wire \HwReg_layerAlpha_fu_242_reg_n_8_[2] ;
  wire \HwReg_layerAlpha_fu_242_reg_n_8_[3] ;
  wire \HwReg_layerAlpha_fu_242_reg_n_8_[4] ;
  wire \HwReg_layerAlpha_fu_242_reg_n_8_[5] ;
  wire \HwReg_layerAlpha_fu_242_reg_n_8_[6] ;
  wire \HwReg_layerAlpha_fu_242_reg_n_8_[7] ;
  wire \HwReg_layerAlpha_fu_242_reg_n_8_[8] ;
  wire \HwReg_layerEnableFlag_1_reg_374[0]_i_1_n_8 ;
  wire \HwReg_layerEnableFlag_1_reg_374_reg_n_8_[0] ;
  wire HwReg_layerEnableFlag_reg_386;
  wire \HwReg_layerEnableFlag_reg_386_reg_n_8_[0] ;
  wire [1:0]HwReg_layerEnable_reg_749;
  wire [9:0]HwReg_layerHeight_fu_258;
  wire [9:0]HwReg_layerHeight_load_reg_870;
  wire [7:0]HwReg_layerScaleFactor_fu_262;
  wire [7:0]HwReg_layerScaleFactor_load_reg_875;
  wire [15:0]HwReg_layerStartX_fu_246;
  wire [15:0]HwReg_layerStartX_load_reg_855;
  wire [15:0]HwReg_layerStartY_fu_250;
  wire [15:0]HwReg_layerStartY_load_reg_860;
  wire [9:0]HwReg_layerWidth_fu_254;
  wire [9:0]HwReg_layerWidth_load_reg_865;
  wire [9:0]HwReg_width_reg_776;
  wire \ap_CS_fsm[2]_i_1__14_n_8 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done;
  wire ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg_n_8;
  wire [7:0]background_U_G;
  wire [7:0]background_V_B;
  wire [7:0]background_Y_R;
  wire grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
  wire [23:0]grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TDATA;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER;
  wire grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID;
  wire grp_VMixHlsDataFlowFunction_fu_398_n_17;
  wire grp_VMixHlsDataFlowFunction_fu_398_n_18;
  wire grp_VMixHlsDataFlowFunction_fu_398_n_20;
  wire grp_VMixHlsDataFlowFunction_fu_398_n_54;
  wire grp_VMixHlsDataFlowFunction_fu_398_n_55;
  wire grp_VMixHlsDataFlowFunction_fu_398_n_56;
  wire grp_VMixHlsDataFlowFunction_fu_398_n_61;
  wire [9:0]height;
  wire \i_fu_238_reg_n_8_[1] ;
  wire interrupt;
  wire [8:0]layerAlpha_1;
  wire [8:0]layerAlpha_1_read_reg_787;
  wire [1:0]layerEnable;
  wire [9:0]layerHeight_1;
  wire [9:0]layerHeight_1_read_reg_827;
  wire [7:0]layerScaleFactor_1;
  wire [7:0]layerScaleFactor_1_read_reg_837;
  wire [15:0]layerStartX_1;
  wire [15:0]layerStartX_1_read_reg_797;
  wire [15:0]layerStartY_1;
  wire [15:0]layerStartY_1_read_reg_807;
  wire [9:0]layerWidth_1;
  wire [9:0]layerWidth_1_read_reg_817;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire p_1_in;
  wire regslice_both_s_axis_video1_V_last_V_U_n_8;
  wire regslice_both_s_axis_video1_V_last_V_U_n_9;
  wire regslice_both_s_axis_video1_V_user_V_U_n_10;
  wire regslice_both_s_axis_video1_V_user_V_U_n_9;
  wire regslice_both_s_axis_video_V_data_V_U_n_35;
  wire regslice_both_s_axis_video_V_data_V_U_n_36;
  wire regslice_both_s_axis_video_V_data_V_U_n_37;
  wire regslice_both_s_axis_video_V_data_V_U_n_38;
  wire regslice_both_s_axis_video_V_data_V_U_n_39;
  wire regslice_both_s_axis_video_V_data_V_U_n_40;
  wire regslice_both_s_axis_video_V_data_V_U_n_41;
  wire regslice_both_s_axis_video_V_data_V_U_n_42;
  wire regslice_both_s_axis_video_V_data_V_U_n_43;
  wire regslice_both_s_axis_video_V_data_V_U_n_44;
  wire regslice_both_s_axis_video_V_data_V_U_n_45;
  wire regslice_both_s_axis_video_V_data_V_U_n_46;
  wire regslice_both_s_axis_video_V_data_V_U_n_47;
  wire regslice_both_s_axis_video_V_data_V_U_n_48;
  wire regslice_both_s_axis_video_V_data_V_U_n_49;
  wire regslice_both_s_axis_video_V_data_V_U_n_50;
  wire regslice_both_s_axis_video_V_data_V_U_n_51;
  wire regslice_both_s_axis_video_V_data_V_U_n_52;
  wire regslice_both_s_axis_video_V_data_V_U_n_53;
  wire regslice_both_s_axis_video_V_data_V_U_n_54;
  wire regslice_both_s_axis_video_V_data_V_U_n_55;
  wire regslice_both_s_axis_video_V_data_V_U_n_56;
  wire regslice_both_s_axis_video_V_data_V_U_n_57;
  wire regslice_both_s_axis_video_V_data_V_U_n_58;
  wire regslice_both_s_axis_video_V_data_V_U_n_59;
  wire regslice_both_s_axis_video_V_data_V_U_n_60;
  wire regslice_both_s_axis_video_V_data_V_U_n_61;
  wire regslice_both_s_axis_video_V_data_V_U_n_62;
  wire regslice_both_s_axis_video_V_data_V_U_n_63;
  wire regslice_both_s_axis_video_V_data_V_U_n_64;
  wire regslice_both_s_axis_video_V_data_V_U_n_65;
  wire regslice_both_s_axis_video_V_data_V_U_n_66;
  wire regslice_both_s_axis_video_V_data_V_U_n_67;
  wire regslice_both_s_axis_video_V_data_V_U_n_68;
  wire regslice_both_s_axis_video_V_data_V_U_n_69;
  wire regslice_both_s_axis_video_V_data_V_U_n_70;
  wire regslice_both_s_axis_video_V_data_V_U_n_71;
  wire regslice_both_s_axis_video_V_data_V_U_n_72;
  wire regslice_both_s_axis_video_V_data_V_U_n_73;
  wire regslice_both_s_axis_video_V_data_V_U_n_74;
  wire regslice_both_s_axis_video_V_data_V_U_n_75;
  wire regslice_both_s_axis_video_V_data_V_U_n_76;
  wire regslice_both_s_axis_video_V_data_V_U_n_77;
  wire regslice_both_s_axis_video_V_data_V_U_n_78;
  wire regslice_both_s_axis_video_V_data_V_U_n_79;
  wire regslice_both_s_axis_video_V_data_V_U_n_80;
  wire regslice_both_s_axis_video_V_data_V_U_n_81;
  wire regslice_both_s_axis_video_V_data_V_U_n_82;
  wire regslice_both_s_axis_video_V_last_V_U_n_11;
  wire regslice_both_s_axis_video_V_last_V_U_n_12;
  wire regslice_both_s_axis_video_V_user_V_U_n_10;
  wire regslice_both_s_axis_video_V_user_V_U_n_8;
  wire regslice_both_s_axis_video_V_user_V_U_n_9;
  wire [12:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [12:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [31:0]s_axis_video1_TDATA;
  wire [0:0]s_axis_video1_TLAST;
  wire s_axis_video1_TLAST_int_regslice;
  wire s_axis_video1_TREADY;
  wire s_axis_video1_TREADY_int_regslice;
  wire [0:0]s_axis_video1_TUSER;
  wire s_axis_video1_TVALID;
  wire s_axis_video1_TVALID_int_regslice;
  wire [23:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire s_axis_video_TREADY_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire [9:0]width;

  assign layerVideoFormat_address0[0] = \<const0> ;
  assign layerVideoFormat_address1[0] = \<const0> ;
  assign layerVideoFormat_ce0 = \<const0> ;
  assign layerVideoFormat_ce1 = \<const0> ;
  assign layerVideoFormat_d0[7] = \<const0> ;
  assign layerVideoFormat_d0[6] = \<const0> ;
  assign layerVideoFormat_d0[5] = \<const0> ;
  assign layerVideoFormat_d0[4] = \<const0> ;
  assign layerVideoFormat_d0[3] = \<const0> ;
  assign layerVideoFormat_d0[2] = \<const0> ;
  assign layerVideoFormat_d0[1] = \<const0> ;
  assign layerVideoFormat_d0[0] = \<const0> ;
  assign layerVideoFormat_d1[7] = \<const0> ;
  assign layerVideoFormat_d1[6] = \<const0> ;
  assign layerVideoFormat_d1[5] = \<const0> ;
  assign layerVideoFormat_d1[4] = \<const0> ;
  assign layerVideoFormat_d1[3] = \<const0> ;
  assign layerVideoFormat_d1[2] = \<const0> ;
  assign layerVideoFormat_d1[1] = \<const0> ;
  assign layerVideoFormat_d1[0] = \<const0> ;
  assign layerVideoFormat_we0 = \<const0> ;
  assign layerVideoFormat_we1 = \<const0> ;
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  design_1_v_mix_0_0_CTRL_s_axi CTRL_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .Q({ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_start(ap_start),
        .\i_fu_238_reg[0] (CTRL_s_axi_U_n_9),
        .\i_fu_238_reg[0]_0 (CTRL_s_axi_U_n_11),
        .\i_fu_238_reg[1] (\i_fu_238_reg_n_8_[1] ),
        .\int_background_U_G_reg[7]_0 (background_U_G),
        .\int_background_V_B_reg[7]_0 (background_V_B),
        .\int_background_Y_R_reg[7]_0 (background_Y_R),
        .\int_height_reg[9]_0 (height),
        .\int_layerAlpha_1_reg[8]_0 (layerAlpha_1),
        .\int_layerEnable_reg[1]_0 (layerEnable),
        .\int_layerHeight_1_reg[9]_0 (layerHeight_1),
        .\int_layerScaleFactor_1_reg[7]_0 (layerScaleFactor_1),
        .\int_layerStartX_1_reg[15]_0 (layerStartX_1),
        .\int_layerStartY_1_reg[15]_0 (layerStartY_1),
        .\int_layerWidth_1_reg[9]_0 (layerWidth_1),
        .\int_width_reg[9]_0 (width),
        .interrupt(interrupt),
        .p_1_in(p_1_in),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[11:0]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR[11:0]),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  GND GND
       (.G(\<const0> ));
  FDRE \HwReg_background_U_G_reg_760_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[0]),
        .Q(HwReg_background_U_G_reg_760[0]),
        .R(1'b0));
  FDRE \HwReg_background_U_G_reg_760_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[1]),
        .Q(HwReg_background_U_G_reg_760[1]),
        .R(1'b0));
  FDRE \HwReg_background_U_G_reg_760_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[2]),
        .Q(HwReg_background_U_G_reg_760[2]),
        .R(1'b0));
  FDRE \HwReg_background_U_G_reg_760_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[3]),
        .Q(HwReg_background_U_G_reg_760[3]),
        .R(1'b0));
  FDRE \HwReg_background_U_G_reg_760_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[4]),
        .Q(HwReg_background_U_G_reg_760[4]),
        .R(1'b0));
  FDRE \HwReg_background_U_G_reg_760_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[5]),
        .Q(HwReg_background_U_G_reg_760[5]),
        .R(1'b0));
  FDRE \HwReg_background_U_G_reg_760_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[6]),
        .Q(HwReg_background_U_G_reg_760[6]),
        .R(1'b0));
  FDRE \HwReg_background_U_G_reg_760_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_U_G[7]),
        .Q(HwReg_background_U_G_reg_760[7]),
        .R(1'b0));
  FDRE \HwReg_background_V_B_reg_755_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[0]),
        .Q(HwReg_background_V_B_reg_755[0]),
        .R(1'b0));
  FDRE \HwReg_background_V_B_reg_755_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[1]),
        .Q(HwReg_background_V_B_reg_755[1]),
        .R(1'b0));
  FDRE \HwReg_background_V_B_reg_755_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[2]),
        .Q(HwReg_background_V_B_reg_755[2]),
        .R(1'b0));
  FDRE \HwReg_background_V_B_reg_755_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[3]),
        .Q(HwReg_background_V_B_reg_755[3]),
        .R(1'b0));
  FDRE \HwReg_background_V_B_reg_755_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[4]),
        .Q(HwReg_background_V_B_reg_755[4]),
        .R(1'b0));
  FDRE \HwReg_background_V_B_reg_755_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[5]),
        .Q(HwReg_background_V_B_reg_755[5]),
        .R(1'b0));
  FDRE \HwReg_background_V_B_reg_755_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[6]),
        .Q(HwReg_background_V_B_reg_755[6]),
        .R(1'b0));
  FDRE \HwReg_background_V_B_reg_755_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_V_B[7]),
        .Q(HwReg_background_V_B_reg_755[7]),
        .R(1'b0));
  FDRE \HwReg_background_Y_R_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[0]),
        .Q(HwReg_background_Y_R_reg_765[0]),
        .R(1'b0));
  FDRE \HwReg_background_Y_R_reg_765_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[1]),
        .Q(HwReg_background_Y_R_reg_765[1]),
        .R(1'b0));
  FDRE \HwReg_background_Y_R_reg_765_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[2]),
        .Q(HwReg_background_Y_R_reg_765[2]),
        .R(1'b0));
  FDRE \HwReg_background_Y_R_reg_765_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[3]),
        .Q(HwReg_background_Y_R_reg_765[3]),
        .R(1'b0));
  FDRE \HwReg_background_Y_R_reg_765_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[4]),
        .Q(HwReg_background_Y_R_reg_765[4]),
        .R(1'b0));
  FDRE \HwReg_background_Y_R_reg_765_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[5]),
        .Q(HwReg_background_Y_R_reg_765[5]),
        .R(1'b0));
  FDRE \HwReg_background_Y_R_reg_765_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[6]),
        .Q(HwReg_background_Y_R_reg_765[6]),
        .R(1'b0));
  FDRE \HwReg_background_Y_R_reg_765_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(background_Y_R[7]),
        .Q(HwReg_background_Y_R_reg_765[7]),
        .R(1'b0));
  FDRE \HwReg_height_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[0]),
        .Q(HwReg_height_reg_770[0]),
        .R(1'b0));
  FDRE \HwReg_height_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[1]),
        .Q(HwReg_height_reg_770[1]),
        .R(1'b0));
  FDRE \HwReg_height_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[2]),
        .Q(HwReg_height_reg_770[2]),
        .R(1'b0));
  FDRE \HwReg_height_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[3]),
        .Q(HwReg_height_reg_770[3]),
        .R(1'b0));
  FDRE \HwReg_height_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[4]),
        .Q(HwReg_height_reg_770[4]),
        .R(1'b0));
  FDRE \HwReg_height_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[5]),
        .Q(HwReg_height_reg_770[5]),
        .R(1'b0));
  FDRE \HwReg_height_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[6]),
        .Q(HwReg_height_reg_770[6]),
        .R(1'b0));
  FDRE \HwReg_height_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[7]),
        .Q(HwReg_height_reg_770[7]),
        .R(1'b0));
  FDRE \HwReg_height_reg_770_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[8]),
        .Q(HwReg_height_reg_770[8]),
        .R(1'b0));
  FDRE \HwReg_height_reg_770_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(height[9]),
        .Q(HwReg_height_reg_770[9]),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_1_reg_880_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\HwReg_layerAlpha_fu_242_reg_n_8_[0] ),
        .Q(HwReg_layerAlpha_1_reg_880[0]),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_1_reg_880_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\HwReg_layerAlpha_fu_242_reg_n_8_[1] ),
        .Q(HwReg_layerAlpha_1_reg_880[1]),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_1_reg_880_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\HwReg_layerAlpha_fu_242_reg_n_8_[2] ),
        .Q(HwReg_layerAlpha_1_reg_880[2]),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_1_reg_880_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\HwReg_layerAlpha_fu_242_reg_n_8_[3] ),
        .Q(HwReg_layerAlpha_1_reg_880[3]),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_1_reg_880_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\HwReg_layerAlpha_fu_242_reg_n_8_[4] ),
        .Q(HwReg_layerAlpha_1_reg_880[4]),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_1_reg_880_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\HwReg_layerAlpha_fu_242_reg_n_8_[5] ),
        .Q(HwReg_layerAlpha_1_reg_880[5]),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_1_reg_880_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\HwReg_layerAlpha_fu_242_reg_n_8_[6] ),
        .Q(HwReg_layerAlpha_1_reg_880[6]),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_1_reg_880_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\HwReg_layerAlpha_fu_242_reg_n_8_[7] ),
        .Q(HwReg_layerAlpha_1_reg_880[7]),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_1_reg_880_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\HwReg_layerAlpha_fu_242_reg_n_8_[8] ),
        .Q(HwReg_layerAlpha_1_reg_880[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \HwReg_layerAlpha_fu_242[8]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(p_1_in),
        .O(HwReg_layerEnableFlag_reg_386));
  FDRE \HwReg_layerAlpha_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerAlpha_1_read_reg_787[0]),
        .Q(\HwReg_layerAlpha_fu_242_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerAlpha_1_read_reg_787[1]),
        .Q(\HwReg_layerAlpha_fu_242_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerAlpha_1_read_reg_787[2]),
        .Q(\HwReg_layerAlpha_fu_242_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerAlpha_1_read_reg_787[3]),
        .Q(\HwReg_layerAlpha_fu_242_reg_n_8_[3] ),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerAlpha_1_read_reg_787[4]),
        .Q(\HwReg_layerAlpha_fu_242_reg_n_8_[4] ),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerAlpha_1_read_reg_787[5]),
        .Q(\HwReg_layerAlpha_fu_242_reg_n_8_[5] ),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerAlpha_1_read_reg_787[6]),
        .Q(\HwReg_layerAlpha_fu_242_reg_n_8_[6] ),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerAlpha_1_read_reg_787[7]),
        .Q(\HwReg_layerAlpha_fu_242_reg_n_8_[7] ),
        .R(1'b0));
  FDRE \HwReg_layerAlpha_fu_242_reg[8] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerAlpha_1_read_reg_787[8]),
        .Q(\HwReg_layerAlpha_fu_242_reg_n_8_[8] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \HwReg_layerEnableFlag_1_reg_374[0]_i_1 
       (.I0(HwReg_layerEnable_reg_749[0]),
        .I1(\i_fu_238_reg_n_8_[1] ),
        .I2(ap_CS_fsm_state2),
        .I3(p_1_in),
        .I4(\HwReg_layerEnableFlag_1_reg_374_reg_n_8_[0] ),
        .O(\HwReg_layerEnableFlag_1_reg_374[0]_i_1_n_8 ));
  FDRE \HwReg_layerEnableFlag_1_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\HwReg_layerEnableFlag_1_reg_374[0]_i_1_n_8 ),
        .Q(\HwReg_layerEnableFlag_1_reg_374_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \HwReg_layerEnableFlag_reg_386_reg[0] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(HwReg_layerEnable_reg_749[1]),
        .Q(\HwReg_layerEnableFlag_reg_386_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \HwReg_layerEnable_reg_749_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerEnable[0]),
        .Q(HwReg_layerEnable_reg_749[0]),
        .R(1'b0));
  FDRE \HwReg_layerEnable_reg_749_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerEnable[1]),
        .Q(HwReg_layerEnable_reg_749[1]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerHeight_1_read_reg_827[0]),
        .Q(HwReg_layerHeight_fu_258[0]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerHeight_1_read_reg_827[1]),
        .Q(HwReg_layerHeight_fu_258[1]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerHeight_1_read_reg_827[2]),
        .Q(HwReg_layerHeight_fu_258[2]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerHeight_1_read_reg_827[3]),
        .Q(HwReg_layerHeight_fu_258[3]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerHeight_1_read_reg_827[4]),
        .Q(HwReg_layerHeight_fu_258[4]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerHeight_1_read_reg_827[5]),
        .Q(HwReg_layerHeight_fu_258[5]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerHeight_1_read_reg_827[6]),
        .Q(HwReg_layerHeight_fu_258[6]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerHeight_1_read_reg_827[7]),
        .Q(HwReg_layerHeight_fu_258[7]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_fu_258_reg[8] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerHeight_1_read_reg_827[8]),
        .Q(HwReg_layerHeight_fu_258[8]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_fu_258_reg[9] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerHeight_1_read_reg_827[9]),
        .Q(HwReg_layerHeight_fu_258[9]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_load_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerHeight_fu_258[0]),
        .Q(HwReg_layerHeight_load_reg_870[0]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_load_reg_870_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerHeight_fu_258[1]),
        .Q(HwReg_layerHeight_load_reg_870[1]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_load_reg_870_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerHeight_fu_258[2]),
        .Q(HwReg_layerHeight_load_reg_870[2]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_load_reg_870_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerHeight_fu_258[3]),
        .Q(HwReg_layerHeight_load_reg_870[3]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_load_reg_870_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerHeight_fu_258[4]),
        .Q(HwReg_layerHeight_load_reg_870[4]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_load_reg_870_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerHeight_fu_258[5]),
        .Q(HwReg_layerHeight_load_reg_870[5]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_load_reg_870_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerHeight_fu_258[6]),
        .Q(HwReg_layerHeight_load_reg_870[6]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_load_reg_870_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerHeight_fu_258[7]),
        .Q(HwReg_layerHeight_load_reg_870[7]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_load_reg_870_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerHeight_fu_258[8]),
        .Q(HwReg_layerHeight_load_reg_870[8]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_load_reg_870_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerHeight_fu_258[9]),
        .Q(HwReg_layerHeight_load_reg_870[9]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerScaleFactor_1_read_reg_837[0]),
        .Q(HwReg_layerScaleFactor_fu_262[0]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerScaleFactor_1_read_reg_837[1]),
        .Q(HwReg_layerScaleFactor_fu_262[1]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerScaleFactor_1_read_reg_837[2]),
        .Q(HwReg_layerScaleFactor_fu_262[2]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerScaleFactor_1_read_reg_837[3]),
        .Q(HwReg_layerScaleFactor_fu_262[3]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerScaleFactor_1_read_reg_837[4]),
        .Q(HwReg_layerScaleFactor_fu_262[4]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerScaleFactor_1_read_reg_837[5]),
        .Q(HwReg_layerScaleFactor_fu_262[5]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerScaleFactor_1_read_reg_837[6]),
        .Q(HwReg_layerScaleFactor_fu_262[6]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerScaleFactor_1_read_reg_837[7]),
        .Q(HwReg_layerScaleFactor_fu_262[7]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_load_reg_875_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerScaleFactor_fu_262[0]),
        .Q(HwReg_layerScaleFactor_load_reg_875[0]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_load_reg_875_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerScaleFactor_fu_262[1]),
        .Q(HwReg_layerScaleFactor_load_reg_875[1]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_load_reg_875_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerScaleFactor_fu_262[2]),
        .Q(HwReg_layerScaleFactor_load_reg_875[2]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_load_reg_875_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerScaleFactor_fu_262[3]),
        .Q(HwReg_layerScaleFactor_load_reg_875[3]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_load_reg_875_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerScaleFactor_fu_262[4]),
        .Q(HwReg_layerScaleFactor_load_reg_875[4]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_load_reg_875_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerScaleFactor_fu_262[5]),
        .Q(HwReg_layerScaleFactor_load_reg_875[5]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_load_reg_875_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerScaleFactor_fu_262[6]),
        .Q(HwReg_layerScaleFactor_load_reg_875[6]),
        .R(1'b0));
  FDRE \HwReg_layerScaleFactor_load_reg_875_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerScaleFactor_fu_262[7]),
        .Q(HwReg_layerScaleFactor_load_reg_875[7]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[0] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[0]),
        .Q(HwReg_layerStartX_fu_246[0]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[10] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[10]),
        .Q(HwReg_layerStartX_fu_246[10]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[11] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[11]),
        .Q(HwReg_layerStartX_fu_246[11]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[12] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[12]),
        .Q(HwReg_layerStartX_fu_246[12]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[13] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[13]),
        .Q(HwReg_layerStartX_fu_246[13]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[14] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[14]),
        .Q(HwReg_layerStartX_fu_246[14]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[15] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[15]),
        .Q(HwReg_layerStartX_fu_246[15]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[1] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[1]),
        .Q(HwReg_layerStartX_fu_246[1]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[2] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[2]),
        .Q(HwReg_layerStartX_fu_246[2]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[3] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[3]),
        .Q(HwReg_layerStartX_fu_246[3]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[4] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[4]),
        .Q(HwReg_layerStartX_fu_246[4]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[5] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[5]),
        .Q(HwReg_layerStartX_fu_246[5]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[6] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[6]),
        .Q(HwReg_layerStartX_fu_246[6]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[7] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[7]),
        .Q(HwReg_layerStartX_fu_246[7]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[8] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[8]),
        .Q(HwReg_layerStartX_fu_246[8]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_fu_246_reg[9] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartX_1_read_reg_797[9]),
        .Q(HwReg_layerStartX_fu_246[9]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[0]),
        .Q(HwReg_layerStartX_load_reg_855[0]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[10]),
        .Q(HwReg_layerStartX_load_reg_855[10]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[11]),
        .Q(HwReg_layerStartX_load_reg_855[11]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[12]),
        .Q(HwReg_layerStartX_load_reg_855[12]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[13]),
        .Q(HwReg_layerStartX_load_reg_855[13]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[14]),
        .Q(HwReg_layerStartX_load_reg_855[14]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[15]),
        .Q(HwReg_layerStartX_load_reg_855[15]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[1]),
        .Q(HwReg_layerStartX_load_reg_855[1]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[2]),
        .Q(HwReg_layerStartX_load_reg_855[2]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[3]),
        .Q(HwReg_layerStartX_load_reg_855[3]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[4]),
        .Q(HwReg_layerStartX_load_reg_855[4]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[5]),
        .Q(HwReg_layerStartX_load_reg_855[5]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[6]),
        .Q(HwReg_layerStartX_load_reg_855[6]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[7]),
        .Q(HwReg_layerStartX_load_reg_855[7]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[8]),
        .Q(HwReg_layerStartX_load_reg_855[8]),
        .R(1'b0));
  FDRE \HwReg_layerStartX_load_reg_855_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartX_fu_246[9]),
        .Q(HwReg_layerStartX_load_reg_855[9]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[0]),
        .Q(HwReg_layerStartY_fu_250[0]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[10] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[10]),
        .Q(HwReg_layerStartY_fu_250[10]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[11] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[11]),
        .Q(HwReg_layerStartY_fu_250[11]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[12] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[12]),
        .Q(HwReg_layerStartY_fu_250[12]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[13] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[13]),
        .Q(HwReg_layerStartY_fu_250[13]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[14] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[14]),
        .Q(HwReg_layerStartY_fu_250[14]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[15] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[15]),
        .Q(HwReg_layerStartY_fu_250[15]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[1]),
        .Q(HwReg_layerStartY_fu_250[1]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[2]),
        .Q(HwReg_layerStartY_fu_250[2]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[3]),
        .Q(HwReg_layerStartY_fu_250[3]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[4]),
        .Q(HwReg_layerStartY_fu_250[4]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[5]),
        .Q(HwReg_layerStartY_fu_250[5]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[6]),
        .Q(HwReg_layerStartY_fu_250[6]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[7]),
        .Q(HwReg_layerStartY_fu_250[7]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[8] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[8]),
        .Q(HwReg_layerStartY_fu_250[8]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_fu_250_reg[9] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerStartY_1_read_reg_807[9]),
        .Q(HwReg_layerStartY_fu_250[9]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[0]),
        .Q(HwReg_layerStartY_load_reg_860[0]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[10]),
        .Q(HwReg_layerStartY_load_reg_860[10]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[11]),
        .Q(HwReg_layerStartY_load_reg_860[11]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[12]),
        .Q(HwReg_layerStartY_load_reg_860[12]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[13]),
        .Q(HwReg_layerStartY_load_reg_860[13]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[14]),
        .Q(HwReg_layerStartY_load_reg_860[14]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[15]),
        .Q(HwReg_layerStartY_load_reg_860[15]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[1]),
        .Q(HwReg_layerStartY_load_reg_860[1]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[2]),
        .Q(HwReg_layerStartY_load_reg_860[2]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[3]),
        .Q(HwReg_layerStartY_load_reg_860[3]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[4]),
        .Q(HwReg_layerStartY_load_reg_860[4]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[5]),
        .Q(HwReg_layerStartY_load_reg_860[5]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[6]),
        .Q(HwReg_layerStartY_load_reg_860[6]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[7]),
        .Q(HwReg_layerStartY_load_reg_860[7]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[8]),
        .Q(HwReg_layerStartY_load_reg_860[8]),
        .R(1'b0));
  FDRE \HwReg_layerStartY_load_reg_860_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerStartY_fu_250[9]),
        .Q(HwReg_layerStartY_load_reg_860[9]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerWidth_1_read_reg_817[0]),
        .Q(HwReg_layerWidth_fu_254[0]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerWidth_1_read_reg_817[1]),
        .Q(HwReg_layerWidth_fu_254[1]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerWidth_1_read_reg_817[2]),
        .Q(HwReg_layerWidth_fu_254[2]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerWidth_1_read_reg_817[3]),
        .Q(HwReg_layerWidth_fu_254[3]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerWidth_1_read_reg_817[4]),
        .Q(HwReg_layerWidth_fu_254[4]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerWidth_1_read_reg_817[5]),
        .Q(HwReg_layerWidth_fu_254[5]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerWidth_1_read_reg_817[6]),
        .Q(HwReg_layerWidth_fu_254[6]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerWidth_1_read_reg_817[7]),
        .Q(HwReg_layerWidth_fu_254[7]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_fu_254_reg[8] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerWidth_1_read_reg_817[8]),
        .Q(HwReg_layerWidth_fu_254[8]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_fu_254_reg[9] 
       (.C(ap_clk),
        .CE(HwReg_layerEnableFlag_reg_386),
        .D(layerWidth_1_read_reg_817[9]),
        .Q(HwReg_layerWidth_fu_254[9]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_load_reg_865_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerWidth_fu_254[0]),
        .Q(HwReg_layerWidth_load_reg_865[0]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_load_reg_865_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerWidth_fu_254[1]),
        .Q(HwReg_layerWidth_load_reg_865[1]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_load_reg_865_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerWidth_fu_254[2]),
        .Q(HwReg_layerWidth_load_reg_865[2]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_load_reg_865_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerWidth_fu_254[3]),
        .Q(HwReg_layerWidth_load_reg_865[3]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_load_reg_865_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerWidth_fu_254[4]),
        .Q(HwReg_layerWidth_load_reg_865[4]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_load_reg_865_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerWidth_fu_254[5]),
        .Q(HwReg_layerWidth_load_reg_865[5]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_load_reg_865_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerWidth_fu_254[6]),
        .Q(HwReg_layerWidth_load_reg_865[6]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_load_reg_865_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerWidth_fu_254[7]),
        .Q(HwReg_layerWidth_load_reg_865[7]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_load_reg_865_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerWidth_fu_254[8]),
        .Q(HwReg_layerWidth_load_reg_865[8]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_load_reg_865_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(HwReg_layerWidth_fu_254[9]),
        .Q(HwReg_layerWidth_load_reg_865[9]),
        .R(1'b0));
  FDRE \HwReg_width_reg_776_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[0]),
        .Q(HwReg_width_reg_776[0]),
        .R(1'b0));
  FDRE \HwReg_width_reg_776_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[1]),
        .Q(HwReg_width_reg_776[1]),
        .R(1'b0));
  FDRE \HwReg_width_reg_776_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[2]),
        .Q(HwReg_width_reg_776[2]),
        .R(1'b0));
  FDRE \HwReg_width_reg_776_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[3]),
        .Q(HwReg_width_reg_776[3]),
        .R(1'b0));
  FDRE \HwReg_width_reg_776_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[4]),
        .Q(HwReg_width_reg_776[4]),
        .R(1'b0));
  FDRE \HwReg_width_reg_776_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[5]),
        .Q(HwReg_width_reg_776[5]),
        .R(1'b0));
  FDRE \HwReg_width_reg_776_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[6]),
        .Q(HwReg_width_reg_776[6]),
        .R(1'b0));
  FDRE \HwReg_width_reg_776_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[7]),
        .Q(HwReg_width_reg_776[7]),
        .R(1'b0));
  FDRE \HwReg_width_reg_776_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[8]),
        .Q(HwReg_width_reg_776[8]),
        .R(1'b0));
  FDRE \HwReg_width_reg_776_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(width[9]),
        .Q(HwReg_width_reg_776[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_1__14 
       (.I0(p_1_in),
        .I1(\i_fu_238_reg_n_8_[1] ),
        .I2(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__14_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__14_n_8 ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_VMixHlsDataFlowFunction_fu_398_n_55),
        .Q(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_VMixHlsDataFlowFunction_fu_398_n_56),
        .Q(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg_n_8),
        .R(1'b0));
  design_1_v_mix_0_0_VMixHlsDataFlowFunction grp_VMixHlsDataFlowFunction_fu_398
       (.B_V_data_1_payload_A(B_V_data_1_payload_A),
        .B_V_data_1_payload_B(B_V_data_1_payload_B),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_1(B_V_data_1_sel_0),
        .D(ap_NS_fsm[4:3]),
        .\HwReg_layerEnableFlag_reg_386_reg[0] (\AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg0 ),
        .Q({regslice_both_s_axis_video_V_data_V_U_n_35,regslice_both_s_axis_video_V_data_V_U_n_36,regslice_both_s_axis_video_V_data_V_U_n_37,regslice_both_s_axis_video_V_data_V_U_n_38,regslice_both_s_axis_video_V_data_V_U_n_39,regslice_both_s_axis_video_V_data_V_U_n_40,regslice_both_s_axis_video_V_data_V_U_n_41,regslice_both_s_axis_video_V_data_V_U_n_42,regslice_both_s_axis_video_V_data_V_U_n_43,regslice_both_s_axis_video_V_data_V_U_n_44,regslice_both_s_axis_video_V_data_V_U_n_45,regslice_both_s_axis_video_V_data_V_U_n_46,regslice_both_s_axis_video_V_data_V_U_n_47,regslice_both_s_axis_video_V_data_V_U_n_48,regslice_both_s_axis_video_V_data_V_U_n_49,regslice_both_s_axis_video_V_data_V_U_n_50,regslice_both_s_axis_video_V_data_V_U_n_51,regslice_both_s_axis_video_V_data_V_U_n_52,regslice_both_s_axis_video_V_data_V_U_n_53,regslice_both_s_axis_video_V_data_V_U_n_54,regslice_both_s_axis_video_V_data_V_U_n_55,regslice_both_s_axis_video_V_data_V_U_n_56,regslice_both_s_axis_video_V_data_V_U_n_57,regslice_both_s_axis_video_V_data_V_U_n_58}),
        .SR(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg0 ),
        .\SRL_SIG_reg[0][0] (\HwReg_layerEnableFlag_reg_386_reg_n_8_[0] ),
        .\SRL_SIG_reg[0][9] (HwReg_layerWidth_load_reg_865),
        .\SRL_SIG_reg[0][9]_0 (HwReg_layerHeight_load_reg_870),
        .\SRL_SIG_reg[1][7] (grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TDATA),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[3] (grp_VMixHlsDataFlowFunction_fu_398_n_61),
        .\ap_CS_fsm_reg[3]_0 (regslice_both_s_axis_video_V_user_V_U_n_8),
        .\ap_CS_fsm_reg[4] ({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[8] (grp_VMixHlsDataFlowFunction_fu_398_n_54),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_done_cache(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_0(\AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(regslice_both_s_axis_video_V_user_V_U_n_9),
        .ap_done_cache_reg_0(regslice_both_s_axis_video1_V_user_V_U_n_9),
        .ap_done_reg1(\AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235/ap_done_reg1 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_VMixHlsDataFlowFunction_fu_398_n_55),
        .ap_rst_n_1(grp_VMixHlsDataFlowFunction_fu_398_n_56),
        .ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done),
        .\axi_data_2_lcssa_i_reg_202_reg[31] (\AXIvideoAlpha2MultiPixStream_U0/axi_data_2_lcssa_i_reg_202 ),
        .\axi_data_2_lcssa_reg_152_reg[23] (\AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_152 ),
        .\axi_data_V_2_fu_118_reg[31] (\AXIvideoAlpha2MultiPixStream_U0/axi_data_V_2_fu_118 ),
        .\axi_data_V_2_fu_118_reg[31]_0 (\AXIvideoAlpha2MultiPixStream_U0/p_1_in ),
        .\axi_data_V_fu_108_reg[23] (\AXIvideo2MultiPixStream_U0/p_1_in ),
        .\axi_data_V_fu_90_reg[23] ({regslice_both_s_axis_video_V_data_V_U_n_59,regslice_both_s_axis_video_V_data_V_U_n_60,regslice_both_s_axis_video_V_data_V_U_n_61,regslice_both_s_axis_video_V_data_V_U_n_62,regslice_both_s_axis_video_V_data_V_U_n_63,regslice_both_s_axis_video_V_data_V_U_n_64,regslice_both_s_axis_video_V_data_V_U_n_65,regslice_both_s_axis_video_V_data_V_U_n_66,regslice_both_s_axis_video_V_data_V_U_n_67,regslice_both_s_axis_video_V_data_V_U_n_68,regslice_both_s_axis_video_V_data_V_U_n_69,regslice_both_s_axis_video_V_data_V_U_n_70,regslice_both_s_axis_video_V_data_V_U_n_71,regslice_both_s_axis_video_V_data_V_U_n_72,regslice_both_s_axis_video_V_data_V_U_n_73,regslice_both_s_axis_video_V_data_V_U_n_74,regslice_both_s_axis_video_V_data_V_U_n_75,regslice_both_s_axis_video_V_data_V_U_n_76,regslice_both_s_axis_video_V_data_V_U_n_77,regslice_both_s_axis_video_V_data_V_U_n_78,regslice_both_s_axis_video_V_data_V_U_n_79,regslice_both_s_axis_video_V_data_V_U_n_80,regslice_both_s_axis_video_V_data_V_U_n_81,regslice_both_s_axis_video_V_data_V_U_n_82}),
        .\axi_data_V_fu_98_reg[31] (\AXIvideoAlpha2MultiPixStream_U0/p_0_in ),
        .axi_last_V_2_reg_192(\AXIvideoAlpha2MultiPixStream_U0/axi_last_V_2_reg_192 ),
        .\axi_last_V_fu_102_reg[0] (regslice_both_s_axis_video1_V_last_V_U_n_8),
        .\axi_last_V_fu_48_reg[0] (regslice_both_s_axis_video_V_last_V_U_n_11),
        .\axi_last_V_fu_48_reg[0]_0 (regslice_both_s_axis_video1_V_last_V_U_n_9),
        .\axi_last_V_reg_99_reg[0] (grp_VMixHlsDataFlowFunction_fu_398_n_18),
        .\axi_last_V_reg_99_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_12),
        .\bkgpix_val_V_1_reg_406_reg[7] (HwReg_background_U_G_reg_760),
        .\bkgpix_val_V_2_reg_401_reg[7] (HwReg_background_V_B_reg_755),
        .\bkgpix_val_V_reg_411_reg[7] (HwReg_background_Y_R_reg_765),
        .\cols_reg_361_reg[9] (HwReg_width_reg_776),
        .\d_read_reg_22_reg[8] (HwReg_layerAlpha_1_reg_880),
        .\eol_0_lcssa_reg_173_reg[0] (grp_VMixHlsDataFlowFunction_fu_398_n_17),
        .eol_2_reg_110(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232/eol_2_reg_110 ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg_reg(regslice_both_s_axis_video_V_user_V_U_n_10),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205_ap_start_reg_reg(\HwReg_layerEnableFlag_1_reg_374_reg_n_8_[0] ),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg(\AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg ),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg(regslice_both_s_axis_video1_V_user_V_U_n_10),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out(\AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out ),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255_ap_start_reg_reg(grp_VMixHlsDataFlowFunction_fu_398_n_20),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg(ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_reg_n_8),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .\hwReg_layerScaleFactor_1_read_reg_374_reg[7] (HwReg_layerScaleFactor_load_reg_875),
        .\layerStartX_reg_395_reg[15] (HwReg_layerStartX_load_reg_855),
        .\layerStartY_reg_389_reg[15] (HwReg_layerStartY_load_reg_860),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\rows_reg_356_reg[9] (HwReg_height_reg_770),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TVALID_int_regslice(s_axis_video1_TVALID_int_regslice),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .\tmp_reg_431_reg[0] (HwReg_layerEnable_reg_749));
  FDRE #(
    .INIT(1'b0)) 
    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_VMixHlsDataFlowFunction_fu_398_n_61),
        .Q(grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \i_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CTRL_s_axi_U_n_11),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \i_fu_238_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CTRL_s_axi_U_n_9),
        .Q(\i_fu_238_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \layerAlpha_1_read_reg_787_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerAlpha_1[0]),
        .Q(layerAlpha_1_read_reg_787[0]),
        .R(1'b0));
  FDRE \layerAlpha_1_read_reg_787_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerAlpha_1[1]),
        .Q(layerAlpha_1_read_reg_787[1]),
        .R(1'b0));
  FDRE \layerAlpha_1_read_reg_787_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerAlpha_1[2]),
        .Q(layerAlpha_1_read_reg_787[2]),
        .R(1'b0));
  FDRE \layerAlpha_1_read_reg_787_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerAlpha_1[3]),
        .Q(layerAlpha_1_read_reg_787[3]),
        .R(1'b0));
  FDRE \layerAlpha_1_read_reg_787_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerAlpha_1[4]),
        .Q(layerAlpha_1_read_reg_787[4]),
        .R(1'b0));
  FDRE \layerAlpha_1_read_reg_787_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerAlpha_1[5]),
        .Q(layerAlpha_1_read_reg_787[5]),
        .R(1'b0));
  FDRE \layerAlpha_1_read_reg_787_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerAlpha_1[6]),
        .Q(layerAlpha_1_read_reg_787[6]),
        .R(1'b0));
  FDRE \layerAlpha_1_read_reg_787_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerAlpha_1[7]),
        .Q(layerAlpha_1_read_reg_787[7]),
        .R(1'b0));
  FDRE \layerAlpha_1_read_reg_787_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerAlpha_1[8]),
        .Q(layerAlpha_1_read_reg_787[8]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_827_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[0]),
        .Q(layerHeight_1_read_reg_827[0]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_827_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[1]),
        .Q(layerHeight_1_read_reg_827[1]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_827_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[2]),
        .Q(layerHeight_1_read_reg_827[2]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_827_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[3]),
        .Q(layerHeight_1_read_reg_827[3]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_827_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[4]),
        .Q(layerHeight_1_read_reg_827[4]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_827_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[5]),
        .Q(layerHeight_1_read_reg_827[5]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_827_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[6]),
        .Q(layerHeight_1_read_reg_827[6]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_827_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[7]),
        .Q(layerHeight_1_read_reg_827[7]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_827_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[8]),
        .Q(layerHeight_1_read_reg_827[8]),
        .R(1'b0));
  FDRE \layerHeight_1_read_reg_827_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerHeight_1[9]),
        .Q(layerHeight_1_read_reg_827[9]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_837_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[0]),
        .Q(layerScaleFactor_1_read_reg_837[0]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_837_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[1]),
        .Q(layerScaleFactor_1_read_reg_837[1]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_837_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[2]),
        .Q(layerScaleFactor_1_read_reg_837[2]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_837_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[3]),
        .Q(layerScaleFactor_1_read_reg_837[3]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_837_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[4]),
        .Q(layerScaleFactor_1_read_reg_837[4]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_837_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[5]),
        .Q(layerScaleFactor_1_read_reg_837[5]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_837_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[6]),
        .Q(layerScaleFactor_1_read_reg_837[6]),
        .R(1'b0));
  FDRE \layerScaleFactor_1_read_reg_837_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerScaleFactor_1[7]),
        .Q(layerScaleFactor_1_read_reg_837[7]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[0]),
        .Q(layerStartX_1_read_reg_797[0]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[10]),
        .Q(layerStartX_1_read_reg_797[10]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[11]),
        .Q(layerStartX_1_read_reg_797[11]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[12]),
        .Q(layerStartX_1_read_reg_797[12]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[13]),
        .Q(layerStartX_1_read_reg_797[13]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[14]),
        .Q(layerStartX_1_read_reg_797[14]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[15]),
        .Q(layerStartX_1_read_reg_797[15]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[1]),
        .Q(layerStartX_1_read_reg_797[1]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[2]),
        .Q(layerStartX_1_read_reg_797[2]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[3]),
        .Q(layerStartX_1_read_reg_797[3]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[4]),
        .Q(layerStartX_1_read_reg_797[4]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[5]),
        .Q(layerStartX_1_read_reg_797[5]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[6]),
        .Q(layerStartX_1_read_reg_797[6]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[7]),
        .Q(layerStartX_1_read_reg_797[7]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[8]),
        .Q(layerStartX_1_read_reg_797[8]),
        .R(1'b0));
  FDRE \layerStartX_1_read_reg_797_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartX_1[9]),
        .Q(layerStartX_1_read_reg_797[9]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[0]),
        .Q(layerStartY_1_read_reg_807[0]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[10]),
        .Q(layerStartY_1_read_reg_807[10]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[11]),
        .Q(layerStartY_1_read_reg_807[11]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[12]),
        .Q(layerStartY_1_read_reg_807[12]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[13]),
        .Q(layerStartY_1_read_reg_807[13]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[14]),
        .Q(layerStartY_1_read_reg_807[14]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[15]),
        .Q(layerStartY_1_read_reg_807[15]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[1]),
        .Q(layerStartY_1_read_reg_807[1]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[2]),
        .Q(layerStartY_1_read_reg_807[2]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[3]),
        .Q(layerStartY_1_read_reg_807[3]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[4]),
        .Q(layerStartY_1_read_reg_807[4]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[5]),
        .Q(layerStartY_1_read_reg_807[5]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[6]),
        .Q(layerStartY_1_read_reg_807[6]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[7]),
        .Q(layerStartY_1_read_reg_807[7]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[8]),
        .Q(layerStartY_1_read_reg_807[8]),
        .R(1'b0));
  FDRE \layerStartY_1_read_reg_807_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerStartY_1[9]),
        .Q(layerStartY_1_read_reg_807[9]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[0]),
        .Q(layerWidth_1_read_reg_817[0]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[1]),
        .Q(layerWidth_1_read_reg_817[1]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[2]),
        .Q(layerWidth_1_read_reg_817[2]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[3]),
        .Q(layerWidth_1_read_reg_817[3]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[4]),
        .Q(layerWidth_1_read_reg_817[4]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_817_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[5]),
        .Q(layerWidth_1_read_reg_817[5]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_817_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[6]),
        .Q(layerWidth_1_read_reg_817[6]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_817_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[7]),
        .Q(layerWidth_1_read_reg_817[7]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_817_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[8]),
        .Q(layerWidth_1_read_reg_817[8]),
        .R(1'b0));
  FDRE \layerWidth_1_read_reg_817_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(layerWidth_1[9]),
        .Q(layerWidth_1_read_reg_817[9]),
        .R(1'b0));
  design_1_v_mix_0_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 (grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TDATA),
        .\B_V_data_1_state_reg[0]_0 (m_axis_video_TVALID),
        .D(ap_NS_fsm[0]),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state1}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice));
  design_1_v_mix_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  design_1_v_mix_0_0_regslice_both__parameterized1_0 regslice_both_m_axis_video_V_user_V_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER),
        .grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID(grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  design_1_v_mix_0_0_regslice_both__parameterized2 regslice_both_s_axis_video1_V_data_V_U
       (.\B_V_data_1_payload_B_reg[31]_0 (\AXIvideoAlpha2MultiPixStream_U0/p_0_in ),
        .\B_V_data_1_payload_B_reg[31]_1 (\AXIvideoAlpha2MultiPixStream_U0/p_1_in ),
        .\B_V_data_1_state_reg[1]_0 (s_axis_video1_TREADY),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\axi_data_V_2_fu_118_reg[0] (grp_VMixHlsDataFlowFunction_fu_398_n_54),
        .\axi_data_V_2_fu_118_reg[31] (\AXIvideoAlpha2MultiPixStream_U0/axi_data_2_lcssa_i_reg_202 ),
        .\axi_data_V_fu_98_reg[0] (grp_VMixHlsDataFlowFunction_fu_398_n_20),
        .\axi_data_V_fu_98_reg[31] (\AXIvideoAlpha2MultiPixStream_U0/axi_data_V_2_fu_118 ),
        .s_axis_video1_TDATA(s_axis_video1_TDATA),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TVALID(s_axis_video1_TVALID),
        .s_axis_video1_TVALID_int_regslice(s_axis_video1_TVALID_int_regslice));
  design_1_v_mix_0_0_regslice_both__parameterized1_1 regslice_both_s_axis_video1_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video1_V_last_V_U_n_8),
        .\B_V_data_1_payload_B_reg[0]_1 (regslice_both_s_axis_video1_V_last_V_U_n_9),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_2_reg_192(\AXIvideoAlpha2MultiPixStream_U0/axi_last_V_2_reg_192 ),
        .\axi_last_V_fu_102_reg[0] (grp_VMixHlsDataFlowFunction_fu_398_n_20),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg(\AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg ),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out(\AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_axi_last_V_out ),
        .s_axis_video1_TLAST(s_axis_video1_TLAST),
        .s_axis_video1_TLAST_int_regslice(s_axis_video1_TLAST_int_regslice),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TVALID(s_axis_video1_TVALID),
        .s_axis_video1_TVALID_int_regslice(s_axis_video1_TVALID_int_regslice));
  design_1_v_mix_0_0_regslice_both__parameterized1_2 regslice_both_s_axis_video1_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (regslice_both_s_axis_video1_V_user_V_U_n_9),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_cache(\AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_reg1(\AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235/ap_done_reg1 ),
        .ap_rst_n(ap_rst_n),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg(\AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg ),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg(regslice_both_s_axis_video1_V_user_V_U_n_10),
        .grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg_reg_0(\AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235_ap_start_reg0 ),
        .s_axis_video1_TREADY_int_regslice(s_axis_video1_TREADY_int_regslice),
        .s_axis_video1_TUSER(s_axis_video1_TUSER),
        .s_axis_video1_TVALID(s_axis_video1_TVALID),
        .s_axis_video1_TVALID_int_regslice(s_axis_video1_TVALID_int_regslice));
  design_1_v_mix_0_0_regslice_both_3 regslice_both_s_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 ({regslice_both_s_axis_video_V_data_V_U_n_59,regslice_both_s_axis_video_V_data_V_U_n_60,regslice_both_s_axis_video_V_data_V_U_n_61,regslice_both_s_axis_video_V_data_V_U_n_62,regslice_both_s_axis_video_V_data_V_U_n_63,regslice_both_s_axis_video_V_data_V_U_n_64,regslice_both_s_axis_video_V_data_V_U_n_65,regslice_both_s_axis_video_V_data_V_U_n_66,regslice_both_s_axis_video_V_data_V_U_n_67,regslice_both_s_axis_video_V_data_V_U_n_68,regslice_both_s_axis_video_V_data_V_U_n_69,regslice_both_s_axis_video_V_data_V_U_n_70,regslice_both_s_axis_video_V_data_V_U_n_71,regslice_both_s_axis_video_V_data_V_U_n_72,regslice_both_s_axis_video_V_data_V_U_n_73,regslice_both_s_axis_video_V_data_V_U_n_74,regslice_both_s_axis_video_V_data_V_U_n_75,regslice_both_s_axis_video_V_data_V_U_n_76,regslice_both_s_axis_video_V_data_V_U_n_77,regslice_both_s_axis_video_V_data_V_U_n_78,regslice_both_s_axis_video_V_data_V_U_n_79,regslice_both_s_axis_video_V_data_V_U_n_80,regslice_both_s_axis_video_V_data_V_U_n_81,regslice_both_s_axis_video_V_data_V_U_n_82}),
        .\B_V_data_1_payload_B_reg[23]_0 (\AXIvideo2MultiPixStream_U0/p_1_in ),
        .B_V_data_1_sel(B_V_data_1_sel),
        .\B_V_data_1_state_reg[1]_0 (s_axis_video_TREADY),
        .Q({regslice_both_s_axis_video_V_data_V_U_n_35,regslice_both_s_axis_video_V_data_V_U_n_36,regslice_both_s_axis_video_V_data_V_U_n_37,regslice_both_s_axis_video_V_data_V_U_n_38,regslice_both_s_axis_video_V_data_V_U_n_39,regslice_both_s_axis_video_V_data_V_U_n_40,regslice_both_s_axis_video_V_data_V_U_n_41,regslice_both_s_axis_video_V_data_V_U_n_42,regslice_both_s_axis_video_V_data_V_U_n_43,regslice_both_s_axis_video_V_data_V_U_n_44,regslice_both_s_axis_video_V_data_V_U_n_45,regslice_both_s_axis_video_V_data_V_U_n_46,regslice_both_s_axis_video_V_data_V_U_n_47,regslice_both_s_axis_video_V_data_V_U_n_48,regslice_both_s_axis_video_V_data_V_U_n_49,regslice_both_s_axis_video_V_data_V_U_n_50,regslice_both_s_axis_video_V_data_V_U_n_51,regslice_both_s_axis_video_V_data_V_U_n_52,regslice_both_s_axis_video_V_data_V_U_n_53,regslice_both_s_axis_video_V_data_V_U_n_54,regslice_both_s_axis_video_V_data_V_U_n_55,regslice_both_s_axis_video_V_data_V_U_n_56,regslice_both_s_axis_video_V_data_V_U_n_57,regslice_both_s_axis_video_V_data_V_U_n_58}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\axi_data_V_fu_108_reg[0] (grp_VMixHlsDataFlowFunction_fu_398_n_17),
        .\axi_data_V_fu_108_reg[23] (\AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_152 ),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  design_1_v_mix_0_0_regslice_both__parameterized1_4 regslice_both_s_axis_video_V_last_V_U
       (.B_V_data_1_payload_A(B_V_data_1_payload_A),
        .B_V_data_1_payload_B(B_V_data_1_payload_B),
        .\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_11),
        .\B_V_data_1_payload_B_reg[0]_1 (regslice_both_s_axis_video_V_last_V_U_n_12),
        .B_V_data_1_sel(B_V_data_1_sel_0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\axi_last_V_reg_99_reg[0] (grp_VMixHlsDataFlowFunction_fu_398_n_18),
        .eol_2_reg_110(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232/eol_2_reg_110 ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_axi_last_V_out ),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  design_1_v_mix_0_0_regslice_both__parameterized1_5 regslice_both_s_axis_video_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_8),
        .\B_V_data_1_payload_A_reg[0]_1 (regslice_both_s_axis_video_V_user_V_U_n_10),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_9),
        .SR(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg0 ),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_cache(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_rst_n(ap_rst_n),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185_ap_start_reg ),
        .s_axis_video_TREADY_int_regslice(s_axis_video_TREADY_int_regslice),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
endmodule

module design_1_v_mix_0_0_v_mix_420_to_422_false_1
   (Q,
    ap_enable_reg_pp0_iter1,
    start_once_reg,
    internal_full_n_reg,
    v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read,
    E,
    internal_empty_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    \p_read_reg_161_reg[0]_0 ,
    v_mix_420_to_422_false_1_U0_srcLayer1_read,
    p_read1_c52_dout,
    ap_clk,
    ap_done_cache_reg,
    p_read1_c51_full_n,
    srcLayer1Yuv422_full_n,
    srcLayer1_empty_n,
    HwReg_layerWidth_1_c56_full_n,
    HwReg_layerHeight_1_c61_full_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    v_mix_420_to_422_false_1_U0_ap_start,
    start_for_v_mix_422_to_444_false_2_U0_full_n,
    D,
    \empty_reg_151_reg[9]_0 ,
    SR);
  output [1:0]Q;
  output ap_enable_reg_pp0_iter1;
  output start_once_reg;
  output internal_full_n_reg;
  output v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  output [0:0]E;
  output internal_empty_n_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output \p_read_reg_161_reg[0]_0 ;
  output v_mix_420_to_422_false_1_U0_srcLayer1_read;
  input p_read1_c52_dout;
  input ap_clk;
  input ap_done_cache_reg;
  input p_read1_c51_full_n;
  input srcLayer1Yuv422_full_n;
  input srcLayer1_empty_n;
  input HwReg_layerWidth_1_c56_full_n;
  input HwReg_layerHeight_1_c61_full_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input v_mix_420_to_422_false_1_U0_ap_start;
  input start_for_v_mix_422_to_444_false_2_U0_full_n;
  input [9:0]D;
  input [9:0]\empty_reg_151_reg[9]_0 ;
  input [0:0]SR;

  wire [9:0]D;
  wire [0:0]E;
  wire HwReg_layerHeight_1_c61_full_n;
  wire HwReg_layerWidth_1_c56_full_n;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_1__4_n_8 ;
  wire \ap_CS_fsm[2]_i_4__4_n_8 ;
  wire \ap_CS_fsm[2]_i_5__2_n_8 ;
  wire \ap_CS_fsm[2]_i_6__2_n_8 ;
  wire \ap_CS_fsm[2]_i_7__2_n_8 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_9 ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [9:0]empty_69_reg_156;
  wire [9:0]empty_reg_151;
  wire [9:0]\empty_reg_151_reg[9]_0 ;
  wire grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg;
  wire grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0;
  wire grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_n_11;
  wire grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_n_12;
  wire grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_n_14;
  wire icmp_ln29_fu_135_p2;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire p_read1_c51_full_n;
  wire p_read1_c52_dout;
  wire \p_read_reg_161_reg[0]_0 ;
  wire \p_read_reg_161_reg_n_8_[0] ;
  wire srcLayer1Yuv422_full_n;
  wire srcLayer1_empty_n;
  wire start_for_v_mix_422_to_444_false_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__4_n_8;
  wire v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
  wire v_mix_420_to_422_false_1_U0_ap_start;
  wire v_mix_420_to_422_false_1_U0_srcLayer1_read;
  wire [9:0]y_22_fu_140_p2;
  wire \y_fu_64[6]_i_2_n_8 ;
  wire \y_fu_64[9]_i_4_n_8 ;
  wire [9:0]y_fu_64_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I1(p_read1_c51_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hF8A8F8F8)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln29_fu_135_p2),
        .I4(\p_read_reg_161_reg_n_8_[0] ),
        .O(\ap_CS_fsm[0]_i_1__4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_4__4 
       (.I0(empty_reg_151[9]),
        .I1(y_fu_64_reg[9]),
        .O(\ap_CS_fsm[2]_i_4__4_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__2 
       (.I0(empty_reg_151[8]),
        .I1(y_fu_64_reg[8]),
        .I2(empty_reg_151[7]),
        .I3(y_fu_64_reg[7]),
        .I4(y_fu_64_reg[6]),
        .I5(empty_reg_151[6]),
        .O(\ap_CS_fsm[2]_i_5__2_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__2 
       (.I0(empty_reg_151[5]),
        .I1(y_fu_64_reg[5]),
        .I2(empty_reg_151[4]),
        .I3(y_fu_64_reg[4]),
        .I4(y_fu_64_reg[3]),
        .I5(empty_reg_151[3]),
        .O(\ap_CS_fsm[2]_i_6__2_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__2 
       (.I0(empty_reg_151[2]),
        .I1(y_fu_64_reg[2]),
        .I2(y_fu_64_reg[0]),
        .I3(empty_reg_151[0]),
        .I4(y_fu_64_reg[1]),
        .I5(empty_reg_151[1]),
        .O(\ap_CS_fsm[2]_i_7__2_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__4_n_8 ),
        .Q(Q[0]),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_n_12),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_n_11),
        .Q(Q[1]),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__2 
       (.CI(1'b0),
        .CO({icmp_ln29_fu_135_p2,\ap_CS_fsm_reg[2]_i_2__2_n_9 ,\ap_CS_fsm_reg[2]_i_2__2_n_10 ,\ap_CS_fsm_reg[2]_i_2__2_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__4_n_8 ,\ap_CS_fsm[2]_i_5__2_n_8 ,\ap_CS_fsm[2]_i_6__2_n_8 ,\ap_CS_fsm[2]_i_7__2_n_8 }));
  FDRE \empty_69_reg_156_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(empty_69_reg_156[0]),
        .R(1'b0));
  FDRE \empty_69_reg_156_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(empty_69_reg_156[1]),
        .R(1'b0));
  FDRE \empty_69_reg_156_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(empty_69_reg_156[2]),
        .R(1'b0));
  FDRE \empty_69_reg_156_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(empty_69_reg_156[3]),
        .R(1'b0));
  FDRE \empty_69_reg_156_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(empty_69_reg_156[4]),
        .R(1'b0));
  FDRE \empty_69_reg_156_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(empty_69_reg_156[5]),
        .R(1'b0));
  FDRE \empty_69_reg_156_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(empty_69_reg_156[6]),
        .R(1'b0));
  FDRE \empty_69_reg_156_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(empty_69_reg_156[7]),
        .R(1'b0));
  FDRE \empty_69_reg_156_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(empty_69_reg_156[8]),
        .R(1'b0));
  FDRE \empty_69_reg_156_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(empty_69_reg_156[9]),
        .R(1'b0));
  FDRE \empty_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_151_reg[9]_0 [0]),
        .Q(empty_reg_151[0]),
        .R(1'b0));
  FDRE \empty_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_151_reg[9]_0 [1]),
        .Q(empty_reg_151[1]),
        .R(1'b0));
  FDRE \empty_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_151_reg[9]_0 [2]),
        .Q(empty_reg_151[2]),
        .R(1'b0));
  FDRE \empty_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_151_reg[9]_0 [3]),
        .Q(empty_reg_151[3]),
        .R(1'b0));
  FDRE \empty_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_151_reg[9]_0 [4]),
        .Q(empty_reg_151[4]),
        .R(1'b0));
  FDRE \empty_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_151_reg[9]_0 [5]),
        .Q(empty_reg_151[5]),
        .R(1'b0));
  FDRE \empty_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_151_reg[9]_0 [6]),
        .Q(empty_reg_151[6]),
        .R(1'b0));
  FDRE \empty_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_151_reg[9]_0 [7]),
        .Q(empty_reg_151[7]),
        .R(1'b0));
  FDRE \empty_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_151_reg[9]_0 [8]),
        .Q(empty_reg_151[8]),
        .R(1'b0));
  FDRE \empty_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_151_reg[9]_0 [9]),
        .Q(empty_reg_151[9]),
        .R(1'b0));
  design_1_v_mix_0_0_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2 grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108
       (.CO(icmp_ln29_fu_135_p2),
        .D({grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_n_11,grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_n_12}),
        .E(E),
        .Q(empty_69_reg_156),
        .\ap_CS_fsm_reg[1] ({Q[1],ap_CS_fsm_state2,Q[0]}),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\p_read_reg_161_reg_n_8_[0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg_reg(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_n_14),
        .srcLayer1Yuv422_full_n(srcLayer1Yuv422_full_n),
        .srcLayer1_empty_n(srcLayer1_empty_n),
        .v_mix_420_to_422_false_1_U0_srcLayer1_read(v_mix_420_to_422_false_1_U0_srcLayer1_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_n_14),
        .Q(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__14
       (.I0(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I1(HwReg_layerWidth_1_c56_full_n),
        .O(internal_full_n_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__15
       (.I0(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
        .I1(HwReg_layerHeight_1_c61_full_n),
        .O(internal_full_n_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_2 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \mOutPtr[1]_i_3__4 
       (.I0(\p_read_reg_161_reg_n_8_[0] ),
        .I1(icmp_ln29_fu_135_p2),
        .I2(ap_CS_fsm_state2),
        .O(\p_read_reg_161_reg[0]_0 ));
  FDRE \p_read_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_read1_c52_dout),
        .Q(\p_read_reg_161_reg_n_8_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7575757575000000)) 
    start_once_reg_i_1__4
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln29_fu_135_p2),
        .I2(\p_read_reg_161_reg_n_8_[0] ),
        .I3(v_mix_420_to_422_false_1_U0_ap_start),
        .I4(start_for_v_mix_422_to_444_false_2_U0_full_n),
        .I5(start_once_reg),
        .O(start_once_reg_i_1__4_n_8));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__4_n_8),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_64[0]_i_1 
       (.I0(y_fu_64_reg[0]),
        .O(y_22_fu_140_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_64[1]_i_1 
       (.I0(y_fu_64_reg[0]),
        .I1(y_fu_64_reg[1]),
        .O(y_22_fu_140_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_64[2]_i_1 
       (.I0(y_fu_64_reg[1]),
        .I1(y_fu_64_reg[0]),
        .I2(y_fu_64_reg[2]),
        .O(y_22_fu_140_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_64[3]_i_1 
       (.I0(y_fu_64_reg[2]),
        .I1(y_fu_64_reg[0]),
        .I2(y_fu_64_reg[1]),
        .I3(y_fu_64_reg[3]),
        .O(y_22_fu_140_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_64[4]_i_1 
       (.I0(y_fu_64_reg[3]),
        .I1(y_fu_64_reg[1]),
        .I2(y_fu_64_reg[0]),
        .I3(y_fu_64_reg[2]),
        .I4(y_fu_64_reg[4]),
        .O(y_22_fu_140_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_64[5]_i_1 
       (.I0(y_fu_64_reg[4]),
        .I1(y_fu_64_reg[2]),
        .I2(y_fu_64_reg[0]),
        .I3(y_fu_64_reg[1]),
        .I4(y_fu_64_reg[3]),
        .I5(y_fu_64_reg[5]),
        .O(y_22_fu_140_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_64[6]_i_1 
       (.I0(y_fu_64_reg[5]),
        .I1(y_fu_64_reg[3]),
        .I2(\y_fu_64[6]_i_2_n_8 ),
        .I3(y_fu_64_reg[2]),
        .I4(y_fu_64_reg[4]),
        .I5(y_fu_64_reg[6]),
        .O(y_22_fu_140_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_64[6]_i_2 
       (.I0(y_fu_64_reg[0]),
        .I1(y_fu_64_reg[1]),
        .O(\y_fu_64[6]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \y_fu_64[7]_i_1 
       (.I0(y_fu_64_reg[6]),
        .I1(\y_fu_64[9]_i_4_n_8 ),
        .I2(y_fu_64_reg[7]),
        .O(y_22_fu_140_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_64[8]_i_1 
       (.I0(y_fu_64_reg[7]),
        .I1(\y_fu_64[9]_i_4_n_8 ),
        .I2(y_fu_64_reg[6]),
        .I3(y_fu_64_reg[8]),
        .O(y_22_fu_140_p2[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \y_fu_64[9]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\p_read_reg_161_reg_n_8_[0] ),
        .I2(icmp_ln29_fu_135_p2),
        .O(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_64[9]_i_3 
       (.I0(y_fu_64_reg[8]),
        .I1(y_fu_64_reg[6]),
        .I2(\y_fu_64[9]_i_4_n_8 ),
        .I3(y_fu_64_reg[7]),
        .I4(y_fu_64_reg[9]),
        .O(y_22_fu_140_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_64[9]_i_4 
       (.I0(y_fu_64_reg[4]),
        .I1(y_fu_64_reg[2]),
        .I2(y_fu_64_reg[0]),
        .I3(y_fu_64_reg[1]),
        .I4(y_fu_64_reg[3]),
        .I5(y_fu_64_reg[5]),
        .O(\y_fu_64[9]_i_4_n_8 ));
  FDRE \y_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0),
        .D(y_22_fu_140_p2[0]),
        .Q(y_fu_64_reg[0]),
        .R(SR));
  FDRE \y_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0),
        .D(y_22_fu_140_p2[1]),
        .Q(y_fu_64_reg[1]),
        .R(SR));
  FDRE \y_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0),
        .D(y_22_fu_140_p2[2]),
        .Q(y_fu_64_reg[2]),
        .R(SR));
  FDRE \y_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0),
        .D(y_22_fu_140_p2[3]),
        .Q(y_fu_64_reg[3]),
        .R(SR));
  FDRE \y_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0),
        .D(y_22_fu_140_p2[4]),
        .Q(y_fu_64_reg[4]),
        .R(SR));
  FDRE \y_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0),
        .D(y_22_fu_140_p2[5]),
        .Q(y_fu_64_reg[5]),
        .R(SR));
  FDRE \y_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0),
        .D(y_22_fu_140_p2[6]),
        .Q(y_fu_64_reg[6]),
        .R(SR));
  FDRE \y_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0),
        .D(y_22_fu_140_p2[7]),
        .Q(y_fu_64_reg[7]),
        .R(SR));
  FDRE \y_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0),
        .D(y_22_fu_140_p2[8]),
        .Q(y_fu_64_reg[8]),
        .R(SR));
  FDRE \y_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0),
        .D(y_22_fu_140_p2[9]),
        .Q(y_fu_64_reg[9]),
        .R(SR));
endmodule

module design_1_v_mix_0_0_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2
   (ap_enable_reg_pp0_iter1_reg_0,
    E,
    internal_empty_n_reg,
    D,
    v_mix_420_to_422_false_1_U0_srcLayer1_read,
    internal_empty_n_reg_0,
    ap_done_cache_reg,
    ap_clk,
    Q,
    grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg,
    srcLayer1Yuv422_full_n,
    \ap_CS_fsm_reg[1] ,
    srcLayer1_empty_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    CO,
    \ap_CS_fsm_reg[2] ,
    grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg_reg);
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]E;
  output internal_empty_n_reg;
  output [1:0]D;
  output v_mix_420_to_422_false_1_U0_srcLayer1_read;
  output internal_empty_n_reg_0;
  input ap_done_cache_reg;
  input ap_clk;
  input [9:0]Q;
  input grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg;
  input srcLayer1Yuv422_full_n;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input srcLayer1_empty_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg;
  wire [0:0]grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg_reg;
  wire icmp_ln31_fu_72_p2;
  wire icmp_ln31_fu_72_p2_carry_n_10;
  wire icmp_ln31_fu_72_p2_carry_n_11;
  wire icmp_ln31_fu_72_p2_carry_n_9;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire srcLayer1Yuv422_full_n;
  wire srcLayer1_empty_n;
  wire v_mix_420_to_422_false_1_U0_srcLayer1_read;
  wire [9:0]x_24_fu_78_p2;
  wire x_fu_40;
  wire \x_fu_40[6]_i_2_n_8 ;
  wire \x_fu_40[9]_i_4_n_8 ;
  wire \x_fu_40_reg_n_8_[0] ;
  wire \x_fu_40_reg_n_8_[1] ;
  wire \x_fu_40_reg_n_8_[2] ;
  wire \x_fu_40_reg_n_8_[3] ;
  wire \x_fu_40_reg_n_8_[4] ;
  wire \x_fu_40_reg_n_8_[5] ;
  wire \x_fu_40_reg_n_8_[6] ;
  wire \x_fu_40_reg_n_8_[7] ;
  wire \x_fu_40_reg_n_8_[8] ;
  wire \x_fu_40_reg_n_8_[9] ;
  wire [3:0]NLW_icmp_ln31_fu_72_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__4 
       (.I0(srcLayer1Yuv422_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\ap_CS_fsm_reg[1] [2]),
        .I3(srcLayer1_empty_n),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_64 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln31_fu_72_p2),
        .D(D),
        .E(x_fu_40),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg),
        .grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg_reg(grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg_reg),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .srcLayer1Yuv422_full_n(srcLayer1Yuv422_full_n),
        .srcLayer1_empty_n(srcLayer1_empty_n),
        .\x_fu_40_reg[6] (\x_fu_40[6]_i_2_n_8 ),
        .\x_fu_40_reg[7] (x_24_fu_78_p2),
        .\x_fu_40_reg[9] ({\x_fu_40_reg_n_8_[9] ,\x_fu_40_reg_n_8_[8] ,\x_fu_40_reg_n_8_[7] ,\x_fu_40_reg_n_8_[6] ,\x_fu_40_reg_n_8_[5] ,\x_fu_40_reg_n_8_[4] ,\x_fu_40_reg_n_8_[3] ,\x_fu_40_reg_n_8_[2] ,\x_fu_40_reg_n_8_[1] ,\x_fu_40_reg_n_8_[0] }),
        .\x_fu_40_reg[9]_0 (\x_fu_40[9]_i_4_n_8 ));
  CARRY4 icmp_ln31_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln31_fu_72_p2,icmp_ln31_fu_72_p2_carry_n_9,icmp_ln31_fu_72_p2_carry_n_10,icmp_ln31_fu_72_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln31_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__9 
       (.I0(srcLayer1_empty_n),
        .I1(\ap_CS_fsm_reg[1] [2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer1Yuv422_full_n),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_3__5 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\ap_CS_fsm_reg[1] [2]),
        .I2(srcLayer1_empty_n),
        .I3(srcLayer1Yuv422_full_n),
        .O(v_mix_420_to_422_false_1_U0_srcLayer1_read));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_40[6]_i_2 
       (.I0(\x_fu_40_reg_n_8_[1] ),
        .I1(\x_fu_40_reg_n_8_[0] ),
        .I2(\x_fu_40_reg_n_8_[2] ),
        .O(\x_fu_40[6]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_40[9]_i_4 
       (.I0(\x_fu_40_reg_n_8_[4] ),
        .I1(\x_fu_40_reg_n_8_[2] ),
        .I2(\x_fu_40_reg_n_8_[0] ),
        .I3(\x_fu_40_reg_n_8_[1] ),
        .I4(\x_fu_40_reg_n_8_[3] ),
        .I5(\x_fu_40_reg_n_8_[5] ),
        .O(\x_fu_40[9]_i_4_n_8 ));
  FDRE \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_24_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_24_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_24_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_24_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_24_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_24_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_24_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_24_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_24_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_24_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
endmodule

module design_1_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2
   (ap_enable_reg_pp0_iter1_reg_0,
    E,
    internal_empty_n_reg,
    D,
    v_mix_420_to_422_false_U0_srcLayer0_read,
    internal_empty_n_reg_0,
    ap_done_cache_reg,
    ap_clk,
    icmp_ln31_fu_76_p2_carry_0,
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg,
    srcLayer0Yuv422_full_n,
    Q,
    srcLayer0_empty_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1] ,
    CO,
    \ap_CS_fsm_reg[2] ,
    icmp_ln31_fu_76_p2_carry_i_4,
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg_reg);
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]E;
  output internal_empty_n_reg;
  output [1:0]D;
  output v_mix_420_to_422_false_U0_srcLayer0_read;
  output internal_empty_n_reg_0;
  input ap_done_cache_reg;
  input ap_clk;
  input [9:0]icmp_ln31_fu_76_p2_carry_0;
  input grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg;
  input srcLayer0Yuv422_full_n;
  input [2:0]Q;
  input srcLayer0_empty_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2] ;
  input icmp_ln31_fu_76_p2_carry_i_4;
  input [0:0]grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg;
  wire [0:0]grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg_reg;
  wire icmp_ln31_fu_76_p2;
  wire [9:0]icmp_ln31_fu_76_p2_carry_0;
  wire icmp_ln31_fu_76_p2_carry_i_4;
  wire icmp_ln31_fu_76_p2_carry_n_10;
  wire icmp_ln31_fu_76_p2_carry_n_11;
  wire icmp_ln31_fu_76_p2_carry_n_9;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire srcLayer0Yuv422_full_n;
  wire srcLayer0_empty_n;
  wire v_mix_420_to_422_false_U0_srcLayer0_read;
  wire [9:0]x_22_fu_82_p2;
  wire x_fu_44;
  wire \x_fu_44[6]_i_2_n_8 ;
  wire \x_fu_44[9]_i_4_n_8 ;
  wire \x_fu_44_reg_n_8_[0] ;
  wire \x_fu_44_reg_n_8_[1] ;
  wire \x_fu_44_reg_n_8_[2] ;
  wire \x_fu_44_reg_n_8_[3] ;
  wire \x_fu_44_reg_n_8_[4] ;
  wire \x_fu_44_reg_n_8_[5] ;
  wire \x_fu_44_reg_n_8_[6] ;
  wire \x_fu_44_reg_n_8_[7] ;
  wire \x_fu_44_reg_n_8_[8] ;
  wire \x_fu_44_reg_n_8_[9] ;
  wire [3:0]NLW_icmp_ln31_fu_76_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(srcLayer0Yuv422_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(srcLayer0_empty_n),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_63 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln31_fu_76_p2),
        .D(D),
        .E(x_fu_44),
        .Q({\x_fu_44_reg_n_8_[9] ,\x_fu_44_reg_n_8_[8] ,\x_fu_44_reg_n_8_[7] ,\x_fu_44_reg_n_8_[6] ,\x_fu_44_reg_n_8_[5] ,\x_fu_44_reg_n_8_[4] ,\x_fu_44_reg_n_8_[3] ,\x_fu_44_reg_n_8_[2] ,\x_fu_44_reg_n_8_[1] ,\x_fu_44_reg_n_8_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (Q),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg_reg(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg_reg),
        .icmp_ln31_fu_76_p2_carry(icmp_ln31_fu_76_p2_carry_0),
        .icmp_ln31_fu_76_p2_carry_i_4_0(icmp_ln31_fu_76_p2_carry_i_4),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .srcLayer0Yuv422_full_n(srcLayer0Yuv422_full_n),
        .srcLayer0_empty_n(srcLayer0_empty_n),
        .\x_fu_44_reg[6] (\x_fu_44[6]_i_2_n_8 ),
        .\x_fu_44_reg[7] (x_22_fu_82_p2),
        .\x_fu_44_reg[9] (\x_fu_44[9]_i_4_n_8 ));
  CARRY4 icmp_ln31_fu_76_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln31_fu_76_p2,icmp_ln31_fu_76_p2_carry_n_9,icmp_ln31_fu_76_p2_carry_n_10,icmp_ln31_fu_76_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln31_fu_76_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(srcLayer0_empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer0Yuv422_full_n),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[2]),
        .I2(srcLayer0_empty_n),
        .I3(srcLayer0Yuv422_full_n),
        .O(v_mix_420_to_422_false_U0_srcLayer0_read));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_44[6]_i_2 
       (.I0(\x_fu_44_reg_n_8_[1] ),
        .I1(\x_fu_44_reg_n_8_[0] ),
        .I2(\x_fu_44_reg_n_8_[2] ),
        .O(\x_fu_44[6]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_44[9]_i_4 
       (.I0(\x_fu_44_reg_n_8_[4] ),
        .I1(\x_fu_44_reg_n_8_[2] ),
        .I2(\x_fu_44_reg_n_8_[0] ),
        .I3(\x_fu_44_reg_n_8_[1] ),
        .I4(\x_fu_44_reg_n_8_[3] ),
        .I5(\x_fu_44_reg_n_8_[5] ),
        .O(\x_fu_44[9]_i_4_n_8 ));
  FDRE \x_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_22_fu_82_p2[0]),
        .Q(\x_fu_44_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_22_fu_82_p2[1]),
        .Q(\x_fu_44_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_22_fu_82_p2[2]),
        .Q(\x_fu_44_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_22_fu_82_p2[3]),
        .Q(\x_fu_44_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_22_fu_82_p2[4]),
        .Q(\x_fu_44_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_22_fu_82_p2[5]),
        .Q(\x_fu_44_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_22_fu_82_p2[6]),
        .Q(\x_fu_44_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_22_fu_82_p2[7]),
        .Q(\x_fu_44_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_22_fu_82_p2[8]),
        .Q(\x_fu_44_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_22_fu_82_p2[9]),
        .Q(\x_fu_44_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
endmodule

module design_1_v_mix_0_0_v_mix_420_to_422_false_s
   (ap_enable_reg_pp0_iter1,
    start_once_reg,
    \layerEnableFlag_read_reg_135_reg[0]_0 ,
    mOutPtr110_out,
    v_mix_420_to_422_false_U0_layerEnableFlag_read,
    internal_empty_n_reg,
    Q,
    E,
    internal_empty_n_reg_0,
    CO,
    \layerEnableFlag_read_reg_135_reg[0]_1 ,
    v_mix_420_to_422_false_U0_srcLayer0_read,
    ap_done_cache_reg,
    ap_clk,
    \layerEnableFlag_read_reg_135_reg[0]_2 ,
    icmp_ln31_fu_76_p2_carry,
    \ap_CS_fsm_reg[2]_i_2_0 ,
    p_read_c48_empty_n,
    internal_full_n_reg,
    v_mix_420_to_422_false_U0_ap_start,
    start_for_v_mix_422_to_444_false_U0_full_n,
    p_read_c47_full_n,
    srcLayer0Yuv422_full_n,
    srcLayer0_empty_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    icmp_ln31_fu_76_p2_carry_i_4,
    SR);
  output ap_enable_reg_pp0_iter1;
  output start_once_reg;
  output \layerEnableFlag_read_reg_135_reg[0]_0 ;
  output mOutPtr110_out;
  output v_mix_420_to_422_false_U0_layerEnableFlag_read;
  output internal_empty_n_reg;
  output [2:0]Q;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output [0:0]CO;
  output \layerEnableFlag_read_reg_135_reg[0]_1 ;
  output v_mix_420_to_422_false_U0_srcLayer0_read;
  input ap_done_cache_reg;
  input ap_clk;
  input \layerEnableFlag_read_reg_135_reg[0]_2 ;
  input [9:0]icmp_ln31_fu_76_p2_carry;
  input [9:0]\ap_CS_fsm_reg[2]_i_2_0 ;
  input p_read_c48_empty_n;
  input internal_full_n_reg;
  input v_mix_420_to_422_false_U0_ap_start;
  input start_for_v_mix_422_to_444_false_U0_full_n;
  input p_read_c47_full_n;
  input srcLayer0Yuv422_full_n;
  input srcLayer0_empty_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input icmp_ln31_fu_76_p2_carry_i_4;
  input [0:0]SR;

  wire [0:0]CO;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_1__0_n_8 ;
  wire \ap_CS_fsm[2]_i_4__3_n_8 ;
  wire \ap_CS_fsm[2]_i_5_n_8 ;
  wire \ap_CS_fsm[2]_i_6_n_8 ;
  wire \ap_CS_fsm[2]_i_7_n_8 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [9:0]\ap_CS_fsm_reg[2]_i_2_0 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_9 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_n_11;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_n_12;
  wire grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_n_14;
  wire [9:0]icmp_ln31_fu_76_p2_carry;
  wire icmp_ln31_fu_76_p2_carry_i_4;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire \layerEnableFlag_read_reg_135_reg[0]_0 ;
  wire \layerEnableFlag_read_reg_135_reg[0]_1 ;
  wire \layerEnableFlag_read_reg_135_reg[0]_2 ;
  wire mOutPtr110_out;
  wire p_read_c47_full_n;
  wire p_read_c48_empty_n;
  wire srcLayer0Yuv422_full_n;
  wire srcLayer0_empty_n;
  wire start_for_v_mix_422_to_444_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_8;
  wire v_mix_420_to_422_false_U0_ap_start;
  wire v_mix_420_to_422_false_U0_layerEnableFlag_read;
  wire v_mix_420_to_422_false_U0_srcLayer0_read;
  wire [9:0]y_24_fu_114_p2;
  wire \y_fu_62[6]_i_2_n_8 ;
  wire \y_fu_62[9]_i_4_n_8 ;
  wire [9:0]y_fu_62_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hF8A8F8F8)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(Q[1]),
        .I3(CO),
        .I4(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .O(\ap_CS_fsm[0]_i_1__0_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_4__3 
       (.I0(\ap_CS_fsm_reg[2]_i_2_0 [9]),
        .I1(y_fu_62_reg[9]),
        .O(\ap_CS_fsm[2]_i_4__3_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\ap_CS_fsm_reg[2]_i_2_0 [8]),
        .I1(y_fu_62_reg[8]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [7]),
        .I3(y_fu_62_reg[7]),
        .I4(y_fu_62_reg[6]),
        .I5(\ap_CS_fsm_reg[2]_i_2_0 [6]),
        .O(\ap_CS_fsm[2]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\ap_CS_fsm_reg[2]_i_2_0 [5]),
        .I1(y_fu_62_reg[5]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [4]),
        .I3(y_fu_62_reg[4]),
        .I4(y_fu_62_reg[3]),
        .I5(\ap_CS_fsm_reg[2]_i_2_0 [3]),
        .O(\ap_CS_fsm[2]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\ap_CS_fsm_reg[2]_i_2_0 [2]),
        .I1(y_fu_62_reg[2]),
        .I2(y_fu_62_reg[0]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [0]),
        .I4(y_fu_62_reg[1]),
        .I5(\ap_CS_fsm_reg[2]_i_2_0 [1]),
        .O(\ap_CS_fsm[2]_i_7_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__0_n_8 ),
        .Q(Q[0]),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_n_12),
        .Q(Q[1]),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_n_11),
        .Q(Q[2]),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_9 ,\ap_CS_fsm_reg[2]_i_2_n_10 ,\ap_CS_fsm_reg[2]_i_2_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__3_n_8 ,\ap_CS_fsm[2]_i_5_n_8 ,\ap_CS_fsm[2]_i_6_n_8 ,\ap_CS_fsm[2]_i_7_n_8 }));
  design_1_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2 grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92
       (.CO(CO),
        .D({grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_n_11,grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_n_12}),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg_reg(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0),
        .icmp_ln31_fu_76_p2_carry_0(icmp_ln31_fu_76_p2_carry),
        .icmp_ln31_fu_76_p2_carry_i_4(icmp_ln31_fu_76_p2_carry_i_4),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .internal_empty_n_reg_0(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_n_14),
        .srcLayer0Yuv422_full_n(srcLayer0Yuv422_full_n),
        .srcLayer0_empty_n(srcLayer0_empty_n),
        .v_mix_420_to_422_false_U0_srcLayer0_read(v_mix_420_to_422_false_U0_srcLayer0_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_n_14),
        .Q(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg),
        .R(ap_done_cache_reg));
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3__30
       (.I0(v_mix_420_to_422_false_U0_layerEnableFlag_read),
        .I1(p_read_c48_empty_n),
        .I2(internal_full_n_reg),
        .O(mOutPtr110_out));
  FDRE \layerEnableFlag_read_reg_135_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layerEnableFlag_read_reg_135_reg[0]_2 ),
        .Q(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__18 
       (.I0(p_read_c48_empty_n),
        .I1(v_mix_420_to_422_false_U0_ap_start),
        .I2(start_for_v_mix_422_to_444_false_U0_full_n),
        .I3(start_once_reg),
        .I4(Q[0]),
        .I5(p_read_c47_full_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hA800000000000000)) 
    \mOutPtr[1]_i_3 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_v_mix_422_to_444_false_U0_full_n),
        .I3(v_mix_420_to_422_false_U0_ap_start),
        .I4(p_read_c48_empty_n),
        .I5(p_read_c47_full_n),
        .O(v_mix_420_to_422_false_U0_layerEnableFlag_read));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \mOutPtr[1]_i_4 
       (.I0(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .I1(CO),
        .I2(Q[1]),
        .O(\layerEnableFlag_read_reg_135_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h7575757575000000)) 
    start_once_reg_i_1__1
       (.I0(Q[1]),
        .I1(CO),
        .I2(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .I3(v_mix_420_to_422_false_U0_ap_start),
        .I4(start_for_v_mix_422_to_444_false_U0_full_n),
        .I5(start_once_reg),
        .O(start_once_reg_i_1__1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_8),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_62[0]_i_1 
       (.I0(y_fu_62_reg[0]),
        .O(y_24_fu_114_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_62[1]_i_1 
       (.I0(y_fu_62_reg[0]),
        .I1(y_fu_62_reg[1]),
        .O(y_24_fu_114_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_62[2]_i_1 
       (.I0(y_fu_62_reg[1]),
        .I1(y_fu_62_reg[0]),
        .I2(y_fu_62_reg[2]),
        .O(y_24_fu_114_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_62[3]_i_1 
       (.I0(y_fu_62_reg[2]),
        .I1(y_fu_62_reg[0]),
        .I2(y_fu_62_reg[1]),
        .I3(y_fu_62_reg[3]),
        .O(y_24_fu_114_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_62[4]_i_1 
       (.I0(y_fu_62_reg[3]),
        .I1(y_fu_62_reg[1]),
        .I2(y_fu_62_reg[0]),
        .I3(y_fu_62_reg[2]),
        .I4(y_fu_62_reg[4]),
        .O(y_24_fu_114_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_62[5]_i_1 
       (.I0(y_fu_62_reg[4]),
        .I1(y_fu_62_reg[2]),
        .I2(y_fu_62_reg[0]),
        .I3(y_fu_62_reg[1]),
        .I4(y_fu_62_reg[3]),
        .I5(y_fu_62_reg[5]),
        .O(y_24_fu_114_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_62[6]_i_1 
       (.I0(y_fu_62_reg[5]),
        .I1(y_fu_62_reg[3]),
        .I2(\y_fu_62[6]_i_2_n_8 ),
        .I3(y_fu_62_reg[2]),
        .I4(y_fu_62_reg[4]),
        .I5(y_fu_62_reg[6]),
        .O(y_24_fu_114_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_62[6]_i_2 
       (.I0(y_fu_62_reg[0]),
        .I1(y_fu_62_reg[1]),
        .O(\y_fu_62[6]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \y_fu_62[7]_i_1 
       (.I0(y_fu_62_reg[6]),
        .I1(\y_fu_62[9]_i_4_n_8 ),
        .I2(y_fu_62_reg[7]),
        .O(y_24_fu_114_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_62[8]_i_1 
       (.I0(y_fu_62_reg[7]),
        .I1(\y_fu_62[9]_i_4_n_8 ),
        .I2(y_fu_62_reg[6]),
        .I3(y_fu_62_reg[8]),
        .O(y_24_fu_114_p2[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \y_fu_62[9]_i_2 
       (.I0(Q[1]),
        .I1(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .I2(CO),
        .O(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_62[9]_i_3 
       (.I0(y_fu_62_reg[8]),
        .I1(y_fu_62_reg[6]),
        .I2(\y_fu_62[9]_i_4_n_8 ),
        .I3(y_fu_62_reg[7]),
        .I4(y_fu_62_reg[9]),
        .O(y_24_fu_114_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_62[9]_i_4 
       (.I0(y_fu_62_reg[4]),
        .I1(y_fu_62_reg[2]),
        .I2(y_fu_62_reg[0]),
        .I3(y_fu_62_reg[1]),
        .I4(y_fu_62_reg[3]),
        .I5(y_fu_62_reg[5]),
        .O(\y_fu_62[9]_i_4_n_8 ));
  FDRE \y_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0),
        .D(y_24_fu_114_p2[0]),
        .Q(y_fu_62_reg[0]),
        .R(SR));
  FDRE \y_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0),
        .D(y_24_fu_114_p2[1]),
        .Q(y_fu_62_reg[1]),
        .R(SR));
  FDRE \y_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0),
        .D(y_24_fu_114_p2[2]),
        .Q(y_fu_62_reg[2]),
        .R(SR));
  FDRE \y_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0),
        .D(y_24_fu_114_p2[3]),
        .Q(y_fu_62_reg[3]),
        .R(SR));
  FDRE \y_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0),
        .D(y_24_fu_114_p2[4]),
        .Q(y_fu_62_reg[4]),
        .R(SR));
  FDRE \y_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0),
        .D(y_24_fu_114_p2[5]),
        .Q(y_fu_62_reg[5]),
        .R(SR));
  FDRE \y_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0),
        .D(y_24_fu_114_p2[6]),
        .Q(y_fu_62_reg[6]),
        .R(SR));
  FDRE \y_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0),
        .D(y_24_fu_114_p2[7]),
        .Q(y_fu_62_reg[7]),
        .R(SR));
  FDRE \y_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0),
        .D(y_24_fu_114_p2[8]),
        .Q(y_fu_62_reg[8]),
        .R(SR));
  FDRE \y_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0),
        .D(y_24_fu_114_p2[9]),
        .Q(y_fu_62_reg[9]),
        .R(SR));
endmodule

module design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2
   (ap_enable_reg_pp0_iter1_reg_0,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    D,
    v_mix_422_to_420_false_U0_out420_write,
    internal_empty_n_reg_1,
    ap_done_cache_reg,
    ap_clk,
    out422_empty_n,
    Q,
    out420_full_n,
    internal_full_n_reg,
    icmp_ln463_fu_72_p2_carry_0,
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[1] ,
    CO,
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg_reg);
  output ap_enable_reg_pp0_iter1_reg_0;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output [1:0]D;
  output v_mix_422_to_420_false_U0_out420_write;
  output internal_empty_n_reg_1;
  input ap_done_cache_reg;
  input ap_clk;
  input out422_empty_n;
  input [2:0]Q;
  input out420_full_n;
  input internal_full_n_reg;
  input [9:0]icmp_ln463_fu_72_p2_carry_0;
  input grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]CO;
  input [0:0]grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg;
  wire [0:0]grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg_reg;
  wire icmp_ln463_fu_72_p2;
  wire [9:0]icmp_ln463_fu_72_p2_carry_0;
  wire icmp_ln463_fu_72_p2_carry_n_10;
  wire icmp_ln463_fu_72_p2_carry_n_11;
  wire icmp_ln463_fu_72_p2_carry_n_9;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire out420_full_n;
  wire out422_empty_n;
  wire v_mix_422_to_420_false_U0_out420_write;
  wire [9:0]x_20_fu_78_p2;
  wire x_fu_40;
  wire \x_fu_40[6]_i_2__6_n_8 ;
  wire \x_fu_40[9]_i_4__6_n_8 ;
  wire \x_fu_40_reg_n_8_[0] ;
  wire \x_fu_40_reg_n_8_[1] ;
  wire \x_fu_40_reg_n_8_[2] ;
  wire \x_fu_40_reg_n_8_[3] ;
  wire \x_fu_40_reg_n_8_[4] ;
  wire \x_fu_40_reg_n_8_[5] ;
  wire \x_fu_40_reg_n_8_[6] ;
  wire \x_fu_40_reg_n_8_[7] ;
  wire \x_fu_40_reg_n_8_[8] ;
  wire \x_fu_40_reg_n_8_[9] ;
  wire [3:0]NLW_icmp_ln463_fu_72_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__11 
       (.I0(out420_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(out422_empty_n),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_62 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln463_fu_72_p2),
        .D(D),
        .E(x_fu_40),
        .Q({\x_fu_40_reg_n_8_[9] ,\x_fu_40_reg_n_8_[8] ,\x_fu_40_reg_n_8_[7] ,\x_fu_40_reg_n_8_[6] ,\x_fu_40_reg_n_8_[5] ,\x_fu_40_reg_n_8_[4] ,\x_fu_40_reg_n_8_[3] ,\x_fu_40_reg_n_8_[2] ,\x_fu_40_reg_n_8_[1] ,\x_fu_40_reg_n_8_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (Q),
        .\ap_CS_fsm_reg[2] (CO),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg_reg(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg_reg),
        .icmp_ln463_fu_72_p2_carry(icmp_ln463_fu_72_p2_carry_0),
        .internal_empty_n_reg(internal_empty_n_reg_1),
        .out420_full_n(out420_full_n),
        .out422_empty_n(out422_empty_n),
        .\x_fu_40_reg[6] (\x_fu_40[6]_i_2__6_n_8 ),
        .\x_fu_40_reg[7] (x_20_fu_78_p2),
        .\x_fu_40_reg[9] (\x_fu_40[9]_i_4__6_n_8 ));
  CARRY4 icmp_ln463_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln463_fu_72_p2,icmp_ln463_fu_72_p2_carry_n_9,icmp_ln463_fu_72_p2_carry_n_10,icmp_ln463_fu_72_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln463_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__51
       (.I0(out422_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(out420_full_n),
        .I4(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    internal_full_n_i_3__24
       (.I0(out420_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(out422_empty_n),
        .I4(internal_full_n_reg),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__16 
       (.I0(out422_empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(out420_full_n),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_3__11 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[2]),
        .I2(out422_empty_n),
        .I3(out420_full_n),
        .O(v_mix_422_to_420_false_U0_out420_write));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_40[6]_i_2__6 
       (.I0(\x_fu_40_reg_n_8_[1] ),
        .I1(\x_fu_40_reg_n_8_[0] ),
        .I2(\x_fu_40_reg_n_8_[2] ),
        .O(\x_fu_40[6]_i_2__6_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_40[9]_i_4__6 
       (.I0(\x_fu_40_reg_n_8_[4] ),
        .I1(\x_fu_40_reg_n_8_[2] ),
        .I2(\x_fu_40_reg_n_8_[0] ),
        .I3(\x_fu_40_reg_n_8_[1] ),
        .I4(\x_fu_40_reg_n_8_[3] ),
        .I5(\x_fu_40_reg_n_8_[5] ),
        .O(\x_fu_40[9]_i_4__6_n_8 ));
  FDRE \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_20_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_20_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_20_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_20_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_20_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_20_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_20_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_20_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_20_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_20_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
endmodule

module design_1_v_mix_0_0_v_mix_422_to_420_false_s
   (internal_empty_n_reg,
    ap_enable_reg_pp0_iter1,
    Q,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    internal_full_n_reg,
    v_mix_422_to_420_false_U0_HwReg_width_c_write,
    internal_full_n_reg_0,
    CO,
    start_once_reg,
    \ap_CS_fsm_reg[1]_0 ,
    v_mix_422_to_420_false_U0_out420_write,
    out422_empty_n,
    out420_full_n,
    internal_full_n_reg_1,
    HwReg_width_c_full_n,
    HwReg_height_c_full_n,
    ap_clk,
    ap_done_cache_reg,
    D,
    \height_read_reg_128_reg[9]_0 ,
    ap_rst_n,
    HwReg_width_c39_empty_n,
    HwReg_height_c43_empty_n,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    v_mix_422_to_420_false_U0_ap_start);
  output internal_empty_n_reg;
  output ap_enable_reg_pp0_iter1;
  output [1:0]Q;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output internal_full_n_reg;
  output v_mix_422_to_420_false_U0_HwReg_width_c_write;
  output internal_full_n_reg_0;
  output [0:0]CO;
  output start_once_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output v_mix_422_to_420_false_U0_out420_write;
  input out422_empty_n;
  input out420_full_n;
  input internal_full_n_reg_1;
  input HwReg_width_c_full_n;
  input HwReg_height_c_full_n;
  input ap_clk;
  input ap_done_cache_reg;
  input [9:0]D;
  input [9:0]\height_read_reg_128_reg[9]_0 ;
  input ap_rst_n;
  input HwReg_width_c39_empty_n;
  input HwReg_height_c43_empty_n;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input v_mix_422_to_420_false_U0_ap_start;

  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire HwReg_height_c43_empty_n;
  wire HwReg_height_c_full_n;
  wire HwReg_width_c39_empty_n;
  wire HwReg_width_c_full_n;
  wire [1:0]Q;
  wire \ap_CS_fsm[0]_i_1__12_n_8 ;
  wire \ap_CS_fsm[1]_i_2__11_n_8 ;
  wire \ap_CS_fsm[2]_i_5__9_n_8 ;
  wire \ap_CS_fsm[2]_i_6__9_n_8 ;
  wire \ap_CS_fsm[2]_i_7__9_n_8 ;
  wire \ap_CS_fsm[2]_i_8__9_n_8 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__9_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__9_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__9_n_9 ;
  wire ap_CS_fsm_state1;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_n_13;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_n_14;
  wire grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_n_16;
  wire [9:0]height_read_reg_128;
  wire [9:0]\height_read_reg_128_reg[9]_0 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire out420_full_n;
  wire out422_empty_n;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__10_n_8;
  wire v_mix_422_to_420_false_U0_HwReg_width_c_write;
  wire v_mix_422_to_420_false_U0_ap_start;
  wire v_mix_422_to_420_false_U0_out420_write;
  wire [9:0]width_read_reg_133;
  wire [9:0]y_20_fu_110_p2;
  wire \y_fu_56[6]_i_2__1_n_8 ;
  wire \y_fu_56[9]_i_4__1_n_8 ;
  wire \y_fu_56[9]_i_5__1_n_8 ;
  wire [9:0]y_fu_56_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__12 
       (.I0(ap_CS_fsm_state1),
        .I1(\ap_CS_fsm[1]_i_2__11_n_8 ),
        .I2(Q[0]),
        .I3(CO),
        .O(\ap_CS_fsm[0]_i_1__12_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__11 
       (.I0(\y_fu_56[9]_i_4__1_n_8 ),
        .I1(HwReg_height_c_full_n),
        .I2(HwReg_width_c_full_n),
        .I3(HwReg_width_c39_empty_n),
        .I4(HwReg_height_c43_empty_n),
        .I5(Q[0]),
        .O(\ap_CS_fsm[1]_i_2__11_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_5__9 
       (.I0(height_read_reg_128[9]),
        .I1(y_fu_56_reg[9]),
        .O(\ap_CS_fsm[2]_i_5__9_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__9 
       (.I0(height_read_reg_128[8]),
        .I1(y_fu_56_reg[8]),
        .I2(height_read_reg_128[7]),
        .I3(y_fu_56_reg[7]),
        .I4(y_fu_56_reg[6]),
        .I5(height_read_reg_128[6]),
        .O(\ap_CS_fsm[2]_i_6__9_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__9 
       (.I0(height_read_reg_128[5]),
        .I1(y_fu_56_reg[5]),
        .I2(height_read_reg_128[4]),
        .I3(y_fu_56_reg[4]),
        .I4(y_fu_56_reg[3]),
        .I5(height_read_reg_128[3]),
        .O(\ap_CS_fsm[2]_i_7__9_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__9 
       (.I0(height_read_reg_128[2]),
        .I1(y_fu_56_reg[2]),
        .I2(y_fu_56_reg[0]),
        .I3(height_read_reg_128[0]),
        .I4(y_fu_56_reg[1]),
        .I5(height_read_reg_128[1]),
        .O(\ap_CS_fsm[2]_i_8__9_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__12_n_8 ),
        .Q(ap_CS_fsm_state1),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_n_14),
        .Q(Q[0]),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_n_13),
        .Q(Q[1]),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__9 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__9_n_9 ,\ap_CS_fsm_reg[2]_i_2__9_n_10 ,\ap_CS_fsm_reg[2]_i_2__9_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__9_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_5__9_n_8 ,\ap_CS_fsm[2]_i_6__9_n_8 ,\ap_CS_fsm[2]_i_7__9_n_8 ,\ap_CS_fsm[2]_i_8__9_n_8 }));
  design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2 grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88
       (.CO(CO),
        .D({grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_n_13,grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_n_14}),
        .E(E),
        .Q({Q,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2__11_n_8 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg_reg(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0),
        .icmp_ln463_fu_72_p2_carry_0(width_read_reg_133),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_empty_n_reg_1(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_n_16),
        .internal_full_n_reg(internal_full_n_reg_1),
        .mOutPtr110_out(mOutPtr110_out),
        .out420_full_n(out420_full_n),
        .out422_empty_n(out422_empty_n),
        .v_mix_422_to_420_false_U0_out420_write(v_mix_422_to_420_false_U0_out420_write));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_n_16),
        .Q(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \height_read_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [0]),
        .Q(height_read_reg_128[0]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [1]),
        .Q(height_read_reg_128[1]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [2]),
        .Q(height_read_reg_128[2]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [3]),
        .Q(height_read_reg_128[3]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [4]),
        .Q(height_read_reg_128[4]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [5]),
        .Q(height_read_reg_128[5]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [6]),
        .Q(height_read_reg_128[6]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [7]),
        .Q(height_read_reg_128[7]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [8]),
        .Q(height_read_reg_128[8]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [9]),
        .Q(height_read_reg_128[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__29
       (.I0(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I1(HwReg_width_c_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__30
       (.I0(v_mix_422_to_420_false_U0_HwReg_width_c_write),
        .I1(HwReg_height_c_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[0]_i_2__6 
       (.I0(CO),
        .I1(Q[0]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h77777000)) 
    start_once_reg_i_1__10
       (.I0(Q[0]),
        .I1(CO),
        .I2(v_mix_422_to_420_false_U0_ap_start),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_once_reg),
        .O(start_once_reg_i_1__10_n_8));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__10_n_8),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  FDRE \width_read_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[0]),
        .Q(width_read_reg_133[0]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[1]),
        .Q(width_read_reg_133[1]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[2]),
        .Q(width_read_reg_133[2]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[3]),
        .Q(width_read_reg_133[3]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[4]),
        .Q(width_read_reg_133[4]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[5]),
        .Q(width_read_reg_133[5]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[6]),
        .Q(width_read_reg_133[6]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[7]),
        .Q(width_read_reg_133[7]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[8]),
        .Q(width_read_reg_133[8]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[9]),
        .Q(width_read_reg_133[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_56[0]_i_1__1 
       (.I0(y_fu_56_reg[0]),
        .O(y_20_fu_110_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_56[1]_i_1__1 
       (.I0(y_fu_56_reg[0]),
        .I1(y_fu_56_reg[1]),
        .O(y_20_fu_110_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_56[2]_i_1__1 
       (.I0(y_fu_56_reg[1]),
        .I1(y_fu_56_reg[0]),
        .I2(y_fu_56_reg[2]),
        .O(y_20_fu_110_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_56[3]_i_1__1 
       (.I0(y_fu_56_reg[2]),
        .I1(y_fu_56_reg[0]),
        .I2(y_fu_56_reg[1]),
        .I3(y_fu_56_reg[3]),
        .O(y_20_fu_110_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_56[4]_i_1__1 
       (.I0(y_fu_56_reg[3]),
        .I1(y_fu_56_reg[1]),
        .I2(y_fu_56_reg[0]),
        .I3(y_fu_56_reg[2]),
        .I4(y_fu_56_reg[4]),
        .O(y_20_fu_110_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_56[5]_i_1__1 
       (.I0(y_fu_56_reg[4]),
        .I1(y_fu_56_reg[2]),
        .I2(y_fu_56_reg[0]),
        .I3(y_fu_56_reg[1]),
        .I4(y_fu_56_reg[3]),
        .I5(y_fu_56_reg[5]),
        .O(y_20_fu_110_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_56[6]_i_1__1 
       (.I0(y_fu_56_reg[5]),
        .I1(y_fu_56_reg[3]),
        .I2(\y_fu_56[6]_i_2__1_n_8 ),
        .I3(y_fu_56_reg[2]),
        .I4(y_fu_56_reg[4]),
        .I5(y_fu_56_reg[6]),
        .O(y_20_fu_110_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_56[6]_i_2__1 
       (.I0(y_fu_56_reg[0]),
        .I1(y_fu_56_reg[1]),
        .O(\y_fu_56[6]_i_2__1_n_8 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \y_fu_56[7]_i_1__1 
       (.I0(y_fu_56_reg[6]),
        .I1(\y_fu_56[9]_i_5__1_n_8 ),
        .I2(y_fu_56_reg[7]),
        .O(y_20_fu_110_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_56[8]_i_1__1 
       (.I0(y_fu_56_reg[7]),
        .I1(\y_fu_56[9]_i_5__1_n_8 ),
        .I2(y_fu_56_reg[6]),
        .I3(y_fu_56_reg[8]),
        .O(y_20_fu_110_p2[8]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \y_fu_56[9]_i_1__1 
       (.I0(ap_CS_fsm_state1),
        .I1(\y_fu_56[9]_i_4__1_n_8 ),
        .I2(HwReg_height_c_full_n),
        .I3(HwReg_width_c_full_n),
        .I4(HwReg_width_c39_empty_n),
        .I5(HwReg_height_c43_empty_n),
        .O(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_56[9]_i_2__1 
       (.I0(Q[0]),
        .I1(CO),
        .O(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_56[9]_i_3__1 
       (.I0(y_fu_56_reg[8]),
        .I1(y_fu_56_reg[6]),
        .I2(\y_fu_56[9]_i_5__1_n_8 ),
        .I3(y_fu_56_reg[7]),
        .I4(y_fu_56_reg[9]),
        .O(y_20_fu_110_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \y_fu_56[9]_i_4__1 
       (.I0(start_once_reg),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(v_mix_422_to_420_false_U0_ap_start),
        .O(\y_fu_56[9]_i_4__1_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_56[9]_i_5__1 
       (.I0(y_fu_56_reg[4]),
        .I1(y_fu_56_reg[2]),
        .I2(y_fu_56_reg[0]),
        .I3(y_fu_56_reg[1]),
        .I4(y_fu_56_reg[3]),
        .I5(y_fu_56_reg[5]),
        .O(\y_fu_56[9]_i_5__1_n_8 ));
  FDRE \y_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0),
        .D(y_20_fu_110_p2[0]),
        .Q(y_fu_56_reg[0]),
        .R(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  FDRE \y_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0),
        .D(y_20_fu_110_p2[1]),
        .Q(y_fu_56_reg[1]),
        .R(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  FDRE \y_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0),
        .D(y_20_fu_110_p2[2]),
        .Q(y_fu_56_reg[2]),
        .R(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  FDRE \y_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0),
        .D(y_20_fu_110_p2[3]),
        .Q(y_fu_56_reg[3]),
        .R(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  FDRE \y_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0),
        .D(y_20_fu_110_p2[4]),
        .Q(y_fu_56_reg[4]),
        .R(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  FDRE \y_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0),
        .D(y_20_fu_110_p2[5]),
        .Q(y_fu_56_reg[5]),
        .R(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  FDRE \y_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0),
        .D(y_20_fu_110_p2[6]),
        .Q(y_fu_56_reg[6]),
        .R(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  FDRE \y_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0),
        .D(y_20_fu_110_p2[7]),
        .Q(y_fu_56_reg[7]),
        .R(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  FDRE \y_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0),
        .D(y_20_fu_110_p2[8]),
        .Q(y_fu_56_reg[8]),
        .R(v_mix_422_to_420_false_U0_HwReg_width_c_write));
  FDRE \y_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0),
        .D(y_20_fu_110_p2[9]),
        .Q(y_fu_56_reg[9]),
        .R(v_mix_422_to_420_false_U0_HwReg_width_c_write));
endmodule

module design_1_v_mix_0_0_v_mix_422_to_444_false_2
   (Q,
    ap_enable_reg_pp0_iter1,
    start_once_reg,
    internal_empty_n_reg,
    internal_full_n_reg,
    v_mix_422_to_444_false_2_U0_p_read1_read,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    \p_read_reg_153_reg[0]_0 ,
    v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read,
    p_read1_c51_dout,
    ap_clk,
    ap_done_cache_reg,
    srcLayer1Yuv422_empty_n,
    srcLayer1Yuv_full_n,
    internal_full_n_reg_2,
    p_read1_c50_full_n,
    HwReg_layerWidth_1_c55_full_n,
    HwReg_layerHeight_1_c60_full_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    v_mix_422_to_444_false_2_U0_ap_start,
    start_for_v_mix_yuv2rgb_false_3_U0_full_n,
    D,
    \HwReg_layerHeight_1_read_reg_143_reg[9]_0 ,
    SR);
  output [1:0]Q;
  output ap_enable_reg_pp0_iter1;
  output start_once_reg;
  output internal_empty_n_reg;
  output internal_full_n_reg;
  output v_mix_422_to_444_false_2_U0_p_read1_read;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output \p_read_reg_153_reg[0]_0 ;
  output v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read;
  input p_read1_c51_dout;
  input ap_clk;
  input ap_done_cache_reg;
  input srcLayer1Yuv422_empty_n;
  input srcLayer1Yuv_full_n;
  input internal_full_n_reg_2;
  input p_read1_c50_full_n;
  input HwReg_layerWidth_1_c55_full_n;
  input HwReg_layerHeight_1_c60_full_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input v_mix_422_to_444_false_2_U0_ap_start;
  input start_for_v_mix_yuv2rgb_false_3_U0_full_n;
  input [9:0]D;
  input [9:0]\HwReg_layerHeight_1_read_reg_143_reg[9]_0 ;
  input [0:0]SR;

  wire [9:0]D;
  wire [0:0]E;
  wire HwReg_layerHeight_1_c60_full_n;
  wire [9:0]HwReg_layerHeight_1_read_reg_143;
  wire [9:0]\HwReg_layerHeight_1_read_reg_143_reg[9]_0 ;
  wire HwReg_layerWidth_1_c55_full_n;
  wire [9:0]HwReg_layerWidth_1_read_reg_148;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_1__5_n_8 ;
  wire \ap_CS_fsm[2]_i_4__5_n_8 ;
  wire \ap_CS_fsm[2]_i_5__3_n_8 ;
  wire \ap_CS_fsm[2]_i_6__3_n_8 ;
  wire \ap_CS_fsm[2]_i_7__3_n_8 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_9 ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg;
  wire grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0;
  wire grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_n_13;
  wire grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_n_14;
  wire grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_n_16;
  wire icmp_ln58_fu_127_p2;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire mOutPtr110_out;
  wire p_read1_c50_full_n;
  wire p_read1_c51_dout;
  wire \p_read_reg_153_reg[0]_0 ;
  wire \p_read_reg_153_reg_n_8_[0] ;
  wire srcLayer1Yuv422_empty_n;
  wire srcLayer1Yuv_full_n;
  wire start_for_v_mix_yuv2rgb_false_3_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__5_n_8;
  wire v_mix_422_to_444_false_2_U0_ap_start;
  wire v_mix_422_to_444_false_2_U0_p_read1_read;
  wire v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read;
  wire [9:0]y_16_fu_132_p2;
  wire \y_fu_64[6]_i_2__0_n_8 ;
  wire \y_fu_64[9]_i_4__0_n_8 ;
  wire [9:0]y_fu_64_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED ;

  FDRE \HwReg_layerHeight_1_read_reg_143_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [0]),
        .Q(HwReg_layerHeight_1_read_reg_143[0]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [1]),
        .Q(HwReg_layerHeight_1_read_reg_143[1]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [2]),
        .Q(HwReg_layerHeight_1_read_reg_143[2]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [3]),
        .Q(HwReg_layerHeight_1_read_reg_143[3]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [4]),
        .Q(HwReg_layerHeight_1_read_reg_143[4]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [5]),
        .Q(HwReg_layerHeight_1_read_reg_143[5]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [6]),
        .Q(HwReg_layerHeight_1_read_reg_143[6]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [7]),
        .Q(HwReg_layerHeight_1_read_reg_143[7]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [8]),
        .Q(HwReg_layerHeight_1_read_reg_143[8]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [9]),
        .Q(HwReg_layerHeight_1_read_reg_143[9]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(HwReg_layerWidth_1_read_reg_148[0]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(HwReg_layerWidth_1_read_reg_148[1]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(HwReg_layerWidth_1_read_reg_148[2]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(HwReg_layerWidth_1_read_reg_148[3]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(HwReg_layerWidth_1_read_reg_148[4]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(HwReg_layerWidth_1_read_reg_148[5]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(HwReg_layerWidth_1_read_reg_148[6]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(HwReg_layerWidth_1_read_reg_148[7]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(HwReg_layerWidth_1_read_reg_148[8]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(HwReg_layerWidth_1_read_reg_148[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \SRL_SIG[0][0]_i_2__0 
       (.I0(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I1(p_read1_c50_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hF8A8F8F8)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln58_fu_127_p2),
        .I4(\p_read_reg_153_reg_n_8_[0] ),
        .O(\ap_CS_fsm[0]_i_1__5_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_4__5 
       (.I0(HwReg_layerHeight_1_read_reg_143[9]),
        .I1(y_fu_64_reg[9]),
        .O(\ap_CS_fsm[2]_i_4__5_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__3 
       (.I0(HwReg_layerHeight_1_read_reg_143[8]),
        .I1(y_fu_64_reg[8]),
        .I2(HwReg_layerHeight_1_read_reg_143[7]),
        .I3(y_fu_64_reg[7]),
        .I4(y_fu_64_reg[6]),
        .I5(HwReg_layerHeight_1_read_reg_143[6]),
        .O(\ap_CS_fsm[2]_i_5__3_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__3 
       (.I0(HwReg_layerHeight_1_read_reg_143[5]),
        .I1(y_fu_64_reg[5]),
        .I2(HwReg_layerHeight_1_read_reg_143[4]),
        .I3(y_fu_64_reg[4]),
        .I4(y_fu_64_reg[3]),
        .I5(HwReg_layerHeight_1_read_reg_143[3]),
        .O(\ap_CS_fsm[2]_i_6__3_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__3 
       (.I0(HwReg_layerHeight_1_read_reg_143[2]),
        .I1(y_fu_64_reg[2]),
        .I2(y_fu_64_reg[0]),
        .I3(HwReg_layerHeight_1_read_reg_143[0]),
        .I4(y_fu_64_reg[1]),
        .I5(HwReg_layerHeight_1_read_reg_143[1]),
        .O(\ap_CS_fsm[2]_i_7__3_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__5_n_8 ),
        .Q(Q[0]),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_n_14),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_n_13),
        .Q(Q[1]),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__3 
       (.CI(1'b0),
        .CO({icmp_ln58_fu_127_p2,\ap_CS_fsm_reg[2]_i_2__3_n_9 ,\ap_CS_fsm_reg[2]_i_2__3_n_10 ,\ap_CS_fsm_reg[2]_i_2__3_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__5_n_8 ,\ap_CS_fsm[2]_i_5__3_n_8 ,\ap_CS_fsm[2]_i_6__3_n_8 ,\ap_CS_fsm[2]_i_7__3_n_8 }));
  design_1_v_mix_0_0_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2 grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110
       (.CO(icmp_ln58_fu_127_p2),
        .D({grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_n_13,grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_n_14}),
        .E(E),
        .Q({Q[1],ap_CS_fsm_state2,Q[0]}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\p_read_reg_153_reg_n_8_[0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg_reg(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0),
        .icmp_ln60_fu_72_p2_carry_0(HwReg_layerWidth_1_read_reg_148),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_empty_n_reg_1(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_n_16),
        .internal_full_n_reg(internal_full_n_reg_2),
        .mOutPtr110_out(mOutPtr110_out),
        .srcLayer1Yuv422_empty_n(srcLayer1Yuv422_empty_n),
        .srcLayer1Yuv_full_n(srcLayer1Yuv_full_n),
        .v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read(v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_n_16),
        .Q(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__16
       (.I0(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I1(HwReg_layerWidth_1_c55_full_n),
        .O(internal_full_n_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__17
       (.I0(v_mix_422_to_444_false_2_U0_p_read1_read),
        .I1(HwReg_layerHeight_1_c60_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \mOutPtr[0]_i_2__1 
       (.I0(\p_read_reg_153_reg_n_8_[0] ),
        .I1(icmp_ln58_fu_127_p2),
        .I2(ap_CS_fsm_state2),
        .O(\p_read_reg_153_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_2__0 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(v_mix_422_to_444_false_2_U0_p_read1_read));
  FDRE \p_read_reg_153_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_read1_c51_dout),
        .Q(\p_read_reg_153_reg_n_8_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7575757575000000)) 
    start_once_reg_i_1__5
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln58_fu_127_p2),
        .I2(\p_read_reg_153_reg_n_8_[0] ),
        .I3(v_mix_422_to_444_false_2_U0_ap_start),
        .I4(start_for_v_mix_yuv2rgb_false_3_U0_full_n),
        .I5(start_once_reg),
        .O(start_once_reg_i_1__5_n_8));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__5_n_8),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_64[0]_i_1__0 
       (.I0(y_fu_64_reg[0]),
        .O(y_16_fu_132_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_64[1]_i_1__0 
       (.I0(y_fu_64_reg[0]),
        .I1(y_fu_64_reg[1]),
        .O(y_16_fu_132_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_64[2]_i_1__0 
       (.I0(y_fu_64_reg[1]),
        .I1(y_fu_64_reg[0]),
        .I2(y_fu_64_reg[2]),
        .O(y_16_fu_132_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_64[3]_i_1__0 
       (.I0(y_fu_64_reg[2]),
        .I1(y_fu_64_reg[0]),
        .I2(y_fu_64_reg[1]),
        .I3(y_fu_64_reg[3]),
        .O(y_16_fu_132_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_64[4]_i_1__0 
       (.I0(y_fu_64_reg[3]),
        .I1(y_fu_64_reg[1]),
        .I2(y_fu_64_reg[0]),
        .I3(y_fu_64_reg[2]),
        .I4(y_fu_64_reg[4]),
        .O(y_16_fu_132_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_64[5]_i_1__0 
       (.I0(y_fu_64_reg[4]),
        .I1(y_fu_64_reg[2]),
        .I2(y_fu_64_reg[0]),
        .I3(y_fu_64_reg[1]),
        .I4(y_fu_64_reg[3]),
        .I5(y_fu_64_reg[5]),
        .O(y_16_fu_132_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_64[6]_i_1__0 
       (.I0(y_fu_64_reg[5]),
        .I1(y_fu_64_reg[3]),
        .I2(\y_fu_64[6]_i_2__0_n_8 ),
        .I3(y_fu_64_reg[2]),
        .I4(y_fu_64_reg[4]),
        .I5(y_fu_64_reg[6]),
        .O(y_16_fu_132_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_64[6]_i_2__0 
       (.I0(y_fu_64_reg[0]),
        .I1(y_fu_64_reg[1]),
        .O(\y_fu_64[6]_i_2__0_n_8 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \y_fu_64[7]_i_1__0 
       (.I0(y_fu_64_reg[6]),
        .I1(\y_fu_64[9]_i_4__0_n_8 ),
        .I2(y_fu_64_reg[7]),
        .O(y_16_fu_132_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_64[8]_i_1__0 
       (.I0(y_fu_64_reg[7]),
        .I1(\y_fu_64[9]_i_4__0_n_8 ),
        .I2(y_fu_64_reg[6]),
        .I3(y_fu_64_reg[8]),
        .O(y_16_fu_132_p2[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \y_fu_64[9]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\p_read_reg_153_reg_n_8_[0] ),
        .I2(icmp_ln58_fu_127_p2),
        .O(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_64[9]_i_3__0 
       (.I0(y_fu_64_reg[8]),
        .I1(y_fu_64_reg[6]),
        .I2(\y_fu_64[9]_i_4__0_n_8 ),
        .I3(y_fu_64_reg[7]),
        .I4(y_fu_64_reg[9]),
        .O(y_16_fu_132_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_64[9]_i_4__0 
       (.I0(y_fu_64_reg[4]),
        .I1(y_fu_64_reg[2]),
        .I2(y_fu_64_reg[0]),
        .I3(y_fu_64_reg[1]),
        .I4(y_fu_64_reg[3]),
        .I5(y_fu_64_reg[5]),
        .O(\y_fu_64[9]_i_4__0_n_8 ));
  FDRE \y_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0),
        .D(y_16_fu_132_p2[0]),
        .Q(y_fu_64_reg[0]),
        .R(SR));
  FDRE \y_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0),
        .D(y_16_fu_132_p2[1]),
        .Q(y_fu_64_reg[1]),
        .R(SR));
  FDRE \y_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0),
        .D(y_16_fu_132_p2[2]),
        .Q(y_fu_64_reg[2]),
        .R(SR));
  FDRE \y_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0),
        .D(y_16_fu_132_p2[3]),
        .Q(y_fu_64_reg[3]),
        .R(SR));
  FDRE \y_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0),
        .D(y_16_fu_132_p2[4]),
        .Q(y_fu_64_reg[4]),
        .R(SR));
  FDRE \y_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0),
        .D(y_16_fu_132_p2[5]),
        .Q(y_fu_64_reg[5]),
        .R(SR));
  FDRE \y_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0),
        .D(y_16_fu_132_p2[6]),
        .Q(y_fu_64_reg[6]),
        .R(SR));
  FDRE \y_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0),
        .D(y_16_fu_132_p2[7]),
        .Q(y_fu_64_reg[7]),
        .R(SR));
  FDRE \y_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0),
        .D(y_16_fu_132_p2[8]),
        .Q(y_fu_64_reg[8]),
        .R(SR));
  FDRE \y_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0),
        .D(y_16_fu_132_p2[9]),
        .Q(y_fu_64_reg[9]),
        .R(SR));
endmodule

module design_1_v_mix_0_0_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2
   (ap_enable_reg_pp0_iter1_reg_0,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    D,
    v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read,
    internal_empty_n_reg_1,
    ap_done_cache_reg,
    ap_clk,
    srcLayer1Yuv422_empty_n,
    Q,
    srcLayer1Yuv_full_n,
    internal_full_n_reg,
    icmp_ln60_fu_72_p2_carry_0,
    grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[1] ,
    CO,
    \ap_CS_fsm_reg[2] ,
    grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg_reg);
  output ap_enable_reg_pp0_iter1_reg_0;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output [1:0]D;
  output v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read;
  output internal_empty_n_reg_1;
  input ap_done_cache_reg;
  input ap_clk;
  input srcLayer1Yuv422_empty_n;
  input [2:0]Q;
  input srcLayer1Yuv_full_n;
  input internal_full_n_reg;
  input [9:0]icmp_ln60_fu_72_p2_carry_0;
  input grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg;
  wire [0:0]grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg_reg;
  wire icmp_ln60_fu_72_p2;
  wire [9:0]icmp_ln60_fu_72_p2_carry_0;
  wire icmp_ln60_fu_72_p2_carry_n_10;
  wire icmp_ln60_fu_72_p2_carry_n_11;
  wire icmp_ln60_fu_72_p2_carry_n_9;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire srcLayer1Yuv422_empty_n;
  wire srcLayer1Yuv_full_n;
  wire v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read;
  wire [9:0]x_18_fu_78_p2;
  wire x_fu_40;
  wire \x_fu_40[6]_i_2__0_n_8 ;
  wire \x_fu_40[9]_i_4__0_n_8 ;
  wire \x_fu_40_reg_n_8_[0] ;
  wire \x_fu_40_reg_n_8_[1] ;
  wire \x_fu_40_reg_n_8_[2] ;
  wire \x_fu_40_reg_n_8_[3] ;
  wire \x_fu_40_reg_n_8_[4] ;
  wire \x_fu_40_reg_n_8_[5] ;
  wire \x_fu_40_reg_n_8_[6] ;
  wire \x_fu_40_reg_n_8_[7] ;
  wire \x_fu_40_reg_n_8_[8] ;
  wire \x_fu_40_reg_n_8_[9] ;
  wire [3:0]NLW_icmp_ln60_fu_72_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__5 
       (.I0(srcLayer1Yuv_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(srcLayer1Yuv422_empty_n),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_61 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln60_fu_72_p2),
        .D(D),
        .E(x_fu_40),
        .Q({\x_fu_40_reg_n_8_[9] ,\x_fu_40_reg_n_8_[8] ,\x_fu_40_reg_n_8_[7] ,\x_fu_40_reg_n_8_[6] ,\x_fu_40_reg_n_8_[5] ,\x_fu_40_reg_n_8_[4] ,\x_fu_40_reg_n_8_[3] ,\x_fu_40_reg_n_8_[2] ,\x_fu_40_reg_n_8_[1] ,\x_fu_40_reg_n_8_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (Q),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg),
        .grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg_reg(grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg_reg),
        .icmp_ln60_fu_72_p2_carry(icmp_ln60_fu_72_p2_carry_0),
        .internal_empty_n_reg(internal_empty_n_reg_1),
        .srcLayer1Yuv422_empty_n(srcLayer1Yuv422_empty_n),
        .srcLayer1Yuv_full_n(srcLayer1Yuv_full_n),
        .\x_fu_40_reg[6] (\x_fu_40[6]_i_2__0_n_8 ),
        .\x_fu_40_reg[7] (x_18_fu_78_p2),
        .\x_fu_40_reg[9] (\x_fu_40[9]_i_4__0_n_8 ));
  CARRY4 icmp_ln60_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln60_fu_72_p2,icmp_ln60_fu_72_p2_carry_n_9,icmp_ln60_fu_72_p2_carry_n_10,icmp_ln60_fu_72_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln60_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__28
       (.I0(srcLayer1Yuv422_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(srcLayer1Yuv_full_n),
        .I4(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    internal_full_n_i_3__6
       (.I0(srcLayer1Yuv_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer1Yuv422_empty_n),
        .I4(internal_full_n_reg),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__10 
       (.I0(srcLayer1Yuv422_empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer1Yuv_full_n),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_3__6 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[2]),
        .I2(srcLayer1Yuv422_empty_n),
        .I3(srcLayer1Yuv_full_n),
        .O(v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_40[6]_i_2__0 
       (.I0(\x_fu_40_reg_n_8_[1] ),
        .I1(\x_fu_40_reg_n_8_[0] ),
        .I2(\x_fu_40_reg_n_8_[2] ),
        .O(\x_fu_40[6]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_40[9]_i_4__0 
       (.I0(\x_fu_40_reg_n_8_[4] ),
        .I1(\x_fu_40_reg_n_8_[2] ),
        .I2(\x_fu_40_reg_n_8_[0] ),
        .I3(\x_fu_40_reg_n_8_[1] ),
        .I4(\x_fu_40_reg_n_8_[3] ),
        .I5(\x_fu_40_reg_n_8_[5] ),
        .O(\x_fu_40[9]_i_4__0_n_8 ));
  FDRE \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_18_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_18_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_18_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_18_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_18_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_18_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_18_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_18_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_18_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_18_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
endmodule

module design_1_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2
   (ap_enable_reg_pp0_iter1_reg_0,
    internal_empty_n_reg,
    mOutPtr110_out_0,
    E,
    internal_empty_n_reg_0,
    D,
    v_mix_422_to_444_false_U0_srcLayer0Yuv422_read,
    internal_empty_n_reg_1,
    ap_done_cache_reg,
    ap_clk,
    srcLayer0Yuv422_empty_n,
    Q,
    srcLayer0Yuv_full_n,
    internal_full_n_reg,
    icmp_ln60_fu_76_p2_carry_0,
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[1] ,
    CO,
    \ap_CS_fsm_reg[2] ,
    icmp_ln60_fu_76_p2_carry_i_4,
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg_reg);
  output ap_enable_reg_pp0_iter1_reg_0;
  output internal_empty_n_reg;
  output mOutPtr110_out_0;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output [1:0]D;
  output v_mix_422_to_444_false_U0_srcLayer0Yuv422_read;
  output internal_empty_n_reg_1;
  input ap_done_cache_reg;
  input ap_clk;
  input srcLayer0Yuv422_empty_n;
  input [2:0]Q;
  input srcLayer0Yuv_full_n;
  input internal_full_n_reg;
  input [9:0]icmp_ln60_fu_76_p2_carry_0;
  input grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2] ;
  input icmp_ln60_fu_76_p2_carry_i_4;
  input [0:0]grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg;
  wire [0:0]grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg_reg;
  wire icmp_ln60_fu_76_p2;
  wire [9:0]icmp_ln60_fu_76_p2_carry_0;
  wire icmp_ln60_fu_76_p2_carry_i_4;
  wire icmp_ln60_fu_76_p2_carry_n_10;
  wire icmp_ln60_fu_76_p2_carry_n_11;
  wire icmp_ln60_fu_76_p2_carry_n_9;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire mOutPtr110_out_0;
  wire srcLayer0Yuv422_empty_n;
  wire srcLayer0Yuv_full_n;
  wire v_mix_422_to_444_false_U0_srcLayer0Yuv422_read;
  wire [9:0]x_16_fu_82_p2;
  wire x_fu_44;
  wire \x_fu_44[6]_i_2__0_n_8 ;
  wire \x_fu_44[9]_i_4__0_n_8 ;
  wire \x_fu_44_reg_n_8_[0] ;
  wire \x_fu_44_reg_n_8_[1] ;
  wire \x_fu_44_reg_n_8_[2] ;
  wire \x_fu_44_reg_n_8_[3] ;
  wire \x_fu_44_reg_n_8_[4] ;
  wire \x_fu_44_reg_n_8_[5] ;
  wire \x_fu_44_reg_n_8_[6] ;
  wire \x_fu_44_reg_n_8_[7] ;
  wire \x_fu_44_reg_n_8_[8] ;
  wire \x_fu_44_reg_n_8_[9] ;
  wire [3:0]NLW_icmp_ln60_fu_76_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__1 
       (.I0(srcLayer0Yuv_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(srcLayer0Yuv422_empty_n),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_60 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln60_fu_76_p2),
        .D(D),
        .E(x_fu_44),
        .Q({\x_fu_44_reg_n_8_[9] ,\x_fu_44_reg_n_8_[8] ,\x_fu_44_reg_n_8_[7] ,\x_fu_44_reg_n_8_[6] ,\x_fu_44_reg_n_8_[5] ,\x_fu_44_reg_n_8_[4] ,\x_fu_44_reg_n_8_[3] ,\x_fu_44_reg_n_8_[2] ,\x_fu_44_reg_n_8_[1] ,\x_fu_44_reg_n_8_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (Q),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg_reg(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg_reg),
        .icmp_ln60_fu_76_p2_carry(icmp_ln60_fu_76_p2_carry_0),
        .icmp_ln60_fu_76_p2_carry_i_4_0(icmp_ln60_fu_76_p2_carry_i_4),
        .internal_empty_n_reg(internal_empty_n_reg_1),
        .srcLayer0Yuv422_empty_n(srcLayer0Yuv422_empty_n),
        .srcLayer0Yuv_full_n(srcLayer0Yuv_full_n),
        .\x_fu_44_reg[6] (\x_fu_44[6]_i_2__0_n_8 ),
        .\x_fu_44_reg[7] (x_16_fu_82_p2),
        .\x_fu_44_reg[9] (\x_fu_44[9]_i_4__0_n_8 ));
  CARRY4 icmp_ln60_fu_76_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln60_fu_76_p2,icmp_ln60_fu_76_p2_carry_n_9,icmp_ln60_fu_76_p2_carry_n_10,icmp_ln60_fu_76_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln60_fu_76_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__15
       (.I0(srcLayer0Yuv422_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(srcLayer0Yuv_full_n),
        .I4(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    internal_full_n_i_3
       (.I0(srcLayer0Yuv_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer0Yuv422_empty_n),
        .I4(internal_full_n_reg),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__6 
       (.I0(srcLayer0Yuv422_empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer0Yuv_full_n),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_3__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[2]),
        .I2(srcLayer0Yuv422_empty_n),
        .I3(srcLayer0Yuv_full_n),
        .O(v_mix_422_to_444_false_U0_srcLayer0Yuv422_read));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_44[6]_i_2__0 
       (.I0(\x_fu_44_reg_n_8_[1] ),
        .I1(\x_fu_44_reg_n_8_[0] ),
        .I2(\x_fu_44_reg_n_8_[2] ),
        .O(\x_fu_44[6]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_44[9]_i_4__0 
       (.I0(\x_fu_44_reg_n_8_[4] ),
        .I1(\x_fu_44_reg_n_8_[2] ),
        .I2(\x_fu_44_reg_n_8_[0] ),
        .I3(\x_fu_44_reg_n_8_[1] ),
        .I4(\x_fu_44_reg_n_8_[3] ),
        .I5(\x_fu_44_reg_n_8_[5] ),
        .O(\x_fu_44[9]_i_4__0_n_8 ));
  FDRE \x_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_16_fu_82_p2[0]),
        .Q(\x_fu_44_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_16_fu_82_p2[1]),
        .Q(\x_fu_44_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_16_fu_82_p2[2]),
        .Q(\x_fu_44_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_16_fu_82_p2[3]),
        .Q(\x_fu_44_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_16_fu_82_p2[4]),
        .Q(\x_fu_44_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_16_fu_82_p2[5]),
        .Q(\x_fu_44_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_16_fu_82_p2[6]),
        .Q(\x_fu_44_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_16_fu_82_p2[7]),
        .Q(\x_fu_44_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_16_fu_82_p2[8]),
        .Q(\x_fu_44_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_44_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_16_fu_82_p2[9]),
        .Q(\x_fu_44_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
endmodule

module design_1_v_mix_0_0_v_mix_422_to_444_false_s
   (ap_enable_reg_pp0_iter1,
    start_once_reg,
    \layerEnableFlag_read_reg_135_reg[0]_0 ,
    internal_empty_n_reg,
    Q,
    mOutPtr110_out,
    v_mix_422_to_444_false_U0_layerEnableFlag_read,
    internal_empty_n_reg_0,
    mOutPtr110_out_0,
    E,
    internal_empty_n_reg_1,
    \layerEnableFlag_read_reg_135_reg[0]_1 ,
    v_mix_422_to_444_false_U0_srcLayer0Yuv422_read,
    ap_done_cache_reg,
    ap_clk,
    \layerEnableFlag_read_reg_135_reg[0]_2 ,
    srcLayer0Yuv422_empty_n,
    srcLayer0Yuv_full_n,
    internal_full_n_reg,
    icmp_ln60_fu_76_p2_carry,
    \ap_CS_fsm_reg[2]_i_2__0_0 ,
    p_read_c47_empty_n,
    internal_full_n_reg_0,
    v_mix_422_to_444_false_U0_ap_start,
    start_for_v_mix_yuv2rgb_false_U0_full_n,
    p_read_c_full_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    icmp_ln60_fu_76_p2_carry_i_4,
    SR);
  output ap_enable_reg_pp0_iter1;
  output start_once_reg;
  output \layerEnableFlag_read_reg_135_reg[0]_0 ;
  output internal_empty_n_reg;
  output [1:0]Q;
  output mOutPtr110_out;
  output v_mix_422_to_444_false_U0_layerEnableFlag_read;
  output internal_empty_n_reg_0;
  output mOutPtr110_out_0;
  output [0:0]E;
  output internal_empty_n_reg_1;
  output \layerEnableFlag_read_reg_135_reg[0]_1 ;
  output v_mix_422_to_444_false_U0_srcLayer0Yuv422_read;
  input ap_done_cache_reg;
  input ap_clk;
  input \layerEnableFlag_read_reg_135_reg[0]_2 ;
  input srcLayer0Yuv422_empty_n;
  input srcLayer0Yuv_full_n;
  input internal_full_n_reg;
  input [9:0]icmp_ln60_fu_76_p2_carry;
  input [9:0]\ap_CS_fsm_reg[2]_i_2__0_0 ;
  input p_read_c47_empty_n;
  input internal_full_n_reg_0;
  input v_mix_422_to_444_false_U0_ap_start;
  input start_for_v_mix_yuv2rgb_false_U0_full_n;
  input p_read_c_full_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input icmp_ln60_fu_76_p2_carry_i_4;
  input [0:0]SR;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_1__1_n_8 ;
  wire \ap_CS_fsm[2]_i_4__1_n_8 ;
  wire \ap_CS_fsm[2]_i_5__0_n_8 ;
  wire \ap_CS_fsm[2]_i_6__0_n_8 ;
  wire \ap_CS_fsm[2]_i_7__0_n_8 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [9:0]\ap_CS_fsm_reg[2]_i_2__0_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_9 ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_n_13;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_n_14;
  wire grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_n_16;
  wire icmp_ln58_fu_109_p2;
  wire [9:0]icmp_ln60_fu_76_p2_carry;
  wire icmp_ln60_fu_76_p2_carry_i_4;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \layerEnableFlag_read_reg_135_reg[0]_0 ;
  wire \layerEnableFlag_read_reg_135_reg[0]_1 ;
  wire \layerEnableFlag_read_reg_135_reg[0]_2 ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire p_read_c47_empty_n;
  wire p_read_c_full_n;
  wire srcLayer0Yuv422_empty_n;
  wire srcLayer0Yuv_full_n;
  wire start_for_v_mix_yuv2rgb_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_8;
  wire v_mix_422_to_444_false_U0_ap_start;
  wire v_mix_422_to_444_false_U0_layerEnableFlag_read;
  wire v_mix_422_to_444_false_U0_srcLayer0Yuv422_read;
  wire [9:0]y_18_fu_114_p2;
  wire \y_fu_62[6]_i_2__0_n_8 ;
  wire \y_fu_62[9]_i_4__0_n_8 ;
  wire [9:0]y_fu_62_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hF8A8F8F8)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln58_fu_109_p2),
        .I4(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .O(\ap_CS_fsm[0]_i_1__1_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(\ap_CS_fsm_reg[2]_i_2__0_0 [9]),
        .I1(y_fu_62_reg[9]),
        .O(\ap_CS_fsm[2]_i_4__1_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\ap_CS_fsm_reg[2]_i_2__0_0 [8]),
        .I1(y_fu_62_reg[8]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [7]),
        .I3(y_fu_62_reg[7]),
        .I4(y_fu_62_reg[6]),
        .I5(\ap_CS_fsm_reg[2]_i_2__0_0 [6]),
        .O(\ap_CS_fsm[2]_i_5__0_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(\ap_CS_fsm_reg[2]_i_2__0_0 [5]),
        .I1(y_fu_62_reg[5]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [4]),
        .I3(y_fu_62_reg[4]),
        .I4(y_fu_62_reg[3]),
        .I5(\ap_CS_fsm_reg[2]_i_2__0_0 [3]),
        .O(\ap_CS_fsm[2]_i_6__0_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(\ap_CS_fsm_reg[2]_i_2__0_0 [2]),
        .I1(y_fu_62_reg[2]),
        .I2(y_fu_62_reg[0]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [0]),
        .I4(y_fu_62_reg[1]),
        .I5(\ap_CS_fsm_reg[2]_i_2__0_0 [1]),
        .O(\ap_CS_fsm[2]_i_7__0_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__1_n_8 ),
        .Q(Q[0]),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_n_14),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_n_13),
        .Q(Q[1]),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(1'b0),
        .CO({icmp_ln58_fu_109_p2,\ap_CS_fsm_reg[2]_i_2__0_n_9 ,\ap_CS_fsm_reg[2]_i_2__0_n_10 ,\ap_CS_fsm_reg[2]_i_2__0_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__1_n_8 ,\ap_CS_fsm[2]_i_5__0_n_8 ,\ap_CS_fsm[2]_i_6__0_n_8 ,\ap_CS_fsm[2]_i_7__0_n_8 }));
  design_1_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2 grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92
       (.CO(icmp_ln58_fu_109_p2),
        .D({grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_n_13,grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_n_14}),
        .E(E),
        .Q({Q[1],ap_CS_fsm_state2,Q[0]}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg_reg(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0),
        .icmp_ln60_fu_76_p2_carry_0(icmp_ln60_fu_76_p2_carry),
        .icmp_ln60_fu_76_p2_carry_i_4(icmp_ln60_fu_76_p2_carry_i_4),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_1),
        .internal_empty_n_reg_1(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_n_16),
        .internal_full_n_reg(internal_full_n_reg),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .srcLayer0Yuv422_empty_n(srcLayer0Yuv422_empty_n),
        .srcLayer0Yuv_full_n(srcLayer0Yuv_full_n),
        .v_mix_422_to_444_false_U0_srcLayer0Yuv422_read(v_mix_422_to_444_false_U0_srcLayer0Yuv422_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_n_16),
        .Q(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg),
        .R(ap_done_cache_reg));
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3__31
       (.I0(v_mix_422_to_444_false_U0_layerEnableFlag_read),
        .I1(p_read_c47_empty_n),
        .I2(internal_full_n_reg_0),
        .O(mOutPtr110_out));
  FDRE \layerEnableFlag_read_reg_135_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layerEnableFlag_read_reg_135_reg[0]_2 ),
        .Q(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \mOutPtr[0]_i_2 
       (.I0(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .I1(icmp_ln58_fu_109_p2),
        .I2(ap_CS_fsm_state2),
        .O(\layerEnableFlag_read_reg_135_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__19 
       (.I0(p_read_c47_empty_n),
        .I1(v_mix_422_to_444_false_U0_ap_start),
        .I2(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I3(start_once_reg),
        .I4(Q[0]),
        .I5(p_read_c_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA800000000000000)) 
    \mOutPtr[1]_i_3__1 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I3(v_mix_422_to_444_false_U0_ap_start),
        .I4(p_read_c47_empty_n),
        .I5(p_read_c_full_n),
        .O(v_mix_422_to_444_false_U0_layerEnableFlag_read));
  LUT6 #(
    .INIT(64'h7575757575000000)) 
    start_once_reg_i_1__2
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln58_fu_109_p2),
        .I2(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .I3(v_mix_422_to_444_false_U0_ap_start),
        .I4(start_for_v_mix_yuv2rgb_false_U0_full_n),
        .I5(start_once_reg),
        .O(start_once_reg_i_1__2_n_8));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_8),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_62[0]_i_1__0 
       (.I0(y_fu_62_reg[0]),
        .O(y_18_fu_114_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_62[1]_i_1__0 
       (.I0(y_fu_62_reg[0]),
        .I1(y_fu_62_reg[1]),
        .O(y_18_fu_114_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_62[2]_i_1__0 
       (.I0(y_fu_62_reg[1]),
        .I1(y_fu_62_reg[0]),
        .I2(y_fu_62_reg[2]),
        .O(y_18_fu_114_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_62[3]_i_1__0 
       (.I0(y_fu_62_reg[2]),
        .I1(y_fu_62_reg[0]),
        .I2(y_fu_62_reg[1]),
        .I3(y_fu_62_reg[3]),
        .O(y_18_fu_114_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_62[4]_i_1__0 
       (.I0(y_fu_62_reg[3]),
        .I1(y_fu_62_reg[1]),
        .I2(y_fu_62_reg[0]),
        .I3(y_fu_62_reg[2]),
        .I4(y_fu_62_reg[4]),
        .O(y_18_fu_114_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_62[5]_i_1__0 
       (.I0(y_fu_62_reg[4]),
        .I1(y_fu_62_reg[2]),
        .I2(y_fu_62_reg[0]),
        .I3(y_fu_62_reg[1]),
        .I4(y_fu_62_reg[3]),
        .I5(y_fu_62_reg[5]),
        .O(y_18_fu_114_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_62[6]_i_1__0 
       (.I0(y_fu_62_reg[5]),
        .I1(y_fu_62_reg[3]),
        .I2(\y_fu_62[6]_i_2__0_n_8 ),
        .I3(y_fu_62_reg[2]),
        .I4(y_fu_62_reg[4]),
        .I5(y_fu_62_reg[6]),
        .O(y_18_fu_114_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_62[6]_i_2__0 
       (.I0(y_fu_62_reg[0]),
        .I1(y_fu_62_reg[1]),
        .O(\y_fu_62[6]_i_2__0_n_8 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \y_fu_62[7]_i_1__0 
       (.I0(y_fu_62_reg[6]),
        .I1(\y_fu_62[9]_i_4__0_n_8 ),
        .I2(y_fu_62_reg[7]),
        .O(y_18_fu_114_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_62[8]_i_1__0 
       (.I0(y_fu_62_reg[7]),
        .I1(\y_fu_62[9]_i_4__0_n_8 ),
        .I2(y_fu_62_reg[6]),
        .I3(y_fu_62_reg[8]),
        .O(y_18_fu_114_p2[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \y_fu_62[9]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\layerEnableFlag_read_reg_135_reg[0]_0 ),
        .I2(icmp_ln58_fu_109_p2),
        .O(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_62[9]_i_3__0 
       (.I0(y_fu_62_reg[8]),
        .I1(y_fu_62_reg[6]),
        .I2(\y_fu_62[9]_i_4__0_n_8 ),
        .I3(y_fu_62_reg[7]),
        .I4(y_fu_62_reg[9]),
        .O(y_18_fu_114_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_62[9]_i_4__0 
       (.I0(y_fu_62_reg[4]),
        .I1(y_fu_62_reg[2]),
        .I2(y_fu_62_reg[0]),
        .I3(y_fu_62_reg[1]),
        .I4(y_fu_62_reg[3]),
        .I5(y_fu_62_reg[5]),
        .O(\y_fu_62[9]_i_4__0_n_8 ));
  FDRE \y_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0),
        .D(y_18_fu_114_p2[0]),
        .Q(y_fu_62_reg[0]),
        .R(SR));
  FDRE \y_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0),
        .D(y_18_fu_114_p2[1]),
        .Q(y_fu_62_reg[1]),
        .R(SR));
  FDRE \y_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0),
        .D(y_18_fu_114_p2[2]),
        .Q(y_fu_62_reg[2]),
        .R(SR));
  FDRE \y_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0),
        .D(y_18_fu_114_p2[3]),
        .Q(y_fu_62_reg[3]),
        .R(SR));
  FDRE \y_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0),
        .D(y_18_fu_114_p2[4]),
        .Q(y_fu_62_reg[4]),
        .R(SR));
  FDRE \y_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0),
        .D(y_18_fu_114_p2[5]),
        .Q(y_fu_62_reg[5]),
        .R(SR));
  FDRE \y_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0),
        .D(y_18_fu_114_p2[6]),
        .Q(y_fu_62_reg[6]),
        .R(SR));
  FDRE \y_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0),
        .D(y_18_fu_114_p2[7]),
        .Q(y_fu_62_reg[7]),
        .R(SR));
  FDRE \y_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0),
        .D(y_18_fu_114_p2[8]),
        .Q(y_fu_62_reg[8]),
        .R(SR));
  FDRE \y_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0),
        .D(y_18_fu_114_p2[9]),
        .Q(y_fu_62_reg[9]),
        .R(SR));
endmodule

module design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2
   (ap_enable_reg_pp0_iter1_reg_0,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    D,
    v_mix_444_to_422_false_U0_out422_write,
    internal_empty_n_reg_1,
    ap_done_cache_reg,
    ap_clk,
    outYuv_empty_n,
    Q,
    out422_full_n,
    internal_full_n_reg,
    icmp_ln673_fu_72_p2_carry_0,
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[1] ,
    CO,
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg_reg);
  output ap_enable_reg_pp0_iter1_reg_0;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output [1:0]D;
  output v_mix_444_to_422_false_U0_out422_write;
  output internal_empty_n_reg_1;
  input ap_done_cache_reg;
  input ap_clk;
  input outYuv_empty_n;
  input [2:0]Q;
  input out422_full_n;
  input internal_full_n_reg;
  input [9:0]icmp_ln673_fu_72_p2_carry_0;
  input grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]CO;
  input [0:0]grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg;
  wire [0:0]grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg_reg;
  wire icmp_ln673_fu_72_p2;
  wire [9:0]icmp_ln673_fu_72_p2_carry_0;
  wire icmp_ln673_fu_72_p2_carry_n_10;
  wire icmp_ln673_fu_72_p2_carry_n_11;
  wire icmp_ln673_fu_72_p2_carry_n_9;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire out422_full_n;
  wire outYuv_empty_n;
  wire v_mix_444_to_422_false_U0_out422_write;
  wire [9:0]x_14_fu_78_p2;
  wire x_fu_40;
  wire \x_fu_40[6]_i_2__5_n_8 ;
  wire \x_fu_40[9]_i_4__5_n_8 ;
  wire \x_fu_40_reg_n_8_[0] ;
  wire \x_fu_40_reg_n_8_[1] ;
  wire \x_fu_40_reg_n_8_[2] ;
  wire \x_fu_40_reg_n_8_[3] ;
  wire \x_fu_40_reg_n_8_[4] ;
  wire \x_fu_40_reg_n_8_[5] ;
  wire \x_fu_40_reg_n_8_[6] ;
  wire \x_fu_40_reg_n_8_[7] ;
  wire \x_fu_40_reg_n_8_[8] ;
  wire \x_fu_40_reg_n_8_[9] ;
  wire [3:0]NLW_icmp_ln673_fu_72_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__10 
       (.I0(out422_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(outYuv_empty_n),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_59 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln673_fu_72_p2),
        .D(D),
        .E(x_fu_40),
        .Q({\x_fu_40_reg_n_8_[9] ,\x_fu_40_reg_n_8_[8] ,\x_fu_40_reg_n_8_[7] ,\x_fu_40_reg_n_8_[6] ,\x_fu_40_reg_n_8_[5] ,\x_fu_40_reg_n_8_[4] ,\x_fu_40_reg_n_8_[3] ,\x_fu_40_reg_n_8_[2] ,\x_fu_40_reg_n_8_[1] ,\x_fu_40_reg_n_8_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (Q),
        .\ap_CS_fsm_reg[2] (CO),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg_reg(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg_reg),
        .icmp_ln673_fu_72_p2_carry(icmp_ln673_fu_72_p2_carry_0),
        .internal_empty_n_reg(internal_empty_n_reg_1),
        .out422_full_n(out422_full_n),
        .outYuv_empty_n(outYuv_empty_n),
        .\x_fu_40_reg[6] (\x_fu_40[6]_i_2__5_n_8 ),
        .\x_fu_40_reg[7] (x_14_fu_78_p2),
        .\x_fu_40_reg[9] (\x_fu_40[9]_i_4__5_n_8 ));
  CARRY4 icmp_ln673_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln673_fu_72_p2,icmp_ln673_fu_72_p2_carry_n_9,icmp_ln673_fu_72_p2_carry_n_10,icmp_ln673_fu_72_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln673_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__47
       (.I0(outYuv_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(out422_full_n),
        .I4(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    internal_full_n_i_3__21
       (.I0(out422_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(outYuv_empty_n),
        .I4(internal_full_n_reg),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__15 
       (.I0(outYuv_empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(out422_full_n),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_3__10 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[2]),
        .I2(outYuv_empty_n),
        .I3(out422_full_n),
        .O(v_mix_444_to_422_false_U0_out422_write));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_40[6]_i_2__5 
       (.I0(\x_fu_40_reg_n_8_[1] ),
        .I1(\x_fu_40_reg_n_8_[0] ),
        .I2(\x_fu_40_reg_n_8_[2] ),
        .O(\x_fu_40[6]_i_2__5_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_40[9]_i_4__5 
       (.I0(\x_fu_40_reg_n_8_[4] ),
        .I1(\x_fu_40_reg_n_8_[2] ),
        .I2(\x_fu_40_reg_n_8_[0] ),
        .I3(\x_fu_40_reg_n_8_[1] ),
        .I4(\x_fu_40_reg_n_8_[3] ),
        .I5(\x_fu_40_reg_n_8_[5] ),
        .O(\x_fu_40[9]_i_4__5_n_8 ));
  FDRE \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_14_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_14_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_14_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_14_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_14_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_14_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_14_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_14_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_14_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_14_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
endmodule

module design_1_v_mix_0_0_v_mix_444_to_422_false_s
   (internal_empty_n_reg,
    ap_enable_reg_pp0_iter1,
    Q,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    internal_full_n_reg,
    v_mix_444_to_422_false_U0_HwReg_width_c39_write,
    internal_full_n_reg_0,
    CO,
    start_once_reg,
    \ap_CS_fsm_reg[1]_0 ,
    v_mix_444_to_422_false_U0_out422_write,
    outYuv_empty_n,
    out422_full_n,
    internal_full_n_reg_1,
    HwReg_width_c39_full_n,
    HwReg_height_c43_full_n,
    ap_clk,
    ap_done_cache_reg,
    D,
    \height_read_reg_128_reg[9]_0 ,
    ap_rst_n,
    HwReg_width_c40_empty_n,
    HwReg_height_c44_empty_n,
    start_for_v_mix_422_to_420_false_U0_full_n,
    v_mix_444_to_422_false_U0_ap_start);
  output internal_empty_n_reg;
  output ap_enable_reg_pp0_iter1;
  output [1:0]Q;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output internal_full_n_reg;
  output v_mix_444_to_422_false_U0_HwReg_width_c39_write;
  output internal_full_n_reg_0;
  output [0:0]CO;
  output start_once_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output v_mix_444_to_422_false_U0_out422_write;
  input outYuv_empty_n;
  input out422_full_n;
  input internal_full_n_reg_1;
  input HwReg_width_c39_full_n;
  input HwReg_height_c43_full_n;
  input ap_clk;
  input ap_done_cache_reg;
  input [9:0]D;
  input [9:0]\height_read_reg_128_reg[9]_0 ;
  input ap_rst_n;
  input HwReg_width_c40_empty_n;
  input HwReg_height_c44_empty_n;
  input start_for_v_mix_422_to_420_false_U0_full_n;
  input v_mix_444_to_422_false_U0_ap_start;

  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire HwReg_height_c43_full_n;
  wire HwReg_height_c44_empty_n;
  wire HwReg_width_c39_full_n;
  wire HwReg_width_c40_empty_n;
  wire [1:0]Q;
  wire \ap_CS_fsm[0]_i_1__11_n_8 ;
  wire \ap_CS_fsm[1]_i_2__10_n_8 ;
  wire \ap_CS_fsm[2]_i_5__8_n_8 ;
  wire \ap_CS_fsm[2]_i_6__8_n_8 ;
  wire \ap_CS_fsm[2]_i_7__8_n_8 ;
  wire \ap_CS_fsm[2]_i_8__8_n_8 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__8_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__8_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__8_n_9 ;
  wire ap_CS_fsm_state1;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_n_13;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_n_14;
  wire grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_n_16;
  wire [9:0]height_read_reg_128;
  wire [9:0]\height_read_reg_128_reg[9]_0 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire out422_full_n;
  wire outYuv_empty_n;
  wire start_for_v_mix_422_to_420_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__9_n_8;
  wire v_mix_444_to_422_false_U0_HwReg_width_c39_write;
  wire v_mix_444_to_422_false_U0_ap_start;
  wire v_mix_444_to_422_false_U0_out422_write;
  wire [9:0]width_read_reg_133;
  wire [9:0]y_14_fu_110_p2;
  wire \y_fu_56[6]_i_2__0_n_8 ;
  wire \y_fu_56[9]_i_4__0_n_8 ;
  wire \y_fu_56[9]_i_5__0_n_8 ;
  wire [9:0]y_fu_56_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__8_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(ap_CS_fsm_state1),
        .I1(\ap_CS_fsm[1]_i_2__10_n_8 ),
        .I2(Q[0]),
        .I3(CO),
        .O(\ap_CS_fsm[0]_i_1__11_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__10 
       (.I0(\y_fu_56[9]_i_4__0_n_8 ),
        .I1(HwReg_height_c43_full_n),
        .I2(HwReg_width_c39_full_n),
        .I3(HwReg_width_c40_empty_n),
        .I4(HwReg_height_c44_empty_n),
        .I5(Q[0]),
        .O(\ap_CS_fsm[1]_i_2__10_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_5__8 
       (.I0(height_read_reg_128[9]),
        .I1(y_fu_56_reg[9]),
        .O(\ap_CS_fsm[2]_i_5__8_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__8 
       (.I0(height_read_reg_128[8]),
        .I1(y_fu_56_reg[8]),
        .I2(height_read_reg_128[7]),
        .I3(y_fu_56_reg[7]),
        .I4(y_fu_56_reg[6]),
        .I5(height_read_reg_128[6]),
        .O(\ap_CS_fsm[2]_i_6__8_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__8 
       (.I0(height_read_reg_128[5]),
        .I1(y_fu_56_reg[5]),
        .I2(height_read_reg_128[4]),
        .I3(y_fu_56_reg[4]),
        .I4(y_fu_56_reg[3]),
        .I5(height_read_reg_128[3]),
        .O(\ap_CS_fsm[2]_i_7__8_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__8 
       (.I0(height_read_reg_128[2]),
        .I1(y_fu_56_reg[2]),
        .I2(y_fu_56_reg[0]),
        .I3(height_read_reg_128[0]),
        .I4(y_fu_56_reg[1]),
        .I5(height_read_reg_128[1]),
        .O(\ap_CS_fsm[2]_i_8__8_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__11_n_8 ),
        .Q(ap_CS_fsm_state1),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_n_14),
        .Q(Q[0]),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_n_13),
        .Q(Q[1]),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__8 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__8_n_9 ,\ap_CS_fsm_reg[2]_i_2__8_n_10 ,\ap_CS_fsm_reg[2]_i_2__8_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_5__8_n_8 ,\ap_CS_fsm[2]_i_6__8_n_8 ,\ap_CS_fsm[2]_i_7__8_n_8 ,\ap_CS_fsm[2]_i_8__8_n_8 }));
  design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2 grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88
       (.CO(CO),
        .D({grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_n_13,grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_n_14}),
        .E(E),
        .Q({Q,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2__10_n_8 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg_reg(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0),
        .icmp_ln673_fu_72_p2_carry_0(width_read_reg_133),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_empty_n_reg_1(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_n_16),
        .internal_full_n_reg(internal_full_n_reg_1),
        .mOutPtr110_out(mOutPtr110_out),
        .out422_full_n(out422_full_n),
        .outYuv_empty_n(outYuv_empty_n),
        .v_mix_444_to_422_false_U0_out422_write(v_mix_444_to_422_false_U0_out422_write));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_n_16),
        .Q(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \height_read_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [0]),
        .Q(height_read_reg_128[0]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [1]),
        .Q(height_read_reg_128[1]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [2]),
        .Q(height_read_reg_128[2]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [3]),
        .Q(height_read_reg_128[3]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [4]),
        .Q(height_read_reg_128[4]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [5]),
        .Q(height_read_reg_128[5]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [6]),
        .Q(height_read_reg_128[6]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [7]),
        .Q(height_read_reg_128[7]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [8]),
        .Q(height_read_reg_128[8]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [9]),
        .Q(height_read_reg_128[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__27
       (.I0(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I1(HwReg_width_c39_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__28
       (.I0(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
        .I1(HwReg_height_c43_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[0]_i_2__5 
       (.I0(CO),
        .I1(Q[0]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h77777000)) 
    start_once_reg_i_1__9
       (.I0(Q[0]),
        .I1(CO),
        .I2(v_mix_444_to_422_false_U0_ap_start),
        .I3(start_for_v_mix_422_to_420_false_U0_full_n),
        .I4(start_once_reg),
        .O(start_once_reg_i_1__9_n_8));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__9_n_8),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  FDRE \width_read_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[0]),
        .Q(width_read_reg_133[0]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[1]),
        .Q(width_read_reg_133[1]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[2]),
        .Q(width_read_reg_133[2]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[3]),
        .Q(width_read_reg_133[3]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[4]),
        .Q(width_read_reg_133[4]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[5]),
        .Q(width_read_reg_133[5]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[6]),
        .Q(width_read_reg_133[6]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[7]),
        .Q(width_read_reg_133[7]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[8]),
        .Q(width_read_reg_133[8]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[9]),
        .Q(width_read_reg_133[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_56[0]_i_1__0 
       (.I0(y_fu_56_reg[0]),
        .O(y_14_fu_110_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_56[1]_i_1__0 
       (.I0(y_fu_56_reg[0]),
        .I1(y_fu_56_reg[1]),
        .O(y_14_fu_110_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_56[2]_i_1__0 
       (.I0(y_fu_56_reg[1]),
        .I1(y_fu_56_reg[0]),
        .I2(y_fu_56_reg[2]),
        .O(y_14_fu_110_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_56[3]_i_1__0 
       (.I0(y_fu_56_reg[2]),
        .I1(y_fu_56_reg[0]),
        .I2(y_fu_56_reg[1]),
        .I3(y_fu_56_reg[3]),
        .O(y_14_fu_110_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_56[4]_i_1__0 
       (.I0(y_fu_56_reg[3]),
        .I1(y_fu_56_reg[1]),
        .I2(y_fu_56_reg[0]),
        .I3(y_fu_56_reg[2]),
        .I4(y_fu_56_reg[4]),
        .O(y_14_fu_110_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_56[5]_i_1__0 
       (.I0(y_fu_56_reg[4]),
        .I1(y_fu_56_reg[2]),
        .I2(y_fu_56_reg[0]),
        .I3(y_fu_56_reg[1]),
        .I4(y_fu_56_reg[3]),
        .I5(y_fu_56_reg[5]),
        .O(y_14_fu_110_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_56[6]_i_1__0 
       (.I0(y_fu_56_reg[5]),
        .I1(y_fu_56_reg[3]),
        .I2(\y_fu_56[6]_i_2__0_n_8 ),
        .I3(y_fu_56_reg[2]),
        .I4(y_fu_56_reg[4]),
        .I5(y_fu_56_reg[6]),
        .O(y_14_fu_110_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_56[6]_i_2__0 
       (.I0(y_fu_56_reg[0]),
        .I1(y_fu_56_reg[1]),
        .O(\y_fu_56[6]_i_2__0_n_8 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \y_fu_56[7]_i_1__0 
       (.I0(y_fu_56_reg[6]),
        .I1(\y_fu_56[9]_i_5__0_n_8 ),
        .I2(y_fu_56_reg[7]),
        .O(y_14_fu_110_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_56[8]_i_1__0 
       (.I0(y_fu_56_reg[7]),
        .I1(\y_fu_56[9]_i_5__0_n_8 ),
        .I2(y_fu_56_reg[6]),
        .I3(y_fu_56_reg[8]),
        .O(y_14_fu_110_p2[8]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \y_fu_56[9]_i_1__0 
       (.I0(ap_CS_fsm_state1),
        .I1(\y_fu_56[9]_i_4__0_n_8 ),
        .I2(HwReg_height_c43_full_n),
        .I3(HwReg_width_c39_full_n),
        .I4(HwReg_width_c40_empty_n),
        .I5(HwReg_height_c44_empty_n),
        .O(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_56[9]_i_2__0 
       (.I0(Q[0]),
        .I1(CO),
        .O(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_56[9]_i_3__0 
       (.I0(y_fu_56_reg[8]),
        .I1(y_fu_56_reg[6]),
        .I2(\y_fu_56[9]_i_5__0_n_8 ),
        .I3(y_fu_56_reg[7]),
        .I4(y_fu_56_reg[9]),
        .O(y_14_fu_110_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \y_fu_56[9]_i_4__0 
       (.I0(start_once_reg),
        .I1(start_for_v_mix_422_to_420_false_U0_full_n),
        .I2(v_mix_444_to_422_false_U0_ap_start),
        .O(\y_fu_56[9]_i_4__0_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_56[9]_i_5__0 
       (.I0(y_fu_56_reg[4]),
        .I1(y_fu_56_reg[2]),
        .I2(y_fu_56_reg[0]),
        .I3(y_fu_56_reg[1]),
        .I4(y_fu_56_reg[3]),
        .I5(y_fu_56_reg[5]),
        .O(\y_fu_56[9]_i_5__0_n_8 ));
  FDRE \y_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0),
        .D(y_14_fu_110_p2[0]),
        .Q(y_fu_56_reg[0]),
        .R(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  FDRE \y_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0),
        .D(y_14_fu_110_p2[1]),
        .Q(y_fu_56_reg[1]),
        .R(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  FDRE \y_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0),
        .D(y_14_fu_110_p2[2]),
        .Q(y_fu_56_reg[2]),
        .R(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  FDRE \y_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0),
        .D(y_14_fu_110_p2[3]),
        .Q(y_fu_56_reg[3]),
        .R(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  FDRE \y_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0),
        .D(y_14_fu_110_p2[4]),
        .Q(y_fu_56_reg[4]),
        .R(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  FDRE \y_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0),
        .D(y_14_fu_110_p2[5]),
        .Q(y_fu_56_reg[5]),
        .R(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  FDRE \y_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0),
        .D(y_14_fu_110_p2[6]),
        .Q(y_fu_56_reg[6]),
        .R(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  FDRE \y_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0),
        .D(y_14_fu_110_p2[7]),
        .Q(y_fu_56_reg[7]),
        .R(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  FDRE \y_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0),
        .D(y_14_fu_110_p2[8]),
        .Q(y_fu_56_reg[8]),
        .R(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
  FDRE \y_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0),
        .D(y_14_fu_110_p2[9]),
        .Q(y_fu_56_reg[9]),
        .R(v_mix_444_to_422_false_U0_HwReg_width_c39_write));
endmodule

module design_1_v_mix_0_0_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3
   (D,
    \icmp_ln271_reg_602_reg[0]_0 ,
    internal_empty_n_reg,
    \icmp_ln271_reg_602_reg[0]_1 ,
    internal_empty_n_reg_0,
    mOutPtr110_out,
    E,
    ap_enable_reg_pp0_iter5_reg_0,
    \icmp_ln271_reg_602_reg[0]_2 ,
    \ap_CS_fsm_reg[2] ,
    grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg,
    \ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_0 ,
    \ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_0 ,
    \ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_0 ,
    ap_clk,
    Q,
    dout,
    ap_done_cache_reg,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    \or_ln285_reg_606_reg[0]_0 ,
    outLayer0_empty_n,
    \mOutPtr_reg[0] ,
    grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg,
    \icmp_ln271_reg_602_reg[0]_3 ,
    \mOutPtr_reg[0]_0 ,
    outLayer1_full_n,
    ap_rst_n,
    CO,
    srcLayer1x_empty_n,
    srcLayer1Alphax_empty_n,
    empty_reg_426,
    icmp_ln286_fu_262_p2_carry__0_0,
    and_ln285_reg_459,
    rev_reg_451,
    \ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_1 ,
    \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 ,
    out,
    \ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_1 ,
    \ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7]_0 ,
    \ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_1 ,
    \ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7]_0 );
  output [23:0]D;
  output \icmp_ln271_reg_602_reg[0]_0 ;
  output internal_empty_n_reg;
  output \icmp_ln271_reg_602_reg[0]_1 ;
  output internal_empty_n_reg_0;
  output mOutPtr110_out;
  output [0:0]E;
  output ap_enable_reg_pp0_iter5_reg_0;
  output [0:0]\icmp_ln271_reg_602_reg[0]_2 ;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg;
  output [7:0]\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_0 ;
  output [7:0]\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_0 ;
  output [7:0]\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_0 ;
  input ap_clk;
  input [2:0]Q;
  input [8:0]dout;
  input ap_done_cache_reg;
  input [7:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [16:0]\or_ln285_reg_606_reg[0]_0 ;
  input outLayer0_empty_n;
  input \mOutPtr_reg[0] ;
  input grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg;
  input [9:0]\icmp_ln271_reg_602_reg[0]_3 ;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input outLayer1_full_n;
  input ap_rst_n;
  input [0:0]CO;
  input srcLayer1x_empty_n;
  input srcLayer1Alphax_empty_n;
  input empty_reg_426;
  input [15:0]icmp_ln286_fu_262_p2_carry__0_0;
  input and_ln285_reg_459;
  input rev_reg_451;
  input [7:0]\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 ;
  input [7:0]out;
  input [7:0]\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7]_0 ;

  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire and_ln285_reg_459;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_219;
  wire ap_condition_221;
  wire ap_done_cache_reg;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg_0;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_8;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire [7:0]\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_1 ;
  wire [7:0]ap_phi_reg_pp0_iter2_empty_reg_219;
  wire \ap_phi_reg_pp0_iter2_empty_reg_219[7]_i_1_n_8 ;
  wire [7:0]ap_phi_reg_pp0_iter2_rhs_3_reg_199;
  wire [7:0]\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter2_rhs_6_reg_189;
  wire [7:0]\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter2_rhs_reg_209;
  wire [7:0]\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 ;
  wire ap_rst_n;
  wire [8:0]dout;
  wire dout_i_11_n_8;
  wire empty_reg_426;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_ready;
  wire grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg;
  wire grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg;
  wire icmp_ln271_fu_250_p25_in;
  wire icmp_ln271_fu_250_p2_carry_n_10;
  wire icmp_ln271_fu_250_p2_carry_n_11;
  wire icmp_ln271_fu_250_p2_carry_n_9;
  wire \icmp_ln271_reg_602_reg[0]_0 ;
  wire \icmp_ln271_reg_602_reg[0]_1 ;
  wire [0:0]\icmp_ln271_reg_602_reg[0]_2 ;
  wire [9:0]\icmp_ln271_reg_602_reg[0]_3 ;
  wire icmp_ln286_fu_262_p2;
  wire [15:0]icmp_ln286_fu_262_p2_carry__0_0;
  wire icmp_ln286_fu_262_p2_carry__0_i_1_n_8;
  wire icmp_ln286_fu_262_p2_carry__0_i_2_n_8;
  wire icmp_ln286_fu_262_p2_carry__0_i_3_n_8;
  wire icmp_ln286_fu_262_p2_carry__0_i_5_n_8;
  wire icmp_ln286_fu_262_p2_carry__0_i_6_n_8;
  wire icmp_ln286_fu_262_p2_carry__0_i_7_n_8;
  wire icmp_ln286_fu_262_p2_carry__0_n_10;
  wire icmp_ln286_fu_262_p2_carry__0_n_11;
  wire icmp_ln286_fu_262_p2_carry__0_n_9;
  wire icmp_ln286_fu_262_p2_carry_n_10;
  wire icmp_ln286_fu_262_p2_carry_n_11;
  wire icmp_ln286_fu_262_p2_carry_n_8;
  wire icmp_ln286_fu_262_p2_carry_n_9;
  wire icmp_ln287_fu_274_p2;
  wire icmp_ln287_fu_274_p2_carry__0_i_1_n_8;
  wire icmp_ln287_fu_274_p2_carry__0_i_2_n_8;
  wire icmp_ln287_fu_274_p2_carry__0_i_3_n_8;
  wire icmp_ln287_fu_274_p2_carry__0_i_5_n_8;
  wire icmp_ln287_fu_274_p2_carry__0_i_6_n_8;
  wire icmp_ln287_fu_274_p2_carry__0_i_7_n_8;
  wire icmp_ln287_fu_274_p2_carry__0_n_10;
  wire icmp_ln287_fu_274_p2_carry__0_n_11;
  wire icmp_ln287_fu_274_p2_carry__0_n_8;
  wire icmp_ln287_fu_274_p2_carry__0_n_9;
  wire icmp_ln287_fu_274_p2_carry__1_i_1_n_8;
  wire icmp_ln287_fu_274_p2_carry_n_10;
  wire icmp_ln287_fu_274_p2_carry_n_11;
  wire icmp_ln287_fu_274_p2_carry_n_8;
  wire icmp_ln287_fu_274_p2_carry_n_9;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2__3_n_8 ;
  wire \mOutPtr[0]_i_3_n_8 ;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire mul_9ns_9ns_17_1_1_U201_n_10;
  wire mul_9ns_9ns_17_1_1_U201_n_11;
  wire mul_9ns_9ns_17_1_1_U201_n_12;
  wire mul_9ns_9ns_17_1_1_U201_n_13;
  wire mul_9ns_9ns_17_1_1_U201_n_14;
  wire mul_9ns_9ns_17_1_1_U201_n_15;
  wire mul_9ns_9ns_17_1_1_U201_n_16;
  wire mul_9ns_9ns_17_1_1_U201_n_8;
  wire mul_9ns_9ns_17_1_1_U201_n_9;
  wire [8:8]mul_ln301_fu_409_p1;
  wire [16:0]\or_ln285_reg_606_reg[0]_0 ;
  wire \or_ln285_reg_606_reg_n_8_[0] ;
  wire [7:0]out;
  wire outLayer0_empty_n;
  wire outLayer1_full_n;
  wire [7:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire ret_V_6_fu_422_p2_carry__0_i_1_n_8;
  wire ret_V_6_fu_422_p2_carry__0_i_2_n_8;
  wire ret_V_6_fu_422_p2_carry__0_i_3_n_8;
  wire ret_V_6_fu_422_p2_carry__0_i_4_n_8;
  wire ret_V_6_fu_422_p2_carry__0_n_10;
  wire ret_V_6_fu_422_p2_carry__0_n_11;
  wire ret_V_6_fu_422_p2_carry__0_n_12;
  wire ret_V_6_fu_422_p2_carry__0_n_13;
  wire ret_V_6_fu_422_p2_carry__0_n_14;
  wire ret_V_6_fu_422_p2_carry__0_n_15;
  wire ret_V_6_fu_422_p2_carry__0_n_8;
  wire ret_V_6_fu_422_p2_carry__0_n_9;
  wire ret_V_6_fu_422_p2_carry__1_n_15;
  wire ret_V_6_fu_422_p2_carry_i_1_n_8;
  wire ret_V_6_fu_422_p2_carry_i_2_n_8;
  wire ret_V_6_fu_422_p2_carry_i_3_n_8;
  wire ret_V_6_fu_422_p2_carry_i_4_n_8;
  wire ret_V_6_fu_422_p2_carry_n_10;
  wire ret_V_6_fu_422_p2_carry_n_11;
  wire ret_V_6_fu_422_p2_carry_n_12;
  wire ret_V_6_fu_422_p2_carry_n_13;
  wire ret_V_6_fu_422_p2_carry_n_14;
  wire ret_V_6_fu_422_p2_carry_n_15;
  wire ret_V_6_fu_422_p2_carry_n_8;
  wire ret_V_6_fu_422_p2_carry_n_9;
  wire ret_V_7_fu_454_p2_carry__0_i_1_n_8;
  wire ret_V_7_fu_454_p2_carry__0_i_2_n_8;
  wire ret_V_7_fu_454_p2_carry__0_i_3_n_8;
  wire ret_V_7_fu_454_p2_carry__0_i_4_n_8;
  wire ret_V_7_fu_454_p2_carry__0_n_10;
  wire ret_V_7_fu_454_p2_carry__0_n_11;
  wire ret_V_7_fu_454_p2_carry__0_n_12;
  wire ret_V_7_fu_454_p2_carry__0_n_13;
  wire ret_V_7_fu_454_p2_carry__0_n_14;
  wire ret_V_7_fu_454_p2_carry__0_n_15;
  wire ret_V_7_fu_454_p2_carry__0_n_8;
  wire ret_V_7_fu_454_p2_carry__0_n_9;
  wire ret_V_7_fu_454_p2_carry__1_n_15;
  wire ret_V_7_fu_454_p2_carry_i_1_n_8;
  wire ret_V_7_fu_454_p2_carry_i_2_n_8;
  wire ret_V_7_fu_454_p2_carry_i_3_n_8;
  wire ret_V_7_fu_454_p2_carry_i_4_n_8;
  wire ret_V_7_fu_454_p2_carry_n_10;
  wire ret_V_7_fu_454_p2_carry_n_11;
  wire ret_V_7_fu_454_p2_carry_n_12;
  wire ret_V_7_fu_454_p2_carry_n_13;
  wire ret_V_7_fu_454_p2_carry_n_14;
  wire ret_V_7_fu_454_p2_carry_n_15;
  wire ret_V_7_fu_454_p2_carry_n_8;
  wire ret_V_7_fu_454_p2_carry_n_9;
  wire ret_V_8_fu_472_p2_carry__0_i_1_n_8;
  wire ret_V_8_fu_472_p2_carry__0_i_2_n_8;
  wire ret_V_8_fu_472_p2_carry__0_i_3_n_8;
  wire ret_V_8_fu_472_p2_carry__0_i_4_n_8;
  wire ret_V_8_fu_472_p2_carry__0_n_10;
  wire ret_V_8_fu_472_p2_carry__0_n_11;
  wire ret_V_8_fu_472_p2_carry__0_n_12;
  wire ret_V_8_fu_472_p2_carry__0_n_13;
  wire ret_V_8_fu_472_p2_carry__0_n_14;
  wire ret_V_8_fu_472_p2_carry__0_n_15;
  wire ret_V_8_fu_472_p2_carry__0_n_8;
  wire ret_V_8_fu_472_p2_carry__0_n_9;
  wire ret_V_8_fu_472_p2_carry__1_n_15;
  wire ret_V_8_fu_472_p2_carry_i_1_n_8;
  wire ret_V_8_fu_472_p2_carry_i_2_n_8;
  wire ret_V_8_fu_472_p2_carry_i_3_n_8;
  wire ret_V_8_fu_472_p2_carry_i_4_n_8;
  wire ret_V_8_fu_472_p2_carry_n_10;
  wire ret_V_8_fu_472_p2_carry_n_11;
  wire ret_V_8_fu_472_p2_carry_n_12;
  wire ret_V_8_fu_472_p2_carry_n_13;
  wire ret_V_8_fu_472_p2_carry_n_14;
  wire ret_V_8_fu_472_p2_carry_n_15;
  wire ret_V_8_fu_472_p2_carry_n_8;
  wire ret_V_8_fu_472_p2_carry_n_9;
  wire rev_reg_451;
  wire [7:0]rhs_3_reg_199;
  wire rhs_3_reg_1990;
  wire [7:0]rhs_6_reg_189;
  wire [7:0]rhs_reg_209;
  wire srcLayer1Alphax_empty_n;
  wire srcLayer1x_empty_n;
  wire [9:0]x_12_fu_256_p2;
  wire \x_fu_100_reg_n_8_[0] ;
  wire \x_fu_100_reg_n_8_[1] ;
  wire \x_fu_100_reg_n_8_[2] ;
  wire \x_fu_100_reg_n_8_[3] ;
  wire \x_fu_100_reg_n_8_[4] ;
  wire \x_fu_100_reg_n_8_[5] ;
  wire \x_fu_100_reg_n_8_[6] ;
  wire \x_fu_100_reg_n_8_[7] ;
  wire \x_fu_100_reg_n_8_[8] ;
  wire \x_fu_100_reg_n_8_[9] ;
  wire [3:0]NLW_icmp_ln271_fu_250_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln286_fu_262_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln286_fu_262_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln287_fu_274_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln287_fu_274_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln287_fu_274_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln287_fu_274_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_ret_V_6_fu_422_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_ret_V_6_fu_422_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_ret_V_7_fu_454_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_ret_V_7_fu_454_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_ret_V_8_fu_472_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_ret_V_8_fu_472_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG[0][23]_i_1__8 
       (.I0(outLayer1_full_n),
        .I1(flow_control_loop_pipe_sequential_init_U_n_9),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter5),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(ap_loop_exit_ready_pp0_iter4_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_9),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_done_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_done_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_done_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_done_cache_reg));
  (* srl_name = "inst/\grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter3_reg_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_8));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_8),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_1 [0]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_1 [1]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_1 [2]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_1 [3]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_1 [4]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_1 [5]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_1 [6]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_1 [7]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_1 [0]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_1 [1]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_1 [2]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_1 [3]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_1 [4]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_1 [5]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_1 [6]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_1 [7]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter1_rhs_reg_209[7]_i_1 
       (.I0(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_9),
        .O(ap_condition_219));
  FDRE \ap_phi_reg_pp0_iter1_rhs_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_1 [0]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_1 [1]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_1 [2]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_1 [3]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_reg_209_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_1 [4]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_reg_209_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_1 [5]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_reg_209_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_1 [6]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_219),
        .D(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_1 [7]),
        .Q(\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    \ap_phi_reg_pp0_iter2_empty_reg_219[7]_i_1 
       (.I0(\icmp_ln271_reg_602_reg[0]_0 ),
        .I1(\or_ln285_reg_606_reg_n_8_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(flow_control_loop_pipe_sequential_init_U_n_9),
        .O(\ap_phi_reg_pp0_iter2_empty_reg_219[7]_i_1_n_8 ));
  FDRE \ap_phi_reg_pp0_iter2_empty_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(out[0]),
        .Q(ap_phi_reg_pp0_iter2_empty_reg_219[0]),
        .R(\ap_phi_reg_pp0_iter2_empty_reg_219[7]_i_1_n_8 ));
  FDRE \ap_phi_reg_pp0_iter2_empty_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(out[1]),
        .Q(ap_phi_reg_pp0_iter2_empty_reg_219[1]),
        .R(\ap_phi_reg_pp0_iter2_empty_reg_219[7]_i_1_n_8 ));
  FDRE \ap_phi_reg_pp0_iter2_empty_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(out[2]),
        .Q(ap_phi_reg_pp0_iter2_empty_reg_219[2]),
        .R(\ap_phi_reg_pp0_iter2_empty_reg_219[7]_i_1_n_8 ));
  FDRE \ap_phi_reg_pp0_iter2_empty_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(out[3]),
        .Q(ap_phi_reg_pp0_iter2_empty_reg_219[3]),
        .R(\ap_phi_reg_pp0_iter2_empty_reg_219[7]_i_1_n_8 ));
  FDRE \ap_phi_reg_pp0_iter2_empty_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(out[4]),
        .Q(ap_phi_reg_pp0_iter2_empty_reg_219[4]),
        .R(\ap_phi_reg_pp0_iter2_empty_reg_219[7]_i_1_n_8 ));
  FDRE \ap_phi_reg_pp0_iter2_empty_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(out[5]),
        .Q(ap_phi_reg_pp0_iter2_empty_reg_219[5]),
        .R(\ap_phi_reg_pp0_iter2_empty_reg_219[7]_i_1_n_8 ));
  FDRE \ap_phi_reg_pp0_iter2_empty_reg_219_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(out[6]),
        .Q(ap_phi_reg_pp0_iter2_empty_reg_219[6]),
        .R(\ap_phi_reg_pp0_iter2_empty_reg_219[7]_i_1_n_8 ));
  FDRE \ap_phi_reg_pp0_iter2_empty_reg_219_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(out[7]),
        .Q(ap_phi_reg_pp0_iter2_empty_reg_219[7]),
        .R(\ap_phi_reg_pp0_iter2_empty_reg_219[7]_i_1_n_8 ));
  FDRE \ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7]_0 [0]),
        .Q(ap_phi_reg_pp0_iter2_rhs_3_reg_199[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7]_0 [1]),
        .Q(ap_phi_reg_pp0_iter2_rhs_3_reg_199[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7]_0 [2]),
        .Q(ap_phi_reg_pp0_iter2_rhs_3_reg_199[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7]_0 [3]),
        .Q(ap_phi_reg_pp0_iter2_rhs_3_reg_199[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7]_0 [4]),
        .Q(ap_phi_reg_pp0_iter2_rhs_3_reg_199[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7]_0 [5]),
        .Q(ap_phi_reg_pp0_iter2_rhs_3_reg_199[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7]_0 [6]),
        .Q(ap_phi_reg_pp0_iter2_rhs_3_reg_199[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7]_0 [7]),
        .Q(ap_phi_reg_pp0_iter2_rhs_3_reg_199[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7]_0 [0]),
        .Q(ap_phi_reg_pp0_iter2_rhs_6_reg_189[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7]_0 [1]),
        .Q(ap_phi_reg_pp0_iter2_rhs_6_reg_189[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7]_0 [2]),
        .Q(ap_phi_reg_pp0_iter2_rhs_6_reg_189[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7]_0 [3]),
        .Q(ap_phi_reg_pp0_iter2_rhs_6_reg_189[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7]_0 [4]),
        .Q(ap_phi_reg_pp0_iter2_rhs_6_reg_189[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7]_0 [5]),
        .Q(ap_phi_reg_pp0_iter2_rhs_6_reg_189[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7]_0 [6]),
        .Q(ap_phi_reg_pp0_iter2_rhs_6_reg_189[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7]_0 [7]),
        .Q(ap_phi_reg_pp0_iter2_rhs_6_reg_189[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_rhs_reg_209[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_9),
        .O(ap_condition_221));
  FDRE \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [0]),
        .Q(ap_phi_reg_pp0_iter2_rhs_reg_209[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [1]),
        .Q(ap_phi_reg_pp0_iter2_rhs_reg_209[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [2]),
        .Q(ap_phi_reg_pp0_iter2_rhs_reg_209[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [3]),
        .Q(ap_phi_reg_pp0_iter2_rhs_reg_209[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [4]),
        .Q(ap_phi_reg_pp0_iter2_rhs_reg_209[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [5]),
        .Q(ap_phi_reg_pp0_iter2_rhs_reg_209[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [6]),
        .Q(ap_phi_reg_pp0_iter2_rhs_reg_209[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_221),
        .D(\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 [7]),
        .Q(ap_phi_reg_pp0_iter2_rhs_reg_209[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    dout_i_11
       (.I0(ap_phi_reg_pp0_iter2_empty_reg_219[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_reg_219[3]),
        .I2(ap_phi_reg_pp0_iter2_empty_reg_219[0]),
        .I3(ap_phi_reg_pp0_iter2_empty_reg_219[1]),
        .O(dout_i_11_n_8));
  LUT5 #(
    .INIT(32'h00008000)) 
    dout_i_2
       (.I0(ap_phi_reg_pp0_iter2_empty_reg_219[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_reg_219[4]),
        .I2(ap_phi_reg_pp0_iter2_empty_reg_219[6]),
        .I3(ap_phi_reg_pp0_iter2_empty_reg_219[7]),
        .I4(dout_i_11_n_8),
        .O(mul_ln301_fu_409_p1));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_54 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln271_fu_250_p25_in),
        .D({x_12_fu_256_p2[9:8],flow_control_loop_pipe_sequential_init_U_n_16,x_12_fu_256_p2[6:5],flow_control_loop_pipe_sequential_init_U_n_19,x_12_fu_256_p2[3],flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,x_12_fu_256_p2[0]}),
        .DI(flow_control_loop_pipe_sequential_init_U_n_28),
        .E(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q({\x_fu_100_reg_n_8_[9] ,\x_fu_100_reg_n_8_[8] ,\x_fu_100_reg_n_8_[7] ,\x_fu_100_reg_n_8_[6] ,\x_fu_100_reg_n_8_[5] ,\x_fu_100_reg_n_8_[4] ,\x_fu_100_reg_n_8_[3] ,\x_fu_100_reg_n_8_[2] ,\x_fu_100_reg_n_8_[1] ,\x_fu_100_reg_n_8_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_25),
        .\add75_reg_446_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .and_ln285_reg_459(and_ln285_reg_459),
        .\and_ln285_reg_459_reg[0] (flow_control_loop_pipe_sequential_init_U_n_49),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (Q),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(\icmp_ln271_reg_602_reg[0]_0 ),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_loop_exit_ready_pp0_iter4_reg(ap_loop_exit_ready_pp0_iter4_reg),
        .ap_rst_n(ap_rst_n),
        .empty_reg_426(empty_reg_426),
        .grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_ready(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_ready),
        .grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_30),
        .grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg_0(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg),
        .grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg_1(CO),
        .\icmp_ln271_reg_602_reg[0] (flow_control_loop_pipe_sequential_init_U_n_9),
        .\icmp_ln271_reg_602_reg[0]_0 (\icmp_ln271_reg_602_reg[0]_3 ),
        .icmp_ln286_fu_262_p2_carry__0(icmp_ln286_fu_262_p2_carry__0_0[9:0]),
        .icmp_ln287_fu_274_p2_carry__0(\or_ln285_reg_606_reg[0]_0 [9:0]),
        .\layerStartX_reg_395_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .\or_ln285_reg_606_reg[0] (\or_ln285_reg_606_reg_n_8_[0] ),
        .\or_ln285_reg_606_reg[0]_0 (icmp_ln287_fu_274_p2),
        .\or_ln285_reg_606_reg[0]_1 (icmp_ln286_fu_262_p2),
        .outLayer0_empty_n(outLayer0_empty_n),
        .outLayer1_full_n(outLayer1_full_n),
        .rev_reg_451(rev_reg_451),
        .srcLayer1Alphax_empty_n(srcLayer1Alphax_empty_n),
        .srcLayer1x_empty_n(srcLayer1x_empty_n),
        .\x_fu_100_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}),
        .\x_fu_100_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}),
        .\x_fu_100_reg[9] (flow_control_loop_pipe_sequential_init_U_n_29),
        .\x_fu_100_reg[9]_0 (flow_control_loop_pipe_sequential_init_U_n_31));
  CARRY4 icmp_ln271_fu_250_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln271_fu_250_p25_in,icmp_ln271_fu_250_p2_carry_n_9,icmp_ln271_fu_250_p2_carry_n_10,icmp_ln271_fu_250_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln271_fu_250_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}));
  FDRE \icmp_ln271_reg_602_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln271_fu_250_p25_in),
        .Q(\icmp_ln271_reg_602_reg[0]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln286_fu_262_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln286_fu_262_p2_carry_n_8,icmp_ln286_fu_262_p2_carry_n_9,icmp_ln286_fu_262_p2_carry_n_10,icmp_ln286_fu_262_p2_carry_n_11}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .O(NLW_icmp_ln286_fu_262_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln286_fu_262_p2_carry__0
       (.CI(icmp_ln286_fu_262_p2_carry_n_8),
        .CO({icmp_ln286_fu_262_p2,icmp_ln286_fu_262_p2_carry__0_n_9,icmp_ln286_fu_262_p2_carry__0_n_10,icmp_ln286_fu_262_p2_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({icmp_ln286_fu_262_p2_carry__0_i_1_n_8,icmp_ln286_fu_262_p2_carry__0_i_2_n_8,icmp_ln286_fu_262_p2_carry__0_i_3_n_8,flow_control_loop_pipe_sequential_init_U_n_30}),
        .O(NLW_icmp_ln286_fu_262_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln286_fu_262_p2_carry__0_i_5_n_8,icmp_ln286_fu_262_p2_carry__0_i_6_n_8,icmp_ln286_fu_262_p2_carry__0_i_7_n_8,flow_control_loop_pipe_sequential_init_U_n_31}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln286_fu_262_p2_carry__0_i_1
       (.I0(icmp_ln286_fu_262_p2_carry__0_0[15]),
        .I1(icmp_ln286_fu_262_p2_carry__0_0[14]),
        .O(icmp_ln286_fu_262_p2_carry__0_i_1_n_8));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln286_fu_262_p2_carry__0_i_2
       (.I0(icmp_ln286_fu_262_p2_carry__0_0[13]),
        .I1(icmp_ln286_fu_262_p2_carry__0_0[12]),
        .O(icmp_ln286_fu_262_p2_carry__0_i_2_n_8));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln286_fu_262_p2_carry__0_i_3
       (.I0(icmp_ln286_fu_262_p2_carry__0_0[11]),
        .I1(icmp_ln286_fu_262_p2_carry__0_0[10]),
        .O(icmp_ln286_fu_262_p2_carry__0_i_3_n_8));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln286_fu_262_p2_carry__0_i_5
       (.I0(icmp_ln286_fu_262_p2_carry__0_0[14]),
        .I1(icmp_ln286_fu_262_p2_carry__0_0[15]),
        .O(icmp_ln286_fu_262_p2_carry__0_i_5_n_8));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln286_fu_262_p2_carry__0_i_6
       (.I0(icmp_ln286_fu_262_p2_carry__0_0[12]),
        .I1(icmp_ln286_fu_262_p2_carry__0_0[13]),
        .O(icmp_ln286_fu_262_p2_carry__0_i_6_n_8));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln286_fu_262_p2_carry__0_i_7
       (.I0(icmp_ln286_fu_262_p2_carry__0_0[10]),
        .I1(icmp_ln286_fu_262_p2_carry__0_0[11]),
        .O(icmp_ln286_fu_262_p2_carry__0_i_7_n_8));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln287_fu_274_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln287_fu_274_p2_carry_n_8,icmp_ln287_fu_274_p2_carry_n_9,icmp_ln287_fu_274_p2_carry_n_10,icmp_ln287_fu_274_p2_carry_n_11}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .O(NLW_icmp_ln287_fu_274_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln287_fu_274_p2_carry__0
       (.CI(icmp_ln287_fu_274_p2_carry_n_8),
        .CO({icmp_ln287_fu_274_p2_carry__0_n_8,icmp_ln287_fu_274_p2_carry__0_n_9,icmp_ln287_fu_274_p2_carry__0_n_10,icmp_ln287_fu_274_p2_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({icmp_ln287_fu_274_p2_carry__0_i_1_n_8,icmp_ln287_fu_274_p2_carry__0_i_2_n_8,icmp_ln287_fu_274_p2_carry__0_i_3_n_8,flow_control_loop_pipe_sequential_init_U_n_28}),
        .O(NLW_icmp_ln287_fu_274_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln287_fu_274_p2_carry__0_i_5_n_8,icmp_ln287_fu_274_p2_carry__0_i_6_n_8,icmp_ln287_fu_274_p2_carry__0_i_7_n_8,flow_control_loop_pipe_sequential_init_U_n_29}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln287_fu_274_p2_carry__0_i_1
       (.I0(\or_ln285_reg_606_reg[0]_0 [15]),
        .I1(\or_ln285_reg_606_reg[0]_0 [14]),
        .O(icmp_ln287_fu_274_p2_carry__0_i_1_n_8));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln287_fu_274_p2_carry__0_i_2
       (.I0(\or_ln285_reg_606_reg[0]_0 [13]),
        .I1(\or_ln285_reg_606_reg[0]_0 [12]),
        .O(icmp_ln287_fu_274_p2_carry__0_i_2_n_8));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln287_fu_274_p2_carry__0_i_3
       (.I0(\or_ln285_reg_606_reg[0]_0 [11]),
        .I1(\or_ln285_reg_606_reg[0]_0 [10]),
        .O(icmp_ln287_fu_274_p2_carry__0_i_3_n_8));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln287_fu_274_p2_carry__0_i_5
       (.I0(\or_ln285_reg_606_reg[0]_0 [14]),
        .I1(\or_ln285_reg_606_reg[0]_0 [15]),
        .O(icmp_ln287_fu_274_p2_carry__0_i_5_n_8));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln287_fu_274_p2_carry__0_i_6
       (.I0(\or_ln285_reg_606_reg[0]_0 [12]),
        .I1(\or_ln285_reg_606_reg[0]_0 [13]),
        .O(icmp_ln287_fu_274_p2_carry__0_i_6_n_8));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln287_fu_274_p2_carry__0_i_7
       (.I0(\or_ln285_reg_606_reg[0]_0 [10]),
        .I1(\or_ln285_reg_606_reg[0]_0 [11]),
        .O(icmp_ln287_fu_274_p2_carry__0_i_7_n_8));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln287_fu_274_p2_carry__1
       (.CI(icmp_ln287_fu_274_p2_carry__0_n_8),
        .CO({NLW_icmp_ln287_fu_274_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln287_fu_274_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_ln285_reg_606_reg[0]_0 [16]}),
        .O(NLW_icmp_ln287_fu_274_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln287_fu_274_p2_carry__1_i_1_n_8}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln287_fu_274_p2_carry__1_i_1
       (.I0(\or_ln285_reg_606_reg[0]_0 [16]),
        .O(icmp_ln287_fu_274_p2_carry__1_i_1_n_8));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \mOutPtr[0]_i_1__12 
       (.I0(outLayer0_empty_n),
        .I1(\mOutPtr[0]_i_2__3_n_8 ),
        .I2(Q[2]),
        .I3(\mOutPtr[0]_i_3_n_8 ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[0]_i_2__3 
       (.I0(empty_reg_426),
        .I1(\icmp_ln271_reg_602_reg[0]_0 ),
        .O(\mOutPtr[0]_i_2__3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[0]_i_3 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_9),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\mOutPtr[0]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mOutPtr[1]_i_2__13 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(Q[2]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_9),
        .I3(outLayer1_full_n),
        .O(ap_enable_reg_pp0_iter5_reg_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mOutPtr[1]_i_2__7 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_9),
        .I2(Q[2]),
        .I3(\mOutPtr[0]_i_2__3_n_8 ),
        .I4(outLayer0_empty_n),
        .I5(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h00000000FF7FFFFF)) 
    \mOutPtr[1]_i_3__15 
       (.I0(outLayer0_empty_n),
        .I1(\mOutPtr[0]_i_2__3_n_8 ),
        .I2(Q[2]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_9),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg));
  design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1 mac_muladd_9ns_9s_16ns_16_4_1_U202
       (.B({ret_V_6_fu_422_p2_carry__1_n_15,ret_V_6_fu_422_p2_carry__0_n_12,ret_V_6_fu_422_p2_carry__0_n_13,ret_V_6_fu_422_p2_carry__0_n_14,ret_V_6_fu_422_p2_carry__0_n_15,ret_V_6_fu_422_p2_carry_n_12,ret_V_6_fu_422_p2_carry_n_13,ret_V_6_fu_422_p2_carry_n_14,ret_V_6_fu_422_p2_carry_n_15}),
        .D(D[7:0]),
        .P({mul_9ns_9ns_17_1_1_U201_n_8,mul_9ns_9ns_17_1_1_U201_n_9,mul_9ns_9ns_17_1_1_U201_n_10,mul_9ns_9ns_17_1_1_U201_n_11,mul_9ns_9ns_17_1_1_U201_n_12,mul_9ns_9ns_17_1_1_U201_n_13,mul_9ns_9ns_17_1_1_U201_n_14,mul_9ns_9ns_17_1_1_U201_n_15,mul_9ns_9ns_17_1_1_U201_n_16}),
        .Q(rhs_reg_209),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_55 mac_muladd_9ns_9s_16ns_16_4_1_U203
       (.B({ret_V_7_fu_454_p2_carry__1_n_15,ret_V_7_fu_454_p2_carry__0_n_12,ret_V_7_fu_454_p2_carry__0_n_13,ret_V_7_fu_454_p2_carry__0_n_14,ret_V_7_fu_454_p2_carry__0_n_15,ret_V_7_fu_454_p2_carry_n_12,ret_V_7_fu_454_p2_carry_n_13,ret_V_7_fu_454_p2_carry_n_14,ret_V_7_fu_454_p2_carry_n_15}),
        .D(D[15:8]),
        .P({mul_9ns_9ns_17_1_1_U201_n_8,mul_9ns_9ns_17_1_1_U201_n_9,mul_9ns_9ns_17_1_1_U201_n_10,mul_9ns_9ns_17_1_1_U201_n_11,mul_9ns_9ns_17_1_1_U201_n_12,mul_9ns_9ns_17_1_1_U201_n_13,mul_9ns_9ns_17_1_1_U201_n_14,mul_9ns_9ns_17_1_1_U201_n_15,mul_9ns_9ns_17_1_1_U201_n_16}),
        .Q(rhs_3_reg_199),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1_56 mac_muladd_9ns_9s_16ns_16_4_1_U204
       (.B({ret_V_8_fu_472_p2_carry__1_n_15,ret_V_8_fu_472_p2_carry__0_n_12,ret_V_8_fu_472_p2_carry__0_n_13,ret_V_8_fu_472_p2_carry__0_n_14,ret_V_8_fu_472_p2_carry__0_n_15,ret_V_8_fu_472_p2_carry_n_12,ret_V_8_fu_472_p2_carry_n_13,ret_V_8_fu_472_p2_carry_n_14,ret_V_8_fu_472_p2_carry_n_15}),
        .D(D[23:16]),
        .P({mul_9ns_9ns_17_1_1_U201_n_8,mul_9ns_9ns_17_1_1_U201_n_9,mul_9ns_9ns_17_1_1_U201_n_10,mul_9ns_9ns_17_1_1_U201_n_11,mul_9ns_9ns_17_1_1_U201_n_12,mul_9ns_9ns_17_1_1_U201_n_13,mul_9ns_9ns_17_1_1_U201_n_14,mul_9ns_9ns_17_1_1_U201_n_15,mul_9ns_9ns_17_1_1_U201_n_16}),
        .Q(rhs_6_reg_189),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(flow_control_loop_pipe_sequential_init_U_n_9));
  design_1_v_mix_0_0_mul_9ns_9ns_17_1_1 mul_9ns_9ns_17_1_1_U201
       (.B(mul_ln301_fu_409_p1),
        .P({mul_9ns_9ns_17_1_1_U201_n_8,mul_9ns_9ns_17_1_1_U201_n_9,mul_9ns_9ns_17_1_1_U201_n_10,mul_9ns_9ns_17_1_1_U201_n_11,mul_9ns_9ns_17_1_1_U201_n_12,mul_9ns_9ns_17_1_1_U201_n_13,mul_9ns_9ns_17_1_1_U201_n_14,mul_9ns_9ns_17_1_1_U201_n_15,mul_9ns_9ns_17_1_1_U201_n_16}),
        .Q(Q[0]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_empty_reg_219(ap_phi_reg_pp0_iter2_empty_reg_219),
        .dout_0(dout),
        .dout_1(dout_i_11_n_8));
  FDRE \or_ln285_reg_606_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(\or_ln285_reg_606_reg_n_8_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \p_0_0_0_0_023_lcssa38_fu_90[7]_i_1 
       (.I0(\icmp_ln271_reg_602_reg[0]_0 ),
        .I1(\or_ln285_reg_606_reg_n_8_[0] ),
        .I2(Q[2]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_9),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln271_reg_602_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \p_0_0_0_0_023_lcssa38_fu_90[7]_i_3 
       (.I0(\icmp_ln271_reg_602_reg[0]_0 ),
        .I1(\or_ln285_reg_606_reg_n_8_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln271_reg_602_reg[0]_1 ));
  CARRY4 ret_V_6_fu_422_p2_carry
       (.CI(1'b0),
        .CO({ret_V_6_fu_422_p2_carry_n_8,ret_V_6_fu_422_p2_carry_n_9,ret_V_6_fu_422_p2_carry_n_10,ret_V_6_fu_422_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI(p_reg_reg[3:0]),
        .O({ret_V_6_fu_422_p2_carry_n_12,ret_V_6_fu_422_p2_carry_n_13,ret_V_6_fu_422_p2_carry_n_14,ret_V_6_fu_422_p2_carry_n_15}),
        .S({ret_V_6_fu_422_p2_carry_i_1_n_8,ret_V_6_fu_422_p2_carry_i_2_n_8,ret_V_6_fu_422_p2_carry_i_3_n_8,ret_V_6_fu_422_p2_carry_i_4_n_8}));
  CARRY4 ret_V_6_fu_422_p2_carry__0
       (.CI(ret_V_6_fu_422_p2_carry_n_8),
        .CO({ret_V_6_fu_422_p2_carry__0_n_8,ret_V_6_fu_422_p2_carry__0_n_9,ret_V_6_fu_422_p2_carry__0_n_10,ret_V_6_fu_422_p2_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI(p_reg_reg[7:4]),
        .O({ret_V_6_fu_422_p2_carry__0_n_12,ret_V_6_fu_422_p2_carry__0_n_13,ret_V_6_fu_422_p2_carry__0_n_14,ret_V_6_fu_422_p2_carry__0_n_15}),
        .S({ret_V_6_fu_422_p2_carry__0_i_1_n_8,ret_V_6_fu_422_p2_carry__0_i_2_n_8,ret_V_6_fu_422_p2_carry__0_i_3_n_8,ret_V_6_fu_422_p2_carry__0_i_4_n_8}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_6_fu_422_p2_carry__0_i_1
       (.I0(p_reg_reg[7]),
        .I1(ap_phi_reg_pp0_iter2_rhs_reg_209[7]),
        .O(ret_V_6_fu_422_p2_carry__0_i_1_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_6_fu_422_p2_carry__0_i_2
       (.I0(p_reg_reg[6]),
        .I1(ap_phi_reg_pp0_iter2_rhs_reg_209[6]),
        .O(ret_V_6_fu_422_p2_carry__0_i_2_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_6_fu_422_p2_carry__0_i_3
       (.I0(p_reg_reg[5]),
        .I1(ap_phi_reg_pp0_iter2_rhs_reg_209[5]),
        .O(ret_V_6_fu_422_p2_carry__0_i_3_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_6_fu_422_p2_carry__0_i_4
       (.I0(p_reg_reg[4]),
        .I1(ap_phi_reg_pp0_iter2_rhs_reg_209[4]),
        .O(ret_V_6_fu_422_p2_carry__0_i_4_n_8));
  CARRY4 ret_V_6_fu_422_p2_carry__1
       (.CI(ret_V_6_fu_422_p2_carry__0_n_8),
        .CO(NLW_ret_V_6_fu_422_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ret_V_6_fu_422_p2_carry__1_O_UNCONNECTED[3:1],ret_V_6_fu_422_p2_carry__1_n_15}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_6_fu_422_p2_carry_i_1
       (.I0(p_reg_reg[3]),
        .I1(ap_phi_reg_pp0_iter2_rhs_reg_209[3]),
        .O(ret_V_6_fu_422_p2_carry_i_1_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_6_fu_422_p2_carry_i_2
       (.I0(p_reg_reg[2]),
        .I1(ap_phi_reg_pp0_iter2_rhs_reg_209[2]),
        .O(ret_V_6_fu_422_p2_carry_i_2_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_6_fu_422_p2_carry_i_3
       (.I0(p_reg_reg[1]),
        .I1(ap_phi_reg_pp0_iter2_rhs_reg_209[1]),
        .O(ret_V_6_fu_422_p2_carry_i_3_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_6_fu_422_p2_carry_i_4
       (.I0(p_reg_reg[0]),
        .I1(ap_phi_reg_pp0_iter2_rhs_reg_209[0]),
        .O(ret_V_6_fu_422_p2_carry_i_4_n_8));
  CARRY4 ret_V_7_fu_454_p2_carry
       (.CI(1'b0),
        .CO({ret_V_7_fu_454_p2_carry_n_8,ret_V_7_fu_454_p2_carry_n_9,ret_V_7_fu_454_p2_carry_n_10,ret_V_7_fu_454_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI(p_reg_reg_0[3:0]),
        .O({ret_V_7_fu_454_p2_carry_n_12,ret_V_7_fu_454_p2_carry_n_13,ret_V_7_fu_454_p2_carry_n_14,ret_V_7_fu_454_p2_carry_n_15}),
        .S({ret_V_7_fu_454_p2_carry_i_1_n_8,ret_V_7_fu_454_p2_carry_i_2_n_8,ret_V_7_fu_454_p2_carry_i_3_n_8,ret_V_7_fu_454_p2_carry_i_4_n_8}));
  CARRY4 ret_V_7_fu_454_p2_carry__0
       (.CI(ret_V_7_fu_454_p2_carry_n_8),
        .CO({ret_V_7_fu_454_p2_carry__0_n_8,ret_V_7_fu_454_p2_carry__0_n_9,ret_V_7_fu_454_p2_carry__0_n_10,ret_V_7_fu_454_p2_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI(p_reg_reg_0[7:4]),
        .O({ret_V_7_fu_454_p2_carry__0_n_12,ret_V_7_fu_454_p2_carry__0_n_13,ret_V_7_fu_454_p2_carry__0_n_14,ret_V_7_fu_454_p2_carry__0_n_15}),
        .S({ret_V_7_fu_454_p2_carry__0_i_1_n_8,ret_V_7_fu_454_p2_carry__0_i_2_n_8,ret_V_7_fu_454_p2_carry__0_i_3_n_8,ret_V_7_fu_454_p2_carry__0_i_4_n_8}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_7_fu_454_p2_carry__0_i_1
       (.I0(p_reg_reg_0[7]),
        .I1(ap_phi_reg_pp0_iter2_rhs_3_reg_199[7]),
        .O(ret_V_7_fu_454_p2_carry__0_i_1_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_7_fu_454_p2_carry__0_i_2
       (.I0(p_reg_reg_0[6]),
        .I1(ap_phi_reg_pp0_iter2_rhs_3_reg_199[6]),
        .O(ret_V_7_fu_454_p2_carry__0_i_2_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_7_fu_454_p2_carry__0_i_3
       (.I0(p_reg_reg_0[5]),
        .I1(ap_phi_reg_pp0_iter2_rhs_3_reg_199[5]),
        .O(ret_V_7_fu_454_p2_carry__0_i_3_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_7_fu_454_p2_carry__0_i_4
       (.I0(p_reg_reg_0[4]),
        .I1(ap_phi_reg_pp0_iter2_rhs_3_reg_199[4]),
        .O(ret_V_7_fu_454_p2_carry__0_i_4_n_8));
  CARRY4 ret_V_7_fu_454_p2_carry__1
       (.CI(ret_V_7_fu_454_p2_carry__0_n_8),
        .CO(NLW_ret_V_7_fu_454_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ret_V_7_fu_454_p2_carry__1_O_UNCONNECTED[3:1],ret_V_7_fu_454_p2_carry__1_n_15}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_7_fu_454_p2_carry_i_1
       (.I0(p_reg_reg_0[3]),
        .I1(ap_phi_reg_pp0_iter2_rhs_3_reg_199[3]),
        .O(ret_V_7_fu_454_p2_carry_i_1_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_7_fu_454_p2_carry_i_2
       (.I0(p_reg_reg_0[2]),
        .I1(ap_phi_reg_pp0_iter2_rhs_3_reg_199[2]),
        .O(ret_V_7_fu_454_p2_carry_i_2_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_7_fu_454_p2_carry_i_3
       (.I0(p_reg_reg_0[1]),
        .I1(ap_phi_reg_pp0_iter2_rhs_3_reg_199[1]),
        .O(ret_V_7_fu_454_p2_carry_i_3_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_7_fu_454_p2_carry_i_4
       (.I0(p_reg_reg_0[0]),
        .I1(ap_phi_reg_pp0_iter2_rhs_3_reg_199[0]),
        .O(ret_V_7_fu_454_p2_carry_i_4_n_8));
  CARRY4 ret_V_8_fu_472_p2_carry
       (.CI(1'b0),
        .CO({ret_V_8_fu_472_p2_carry_n_8,ret_V_8_fu_472_p2_carry_n_9,ret_V_8_fu_472_p2_carry_n_10,ret_V_8_fu_472_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI(p_reg_reg_1[3:0]),
        .O({ret_V_8_fu_472_p2_carry_n_12,ret_V_8_fu_472_p2_carry_n_13,ret_V_8_fu_472_p2_carry_n_14,ret_V_8_fu_472_p2_carry_n_15}),
        .S({ret_V_8_fu_472_p2_carry_i_1_n_8,ret_V_8_fu_472_p2_carry_i_2_n_8,ret_V_8_fu_472_p2_carry_i_3_n_8,ret_V_8_fu_472_p2_carry_i_4_n_8}));
  CARRY4 ret_V_8_fu_472_p2_carry__0
       (.CI(ret_V_8_fu_472_p2_carry_n_8),
        .CO({ret_V_8_fu_472_p2_carry__0_n_8,ret_V_8_fu_472_p2_carry__0_n_9,ret_V_8_fu_472_p2_carry__0_n_10,ret_V_8_fu_472_p2_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI(p_reg_reg_1[7:4]),
        .O({ret_V_8_fu_472_p2_carry__0_n_12,ret_V_8_fu_472_p2_carry__0_n_13,ret_V_8_fu_472_p2_carry__0_n_14,ret_V_8_fu_472_p2_carry__0_n_15}),
        .S({ret_V_8_fu_472_p2_carry__0_i_1_n_8,ret_V_8_fu_472_p2_carry__0_i_2_n_8,ret_V_8_fu_472_p2_carry__0_i_3_n_8,ret_V_8_fu_472_p2_carry__0_i_4_n_8}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_472_p2_carry__0_i_1
       (.I0(p_reg_reg_1[7]),
        .I1(ap_phi_reg_pp0_iter2_rhs_6_reg_189[7]),
        .O(ret_V_8_fu_472_p2_carry__0_i_1_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_472_p2_carry__0_i_2
       (.I0(p_reg_reg_1[6]),
        .I1(ap_phi_reg_pp0_iter2_rhs_6_reg_189[6]),
        .O(ret_V_8_fu_472_p2_carry__0_i_2_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_472_p2_carry__0_i_3
       (.I0(p_reg_reg_1[5]),
        .I1(ap_phi_reg_pp0_iter2_rhs_6_reg_189[5]),
        .O(ret_V_8_fu_472_p2_carry__0_i_3_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_472_p2_carry__0_i_4
       (.I0(p_reg_reg_1[4]),
        .I1(ap_phi_reg_pp0_iter2_rhs_6_reg_189[4]),
        .O(ret_V_8_fu_472_p2_carry__0_i_4_n_8));
  CARRY4 ret_V_8_fu_472_p2_carry__1
       (.CI(ret_V_8_fu_472_p2_carry__0_n_8),
        .CO(NLW_ret_V_8_fu_472_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ret_V_8_fu_472_p2_carry__1_O_UNCONNECTED[3:1],ret_V_8_fu_472_p2_carry__1_n_15}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_472_p2_carry_i_1
       (.I0(p_reg_reg_1[3]),
        .I1(ap_phi_reg_pp0_iter2_rhs_6_reg_189[3]),
        .O(ret_V_8_fu_472_p2_carry_i_1_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_472_p2_carry_i_2
       (.I0(p_reg_reg_1[2]),
        .I1(ap_phi_reg_pp0_iter2_rhs_6_reg_189[2]),
        .O(ret_V_8_fu_472_p2_carry_i_2_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_472_p2_carry_i_3
       (.I0(p_reg_reg_1[1]),
        .I1(ap_phi_reg_pp0_iter2_rhs_6_reg_189[1]),
        .O(ret_V_8_fu_472_p2_carry_i_3_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    ret_V_8_fu_472_p2_carry_i_4
       (.I0(p_reg_reg_1[0]),
        .I1(ap_phi_reg_pp0_iter2_rhs_6_reg_189[0]),
        .O(ret_V_8_fu_472_p2_carry_i_4_n_8));
  FDRE \rhs_3_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_3_reg_199[0]),
        .Q(rhs_3_reg_199[0]),
        .R(1'b0));
  FDRE \rhs_3_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_3_reg_199[1]),
        .Q(rhs_3_reg_199[1]),
        .R(1'b0));
  FDRE \rhs_3_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_3_reg_199[2]),
        .Q(rhs_3_reg_199[2]),
        .R(1'b0));
  FDRE \rhs_3_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_3_reg_199[3]),
        .Q(rhs_3_reg_199[3]),
        .R(1'b0));
  FDRE \rhs_3_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_3_reg_199[4]),
        .Q(rhs_3_reg_199[4]),
        .R(1'b0));
  FDRE \rhs_3_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_3_reg_199[5]),
        .Q(rhs_3_reg_199[5]),
        .R(1'b0));
  FDRE \rhs_3_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_3_reg_199[6]),
        .Q(rhs_3_reg_199[6]),
        .R(1'b0));
  FDRE \rhs_3_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_3_reg_199[7]),
        .Q(rhs_3_reg_199[7]),
        .R(1'b0));
  FDRE \rhs_6_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_6_reg_189[0]),
        .Q(rhs_6_reg_189[0]),
        .R(1'b0));
  FDRE \rhs_6_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_6_reg_189[1]),
        .Q(rhs_6_reg_189[1]),
        .R(1'b0));
  FDRE \rhs_6_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_6_reg_189[2]),
        .Q(rhs_6_reg_189[2]),
        .R(1'b0));
  FDRE \rhs_6_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_6_reg_189[3]),
        .Q(rhs_6_reg_189[3]),
        .R(1'b0));
  FDRE \rhs_6_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_6_reg_189[4]),
        .Q(rhs_6_reg_189[4]),
        .R(1'b0));
  FDRE \rhs_6_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_6_reg_189[5]),
        .Q(rhs_6_reg_189[5]),
        .R(1'b0));
  FDRE \rhs_6_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_6_reg_189[6]),
        .Q(rhs_6_reg_189[6]),
        .R(1'b0));
  FDRE \rhs_6_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_6_reg_189[7]),
        .Q(rhs_6_reg_189[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rhs_reg_209[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(flow_control_loop_pipe_sequential_init_U_n_9),
        .O(rhs_3_reg_1990));
  FDRE \rhs_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_reg_209[0]),
        .Q(rhs_reg_209[0]),
        .R(1'b0));
  FDRE \rhs_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_reg_209[1]),
        .Q(rhs_reg_209[1]),
        .R(1'b0));
  FDRE \rhs_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_reg_209[2]),
        .Q(rhs_reg_209[2]),
        .R(1'b0));
  FDRE \rhs_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_reg_209[3]),
        .Q(rhs_reg_209[3]),
        .R(1'b0));
  FDRE \rhs_reg_209_reg[4] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_reg_209[4]),
        .Q(rhs_reg_209[4]),
        .R(1'b0));
  FDRE \rhs_reg_209_reg[5] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_reg_209[5]),
        .Q(rhs_reg_209[5]),
        .R(1'b0));
  FDRE \rhs_reg_209_reg[6] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_reg_209[6]),
        .Q(rhs_reg_209[6]),
        .R(1'b0));
  FDRE \rhs_reg_209_reg[7] 
       (.C(ap_clk),
        .CE(rhs_3_reg_1990),
        .D(ap_phi_reg_pp0_iter2_rhs_reg_209[7]),
        .Q(rhs_reg_209[7]),
        .R(1'b0));
  FDRE \x_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(x_12_fu_256_p2[0]),
        .Q(\x_fu_100_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\x_fu_100_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\x_fu_100_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(x_12_fu_256_p2[3]),
        .Q(\x_fu_100_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\x_fu_100_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(x_12_fu_256_p2[5]),
        .Q(\x_fu_100_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(x_12_fu_256_p2[6]),
        .Q(\x_fu_100_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\x_fu_100_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(x_12_fu_256_p2[8]),
        .Q(\x_fu_100_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \x_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_8),
        .D(x_12_fu_256_p2[9]),
        .Q(\x_fu_100_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
endmodule

module design_1_v_mix_0_0_v_mix_core_alpha_true_true_s
   (D,
    \icmp_ln271_reg_602_reg[0] ,
    empty_reg_426,
    Q,
    \p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 ,
    \p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 ,
    start_once_reg,
    internal_empty_n_reg,
    \icmp_ln271_reg_602_reg[0]_0 ,
    start_once_reg_reg_0,
    internal_empty_n_reg_0,
    mOutPtr110_out,
    E,
    ap_enable_reg_pp0_iter5_reg,
    internal_full_n_reg,
    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read,
    internal_full_n_reg_0,
    v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read,
    CO,
    \ap_CS_fsm_reg[2]_0 ,
    v_mix_core_alpha_true_true_U0_ap_ready,
    \ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7] ,
    \ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7] ,
    \ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7] ,
    ap_clk,
    ap_done_cache_reg,
    if_dout,
    outLayer0_empty_n,
    \mOutPtr_reg[0] ,
    v_mix_core_alpha_true_true_U0_ap_start,
    start_for_v_mix_rgb2yuv_false_U0_full_n,
    \mOutPtr_reg[0]_0 ,
    outLayer1_full_n,
    HwReg_width_c41_full_n,
    HwReg_height_c45_full_n,
    ap_rst_n,
    srcLayer1x_empty_n,
    srcLayer1Alphax_empty_n,
    \ap_CS_fsm_reg[0]_0 ,
    \bkgpix_val_V_reg_411_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ,
    out,
    \d_read_reg_22_reg[8] ,
    \p_0_0_0_0_023_lcssa38_fu_90_reg[7]_0 ,
    \bkgpix_val_V_1_reg_406_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] ,
    \p_0_1_0_0_025_lcssa41_fu_94_reg[7]_1 ,
    \bkgpix_val_V_2_reg_401_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7] ,
    \p_0_2_0_0_027_lcssa44_fu_98_reg[7]_1 ,
    \width_reg_421_reg[9]_0 ,
    \layerStartX_reg_395_reg[15]_0 ,
    \hwReg_layerScaleFactor_1_read_reg_374_reg[7]_0 ,
    \hwReg_layerWidth_1_read_reg_384_reg[9]_0 ,
    \height_reg_416_reg[9]_0 ,
    \layerStartY_reg_389_reg[15]_0 ,
    \hwReg_layerHeight_1_read_reg_379_reg[9]_0 );
  output [23:0]D;
  output \icmp_ln271_reg_602_reg[0] ;
  output empty_reg_426;
  output [7:0]Q;
  output [7:0]\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 ;
  output [7:0]\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 ;
  output start_once_reg;
  output internal_empty_n_reg;
  output \icmp_ln271_reg_602_reg[0]_0 ;
  output start_once_reg_reg_0;
  output internal_empty_n_reg_0;
  output mOutPtr110_out;
  output [0:0]E;
  output ap_enable_reg_pp0_iter5_reg;
  output internal_full_n_reg;
  output v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  output internal_full_n_reg_0;
  output v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read;
  output [0:0]CO;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output v_mix_core_alpha_true_true_U0_ap_ready;
  output [7:0]\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7] ;
  input ap_clk;
  input ap_done_cache_reg;
  input [1:0]if_dout;
  input outLayer0_empty_n;
  input \mOutPtr_reg[0] ;
  input v_mix_core_alpha_true_true_U0_ap_start;
  input start_for_v_mix_rgb2yuv_false_U0_full_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input outLayer1_full_n;
  input HwReg_width_c41_full_n;
  input HwReg_height_c45_full_n;
  input ap_rst_n;
  input srcLayer1x_empty_n;
  input srcLayer1Alphax_empty_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input [7:0]\bkgpix_val_V_reg_411_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ;
  input [7:0]out;
  input [8:0]\d_read_reg_22_reg[8] ;
  input [7:0]\p_0_0_0_0_023_lcssa38_fu_90_reg[7]_0 ;
  input [7:0]\bkgpix_val_V_1_reg_406_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] ;
  input [7:0]\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_1 ;
  input [7:0]\bkgpix_val_V_2_reg_401_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7] ;
  input [7:0]\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_1 ;
  input [9:0]\width_reg_421_reg[9]_0 ;
  input [15:0]\layerStartX_reg_395_reg[15]_0 ;
  input [7:0]\hwReg_layerScaleFactor_1_read_reg_374_reg[7]_0 ;
  input [9:0]\hwReg_layerWidth_1_read_reg_384_reg[9]_0 ;
  input [9:0]\height_reg_416_reg[9]_0 ;
  input [15:0]\layerStartY_reg_389_reg[15]_0 ;
  input [9:0]\hwReg_layerHeight_1_read_reg_379_reg[9]_0 ;

  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]E;
  wire HwReg_height_c45_full_n;
  wire HwReg_width_c41_full_n;
  wire [7:0]Q;
  wire [16:0]add64_fu_278_p2;
  wire [16:0]add64_reg_441;
  wire \add64_reg_441[11]_i_10_n_8 ;
  wire \add64_reg_441[11]_i_11_n_8 ;
  wire \add64_reg_441[11]_i_12_n_8 ;
  wire \add64_reg_441[11]_i_13_n_8 ;
  wire \add64_reg_441[11]_i_2_n_8 ;
  wire \add64_reg_441[11]_i_3_n_8 ;
  wire \add64_reg_441[11]_i_4_n_8 ;
  wire \add64_reg_441[11]_i_5_n_8 ;
  wire \add64_reg_441[11]_i_6_n_8 ;
  wire \add64_reg_441[11]_i_7_n_8 ;
  wire \add64_reg_441[11]_i_8_n_8 ;
  wire \add64_reg_441[11]_i_9_n_8 ;
  wire \add64_reg_441[15]_i_10_n_8 ;
  wire \add64_reg_441[15]_i_11_n_8 ;
  wire \add64_reg_441[15]_i_12_n_8 ;
  wire \add64_reg_441[15]_i_13_n_8 ;
  wire \add64_reg_441[15]_i_14_n_8 ;
  wire \add64_reg_441[15]_i_15_n_8 ;
  wire \add64_reg_441[15]_i_16_n_8 ;
  wire \add64_reg_441[15]_i_17_n_8 ;
  wire \add64_reg_441[15]_i_18_n_8 ;
  wire \add64_reg_441[15]_i_19_n_8 ;
  wire \add64_reg_441[15]_i_2_n_8 ;
  wire \add64_reg_441[15]_i_3_n_8 ;
  wire \add64_reg_441[15]_i_4_n_8 ;
  wire \add64_reg_441[15]_i_5_n_8 ;
  wire \add64_reg_441[15]_i_6_n_8 ;
  wire \add64_reg_441[15]_i_7_n_8 ;
  wire \add64_reg_441[15]_i_8_n_8 ;
  wire \add64_reg_441[15]_i_9_n_8 ;
  wire \add64_reg_441[3]_i_2_n_8 ;
  wire \add64_reg_441[3]_i_3_n_8 ;
  wire \add64_reg_441[3]_i_4_n_8 ;
  wire \add64_reg_441[3]_i_5_n_8 ;
  wire \add64_reg_441[7]_i_2_n_8 ;
  wire \add64_reg_441[7]_i_3_n_8 ;
  wire \add64_reg_441[7]_i_4_n_8 ;
  wire \add64_reg_441[7]_i_5_n_8 ;
  wire \add64_reg_441_reg[11]_i_1_n_10 ;
  wire \add64_reg_441_reg[11]_i_1_n_11 ;
  wire \add64_reg_441_reg[11]_i_1_n_8 ;
  wire \add64_reg_441_reg[11]_i_1_n_9 ;
  wire \add64_reg_441_reg[15]_i_1_n_10 ;
  wire \add64_reg_441_reg[15]_i_1_n_11 ;
  wire \add64_reg_441_reg[15]_i_1_n_8 ;
  wire \add64_reg_441_reg[15]_i_1_n_9 ;
  wire \add64_reg_441_reg[3]_i_1_n_10 ;
  wire \add64_reg_441_reg[3]_i_1_n_11 ;
  wire \add64_reg_441_reg[3]_i_1_n_8 ;
  wire \add64_reg_441_reg[3]_i_1_n_9 ;
  wire \add64_reg_441_reg[7]_i_1_n_10 ;
  wire \add64_reg_441_reg[7]_i_1_n_11 ;
  wire \add64_reg_441_reg[7]_i_1_n_8 ;
  wire \add64_reg_441_reg[7]_i_1_n_9 ;
  wire [16:0]add75_fu_291_p2;
  wire [16:0]add75_reg_446;
  wire \add75_reg_446[11]_i_10_n_8 ;
  wire \add75_reg_446[11]_i_2_n_8 ;
  wire \add75_reg_446[11]_i_3_n_8 ;
  wire \add75_reg_446[11]_i_4_n_8 ;
  wire \add75_reg_446[11]_i_5_n_8 ;
  wire \add75_reg_446[11]_i_6_n_8 ;
  wire \add75_reg_446[11]_i_7_n_8 ;
  wire \add75_reg_446[11]_i_8_n_8 ;
  wire \add75_reg_446[11]_i_9_n_8 ;
  wire \add75_reg_446[15]_i_10_n_8 ;
  wire \add75_reg_446[15]_i_11_n_8 ;
  wire \add75_reg_446[15]_i_12_n_8 ;
  wire \add75_reg_446[15]_i_13_n_8 ;
  wire \add75_reg_446[15]_i_14_n_8 ;
  wire \add75_reg_446[15]_i_15_n_8 ;
  wire \add75_reg_446[15]_i_16_n_8 ;
  wire \add75_reg_446[15]_i_17_n_8 ;
  wire \add75_reg_446[15]_i_18_n_8 ;
  wire \add75_reg_446[15]_i_19_n_8 ;
  wire \add75_reg_446[15]_i_20_n_8 ;
  wire \add75_reg_446[15]_i_21_n_8 ;
  wire \add75_reg_446[15]_i_2_n_8 ;
  wire \add75_reg_446[15]_i_3_n_8 ;
  wire \add75_reg_446[15]_i_4_n_8 ;
  wire \add75_reg_446[15]_i_5_n_8 ;
  wire \add75_reg_446[15]_i_6_n_8 ;
  wire \add75_reg_446[15]_i_7_n_8 ;
  wire \add75_reg_446[15]_i_8_n_8 ;
  wire \add75_reg_446[15]_i_9_n_8 ;
  wire \add75_reg_446[3]_i_2_n_8 ;
  wire \add75_reg_446[3]_i_3_n_8 ;
  wire \add75_reg_446[3]_i_4_n_8 ;
  wire \add75_reg_446[3]_i_5_n_8 ;
  wire \add75_reg_446[3]_i_6_n_8 ;
  wire \add75_reg_446[3]_i_7_n_8 ;
  wire \add75_reg_446[7]_i_2_n_8 ;
  wire \add75_reg_446[7]_i_3_n_8 ;
  wire \add75_reg_446[7]_i_4_n_8 ;
  wire \add75_reg_446[7]_i_5_n_8 ;
  wire \add75_reg_446_reg[11]_i_1_n_10 ;
  wire \add75_reg_446_reg[11]_i_1_n_11 ;
  wire \add75_reg_446_reg[11]_i_1_n_8 ;
  wire \add75_reg_446_reg[11]_i_1_n_9 ;
  wire \add75_reg_446_reg[15]_i_1_n_10 ;
  wire \add75_reg_446_reg[15]_i_1_n_11 ;
  wire \add75_reg_446_reg[15]_i_1_n_8 ;
  wire \add75_reg_446_reg[15]_i_1_n_9 ;
  wire \add75_reg_446_reg[3]_i_1_n_10 ;
  wire \add75_reg_446_reg[3]_i_1_n_11 ;
  wire \add75_reg_446_reg[3]_i_1_n_8 ;
  wire \add75_reg_446_reg[3]_i_1_n_9 ;
  wire \add75_reg_446_reg[7]_i_1_n_10 ;
  wire \add75_reg_446_reg[7]_i_1_n_11 ;
  wire \add75_reg_446_reg[7]_i_1_n_8 ;
  wire \add75_reg_446_reg[7]_i_1_n_9 ;
  wire and_ln285_reg_459;
  wire \and_ln285_reg_459[0]_i_10_n_8 ;
  wire \and_ln285_reg_459[0]_i_11_n_8 ;
  wire \and_ln285_reg_459[0]_i_12_n_8 ;
  wire \and_ln285_reg_459[0]_i_13_n_8 ;
  wire \and_ln285_reg_459[0]_i_14_n_8 ;
  wire \and_ln285_reg_459[0]_i_16_n_8 ;
  wire \and_ln285_reg_459[0]_i_17_n_8 ;
  wire \and_ln285_reg_459[0]_i_18_n_8 ;
  wire \and_ln285_reg_459[0]_i_19_n_8 ;
  wire \and_ln285_reg_459[0]_i_1_n_8 ;
  wire \and_ln285_reg_459[0]_i_20_n_8 ;
  wire \and_ln285_reg_459[0]_i_21_n_8 ;
  wire \and_ln285_reg_459[0]_i_22_n_8 ;
  wire \and_ln285_reg_459[0]_i_23_n_8 ;
  wire \and_ln285_reg_459[0]_i_24_n_8 ;
  wire \and_ln285_reg_459[0]_i_25_n_8 ;
  wire \and_ln285_reg_459[0]_i_26_n_8 ;
  wire \and_ln285_reg_459[0]_i_27_n_8 ;
  wire \and_ln285_reg_459[0]_i_28_n_8 ;
  wire \and_ln285_reg_459[0]_i_29_n_8 ;
  wire \and_ln285_reg_459[0]_i_30_n_8 ;
  wire \and_ln285_reg_459[0]_i_31_n_8 ;
  wire \and_ln285_reg_459[0]_i_32_n_8 ;
  wire \and_ln285_reg_459[0]_i_33_n_8 ;
  wire \and_ln285_reg_459[0]_i_34_n_8 ;
  wire \and_ln285_reg_459[0]_i_35_n_8 ;
  wire \and_ln285_reg_459[0]_i_36_n_8 ;
  wire \and_ln285_reg_459[0]_i_37_n_8 ;
  wire \and_ln285_reg_459[0]_i_38_n_8 ;
  wire \and_ln285_reg_459[0]_i_39_n_8 ;
  wire \and_ln285_reg_459[0]_i_5_n_8 ;
  wire \and_ln285_reg_459[0]_i_7_n_8 ;
  wire \and_ln285_reg_459[0]_i_8_n_8 ;
  wire \and_ln285_reg_459[0]_i_9_n_8 ;
  wire \and_ln285_reg_459_reg[0]_i_15_n_10 ;
  wire \and_ln285_reg_459_reg[0]_i_15_n_11 ;
  wire \and_ln285_reg_459_reg[0]_i_15_n_8 ;
  wire \and_ln285_reg_459_reg[0]_i_15_n_9 ;
  wire \and_ln285_reg_459_reg[0]_i_3_n_10 ;
  wire \and_ln285_reg_459_reg[0]_i_3_n_11 ;
  wire \and_ln285_reg_459_reg[0]_i_3_n_9 ;
  wire \and_ln285_reg_459_reg[0]_i_4_n_10 ;
  wire \and_ln285_reg_459_reg[0]_i_4_n_11 ;
  wire \and_ln285_reg_459_reg[0]_i_4_n_8 ;
  wire \and_ln285_reg_459_reg[0]_i_4_n_9 ;
  wire \and_ln285_reg_459_reg[0]_i_6_n_10 ;
  wire \and_ln285_reg_459_reg[0]_i_6_n_11 ;
  wire \and_ln285_reg_459_reg[0]_i_6_n_8 ;
  wire \and_ln285_reg_459_reg[0]_i_6_n_9 ;
  wire \ap_CS_fsm[3]_i_4_n_8 ;
  wire \ap_CS_fsm[3]_i_5_n_8 ;
  wire \ap_CS_fsm[3]_i_6_n_8 ;
  wire \ap_CS_fsm[3]_i_7_n_8 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_9 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter5_reg;
  wire [7:0]\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ;
  wire ap_rst_n;
  wire [7:0]bkgpix_val_V_1_reg_406;
  wire [7:0]\bkgpix_val_V_1_reg_406_reg[7]_0 ;
  wire [7:0]bkgpix_val_V_2_reg_401;
  wire [7:0]\bkgpix_val_V_2_reg_401_reg[7]_0 ;
  wire [7:0]bkgpix_val_V_reg_411;
  wire [7:0]\bkgpix_val_V_reg_411_reg[7]_0 ;
  wire [8:0]d_read_reg_22;
  wire [8:0]\d_read_reg_22_reg[8] ;
  wire empty_reg_426;
  wire grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg;
  wire grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0;
  wire grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_n_42;
  wire [9:0]height_reg_416;
  wire [9:0]\height_reg_416_reg[9]_0 ;
  wire [9:0]hwReg_layerHeight_1_read_reg_379;
  wire [9:0]\hwReg_layerHeight_1_read_reg_379_reg[9]_0 ;
  wire [7:0]hwReg_layerScaleFactor_1_read_reg_374;
  wire [7:0]\hwReg_layerScaleFactor_1_read_reg_374_reg[7]_0 ;
  wire [9:0]hwReg_layerWidth_1_read_reg_384;
  wire [9:0]\hwReg_layerWidth_1_read_reg_384_reg[9]_0 ;
  wire \icmp_ln271_reg_602_reg[0] ;
  wire \icmp_ln271_reg_602_reg[0]_0 ;
  wire [1:0]if_dout;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]layerStartX_reg_395;
  wire [15:0]\layerStartX_reg_395_reg[15]_0 ;
  wire [15:0]layerStartY_reg_389;
  wire [15:0]\layerStartY_reg_389_reg[15]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire notrhs_fu_335_p2;
  wire [7:0]out;
  wire outLayer0_empty_n;
  wire outLayer1_full_n;
  wire [7:0]\p_0_0_0_0_023_lcssa38_fu_90_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_1 ;
  wire [7:0]\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_1 ;
  wire rev_fu_297_p2;
  wire rev_reg_451;
  wire srcLayer1Alphax_empty_n;
  wire srcLayer1x_empty_n;
  wire start_for_v_mix_rgb2yuv_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__7_n_8;
  wire start_once_reg_reg_0;
  wire tmp_reg_431;
  wire ult_fu_324_p2;
  wire v_mix_core_alpha_true_true_U0_ap_ready;
  wire v_mix_core_alpha_true_true_U0_ap_start;
  wire v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
  wire v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read;
  wire [9:0]width_reg_421;
  wire [9:0]\width_reg_421_reg[9]_0 ;
  wire [9:0]y_12_fu_318_p2;
  wire \y_fu_86[2]_i_1_n_8 ;
  wire \y_fu_86[5]_i_1_n_8 ;
  wire \y_fu_86[7]_i_1_n_8 ;
  wire \y_fu_86[9]_i_3_n_8 ;
  wire [9:0]y_fu_86_reg;
  wire [3:1]\NLW_add64_reg_441_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add64_reg_441_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add75_reg_446_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add75_reg_446_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln285_reg_459_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln285_reg_459_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln285_reg_459_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln285_reg_459_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln285_reg_459_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln285_reg_459_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \add64_reg_441[11]_i_10 
       (.I0(hwReg_layerHeight_1_read_reg_379[1]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerHeight_1_read_reg_379[2]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I5(\add64_reg_441[11]_i_13_n_8 ),
        .O(\add64_reg_441[11]_i_10_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \add64_reg_441[11]_i_11 
       (.I0(hwReg_layerHeight_1_read_reg_379[2]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerHeight_1_read_reg_379[3]),
        .O(\add64_reg_441[11]_i_11_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hFF47)) 
    \add64_reg_441[11]_i_12 
       (.I0(hwReg_layerHeight_1_read_reg_379[6]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(hwReg_layerHeight_1_read_reg_379[7]),
        .I3(\add75_reg_446[3]_i_7_n_8 ),
        .O(\add64_reg_441[11]_i_12_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \add64_reg_441[11]_i_13 
       (.I0(hwReg_layerHeight_1_read_reg_379[3]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerHeight_1_read_reg_379[4]),
        .O(\add64_reg_441[11]_i_13_n_8 ));
  LUT6 #(
    .INIT(64'h00FB00CBFF04FF34)) 
    \add64_reg_441[11]_i_2 
       (.I0(\add64_reg_441[11]_i_6_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I3(\add64_reg_441[11]_i_7_n_8 ),
        .I4(\add64_reg_441[11]_i_8_n_8 ),
        .I5(layerStartY_reg_389[11]),
        .O(\add64_reg_441[11]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hFFC5F0C5003A0F3A)) 
    \add64_reg_441[11]_i_3 
       (.I0(\add64_reg_441[15]_i_10_n_8 ),
        .I1(\add64_reg_441[15]_i_8_n_8 ),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I4(\add64_reg_441[15]_i_9_n_8 ),
        .I5(layerStartY_reg_389[10]),
        .O(\add64_reg_441[11]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hFFC5F0C5003A0F3A)) 
    \add64_reg_441[11]_i_4 
       (.I0(\add64_reg_441[15]_i_13_n_8 ),
        .I1(\add64_reg_441[15]_i_11_n_8 ),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I4(\add64_reg_441[15]_i_12_n_8 ),
        .I5(layerStartY_reg_389[9]),
        .O(\add64_reg_441[11]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hFFC5F0C5003A0F3A)) 
    \add64_reg_441[11]_i_5 
       (.I0(\add64_reg_441[15]_i_14_n_8 ),
        .I1(\add64_reg_441[11]_i_9_n_8 ),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I4(\add64_reg_441[11]_i_10_n_8 ),
        .I5(layerStartY_reg_389[8]),
        .O(\add64_reg_441[11]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \add64_reg_441[11]_i_6 
       (.I0(hwReg_layerHeight_1_read_reg_379[0]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerHeight_1_read_reg_379[1]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I5(\add64_reg_441[11]_i_11_n_8 ),
        .O(\add64_reg_441[11]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'h0000888000000800)) 
    \add64_reg_441[11]_i_7 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I1(\add75_reg_446[3]_i_6_n_8 ),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I3(hwReg_layerHeight_1_read_reg_379[9]),
        .I4(\add75_reg_446[3]_i_7_n_8 ),
        .I5(hwReg_layerHeight_1_read_reg_379[8]),
        .O(\add64_reg_441[11]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \add64_reg_441[11]_i_8 
       (.I0(hwReg_layerHeight_1_read_reg_379[4]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerHeight_1_read_reg_379[5]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I5(\add64_reg_441[11]_i_12_n_8 ),
        .O(\add64_reg_441[11]_i_8_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \add64_reg_441[11]_i_9 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I1(\add75_reg_446[3]_i_7_n_8 ),
        .I2(hwReg_layerHeight_1_read_reg_379[0]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .O(\add64_reg_441[11]_i_9_n_8 ));
  LUT6 #(
    .INIT(64'h00000000AFC0A0C0)) 
    \add64_reg_441[15]_i_10 
       (.I0(hwReg_layerHeight_1_read_reg_379[7]),
        .I1(hwReg_layerHeight_1_read_reg_379[8]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I4(hwReg_layerHeight_1_read_reg_379[9]),
        .I5(\add75_reg_446[3]_i_7_n_8 ),
        .O(\add64_reg_441[15]_i_10_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hFAFBFFFB)) 
    \add64_reg_441[15]_i_11 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I1(hwReg_layerHeight_1_read_reg_379[1]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I4(hwReg_layerHeight_1_read_reg_379[0]),
        .O(\add64_reg_441[15]_i_11_n_8 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \add64_reg_441[15]_i_12 
       (.I0(hwReg_layerHeight_1_read_reg_379[2]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerHeight_1_read_reg_379[3]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I5(\add64_reg_441[15]_i_18_n_8 ),
        .O(\add64_reg_441[15]_i_12_n_8 ));
  LUT6 #(
    .INIT(64'h00B800B80000FFFF)) 
    \add64_reg_441[15]_i_13 
       (.I0(hwReg_layerHeight_1_read_reg_379[6]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(hwReg_layerHeight_1_read_reg_379[7]),
        .I3(\add75_reg_446[3]_i_7_n_8 ),
        .I4(\add64_reg_441[15]_i_6_n_8 ),
        .I5(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .O(\add64_reg_441[15]_i_13_n_8 ));
  LUT6 #(
    .INIT(64'h2230FFFF22300000)) 
    \add64_reg_441[15]_i_14 
       (.I0(hwReg_layerHeight_1_read_reg_379[5]),
        .I1(\add75_reg_446[3]_i_7_n_8 ),
        .I2(hwReg_layerHeight_1_read_reg_379[6]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I5(\add64_reg_441[15]_i_19_n_8 ),
        .O(\add64_reg_441[15]_i_14_n_8 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \add64_reg_441[15]_i_15 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I3(\add75_reg_446[3]_i_7_n_8 ),
        .I4(hwReg_layerHeight_1_read_reg_379[9]),
        .I5(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .O(\add64_reg_441[15]_i_15_n_8 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \add64_reg_441[15]_i_16 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I1(\add75_reg_446[3]_i_7_n_8 ),
        .I2(hwReg_layerHeight_1_read_reg_379[0]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I5(\add64_reg_441[11]_i_10_n_8 ),
        .O(\add64_reg_441[15]_i_16_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hDDCF)) 
    \add64_reg_441[15]_i_17 
       (.I0(hwReg_layerHeight_1_read_reg_379[5]),
        .I1(\add75_reg_446[3]_i_7_n_8 ),
        .I2(hwReg_layerHeight_1_read_reg_379[6]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .O(\add64_reg_441[15]_i_17_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \add64_reg_441[15]_i_18 
       (.I0(hwReg_layerHeight_1_read_reg_379[4]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerHeight_1_read_reg_379[5]),
        .O(\add64_reg_441[15]_i_18_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \add64_reg_441[15]_i_19 
       (.I0(hwReg_layerHeight_1_read_reg_379[7]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(hwReg_layerHeight_1_read_reg_379[8]),
        .I3(\add75_reg_446[3]_i_7_n_8 ),
        .O(\add64_reg_441[15]_i_19_n_8 ));
  LUT6 #(
    .INIT(64'h00BFFFBFFF400040)) 
    \add64_reg_441[15]_i_2 
       (.I0(\add64_reg_441[15]_i_6_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I4(\add64_reg_441[15]_i_7_n_8 ),
        .I5(layerStartY_reg_389[15]),
        .O(\add64_reg_441[15]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hB833B8FF47CC4700)) 
    \add64_reg_441[15]_i_3 
       (.I0(\add64_reg_441[15]_i_8_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(\add64_reg_441[15]_i_9_n_8 ),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I4(\add64_reg_441[15]_i_10_n_8 ),
        .I5(layerStartY_reg_389[14]),
        .O(\add64_reg_441[15]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hB833B8FF47CC4700)) 
    \add64_reg_441[15]_i_4 
       (.I0(\add64_reg_441[15]_i_11_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(\add64_reg_441[15]_i_12_n_8 ),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I4(\add64_reg_441[15]_i_13_n_8 ),
        .I5(layerStartY_reg_389[13]),
        .O(\add64_reg_441[15]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h00F70007FF08FFF8)) 
    \add64_reg_441[15]_i_5 
       (.I0(\add64_reg_441[15]_i_14_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I3(\add64_reg_441[15]_i_15_n_8 ),
        .I4(\add64_reg_441[15]_i_16_n_8 ),
        .I5(layerStartY_reg_389[12]),
        .O(\add64_reg_441[15]_i_5_n_8 ));
  LUT4 #(
    .INIT(16'hDDCF)) 
    \add64_reg_441[15]_i_6 
       (.I0(hwReg_layerHeight_1_read_reg_379[8]),
        .I1(\add75_reg_446[3]_i_7_n_8 ),
        .I2(hwReg_layerHeight_1_read_reg_379[9]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .O(\add64_reg_441[15]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \add64_reg_441[15]_i_7 
       (.I0(\add64_reg_441[11]_i_6_n_8 ),
        .I1(\add64_reg_441[11]_i_8_n_8 ),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .O(\add64_reg_441[15]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \add64_reg_441[15]_i_8 
       (.I0(hwReg_layerHeight_1_read_reg_379[0]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I2(hwReg_layerHeight_1_read_reg_379[1]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I4(\add75_reg_446[3]_i_7_n_8 ),
        .I5(hwReg_layerHeight_1_read_reg_379[2]),
        .O(\add64_reg_441[15]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \add64_reg_441[15]_i_9 
       (.I0(hwReg_layerHeight_1_read_reg_379[3]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerHeight_1_read_reg_379[4]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I5(\add64_reg_441[15]_i_17_n_8 ),
        .O(\add64_reg_441[15]_i_9_n_8 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \add64_reg_441[3]_i_2 
       (.I0(\add64_reg_441[11]_i_6_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I3(layerStartY_reg_389[3]),
        .O(\add64_reg_441[3]_i_2_n_8 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \add64_reg_441[3]_i_3 
       (.I0(\add64_reg_441[15]_i_8_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I3(layerStartY_reg_389[2]),
        .O(\add64_reg_441[3]_i_3_n_8 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \add64_reg_441[3]_i_4 
       (.I0(\add64_reg_441[15]_i_11_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I3(layerStartY_reg_389[1]),
        .O(\add64_reg_441[3]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00100000)) 
    \add64_reg_441[3]_i_5 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I1(\add75_reg_446[3]_i_7_n_8 ),
        .I2(hwReg_layerHeight_1_read_reg_379[0]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I4(\add75_reg_446[3]_i_6_n_8 ),
        .I5(layerStartY_reg_389[0]),
        .O(\add64_reg_441[3]_i_5_n_8 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add64_reg_441[7]_i_2 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I1(\add64_reg_441[15]_i_7_n_8 ),
        .I2(layerStartY_reg_389[7]),
        .O(\add64_reg_441[7]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hFFB80047)) 
    \add64_reg_441[7]_i_3 
       (.I0(\add64_reg_441[15]_i_8_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(\add64_reg_441[15]_i_9_n_8 ),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I4(layerStartY_reg_389[6]),
        .O(\add64_reg_441[7]_i_3_n_8 ));
  LUT5 #(
    .INIT(32'hFFB80047)) 
    \add64_reg_441[7]_i_4 
       (.I0(\add64_reg_441[15]_i_11_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(\add64_reg_441[15]_i_12_n_8 ),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I4(layerStartY_reg_389[5]),
        .O(\add64_reg_441[7]_i_4_n_8 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \add64_reg_441[7]_i_5 
       (.I0(\add64_reg_441[15]_i_16_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I2(layerStartY_reg_389[4]),
        .O(\add64_reg_441[7]_i_5_n_8 ));
  FDRE \add64_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[0]),
        .Q(add64_reg_441[0]),
        .R(1'b0));
  FDRE \add64_reg_441_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[10]),
        .Q(add64_reg_441[10]),
        .R(1'b0));
  FDRE \add64_reg_441_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[11]),
        .Q(add64_reg_441[11]),
        .R(1'b0));
  CARRY4 \add64_reg_441_reg[11]_i_1 
       (.CI(\add64_reg_441_reg[7]_i_1_n_8 ),
        .CO({\add64_reg_441_reg[11]_i_1_n_8 ,\add64_reg_441_reg[11]_i_1_n_9 ,\add64_reg_441_reg[11]_i_1_n_10 ,\add64_reg_441_reg[11]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(layerStartY_reg_389[11:8]),
        .O(add64_fu_278_p2[11:8]),
        .S({\add64_reg_441[11]_i_2_n_8 ,\add64_reg_441[11]_i_3_n_8 ,\add64_reg_441[11]_i_4_n_8 ,\add64_reg_441[11]_i_5_n_8 }));
  FDRE \add64_reg_441_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[12]),
        .Q(add64_reg_441[12]),
        .R(1'b0));
  FDRE \add64_reg_441_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[13]),
        .Q(add64_reg_441[13]),
        .R(1'b0));
  FDRE \add64_reg_441_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[14]),
        .Q(add64_reg_441[14]),
        .R(1'b0));
  FDRE \add64_reg_441_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[15]),
        .Q(add64_reg_441[15]),
        .R(1'b0));
  CARRY4 \add64_reg_441_reg[15]_i_1 
       (.CI(\add64_reg_441_reg[11]_i_1_n_8 ),
        .CO({\add64_reg_441_reg[15]_i_1_n_8 ,\add64_reg_441_reg[15]_i_1_n_9 ,\add64_reg_441_reg[15]_i_1_n_10 ,\add64_reg_441_reg[15]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(layerStartY_reg_389[15:12]),
        .O(add64_fu_278_p2[15:12]),
        .S({\add64_reg_441[15]_i_2_n_8 ,\add64_reg_441[15]_i_3_n_8 ,\add64_reg_441[15]_i_4_n_8 ,\add64_reg_441[15]_i_5_n_8 }));
  FDRE \add64_reg_441_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[16]),
        .Q(add64_reg_441[16]),
        .R(1'b0));
  CARRY4 \add64_reg_441_reg[16]_i_1 
       (.CI(\add64_reg_441_reg[15]_i_1_n_8 ),
        .CO({\NLW_add64_reg_441_reg[16]_i_1_CO_UNCONNECTED [3:1],add64_fu_278_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add64_reg_441_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add64_reg_441_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[1]),
        .Q(add64_reg_441[1]),
        .R(1'b0));
  FDRE \add64_reg_441_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[2]),
        .Q(add64_reg_441[2]),
        .R(1'b0));
  FDRE \add64_reg_441_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[3]),
        .Q(add64_reg_441[3]),
        .R(1'b0));
  CARRY4 \add64_reg_441_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add64_reg_441_reg[3]_i_1_n_8 ,\add64_reg_441_reg[3]_i_1_n_9 ,\add64_reg_441_reg[3]_i_1_n_10 ,\add64_reg_441_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(layerStartY_reg_389[3:0]),
        .O(add64_fu_278_p2[3:0]),
        .S({\add64_reg_441[3]_i_2_n_8 ,\add64_reg_441[3]_i_3_n_8 ,\add64_reg_441[3]_i_4_n_8 ,\add64_reg_441[3]_i_5_n_8 }));
  FDRE \add64_reg_441_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[4]),
        .Q(add64_reg_441[4]),
        .R(1'b0));
  FDRE \add64_reg_441_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[5]),
        .Q(add64_reg_441[5]),
        .R(1'b0));
  FDRE \add64_reg_441_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[6]),
        .Q(add64_reg_441[6]),
        .R(1'b0));
  FDRE \add64_reg_441_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[7]),
        .Q(add64_reg_441[7]),
        .R(1'b0));
  CARRY4 \add64_reg_441_reg[7]_i_1 
       (.CI(\add64_reg_441_reg[3]_i_1_n_8 ),
        .CO({\add64_reg_441_reg[7]_i_1_n_8 ,\add64_reg_441_reg[7]_i_1_n_9 ,\add64_reg_441_reg[7]_i_1_n_10 ,\add64_reg_441_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(layerStartY_reg_389[7:4]),
        .O(add64_fu_278_p2[7:4]),
        .S({\add64_reg_441[7]_i_2_n_8 ,\add64_reg_441[7]_i_3_n_8 ,\add64_reg_441[7]_i_4_n_8 ,\add64_reg_441[7]_i_5_n_8 }));
  FDRE \add64_reg_441_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[8]),
        .Q(add64_reg_441[8]),
        .R(1'b0));
  FDRE \add64_reg_441_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add64_fu_278_p2[9]),
        .Q(add64_reg_441[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h2230)) 
    \add75_reg_446[11]_i_10 
       (.I0(hwReg_layerWidth_1_read_reg_384[3]),
        .I1(\add75_reg_446[3]_i_7_n_8 ),
        .I2(hwReg_layerWidth_1_read_reg_384[4]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .O(\add75_reg_446[11]_i_10_n_8 ));
  LUT6 #(
    .INIT(64'hCC1DFF1D33E200E2)) 
    \add75_reg_446[11]_i_2 
       (.I0(\add75_reg_446[15]_i_8_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(\add75_reg_446[15]_i_7_n_8 ),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I4(\add75_reg_446[15]_i_6_n_8 ),
        .I5(layerStartX_reg_395[11]),
        .O(\add75_reg_446[11]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hF035FF350FCA00CA)) 
    \add75_reg_446[11]_i_3 
       (.I0(\add75_reg_446[15]_i_11_n_8 ),
        .I1(\add75_reg_446[15]_i_10_n_8 ),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I4(\add75_reg_446[15]_i_9_n_8 ),
        .I5(layerStartX_reg_395[10]),
        .O(\add75_reg_446[11]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hFFC5F0C5003A0F3A)) 
    \add75_reg_446[11]_i_4 
       (.I0(\add75_reg_446[15]_i_14_n_8 ),
        .I1(\add75_reg_446[15]_i_12_n_8 ),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I4(\add75_reg_446[15]_i_13_n_8 ),
        .I5(layerStartX_reg_395[9]),
        .O(\add75_reg_446[11]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hC1CDF1FD3E320E02)) 
    \add75_reg_446[11]_i_5 
       (.I0(\add75_reg_446[11]_i_6_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I3(\add75_reg_446[11]_i_7_n_8 ),
        .I4(\add75_reg_446[11]_i_8_n_8 ),
        .I5(layerStartX_reg_395[8]),
        .O(\add75_reg_446[11]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \add75_reg_446[11]_i_6 
       (.I0(hwReg_layerWidth_1_read_reg_384[5]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(hwReg_layerWidth_1_read_reg_384[6]),
        .I3(\add75_reg_446[3]_i_7_n_8 ),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I5(\add75_reg_446[11]_i_9_n_8 ),
        .O(\add75_reg_446[11]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \add75_reg_446[11]_i_7 
       (.I0(\add75_reg_446[3]_i_7_n_8 ),
        .I1(hwReg_layerWidth_1_read_reg_384[0]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .O(\add75_reg_446[11]_i_7_n_8 ));
  LUT6 #(
    .INIT(64'h2230FFFF22300000)) 
    \add75_reg_446[11]_i_8 
       (.I0(hwReg_layerWidth_1_read_reg_384[1]),
        .I1(\add75_reg_446[3]_i_7_n_8 ),
        .I2(hwReg_layerWidth_1_read_reg_384[2]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I5(\add75_reg_446[11]_i_10_n_8 ),
        .O(\add75_reg_446[11]_i_8_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \add75_reg_446[11]_i_9 
       (.I0(hwReg_layerWidth_1_read_reg_384[7]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(hwReg_layerWidth_1_read_reg_384[8]),
        .I3(\add75_reg_446[3]_i_7_n_8 ),
        .O(\add75_reg_446[11]_i_9_n_8 ));
  LUT6 #(
    .INIT(64'h2230FFFF22300000)) 
    \add75_reg_446[15]_i_10 
       (.I0(hwReg_layerWidth_1_read_reg_384[3]),
        .I1(\add75_reg_446[3]_i_7_n_8 ),
        .I2(hwReg_layerWidth_1_read_reg_384[4]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I5(\add75_reg_446[15]_i_19_n_8 ),
        .O(\add75_reg_446[15]_i_10_n_8 ));
  LUT6 #(
    .INIT(64'h00000000AFC0A0C0)) 
    \add75_reg_446[15]_i_11 
       (.I0(hwReg_layerWidth_1_read_reg_384[7]),
        .I1(hwReg_layerWidth_1_read_reg_384[8]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I4(hwReg_layerWidth_1_read_reg_384[9]),
        .I5(\add75_reg_446[3]_i_7_n_8 ),
        .O(\add75_reg_446[15]_i_11_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \add75_reg_446[15]_i_12 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I1(\add75_reg_446[3]_i_7_n_8 ),
        .I2(hwReg_layerWidth_1_read_reg_384[1]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I4(hwReg_layerWidth_1_read_reg_384[0]),
        .O(\add75_reg_446[15]_i_12_n_8 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \add75_reg_446[15]_i_13 
       (.I0(hwReg_layerWidth_1_read_reg_384[2]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerWidth_1_read_reg_384[3]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I5(\add75_reg_446[15]_i_20_n_8 ),
        .O(\add75_reg_446[15]_i_13_n_8 ));
  LUT6 #(
    .INIT(64'h00B800B80000FFFF)) 
    \add75_reg_446[15]_i_14 
       (.I0(hwReg_layerWidth_1_read_reg_384[6]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(hwReg_layerWidth_1_read_reg_384[7]),
        .I3(\add75_reg_446[3]_i_7_n_8 ),
        .I4(\add75_reg_446[15]_i_21_n_8 ),
        .I5(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .O(\add75_reg_446[15]_i_14_n_8 ));
  LUT6 #(
    .INIT(64'h8B88888888888888)) 
    \add75_reg_446[15]_i_15 
       (.I0(\add75_reg_446[11]_i_6_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerWidth_1_read_reg_384[9]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I5(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .O(\add75_reg_446[15]_i_15_n_8 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \add75_reg_446[15]_i_16 
       (.I0(\add75_reg_446[3]_i_7_n_8 ),
        .I1(hwReg_layerWidth_1_read_reg_384[0]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I5(\add75_reg_446[11]_i_8_n_8 ),
        .O(\add75_reg_446[15]_i_16_n_8 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \add75_reg_446[15]_i_17 
       (.I0(hwReg_layerWidth_1_read_reg_384[2]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerWidth_1_read_reg_384[3]),
        .O(\add75_reg_446[15]_i_17_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \add75_reg_446[15]_i_18 
       (.I0(hwReg_layerWidth_1_read_reg_384[6]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(hwReg_layerWidth_1_read_reg_384[7]),
        .I3(\add75_reg_446[3]_i_7_n_8 ),
        .O(\add75_reg_446[15]_i_18_n_8 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \add75_reg_446[15]_i_19 
       (.I0(hwReg_layerWidth_1_read_reg_384[5]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(hwReg_layerWidth_1_read_reg_384[6]),
        .I3(\add75_reg_446[3]_i_7_n_8 ),
        .O(\add75_reg_446[15]_i_19_n_8 ));
  LUT6 #(
    .INIT(64'h474733FFB8B8CC00)) 
    \add75_reg_446[15]_i_2 
       (.I0(\add75_reg_446[15]_i_6_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(\add75_reg_446[15]_i_7_n_8 ),
        .I3(\add75_reg_446[15]_i_8_n_8 ),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I5(layerStartX_reg_395[15]),
        .O(\add75_reg_446[15]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \add75_reg_446[15]_i_20 
       (.I0(hwReg_layerWidth_1_read_reg_384[4]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerWidth_1_read_reg_384[5]),
        .O(\add75_reg_446[15]_i_20_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hDDCF)) 
    \add75_reg_446[15]_i_21 
       (.I0(hwReg_layerWidth_1_read_reg_384[8]),
        .I1(\add75_reg_446[3]_i_7_n_8 ),
        .I2(hwReg_layerWidth_1_read_reg_384[9]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .O(\add75_reg_446[15]_i_21_n_8 ));
  LUT6 #(
    .INIT(64'h474733FFB8B8CC00)) 
    \add75_reg_446[15]_i_3 
       (.I0(\add75_reg_446[15]_i_9_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(\add75_reg_446[15]_i_10_n_8 ),
        .I3(\add75_reg_446[15]_i_11_n_8 ),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I5(layerStartX_reg_395[14]),
        .O(\add75_reg_446[15]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hB833B8FF47CC4700)) 
    \add75_reg_446[15]_i_4 
       (.I0(\add75_reg_446[15]_i_12_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(\add75_reg_446[15]_i_13_n_8 ),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I4(\add75_reg_446[15]_i_14_n_8 ),
        .I5(layerStartX_reg_395[13]),
        .O(\add75_reg_446[15]_i_4_n_8 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \add75_reg_446[15]_i_5 
       (.I0(\add75_reg_446[15]_i_15_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I2(\add75_reg_446[15]_i_16_n_8 ),
        .I3(layerStartX_reg_395[12]),
        .O(\add75_reg_446[15]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'h00B800B80000FFFF)) 
    \add75_reg_446[15]_i_6 
       (.I0(hwReg_layerWidth_1_read_reg_384[0]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(hwReg_layerWidth_1_read_reg_384[1]),
        .I3(\add75_reg_446[3]_i_7_n_8 ),
        .I4(\add75_reg_446[15]_i_17_n_8 ),
        .I5(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .O(\add75_reg_446[15]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \add75_reg_446[15]_i_7 
       (.I0(hwReg_layerWidth_1_read_reg_384[4]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(\add75_reg_446[3]_i_7_n_8 ),
        .I3(hwReg_layerWidth_1_read_reg_384[5]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I5(\add75_reg_446[15]_i_18_n_8 ),
        .O(\add75_reg_446[15]_i_7_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h00A80020)) 
    \add75_reg_446[15]_i_8 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I2(hwReg_layerWidth_1_read_reg_384[9]),
        .I3(\add75_reg_446[3]_i_7_n_8 ),
        .I4(hwReg_layerWidth_1_read_reg_384[8]),
        .O(\add75_reg_446[15]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'h0030003000BB0088)) 
    \add75_reg_446[15]_i_9 
       (.I0(hwReg_layerWidth_1_read_reg_384[0]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I2(hwReg_layerWidth_1_read_reg_384[1]),
        .I3(\add75_reg_446[3]_i_7_n_8 ),
        .I4(hwReg_layerWidth_1_read_reg_384[2]),
        .I5(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .O(\add75_reg_446[15]_i_9_n_8 ));
  LUT4 #(
    .INIT(16'hEF10)) 
    \add75_reg_446[3]_i_2 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I2(\add75_reg_446[15]_i_6_n_8 ),
        .I3(layerStartX_reg_395[3]),
        .O(\add75_reg_446[3]_i_2_n_8 ));
  LUT4 #(
    .INIT(16'hEF10)) 
    \add75_reg_446[3]_i_3 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I2(\add75_reg_446[15]_i_9_n_8 ),
        .I3(layerStartX_reg_395[2]),
        .O(\add75_reg_446[3]_i_3_n_8 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \add75_reg_446[3]_i_4 
       (.I0(\add75_reg_446[15]_i_12_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I3(layerStartX_reg_395[1]),
        .O(\add75_reg_446[3]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000020)) 
    \add75_reg_446[3]_i_5 
       (.I0(\add75_reg_446[3]_i_6_n_8 ),
        .I1(\add75_reg_446[3]_i_7_n_8 ),
        .I2(hwReg_layerWidth_1_read_reg_384[0]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .I4(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .I5(layerStartX_reg_395[0]),
        .O(\add75_reg_446[3]_i_5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \add75_reg_446[3]_i_6 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .O(\add75_reg_446[3]_i_6_n_8 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \add75_reg_446[3]_i_7 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[4]),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[7]),
        .I2(hwReg_layerScaleFactor_1_read_reg_374[5]),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[6]),
        .O(\add75_reg_446[3]_i_7_n_8 ));
  LUT5 #(
    .INIT(32'hFF4700B8)) 
    \add75_reg_446[7]_i_2 
       (.I0(\add75_reg_446[15]_i_6_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(\add75_reg_446[15]_i_7_n_8 ),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I4(layerStartX_reg_395[7]),
        .O(\add75_reg_446[7]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hFF4700B8)) 
    \add75_reg_446[7]_i_3 
       (.I0(\add75_reg_446[15]_i_9_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(\add75_reg_446[15]_i_10_n_8 ),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I4(layerStartX_reg_395[6]),
        .O(\add75_reg_446[7]_i_3_n_8 ));
  LUT5 #(
    .INIT(32'hFFB80047)) 
    \add75_reg_446[7]_i_4 
       (.I0(\add75_reg_446[15]_i_12_n_8 ),
        .I1(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .I2(\add75_reg_446[15]_i_13_n_8 ),
        .I3(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I4(layerStartX_reg_395[5]),
        .O(\add75_reg_446[7]_i_4_n_8 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add75_reg_446[7]_i_5 
       (.I0(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .I1(\add75_reg_446[15]_i_16_n_8 ),
        .I2(layerStartX_reg_395[4]),
        .O(\add75_reg_446[7]_i_5_n_8 ));
  FDRE \add75_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[0]),
        .Q(add75_reg_446[0]),
        .R(1'b0));
  FDRE \add75_reg_446_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[10]),
        .Q(add75_reg_446[10]),
        .R(1'b0));
  FDRE \add75_reg_446_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[11]),
        .Q(add75_reg_446[11]),
        .R(1'b0));
  CARRY4 \add75_reg_446_reg[11]_i_1 
       (.CI(\add75_reg_446_reg[7]_i_1_n_8 ),
        .CO({\add75_reg_446_reg[11]_i_1_n_8 ,\add75_reg_446_reg[11]_i_1_n_9 ,\add75_reg_446_reg[11]_i_1_n_10 ,\add75_reg_446_reg[11]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(layerStartX_reg_395[11:8]),
        .O(add75_fu_291_p2[11:8]),
        .S({\add75_reg_446[11]_i_2_n_8 ,\add75_reg_446[11]_i_3_n_8 ,\add75_reg_446[11]_i_4_n_8 ,\add75_reg_446[11]_i_5_n_8 }));
  FDRE \add75_reg_446_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[12]),
        .Q(add75_reg_446[12]),
        .R(1'b0));
  FDRE \add75_reg_446_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[13]),
        .Q(add75_reg_446[13]),
        .R(1'b0));
  FDRE \add75_reg_446_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[14]),
        .Q(add75_reg_446[14]),
        .R(1'b0));
  FDRE \add75_reg_446_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[15]),
        .Q(add75_reg_446[15]),
        .R(1'b0));
  CARRY4 \add75_reg_446_reg[15]_i_1 
       (.CI(\add75_reg_446_reg[11]_i_1_n_8 ),
        .CO({\add75_reg_446_reg[15]_i_1_n_8 ,\add75_reg_446_reg[15]_i_1_n_9 ,\add75_reg_446_reg[15]_i_1_n_10 ,\add75_reg_446_reg[15]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(layerStartX_reg_395[15:12]),
        .O(add75_fu_291_p2[15:12]),
        .S({\add75_reg_446[15]_i_2_n_8 ,\add75_reg_446[15]_i_3_n_8 ,\add75_reg_446[15]_i_4_n_8 ,\add75_reg_446[15]_i_5_n_8 }));
  FDRE \add75_reg_446_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[16]),
        .Q(add75_reg_446[16]),
        .R(1'b0));
  CARRY4 \add75_reg_446_reg[16]_i_1 
       (.CI(\add75_reg_446_reg[15]_i_1_n_8 ),
        .CO({\NLW_add75_reg_446_reg[16]_i_1_CO_UNCONNECTED [3:1],add75_fu_291_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add75_reg_446_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add75_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[1]),
        .Q(add75_reg_446[1]),
        .R(1'b0));
  FDRE \add75_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[2]),
        .Q(add75_reg_446[2]),
        .R(1'b0));
  FDRE \add75_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[3]),
        .Q(add75_reg_446[3]),
        .R(1'b0));
  CARRY4 \add75_reg_446_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add75_reg_446_reg[3]_i_1_n_8 ,\add75_reg_446_reg[3]_i_1_n_9 ,\add75_reg_446_reg[3]_i_1_n_10 ,\add75_reg_446_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(layerStartX_reg_395[3:0]),
        .O(add75_fu_291_p2[3:0]),
        .S({\add75_reg_446[3]_i_2_n_8 ,\add75_reg_446[3]_i_3_n_8 ,\add75_reg_446[3]_i_4_n_8 ,\add75_reg_446[3]_i_5_n_8 }));
  FDRE \add75_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[4]),
        .Q(add75_reg_446[4]),
        .R(1'b0));
  FDRE \add75_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[5]),
        .Q(add75_reg_446[5]),
        .R(1'b0));
  FDRE \add75_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[6]),
        .Q(add75_reg_446[6]),
        .R(1'b0));
  FDRE \add75_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[7]),
        .Q(add75_reg_446[7]),
        .R(1'b0));
  CARRY4 \add75_reg_446_reg[7]_i_1 
       (.CI(\add75_reg_446_reg[3]_i_1_n_8 ),
        .CO({\add75_reg_446_reg[7]_i_1_n_8 ,\add75_reg_446_reg[7]_i_1_n_9 ,\add75_reg_446_reg[7]_i_1_n_10 ,\add75_reg_446_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(layerStartX_reg_395[7:4]),
        .O(add75_fu_291_p2[7:4]),
        .S({\add75_reg_446[7]_i_2_n_8 ,\add75_reg_446[7]_i_3_n_8 ,\add75_reg_446[7]_i_4_n_8 ,\add75_reg_446[7]_i_5_n_8 }));
  FDRE \add75_reg_446_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[8]),
        .Q(add75_reg_446[8]),
        .R(1'b0));
  FDRE \add75_reg_446_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add75_fu_291_p2[9]),
        .Q(add75_reg_446[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \and_ln285_reg_459[0]_i_1 
       (.I0(notrhs_fu_335_p2),
        .I1(ult_fu_324_p2),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(CO),
        .I4(and_ln285_reg_459),
        .O(\and_ln285_reg_459[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln285_reg_459[0]_i_10 
       (.I0(y_fu_86_reg[9]),
        .I1(layerStartY_reg_389[9]),
        .I2(layerStartY_reg_389[8]),
        .I3(y_fu_86_reg[8]),
        .O(\and_ln285_reg_459[0]_i_10_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln285_reg_459[0]_i_11 
       (.I0(layerStartY_reg_389[14]),
        .I1(layerStartY_reg_389[15]),
        .O(\and_ln285_reg_459[0]_i_11_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln285_reg_459[0]_i_12 
       (.I0(layerStartY_reg_389[12]),
        .I1(layerStartY_reg_389[13]),
        .O(\and_ln285_reg_459[0]_i_12_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln285_reg_459[0]_i_13 
       (.I0(layerStartY_reg_389[10]),
        .I1(layerStartY_reg_389[11]),
        .O(\and_ln285_reg_459[0]_i_13_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln285_reg_459[0]_i_14 
       (.I0(layerStartY_reg_389[9]),
        .I1(y_fu_86_reg[9]),
        .I2(layerStartY_reg_389[8]),
        .I3(y_fu_86_reg[8]),
        .O(\and_ln285_reg_459[0]_i_14_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \and_ln285_reg_459[0]_i_16 
       (.I0(add64_reg_441[15]),
        .I1(add64_reg_441[14]),
        .O(\and_ln285_reg_459[0]_i_16_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \and_ln285_reg_459[0]_i_17 
       (.I0(add64_reg_441[13]),
        .I1(add64_reg_441[12]),
        .O(\and_ln285_reg_459[0]_i_17_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \and_ln285_reg_459[0]_i_18 
       (.I0(add64_reg_441[11]),
        .I1(add64_reg_441[10]),
        .O(\and_ln285_reg_459[0]_i_18_n_8 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln285_reg_459[0]_i_19 
       (.I0(y_fu_86_reg[9]),
        .I1(add64_reg_441[9]),
        .I2(add64_reg_441[8]),
        .I3(y_fu_86_reg[8]),
        .O(\and_ln285_reg_459[0]_i_19_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln285_reg_459[0]_i_20 
       (.I0(add64_reg_441[14]),
        .I1(add64_reg_441[15]),
        .O(\and_ln285_reg_459[0]_i_20_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln285_reg_459[0]_i_21 
       (.I0(add64_reg_441[12]),
        .I1(add64_reg_441[13]),
        .O(\and_ln285_reg_459[0]_i_21_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln285_reg_459[0]_i_22 
       (.I0(add64_reg_441[10]),
        .I1(add64_reg_441[11]),
        .O(\and_ln285_reg_459[0]_i_22_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln285_reg_459[0]_i_23 
       (.I0(add64_reg_441[9]),
        .I1(y_fu_86_reg[9]),
        .I2(add64_reg_441[8]),
        .I3(y_fu_86_reg[8]),
        .O(\and_ln285_reg_459[0]_i_23_n_8 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln285_reg_459[0]_i_24 
       (.I0(y_fu_86_reg[7]),
        .I1(layerStartY_reg_389[7]),
        .I2(layerStartY_reg_389[6]),
        .I3(y_fu_86_reg[6]),
        .O(\and_ln285_reg_459[0]_i_24_n_8 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln285_reg_459[0]_i_25 
       (.I0(y_fu_86_reg[5]),
        .I1(layerStartY_reg_389[5]),
        .I2(layerStartY_reg_389[4]),
        .I3(y_fu_86_reg[4]),
        .O(\and_ln285_reg_459[0]_i_25_n_8 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln285_reg_459[0]_i_26 
       (.I0(y_fu_86_reg[3]),
        .I1(layerStartY_reg_389[3]),
        .I2(layerStartY_reg_389[2]),
        .I3(y_fu_86_reg[2]),
        .O(\and_ln285_reg_459[0]_i_26_n_8 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln285_reg_459[0]_i_27 
       (.I0(y_fu_86_reg[1]),
        .I1(layerStartY_reg_389[1]),
        .I2(layerStartY_reg_389[0]),
        .I3(y_fu_86_reg[0]),
        .O(\and_ln285_reg_459[0]_i_27_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln285_reg_459[0]_i_28 
       (.I0(layerStartY_reg_389[7]),
        .I1(y_fu_86_reg[7]),
        .I2(layerStartY_reg_389[6]),
        .I3(y_fu_86_reg[6]),
        .O(\and_ln285_reg_459[0]_i_28_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln285_reg_459[0]_i_29 
       (.I0(layerStartY_reg_389[5]),
        .I1(y_fu_86_reg[5]),
        .I2(layerStartY_reg_389[4]),
        .I3(y_fu_86_reg[4]),
        .O(\and_ln285_reg_459[0]_i_29_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln285_reg_459[0]_i_30 
       (.I0(layerStartY_reg_389[3]),
        .I1(y_fu_86_reg[3]),
        .I2(layerStartY_reg_389[2]),
        .I3(y_fu_86_reg[2]),
        .O(\and_ln285_reg_459[0]_i_30_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln285_reg_459[0]_i_31 
       (.I0(layerStartY_reg_389[1]),
        .I1(y_fu_86_reg[1]),
        .I2(layerStartY_reg_389[0]),
        .I3(y_fu_86_reg[0]),
        .O(\and_ln285_reg_459[0]_i_31_n_8 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln285_reg_459[0]_i_32 
       (.I0(y_fu_86_reg[7]),
        .I1(add64_reg_441[7]),
        .I2(add64_reg_441[6]),
        .I3(y_fu_86_reg[6]),
        .O(\and_ln285_reg_459[0]_i_32_n_8 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln285_reg_459[0]_i_33 
       (.I0(y_fu_86_reg[5]),
        .I1(add64_reg_441[5]),
        .I2(add64_reg_441[4]),
        .I3(y_fu_86_reg[4]),
        .O(\and_ln285_reg_459[0]_i_33_n_8 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln285_reg_459[0]_i_34 
       (.I0(y_fu_86_reg[3]),
        .I1(add64_reg_441[3]),
        .I2(add64_reg_441[2]),
        .I3(y_fu_86_reg[2]),
        .O(\and_ln285_reg_459[0]_i_34_n_8 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln285_reg_459[0]_i_35 
       (.I0(y_fu_86_reg[1]),
        .I1(add64_reg_441[1]),
        .I2(add64_reg_441[0]),
        .I3(y_fu_86_reg[0]),
        .O(\and_ln285_reg_459[0]_i_35_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln285_reg_459[0]_i_36 
       (.I0(add64_reg_441[7]),
        .I1(y_fu_86_reg[7]),
        .I2(add64_reg_441[6]),
        .I3(y_fu_86_reg[6]),
        .O(\and_ln285_reg_459[0]_i_36_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln285_reg_459[0]_i_37 
       (.I0(add64_reg_441[5]),
        .I1(y_fu_86_reg[5]),
        .I2(add64_reg_441[4]),
        .I3(y_fu_86_reg[4]),
        .O(\and_ln285_reg_459[0]_i_37_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln285_reg_459[0]_i_38 
       (.I0(add64_reg_441[3]),
        .I1(y_fu_86_reg[3]),
        .I2(add64_reg_441[2]),
        .I3(y_fu_86_reg[2]),
        .O(\and_ln285_reg_459[0]_i_38_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln285_reg_459[0]_i_39 
       (.I0(add64_reg_441[1]),
        .I1(y_fu_86_reg[1]),
        .I2(add64_reg_441[0]),
        .I3(y_fu_86_reg[0]),
        .O(\and_ln285_reg_459[0]_i_39_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln285_reg_459[0]_i_5 
       (.I0(add64_reg_441[16]),
        .O(\and_ln285_reg_459[0]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \and_ln285_reg_459[0]_i_7 
       (.I0(layerStartY_reg_389[15]),
        .I1(layerStartY_reg_389[14]),
        .O(\and_ln285_reg_459[0]_i_7_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \and_ln285_reg_459[0]_i_8 
       (.I0(layerStartY_reg_389[13]),
        .I1(layerStartY_reg_389[12]),
        .O(\and_ln285_reg_459[0]_i_8_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \and_ln285_reg_459[0]_i_9 
       (.I0(layerStartY_reg_389[11]),
        .I1(layerStartY_reg_389[10]),
        .O(\and_ln285_reg_459[0]_i_9_n_8 ));
  FDRE \and_ln285_reg_459_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln285_reg_459[0]_i_1_n_8 ),
        .Q(and_ln285_reg_459),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln285_reg_459_reg[0]_i_15 
       (.CI(1'b0),
        .CO({\and_ln285_reg_459_reg[0]_i_15_n_8 ,\and_ln285_reg_459_reg[0]_i_15_n_9 ,\and_ln285_reg_459_reg[0]_i_15_n_10 ,\and_ln285_reg_459_reg[0]_i_15_n_11 }),
        .CYINIT(1'b0),
        .DI({\and_ln285_reg_459[0]_i_32_n_8 ,\and_ln285_reg_459[0]_i_33_n_8 ,\and_ln285_reg_459[0]_i_34_n_8 ,\and_ln285_reg_459[0]_i_35_n_8 }),
        .O(\NLW_and_ln285_reg_459_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\and_ln285_reg_459[0]_i_36_n_8 ,\and_ln285_reg_459[0]_i_37_n_8 ,\and_ln285_reg_459[0]_i_38_n_8 ,\and_ln285_reg_459[0]_i_39_n_8 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln285_reg_459_reg[0]_i_2 
       (.CI(\and_ln285_reg_459_reg[0]_i_4_n_8 ),
        .CO({\NLW_and_ln285_reg_459_reg[0]_i_2_CO_UNCONNECTED [3:1],notrhs_fu_335_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add64_reg_441[16]}),
        .O(\NLW_and_ln285_reg_459_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln285_reg_459[0]_i_5_n_8 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln285_reg_459_reg[0]_i_3 
       (.CI(\and_ln285_reg_459_reg[0]_i_6_n_8 ),
        .CO({ult_fu_324_p2,\and_ln285_reg_459_reg[0]_i_3_n_9 ,\and_ln285_reg_459_reg[0]_i_3_n_10 ,\and_ln285_reg_459_reg[0]_i_3_n_11 }),
        .CYINIT(1'b0),
        .DI({\and_ln285_reg_459[0]_i_7_n_8 ,\and_ln285_reg_459[0]_i_8_n_8 ,\and_ln285_reg_459[0]_i_9_n_8 ,\and_ln285_reg_459[0]_i_10_n_8 }),
        .O(\NLW_and_ln285_reg_459_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln285_reg_459[0]_i_11_n_8 ,\and_ln285_reg_459[0]_i_12_n_8 ,\and_ln285_reg_459[0]_i_13_n_8 ,\and_ln285_reg_459[0]_i_14_n_8 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln285_reg_459_reg[0]_i_4 
       (.CI(\and_ln285_reg_459_reg[0]_i_15_n_8 ),
        .CO({\and_ln285_reg_459_reg[0]_i_4_n_8 ,\and_ln285_reg_459_reg[0]_i_4_n_9 ,\and_ln285_reg_459_reg[0]_i_4_n_10 ,\and_ln285_reg_459_reg[0]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({\and_ln285_reg_459[0]_i_16_n_8 ,\and_ln285_reg_459[0]_i_17_n_8 ,\and_ln285_reg_459[0]_i_18_n_8 ,\and_ln285_reg_459[0]_i_19_n_8 }),
        .O(\NLW_and_ln285_reg_459_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln285_reg_459[0]_i_20_n_8 ,\and_ln285_reg_459[0]_i_21_n_8 ,\and_ln285_reg_459[0]_i_22_n_8 ,\and_ln285_reg_459[0]_i_23_n_8 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln285_reg_459_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\and_ln285_reg_459_reg[0]_i_6_n_8 ,\and_ln285_reg_459_reg[0]_i_6_n_9 ,\and_ln285_reg_459_reg[0]_i_6_n_10 ,\and_ln285_reg_459_reg[0]_i_6_n_11 }),
        .CYINIT(1'b0),
        .DI({\and_ln285_reg_459[0]_i_24_n_8 ,\and_ln285_reg_459[0]_i_25_n_8 ,\and_ln285_reg_459[0]_i_26_n_8 ,\and_ln285_reg_459[0]_i_27_n_8 }),
        .O(\NLW_and_ln285_reg_459_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\and_ln285_reg_459[0]_i_28_n_8 ,\and_ln285_reg_459[0]_i_29_n_8 ,\and_ln285_reg_459[0]_i_30_n_8 ,\and_ln285_reg_459[0]_i_31_n_8 }));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(ap_CS_fsm_state1),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .O(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(height_reg_416[9]),
        .I1(y_fu_86_reg[9]),
        .O(\ap_CS_fsm[3]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(height_reg_416[7]),
        .I1(y_fu_86_reg[7]),
        .I2(y_fu_86_reg[8]),
        .I3(height_reg_416[8]),
        .I4(y_fu_86_reg[6]),
        .I5(height_reg_416[6]),
        .O(\ap_CS_fsm[3]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(height_reg_416[5]),
        .I1(y_fu_86_reg[5]),
        .I2(y_fu_86_reg[3]),
        .I3(height_reg_416[3]),
        .I4(y_fu_86_reg[4]),
        .I5(height_reg_416[4]),
        .O(\ap_CS_fsm[3]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(height_reg_416[2]),
        .I1(y_fu_86_reg[2]),
        .I2(y_fu_86_reg[0]),
        .I3(height_reg_416[0]),
        .I4(y_fu_86_reg[1]),
        .I5(height_reg_416[1]),
        .O(\ap_CS_fsm[3]_i_7_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[3]_i_2_n_9 ,\ap_CS_fsm_reg[3]_i_2_n_10 ,\ap_CS_fsm_reg[3]_i_2_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_4_n_8 ,\ap_CS_fsm[3]_i_5_n_8 ,\ap_CS_fsm[3]_i_6_n_8 ,\ap_CS_fsm[3]_i_7_n_8 }));
  FDRE \bkgpix_val_V_1_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_1_reg_406_reg[7]_0 [0]),
        .Q(bkgpix_val_V_1_reg_406[0]),
        .R(1'b0));
  FDRE \bkgpix_val_V_1_reg_406_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_1_reg_406_reg[7]_0 [1]),
        .Q(bkgpix_val_V_1_reg_406[1]),
        .R(1'b0));
  FDRE \bkgpix_val_V_1_reg_406_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_1_reg_406_reg[7]_0 [2]),
        .Q(bkgpix_val_V_1_reg_406[2]),
        .R(1'b0));
  FDRE \bkgpix_val_V_1_reg_406_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_1_reg_406_reg[7]_0 [3]),
        .Q(bkgpix_val_V_1_reg_406[3]),
        .R(1'b0));
  FDRE \bkgpix_val_V_1_reg_406_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_1_reg_406_reg[7]_0 [4]),
        .Q(bkgpix_val_V_1_reg_406[4]),
        .R(1'b0));
  FDRE \bkgpix_val_V_1_reg_406_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_1_reg_406_reg[7]_0 [5]),
        .Q(bkgpix_val_V_1_reg_406[5]),
        .R(1'b0));
  FDRE \bkgpix_val_V_1_reg_406_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_1_reg_406_reg[7]_0 [6]),
        .Q(bkgpix_val_V_1_reg_406[6]),
        .R(1'b0));
  FDRE \bkgpix_val_V_1_reg_406_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_1_reg_406_reg[7]_0 [7]),
        .Q(bkgpix_val_V_1_reg_406[7]),
        .R(1'b0));
  FDRE \bkgpix_val_V_2_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_2_reg_401_reg[7]_0 [0]),
        .Q(bkgpix_val_V_2_reg_401[0]),
        .R(1'b0));
  FDRE \bkgpix_val_V_2_reg_401_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_2_reg_401_reg[7]_0 [1]),
        .Q(bkgpix_val_V_2_reg_401[1]),
        .R(1'b0));
  FDRE \bkgpix_val_V_2_reg_401_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_2_reg_401_reg[7]_0 [2]),
        .Q(bkgpix_val_V_2_reg_401[2]),
        .R(1'b0));
  FDRE \bkgpix_val_V_2_reg_401_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_2_reg_401_reg[7]_0 [3]),
        .Q(bkgpix_val_V_2_reg_401[3]),
        .R(1'b0));
  FDRE \bkgpix_val_V_2_reg_401_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_2_reg_401_reg[7]_0 [4]),
        .Q(bkgpix_val_V_2_reg_401[4]),
        .R(1'b0));
  FDRE \bkgpix_val_V_2_reg_401_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_2_reg_401_reg[7]_0 [5]),
        .Q(bkgpix_val_V_2_reg_401[5]),
        .R(1'b0));
  FDRE \bkgpix_val_V_2_reg_401_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_2_reg_401_reg[7]_0 [6]),
        .Q(bkgpix_val_V_2_reg_401[6]),
        .R(1'b0));
  FDRE \bkgpix_val_V_2_reg_401_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_2_reg_401_reg[7]_0 [7]),
        .Q(bkgpix_val_V_2_reg_401[7]),
        .R(1'b0));
  FDRE \bkgpix_val_V_reg_411_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_reg_411_reg[7]_0 [0]),
        .Q(bkgpix_val_V_reg_411[0]),
        .R(1'b0));
  FDRE \bkgpix_val_V_reg_411_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_reg_411_reg[7]_0 [1]),
        .Q(bkgpix_val_V_reg_411[1]),
        .R(1'b0));
  FDRE \bkgpix_val_V_reg_411_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_reg_411_reg[7]_0 [2]),
        .Q(bkgpix_val_V_reg_411[2]),
        .R(1'b0));
  FDRE \bkgpix_val_V_reg_411_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_reg_411_reg[7]_0 [3]),
        .Q(bkgpix_val_V_reg_411[3]),
        .R(1'b0));
  FDRE \bkgpix_val_V_reg_411_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_reg_411_reg[7]_0 [4]),
        .Q(bkgpix_val_V_reg_411[4]),
        .R(1'b0));
  FDRE \bkgpix_val_V_reg_411_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_reg_411_reg[7]_0 [5]),
        .Q(bkgpix_val_V_reg_411[5]),
        .R(1'b0));
  FDRE \bkgpix_val_V_reg_411_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_reg_411_reg[7]_0 [6]),
        .Q(bkgpix_val_V_reg_411[6]),
        .R(1'b0));
  FDRE \bkgpix_val_V_reg_411_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\bkgpix_val_V_reg_411_reg[7]_0 [7]),
        .Q(bkgpix_val_V_reg_411[7]),
        .R(1'b0));
  FDRE \empty_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(if_dout[0]),
        .Q(empty_reg_426),
        .R(1'b0));
  design_1_v_mix_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_215
       (.Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[8]_0 (\d_read_reg_22_reg[8] ));
  design_1_v_mix_0_0_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3 grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190
       (.CO(CO),
        .D(D),
        .E(E),
        .Q({ap_CS_fsm_state4,\ap_CS_fsm_reg[2]_0 ,ap_CS_fsm_state2}),
        .and_ln285_reg_459(and_ln285_reg_459),
        .\ap_CS_fsm_reg[2] (ap_NS_fsm[3:2]),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter5_reg_0(ap_enable_reg_pp0_iter5_reg),
        .\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_0 (\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7] ),
        .\ap_phi_reg_pp0_iter1_rhs_3_reg_199_reg[7]_1 (bkgpix_val_V_1_reg_406),
        .\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_0 (\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7] ),
        .\ap_phi_reg_pp0_iter1_rhs_6_reg_189_reg[7]_1 (bkgpix_val_V_2_reg_401),
        .\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_0 (\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7] ),
        .\ap_phi_reg_pp0_iter1_rhs_reg_209_reg[7]_1 (bkgpix_val_V_reg_411),
        .\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7]_0 (\ap_phi_reg_pp0_iter2_rhs_3_reg_199_reg[7] ),
        .\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7]_0 (\ap_phi_reg_pp0_iter2_rhs_6_reg_189_reg[7] ),
        .\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7]_0 (\ap_phi_reg_pp0_iter2_rhs_reg_209_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .dout(d_read_reg_22),
        .empty_reg_426(empty_reg_426),
        .grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_n_42),
        .\icmp_ln271_reg_602_reg[0]_0 (\icmp_ln271_reg_602_reg[0] ),
        .\icmp_ln271_reg_602_reg[0]_1 (\icmp_ln271_reg_602_reg[0]_0 ),
        .\icmp_ln271_reg_602_reg[0]_2 (v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .\icmp_ln271_reg_602_reg[0]_3 (width_reg_421),
        .icmp_ln286_fu_262_p2_carry__0_0(layerStartX_reg_395),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\or_ln285_reg_606_reg[0]_0 (add75_reg_446),
        .out(out),
        .outLayer0_empty_n(outLayer0_empty_n),
        .outLayer1_full_n(outLayer1_full_n),
        .p_reg_reg(Q),
        .p_reg_reg_0(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 ),
        .p_reg_reg_1(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 ),
        .rev_reg_451(rev_reg_451),
        .srcLayer1Alphax_empty_n(srcLayer1Alphax_empty_n),
        .srcLayer1x_empty_n(srcLayer1x_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_n_42),
        .Q(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \height_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_reg_416_reg[9]_0 [0]),
        .Q(height_reg_416[0]),
        .R(1'b0));
  FDRE \height_reg_416_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_reg_416_reg[9]_0 [1]),
        .Q(height_reg_416[1]),
        .R(1'b0));
  FDRE \height_reg_416_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_reg_416_reg[9]_0 [2]),
        .Q(height_reg_416[2]),
        .R(1'b0));
  FDRE \height_reg_416_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_reg_416_reg[9]_0 [3]),
        .Q(height_reg_416[3]),
        .R(1'b0));
  FDRE \height_reg_416_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_reg_416_reg[9]_0 [4]),
        .Q(height_reg_416[4]),
        .R(1'b0));
  FDRE \height_reg_416_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_reg_416_reg[9]_0 [5]),
        .Q(height_reg_416[5]),
        .R(1'b0));
  FDRE \height_reg_416_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_reg_416_reg[9]_0 [6]),
        .Q(height_reg_416[6]),
        .R(1'b0));
  FDRE \height_reg_416_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_reg_416_reg[9]_0 [7]),
        .Q(height_reg_416[7]),
        .R(1'b0));
  FDRE \height_reg_416_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_reg_416_reg[9]_0 [8]),
        .Q(height_reg_416[8]),
        .R(1'b0));
  FDRE \height_reg_416_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_reg_416_reg[9]_0 [9]),
        .Q(height_reg_416[9]),
        .R(1'b0));
  FDRE \hwReg_layerHeight_1_read_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerHeight_1_read_reg_379_reg[9]_0 [0]),
        .Q(hwReg_layerHeight_1_read_reg_379[0]),
        .R(1'b0));
  FDRE \hwReg_layerHeight_1_read_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerHeight_1_read_reg_379_reg[9]_0 [1]),
        .Q(hwReg_layerHeight_1_read_reg_379[1]),
        .R(1'b0));
  FDRE \hwReg_layerHeight_1_read_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerHeight_1_read_reg_379_reg[9]_0 [2]),
        .Q(hwReg_layerHeight_1_read_reg_379[2]),
        .R(1'b0));
  FDRE \hwReg_layerHeight_1_read_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerHeight_1_read_reg_379_reg[9]_0 [3]),
        .Q(hwReg_layerHeight_1_read_reg_379[3]),
        .R(1'b0));
  FDRE \hwReg_layerHeight_1_read_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerHeight_1_read_reg_379_reg[9]_0 [4]),
        .Q(hwReg_layerHeight_1_read_reg_379[4]),
        .R(1'b0));
  FDRE \hwReg_layerHeight_1_read_reg_379_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerHeight_1_read_reg_379_reg[9]_0 [5]),
        .Q(hwReg_layerHeight_1_read_reg_379[5]),
        .R(1'b0));
  FDRE \hwReg_layerHeight_1_read_reg_379_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerHeight_1_read_reg_379_reg[9]_0 [6]),
        .Q(hwReg_layerHeight_1_read_reg_379[6]),
        .R(1'b0));
  FDRE \hwReg_layerHeight_1_read_reg_379_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerHeight_1_read_reg_379_reg[9]_0 [7]),
        .Q(hwReg_layerHeight_1_read_reg_379[7]),
        .R(1'b0));
  FDRE \hwReg_layerHeight_1_read_reg_379_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerHeight_1_read_reg_379_reg[9]_0 [8]),
        .Q(hwReg_layerHeight_1_read_reg_379[8]),
        .R(1'b0));
  FDRE \hwReg_layerHeight_1_read_reg_379_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerHeight_1_read_reg_379_reg[9]_0 [9]),
        .Q(hwReg_layerHeight_1_read_reg_379[9]),
        .R(1'b0));
  FDRE \hwReg_layerScaleFactor_1_read_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7]_0 [0]),
        .Q(hwReg_layerScaleFactor_1_read_reg_374[0]),
        .R(1'b0));
  FDRE \hwReg_layerScaleFactor_1_read_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7]_0 [1]),
        .Q(hwReg_layerScaleFactor_1_read_reg_374[1]),
        .R(1'b0));
  FDRE \hwReg_layerScaleFactor_1_read_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7]_0 [2]),
        .Q(hwReg_layerScaleFactor_1_read_reg_374[2]),
        .R(1'b0));
  FDRE \hwReg_layerScaleFactor_1_read_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7]_0 [3]),
        .Q(hwReg_layerScaleFactor_1_read_reg_374[3]),
        .R(1'b0));
  FDRE \hwReg_layerScaleFactor_1_read_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7]_0 [4]),
        .Q(hwReg_layerScaleFactor_1_read_reg_374[4]),
        .R(1'b0));
  FDRE \hwReg_layerScaleFactor_1_read_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7]_0 [5]),
        .Q(hwReg_layerScaleFactor_1_read_reg_374[5]),
        .R(1'b0));
  FDRE \hwReg_layerScaleFactor_1_read_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7]_0 [6]),
        .Q(hwReg_layerScaleFactor_1_read_reg_374[6]),
        .R(1'b0));
  FDRE \hwReg_layerScaleFactor_1_read_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerScaleFactor_1_read_reg_374_reg[7]_0 [7]),
        .Q(hwReg_layerScaleFactor_1_read_reg_374[7]),
        .R(1'b0));
  FDRE \hwReg_layerWidth_1_read_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerWidth_1_read_reg_384_reg[9]_0 [0]),
        .Q(hwReg_layerWidth_1_read_reg_384[0]),
        .R(1'b0));
  FDRE \hwReg_layerWidth_1_read_reg_384_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerWidth_1_read_reg_384_reg[9]_0 [1]),
        .Q(hwReg_layerWidth_1_read_reg_384[1]),
        .R(1'b0));
  FDRE \hwReg_layerWidth_1_read_reg_384_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerWidth_1_read_reg_384_reg[9]_0 [2]),
        .Q(hwReg_layerWidth_1_read_reg_384[2]),
        .R(1'b0));
  FDRE \hwReg_layerWidth_1_read_reg_384_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerWidth_1_read_reg_384_reg[9]_0 [3]),
        .Q(hwReg_layerWidth_1_read_reg_384[3]),
        .R(1'b0));
  FDRE \hwReg_layerWidth_1_read_reg_384_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerWidth_1_read_reg_384_reg[9]_0 [4]),
        .Q(hwReg_layerWidth_1_read_reg_384[4]),
        .R(1'b0));
  FDRE \hwReg_layerWidth_1_read_reg_384_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerWidth_1_read_reg_384_reg[9]_0 [5]),
        .Q(hwReg_layerWidth_1_read_reg_384[5]),
        .R(1'b0));
  FDRE \hwReg_layerWidth_1_read_reg_384_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerWidth_1_read_reg_384_reg[9]_0 [6]),
        .Q(hwReg_layerWidth_1_read_reg_384[6]),
        .R(1'b0));
  FDRE \hwReg_layerWidth_1_read_reg_384_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerWidth_1_read_reg_384_reg[9]_0 [7]),
        .Q(hwReg_layerWidth_1_read_reg_384[7]),
        .R(1'b0));
  FDRE \hwReg_layerWidth_1_read_reg_384_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerWidth_1_read_reg_384_reg[9]_0 [8]),
        .Q(hwReg_layerWidth_1_read_reg_384[8]),
        .R(1'b0));
  FDRE \hwReg_layerWidth_1_read_reg_384_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\hwReg_layerWidth_1_read_reg_384_reg[9]_0 [9]),
        .Q(hwReg_layerWidth_1_read_reg_384[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__23
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_width_c41_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__24
       (.I0(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
        .I1(HwReg_height_c45_full_n),
        .O(internal_full_n_reg_0));
  FDRE \layerStartX_reg_395_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [0]),
        .Q(layerStartX_reg_395[0]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [10]),
        .Q(layerStartX_reg_395[10]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [11]),
        .Q(layerStartX_reg_395[11]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [12]),
        .Q(layerStartX_reg_395[12]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [13]),
        .Q(layerStartX_reg_395[13]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [14]),
        .Q(layerStartX_reg_395[14]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [15]),
        .Q(layerStartX_reg_395[15]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [1]),
        .Q(layerStartX_reg_395[1]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [2]),
        .Q(layerStartX_reg_395[2]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [3]),
        .Q(layerStartX_reg_395[3]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [4]),
        .Q(layerStartX_reg_395[4]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [5]),
        .Q(layerStartX_reg_395[5]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [6]),
        .Q(layerStartX_reg_395[6]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [7]),
        .Q(layerStartX_reg_395[7]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [8]),
        .Q(layerStartX_reg_395[8]),
        .R(1'b0));
  FDRE \layerStartX_reg_395_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartX_reg_395_reg[15]_0 [9]),
        .Q(layerStartX_reg_395[9]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [0]),
        .Q(layerStartY_reg_389[0]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [10]),
        .Q(layerStartY_reg_389[10]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [11]),
        .Q(layerStartY_reg_389[11]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [12]),
        .Q(layerStartY_reg_389[12]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [13]),
        .Q(layerStartY_reg_389[13]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [14]),
        .Q(layerStartY_reg_389[14]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [15]),
        .Q(layerStartY_reg_389[15]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [1]),
        .Q(layerStartY_reg_389[1]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [2]),
        .Q(layerStartY_reg_389[2]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [3]),
        .Q(layerStartY_reg_389[3]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [4]),
        .Q(layerStartY_reg_389[4]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [5]),
        .Q(layerStartY_reg_389[5]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [6]),
        .Q(layerStartY_reg_389[6]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [7]),
        .Q(layerStartY_reg_389[7]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [8]),
        .Q(layerStartY_reg_389[8]),
        .R(1'b0));
  FDRE \layerStartY_reg_389_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\layerStartY_reg_389_reg[15]_0 [9]),
        .Q(layerStartY_reg_389[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__24 
       (.I0(start_once_reg),
        .I1(v_mix_core_alpha_true_true_U0_ap_start),
        .I2(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[3]_i_3 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .O(v_mix_core_alpha_true_true_U0_ap_ready));
  FDRE \p_0_0_0_0_023_lcssa38_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_0_0_0_023_lcssa38_fu_90_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_023_lcssa38_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_0_0_0_023_lcssa38_fu_90_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_023_lcssa38_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_0_0_0_023_lcssa38_fu_90_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_023_lcssa38_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_0_0_0_023_lcssa38_fu_90_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_023_lcssa38_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_0_0_0_023_lcssa38_fu_90_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_023_lcssa38_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_0_0_0_023_lcssa38_fu_90_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_023_lcssa38_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_0_0_0_023_lcssa38_fu_90_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_023_lcssa38_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_0_0_0_023_lcssa38_fu_90_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_025_lcssa41_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_1 [0]),
        .Q(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_025_lcssa41_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_1 [1]),
        .Q(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_025_lcssa41_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_1 [2]),
        .Q(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_025_lcssa41_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_1 [3]),
        .Q(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_025_lcssa41_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_1 [4]),
        .Q(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_025_lcssa41_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_1 [5]),
        .Q(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_025_lcssa41_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_1 [6]),
        .Q(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_025_lcssa41_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_1 [7]),
        .Q(\p_0_1_0_0_025_lcssa41_fu_94_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_027_lcssa44_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_1 [0]),
        .Q(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_027_lcssa44_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_1 [1]),
        .Q(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_027_lcssa44_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_1 [2]),
        .Q(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_027_lcssa44_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_1 [3]),
        .Q(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_027_lcssa44_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_1 [4]),
        .Q(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_027_lcssa44_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_1 [5]),
        .Q(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_027_lcssa44_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_1 [6]),
        .Q(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_027_lcssa44_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .D(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_1 [7]),
        .Q(\p_0_2_0_0_027_lcssa44_fu_98_reg[7]_0 [7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_451[0]_i_1 
       (.I0(tmp_reg_431),
        .O(rev_fu_297_p2));
  FDRE \rev_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(rev_fu_297_p2),
        .Q(rev_reg_451),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h77707070)) 
    start_once_reg_i_1__7
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(CO),
        .I2(start_once_reg),
        .I3(start_for_v_mix_rgb2yuv_false_U0_full_n),
        .I4(v_mix_core_alpha_true_true_U0_ap_start),
        .O(start_once_reg_i_1__7_n_8));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__7_n_8),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  FDRE \tmp_reg_431_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(if_dout[1]),
        .Q(tmp_reg_431),
        .R(1'b0));
  FDRE \width_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\width_reg_421_reg[9]_0 [0]),
        .Q(width_reg_421[0]),
        .R(1'b0));
  FDRE \width_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\width_reg_421_reg[9]_0 [1]),
        .Q(width_reg_421[1]),
        .R(1'b0));
  FDRE \width_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\width_reg_421_reg[9]_0 [2]),
        .Q(width_reg_421[2]),
        .R(1'b0));
  FDRE \width_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\width_reg_421_reg[9]_0 [3]),
        .Q(width_reg_421[3]),
        .R(1'b0));
  FDRE \width_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\width_reg_421_reg[9]_0 [4]),
        .Q(width_reg_421[4]),
        .R(1'b0));
  FDRE \width_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\width_reg_421_reg[9]_0 [5]),
        .Q(width_reg_421[5]),
        .R(1'b0));
  FDRE \width_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\width_reg_421_reg[9]_0 [6]),
        .Q(width_reg_421[6]),
        .R(1'b0));
  FDRE \width_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\width_reg_421_reg[9]_0 [7]),
        .Q(width_reg_421[7]),
        .R(1'b0));
  FDRE \width_reg_421_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\width_reg_421_reg[9]_0 [8]),
        .Q(width_reg_421[8]),
        .R(1'b0));
  FDRE \width_reg_421_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\width_reg_421_reg[9]_0 [9]),
        .Q(width_reg_421[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_86[0]_i_1 
       (.I0(y_fu_86_reg[0]),
        .O(y_12_fu_318_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_86[1]_i_1 
       (.I0(y_fu_86_reg[1]),
        .I1(y_fu_86_reg[0]),
        .O(y_12_fu_318_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \y_fu_86[2]_i_1 
       (.I0(y_fu_86_reg[2]),
        .I1(y_fu_86_reg[0]),
        .I2(y_fu_86_reg[1]),
        .O(\y_fu_86[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \y_fu_86[3]_i_1 
       (.I0(y_fu_86_reg[3]),
        .I1(y_fu_86_reg[0]),
        .I2(y_fu_86_reg[1]),
        .I3(y_fu_86_reg[2]),
        .O(y_12_fu_318_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \y_fu_86[4]_i_1 
       (.I0(y_fu_86_reg[4]),
        .I1(y_fu_86_reg[2]),
        .I2(y_fu_86_reg[1]),
        .I3(y_fu_86_reg[0]),
        .I4(y_fu_86_reg[3]),
        .O(y_12_fu_318_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \y_fu_86[5]_i_1 
       (.I0(y_fu_86_reg[5]),
        .I1(y_fu_86_reg[4]),
        .I2(y_fu_86_reg[2]),
        .I3(y_fu_86_reg[1]),
        .I4(y_fu_86_reg[0]),
        .I5(y_fu_86_reg[3]),
        .O(\y_fu_86[5]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \y_fu_86[6]_i_1 
       (.I0(y_fu_86_reg[6]),
        .I1(\y_fu_86[9]_i_3_n_8 ),
        .I2(y_fu_86_reg[5]),
        .O(y_12_fu_318_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \y_fu_86[7]_i_1 
       (.I0(y_fu_86_reg[7]),
        .I1(y_fu_86_reg[6]),
        .I2(\y_fu_86[9]_i_3_n_8 ),
        .I3(y_fu_86_reg[5]),
        .O(\y_fu_86[7]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \y_fu_86[8]_i_1 
       (.I0(y_fu_86_reg[8]),
        .I1(y_fu_86_reg[5]),
        .I2(\y_fu_86[9]_i_3_n_8 ),
        .I3(y_fu_86_reg[6]),
        .I4(y_fu_86_reg[7]),
        .O(y_12_fu_318_p2[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_86[9]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(CO),
        .O(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \y_fu_86[9]_i_2 
       (.I0(y_fu_86_reg[9]),
        .I1(y_fu_86_reg[7]),
        .I2(y_fu_86_reg[6]),
        .I3(\y_fu_86[9]_i_3_n_8 ),
        .I4(y_fu_86_reg[5]),
        .I5(y_fu_86_reg[8]),
        .O(y_12_fu_318_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \y_fu_86[9]_i_3 
       (.I0(y_fu_86_reg[3]),
        .I1(y_fu_86_reg[0]),
        .I2(y_fu_86_reg[1]),
        .I3(y_fu_86_reg[2]),
        .I4(y_fu_86_reg[4]),
        .O(\y_fu_86[9]_i_3_n_8 ));
  FDRE \y_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0),
        .D(y_12_fu_318_p2[0]),
        .Q(y_fu_86_reg[0]),
        .R(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  FDRE \y_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0),
        .D(y_12_fu_318_p2[1]),
        .Q(y_fu_86_reg[1]),
        .R(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  FDRE \y_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0),
        .D(\y_fu_86[2]_i_1_n_8 ),
        .Q(y_fu_86_reg[2]),
        .R(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  FDRE \y_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0),
        .D(y_12_fu_318_p2[3]),
        .Q(y_fu_86_reg[3]),
        .R(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  FDRE \y_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0),
        .D(y_12_fu_318_p2[4]),
        .Q(y_fu_86_reg[4]),
        .R(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  FDRE \y_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0),
        .D(\y_fu_86[5]_i_1_n_8 ),
        .Q(y_fu_86_reg[5]),
        .R(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  FDRE \y_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0),
        .D(y_12_fu_318_p2[6]),
        .Q(y_fu_86_reg[6]),
        .R(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  FDRE \y_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0),
        .D(\y_fu_86[7]_i_1_n_8 ),
        .Q(y_fu_86_reg[7]),
        .R(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  FDRE \y_fu_86_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0),
        .D(y_12_fu_318_p2[8]),
        .Q(y_fu_86_reg[8]),
        .R(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
  FDRE \y_fu_86_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0),
        .D(y_12_fu_318_p2[9]),
        .Q(y_fu_86_reg[9]),
        .R(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read));
endmodule

module design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2
   (ap_enable_reg_pp0_iter1_reg_0,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    D,
    v_mix_rgb2yuv_false_U0_outLayer1_read,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_done_cache_reg,
    ap_clk,
    outLayer1_empty_n,
    Q,
    outYuv_full_n,
    internal_full_n_reg,
    icmp_ln1001_fu_72_p2_carry_0,
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg,
    ap_rst_n,
    ap_loop_init_int_reg,
    \ap_CS_fsm_reg[1] ,
    CO,
    \ap_CS_fsm_reg[2] ,
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg_reg);
  output ap_enable_reg_pp0_iter1_reg_0;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output [1:0]D;
  output v_mix_rgb2yuv_false_U0_outLayer1_read;
  output ap_enable_reg_pp0_iter1_reg_1;
  input ap_done_cache_reg;
  input ap_clk;
  input outLayer1_empty_n;
  input [2:0]Q;
  input outYuv_full_n;
  input internal_full_n_reg;
  input [9:0]icmp_ln1001_fu_72_p2_carry_0;
  input grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg;
  input ap_rst_n;
  input ap_loop_init_int_reg;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg;
  wire [0:0]grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg_reg;
  wire icmp_ln1001_fu_72_p2;
  wire [9:0]icmp_ln1001_fu_72_p2_carry_0;
  wire icmp_ln1001_fu_72_p2_carry_n_10;
  wire icmp_ln1001_fu_72_p2_carry_n_11;
  wire icmp_ln1001_fu_72_p2_carry_n_9;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire outLayer1_empty_n;
  wire outYuv_full_n;
  wire v_mix_rgb2yuv_false_U0_outLayer1_read;
  wire [9:0]x_10_fu_78_p2;
  wire x_fu_40;
  wire \x_fu_40[6]_i_2__4_n_8 ;
  wire \x_fu_40[9]_i_4__4_n_8 ;
  wire \x_fu_40_reg_n_8_[0] ;
  wire \x_fu_40_reg_n_8_[1] ;
  wire \x_fu_40_reg_n_8_[2] ;
  wire \x_fu_40_reg_n_8_[3] ;
  wire \x_fu_40_reg_n_8_[4] ;
  wire \x_fu_40_reg_n_8_[5] ;
  wire \x_fu_40_reg_n_8_[6] ;
  wire \x_fu_40_reg_n_8_[7] ;
  wire \x_fu_40_reg_n_8_[8] ;
  wire \x_fu_40_reg_n_8_[9] ;
  wire [3:0]NLW_icmp_ln1001_fu_72_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__9 
       (.I0(outYuv_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(outLayer1_empty_n),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_53 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln1001_fu_72_p2),
        .D(D),
        .E(x_fu_40),
        .Q({\x_fu_40_reg_n_8_[9] ,\x_fu_40_reg_n_8_[8] ,\x_fu_40_reg_n_8_[7] ,\x_fu_40_reg_n_8_[6] ,\x_fu_40_reg_n_8_[5] ,\x_fu_40_reg_n_8_[4] ,\x_fu_40_reg_n_8_[3] ,\x_fu_40_reg_n_8_[2] ,\x_fu_40_reg_n_8_[1] ,\x_fu_40_reg_n_8_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (Q),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_1),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg_reg(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg_reg),
        .icmp_ln1001_fu_72_p2_carry(icmp_ln1001_fu_72_p2_carry_0),
        .outLayer1_empty_n(outLayer1_empty_n),
        .outYuv_full_n(outYuv_full_n),
        .\x_fu_40_reg[6] (\x_fu_40[6]_i_2__4_n_8 ),
        .\x_fu_40_reg[7] (x_10_fu_78_p2),
        .\x_fu_40_reg[9] (\x_fu_40[9]_i_4__4_n_8 ));
  CARRY4 icmp_ln1001_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1001_fu_72_p2,icmp_ln1001_fu_72_p2_carry_n_9,icmp_ln1001_fu_72_p2_carry_n_10,icmp_ln1001_fu_72_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1001_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__40
       (.I0(outLayer1_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(outYuv_full_n),
        .I4(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    internal_full_n_i_3__18
       (.I0(outYuv_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(outLayer1_empty_n),
        .I4(internal_full_n_reg),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__14 
       (.I0(outLayer1_empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(outYuv_full_n),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_3__9 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[2]),
        .I2(outLayer1_empty_n),
        .I3(outYuv_full_n),
        .O(v_mix_rgb2yuv_false_U0_outLayer1_read));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_40[6]_i_2__4 
       (.I0(\x_fu_40_reg_n_8_[1] ),
        .I1(\x_fu_40_reg_n_8_[0] ),
        .I2(\x_fu_40_reg_n_8_[2] ),
        .O(\x_fu_40[6]_i_2__4_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_40[9]_i_4__4 
       (.I0(\x_fu_40_reg_n_8_[4] ),
        .I1(\x_fu_40_reg_n_8_[2] ),
        .I2(\x_fu_40_reg_n_8_[0] ),
        .I3(\x_fu_40_reg_n_8_[1] ),
        .I4(\x_fu_40_reg_n_8_[3] ),
        .I5(\x_fu_40_reg_n_8_[5] ),
        .O(\x_fu_40[9]_i_4__4_n_8 ));
  FDRE \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_10_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_10_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_10_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_10_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_10_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_10_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_10_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_10_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_10_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_10_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
endmodule

module design_1_v_mix_0_0_v_mix_rgb2yuv_false_s
   (internal_empty_n_reg,
    ap_enable_reg_pp0_iter1,
    Q,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    internal_full_n_reg,
    v_mix_rgb2yuv_false_U0_height_read,
    internal_full_n_reg_0,
    CO,
    start_once_reg,
    \ap_CS_fsm_reg[1]_0 ,
    v_mix_rgb2yuv_false_U0_outLayer1_read,
    outLayer1_empty_n,
    outYuv_full_n,
    internal_full_n_reg_1,
    HwReg_width_c40_full_n,
    HwReg_height_c44_full_n,
    ap_clk,
    ap_done_cache_reg,
    D,
    \height_read_reg_128_reg[9]_0 ,
    ap_rst_n,
    ap_loop_init_int_reg,
    HwReg_width_c41_empty_n,
    HwReg_height_c45_empty_n,
    start_for_v_mix_444_to_422_false_U0_full_n,
    v_mix_rgb2yuv_false_U0_ap_start);
  output internal_empty_n_reg;
  output ap_enable_reg_pp0_iter1;
  output [1:0]Q;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output internal_full_n_reg;
  output v_mix_rgb2yuv_false_U0_height_read;
  output internal_full_n_reg_0;
  output [0:0]CO;
  output start_once_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output v_mix_rgb2yuv_false_U0_outLayer1_read;
  input outLayer1_empty_n;
  input outYuv_full_n;
  input internal_full_n_reg_1;
  input HwReg_width_c40_full_n;
  input HwReg_height_c44_full_n;
  input ap_clk;
  input ap_done_cache_reg;
  input [9:0]D;
  input [9:0]\height_read_reg_128_reg[9]_0 ;
  input ap_rst_n;
  input ap_loop_init_int_reg;
  input HwReg_width_c41_empty_n;
  input HwReg_height_c45_empty_n;
  input start_for_v_mix_444_to_422_false_U0_full_n;
  input v_mix_rgb2yuv_false_U0_ap_start;

  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire HwReg_height_c44_full_n;
  wire HwReg_height_c45_empty_n;
  wire HwReg_width_c40_full_n;
  wire HwReg_width_c41_empty_n;
  wire [1:0]Q;
  wire \ap_CS_fsm[0]_i_1__10_n_8 ;
  wire \ap_CS_fsm[1]_i_2__9_n_8 ;
  wire \ap_CS_fsm[2]_i_4__9_n_8 ;
  wire \ap_CS_fsm[2]_i_5__7_n_8 ;
  wire \ap_CS_fsm[2]_i_6__7_n_8 ;
  wire \ap_CS_fsm[2]_i_7__7_n_8 ;
  wire \ap_CS_fsm[2]_i_8__7_n_8 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__7_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__7_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__7_n_9 ;
  wire ap_CS_fsm_state1;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_n_13;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_n_14;
  wire grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_n_16;
  wire [9:0]height_read_reg_128;
  wire [9:0]\height_read_reg_128_reg[9]_0 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire outLayer1_empty_n;
  wire outYuv_full_n;
  wire start_for_v_mix_444_to_422_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__8_n_8;
  wire v_mix_rgb2yuv_false_U0_ap_start;
  wire v_mix_rgb2yuv_false_U0_height_read;
  wire v_mix_rgb2yuv_false_U0_outLayer1_read;
  wire [9:0]width_read_reg_133;
  wire [9:0]y_10_fu_110_p2;
  wire \y_fu_56[6]_i_2_n_8 ;
  wire \y_fu_56[9]_i_4_n_8 ;
  wire \y_fu_56[9]_i_5_n_8 ;
  wire [9:0]y_fu_56_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__7_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(ap_CS_fsm_state1),
        .I1(\ap_CS_fsm[1]_i_2__9_n_8 ),
        .I2(Q[0]),
        .I3(CO),
        .O(\ap_CS_fsm[0]_i_1__10_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__9 
       (.I0(\y_fu_56[9]_i_4_n_8 ),
        .I1(HwReg_height_c44_full_n),
        .I2(HwReg_width_c40_full_n),
        .I3(HwReg_width_c41_empty_n),
        .I4(HwReg_height_c45_empty_n),
        .I5(Q[0]),
        .O(\ap_CS_fsm[1]_i_2__9_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_4__9 
       (.I0(height_read_reg_128[9]),
        .I1(y_fu_56_reg[9]),
        .O(\ap_CS_fsm[2]_i_4__9_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__7 
       (.I0(height_read_reg_128[8]),
        .I1(y_fu_56_reg[8]),
        .I2(height_read_reg_128[7]),
        .I3(y_fu_56_reg[7]),
        .I4(y_fu_56_reg[6]),
        .I5(height_read_reg_128[6]),
        .O(\ap_CS_fsm[2]_i_5__7_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__7 
       (.I0(height_read_reg_128[5]),
        .I1(y_fu_56_reg[5]),
        .I2(height_read_reg_128[4]),
        .I3(y_fu_56_reg[4]),
        .I4(y_fu_56_reg[3]),
        .I5(height_read_reg_128[3]),
        .O(\ap_CS_fsm[2]_i_6__7_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__7 
       (.I0(height_read_reg_128[2]),
        .I1(y_fu_56_reg[2]),
        .I2(y_fu_56_reg[0]),
        .I3(height_read_reg_128[0]),
        .I4(y_fu_56_reg[1]),
        .I5(height_read_reg_128[1]),
        .O(\ap_CS_fsm[2]_i_7__7_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_8__7 
       (.I0(ap_CS_fsm_state1),
        .I1(Q[0]),
        .O(\ap_CS_fsm[2]_i_8__7_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__10_n_8 ),
        .Q(ap_CS_fsm_state1),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_n_14),
        .Q(Q[0]),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_n_13),
        .Q(Q[1]),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__7 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__7_n_9 ,\ap_CS_fsm_reg[2]_i_2__7_n_10 ,\ap_CS_fsm_reg[2]_i_2__7_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__9_n_8 ,\ap_CS_fsm[2]_i_5__7_n_8 ,\ap_CS_fsm[2]_i_6__7_n_8 ,\ap_CS_fsm[2]_i_7__7_n_8 }));
  design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2 grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88
       (.CO(CO),
        .D({grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_n_13,grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_n_14}),
        .E(E),
        .Q({Q,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2__9_n_8 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm[2]_i_8__7_n_8 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_1(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_n_16),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg_reg(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0),
        .icmp_ln1001_fu_72_p2_carry_0(width_read_reg_133),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_full_n_reg(internal_full_n_reg_1),
        .mOutPtr110_out(mOutPtr110_out),
        .outLayer1_empty_n(outLayer1_empty_n),
        .outYuv_full_n(outYuv_full_n),
        .v_mix_rgb2yuv_false_U0_outLayer1_read(v_mix_rgb2yuv_false_U0_outLayer1_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_n_16),
        .Q(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \height_read_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [0]),
        .Q(height_read_reg_128[0]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [1]),
        .Q(height_read_reg_128[1]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [2]),
        .Q(height_read_reg_128[2]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [3]),
        .Q(height_read_reg_128[3]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [4]),
        .Q(height_read_reg_128[4]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [5]),
        .Q(height_read_reg_128[5]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [6]),
        .Q(height_read_reg_128[6]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [7]),
        .Q(height_read_reg_128[7]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [8]),
        .Q(height_read_reg_128[8]),
        .R(1'b0));
  FDRE \height_read_reg_128_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\height_read_reg_128_reg[9]_0 [9]),
        .Q(height_read_reg_128[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__25
       (.I0(v_mix_rgb2yuv_false_U0_height_read),
        .I1(HwReg_width_c40_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__26
       (.I0(v_mix_rgb2yuv_false_U0_height_read),
        .I1(HwReg_height_c44_full_n),
        .O(internal_full_n_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[0]_i_2__4 
       (.I0(CO),
        .I1(Q[0]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h77777000)) 
    start_once_reg_i_1__8
       (.I0(Q[0]),
        .I1(CO),
        .I2(v_mix_rgb2yuv_false_U0_ap_start),
        .I3(start_for_v_mix_444_to_422_false_U0_full_n),
        .I4(start_once_reg),
        .O(start_once_reg_i_1__8_n_8));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__8_n_8),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  FDRE \width_read_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[0]),
        .Q(width_read_reg_133[0]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[1]),
        .Q(width_read_reg_133[1]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[2]),
        .Q(width_read_reg_133[2]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[3]),
        .Q(width_read_reg_133[3]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[4]),
        .Q(width_read_reg_133[4]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[5]),
        .Q(width_read_reg_133[5]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[6]),
        .Q(width_read_reg_133[6]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[7]),
        .Q(width_read_reg_133[7]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[8]),
        .Q(width_read_reg_133[8]),
        .R(1'b0));
  FDRE \width_read_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[9]),
        .Q(width_read_reg_133[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_56[0]_i_1 
       (.I0(y_fu_56_reg[0]),
        .O(y_10_fu_110_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_56[1]_i_1 
       (.I0(y_fu_56_reg[0]),
        .I1(y_fu_56_reg[1]),
        .O(y_10_fu_110_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_56[2]_i_1 
       (.I0(y_fu_56_reg[1]),
        .I1(y_fu_56_reg[0]),
        .I2(y_fu_56_reg[2]),
        .O(y_10_fu_110_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_56[3]_i_1 
       (.I0(y_fu_56_reg[2]),
        .I1(y_fu_56_reg[0]),
        .I2(y_fu_56_reg[1]),
        .I3(y_fu_56_reg[3]),
        .O(y_10_fu_110_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_56[4]_i_1 
       (.I0(y_fu_56_reg[3]),
        .I1(y_fu_56_reg[1]),
        .I2(y_fu_56_reg[0]),
        .I3(y_fu_56_reg[2]),
        .I4(y_fu_56_reg[4]),
        .O(y_10_fu_110_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_56[5]_i_1 
       (.I0(y_fu_56_reg[4]),
        .I1(y_fu_56_reg[2]),
        .I2(y_fu_56_reg[0]),
        .I3(y_fu_56_reg[1]),
        .I4(y_fu_56_reg[3]),
        .I5(y_fu_56_reg[5]),
        .O(y_10_fu_110_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_56[6]_i_1 
       (.I0(y_fu_56_reg[5]),
        .I1(y_fu_56_reg[3]),
        .I2(\y_fu_56[6]_i_2_n_8 ),
        .I3(y_fu_56_reg[2]),
        .I4(y_fu_56_reg[4]),
        .I5(y_fu_56_reg[6]),
        .O(y_10_fu_110_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_56[6]_i_2 
       (.I0(y_fu_56_reg[0]),
        .I1(y_fu_56_reg[1]),
        .O(\y_fu_56[6]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \y_fu_56[7]_i_1 
       (.I0(y_fu_56_reg[6]),
        .I1(\y_fu_56[9]_i_5_n_8 ),
        .I2(y_fu_56_reg[7]),
        .O(y_10_fu_110_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_56[8]_i_1 
       (.I0(y_fu_56_reg[7]),
        .I1(\y_fu_56[9]_i_5_n_8 ),
        .I2(y_fu_56_reg[6]),
        .I3(y_fu_56_reg[8]),
        .O(y_10_fu_110_p2[8]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \y_fu_56[9]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(\y_fu_56[9]_i_4_n_8 ),
        .I2(HwReg_height_c44_full_n),
        .I3(HwReg_width_c40_full_n),
        .I4(HwReg_width_c41_empty_n),
        .I5(HwReg_height_c45_empty_n),
        .O(v_mix_rgb2yuv_false_U0_height_read));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_56[9]_i_2 
       (.I0(Q[0]),
        .I1(CO),
        .O(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_56[9]_i_3 
       (.I0(y_fu_56_reg[8]),
        .I1(y_fu_56_reg[6]),
        .I2(\y_fu_56[9]_i_5_n_8 ),
        .I3(y_fu_56_reg[7]),
        .I4(y_fu_56_reg[9]),
        .O(y_10_fu_110_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \y_fu_56[9]_i_4 
       (.I0(start_once_reg),
        .I1(start_for_v_mix_444_to_422_false_U0_full_n),
        .I2(v_mix_rgb2yuv_false_U0_ap_start),
        .O(\y_fu_56[9]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_56[9]_i_5 
       (.I0(y_fu_56_reg[4]),
        .I1(y_fu_56_reg[2]),
        .I2(y_fu_56_reg[0]),
        .I3(y_fu_56_reg[1]),
        .I4(y_fu_56_reg[3]),
        .I5(y_fu_56_reg[5]),
        .O(\y_fu_56[9]_i_5_n_8 ));
  FDRE \y_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0),
        .D(y_10_fu_110_p2[0]),
        .Q(y_fu_56_reg[0]),
        .R(v_mix_rgb2yuv_false_U0_height_read));
  FDRE \y_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0),
        .D(y_10_fu_110_p2[1]),
        .Q(y_fu_56_reg[1]),
        .R(v_mix_rgb2yuv_false_U0_height_read));
  FDRE \y_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0),
        .D(y_10_fu_110_p2[2]),
        .Q(y_fu_56_reg[2]),
        .R(v_mix_rgb2yuv_false_U0_height_read));
  FDRE \y_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0),
        .D(y_10_fu_110_p2[3]),
        .Q(y_fu_56_reg[3]),
        .R(v_mix_rgb2yuv_false_U0_height_read));
  FDRE \y_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0),
        .D(y_10_fu_110_p2[4]),
        .Q(y_fu_56_reg[4]),
        .R(v_mix_rgb2yuv_false_U0_height_read));
  FDRE \y_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0),
        .D(y_10_fu_110_p2[5]),
        .Q(y_fu_56_reg[5]),
        .R(v_mix_rgb2yuv_false_U0_height_read));
  FDRE \y_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0),
        .D(y_10_fu_110_p2[6]),
        .Q(y_fu_56_reg[6]),
        .R(v_mix_rgb2yuv_false_U0_height_read));
  FDRE \y_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0),
        .D(y_10_fu_110_p2[7]),
        .Q(y_fu_56_reg[7]),
        .R(v_mix_rgb2yuv_false_U0_height_read));
  FDRE \y_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0),
        .D(y_10_fu_110_p2[8]),
        .Q(y_fu_56_reg[8]),
        .R(v_mix_rgb2yuv_false_U0_height_read));
  FDRE \y_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0),
        .D(y_10_fu_110_p2[9]),
        .Q(y_fu_56_reg[9]),
        .R(v_mix_rgb2yuv_false_U0_height_read));
endmodule

module design_1_v_mix_0_0_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2
   (ap_enable_reg_pp0_iter1_reg_0,
    E,
    internal_empty_n_reg,
    shiftReg_ce,
    internal_empty_n_reg_0,
    D,
    v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read,
    internal_empty_n_reg_1,
    ap_done_cache_reg,
    ap_clk,
    Q,
    grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg,
    \mOutPtr_reg[4] ,
    srcLayer1Alphax_full_n,
    \ap_CS_fsm_reg[1] ,
    srcLayer1Alpha_empty_n,
    v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read,
    srcLayer1Alphax_empty_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    CO,
    grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg_reg);
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]E;
  output [0:0]internal_empty_n_reg;
  output shiftReg_ce;
  output internal_empty_n_reg_0;
  output [1:0]D;
  output v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;
  output internal_empty_n_reg_1;
  input ap_done_cache_reg;
  input ap_clk;
  input [9:0]Q;
  input grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg;
  input \mOutPtr_reg[4] ;
  input srcLayer1Alphax_full_n;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input srcLayer1Alpha_empty_n;
  input v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read;
  input srcLayer1Alphax_empty_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]CO;
  input [0:0]grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg;
  wire [0:0]grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg_reg;
  wire icmp_ln158_fu_72_p2;
  wire icmp_ln158_fu_72_p2_carry_n_10;
  wire icmp_ln158_fu_72_p2_carry_n_11;
  wire icmp_ln158_fu_72_p2_carry_n_9;
  wire [0:0]internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire \mOutPtr_reg[4] ;
  wire shiftReg_ce;
  wire srcLayer1Alpha_empty_n;
  wire srcLayer1Alphax_empty_n;
  wire srcLayer1Alphax_full_n;
  wire v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read;
  wire v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;
  wire [9:0]x_6_fu_78_p2;
  wire x_fu_40;
  wire \x_fu_40[6]_i_2__3_n_8 ;
  wire \x_fu_40[9]_i_4__3_n_8 ;
  wire \x_fu_40_reg_n_8_[0] ;
  wire \x_fu_40_reg_n_8_[1] ;
  wire \x_fu_40_reg_n_8_[2] ;
  wire \x_fu_40_reg_n_8_[3] ;
  wire \x_fu_40_reg_n_8_[4] ;
  wire \x_fu_40_reg_n_8_[5] ;
  wire \x_fu_40_reg_n_8_[6] ;
  wire \x_fu_40_reg_n_8_[7] ;
  wire \x_fu_40_reg_n_8_[8] ;
  wire \x_fu_40_reg_n_8_[9] ;
  wire [3:0]NLW_icmp_ln158_fu_72_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(srcLayer1Alphax_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\ap_CS_fsm_reg[1] [2]),
        .I3(srcLayer1Alpha_empty_n),
        .O(shiftReg_ce));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_52 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln158_fu_72_p2),
        .D(D),
        .E(x_fu_40),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (CO),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg_reg(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg_reg),
        .internal_empty_n_reg(internal_empty_n_reg_1),
        .srcLayer1Alpha_empty_n(srcLayer1Alpha_empty_n),
        .srcLayer1Alphax_full_n(srcLayer1Alphax_full_n),
        .\x_fu_40_reg[6] (\x_fu_40[6]_i_2__3_n_8 ),
        .\x_fu_40_reg[7] (x_6_fu_78_p2),
        .\x_fu_40_reg[9] ({\x_fu_40_reg_n_8_[9] ,\x_fu_40_reg_n_8_[8] ,\x_fu_40_reg_n_8_[7] ,\x_fu_40_reg_n_8_[6] ,\x_fu_40_reg_n_8_[5] ,\x_fu_40_reg_n_8_[4] ,\x_fu_40_reg_n_8_[3] ,\x_fu_40_reg_n_8_[2] ,\x_fu_40_reg_n_8_[1] ,\x_fu_40_reg_n_8_[0] }),
        .\x_fu_40_reg[9]_0 (\x_fu_40[9]_i_4__3_n_8 ));
  CARRY4 icmp_ln158_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln158_fu_72_p2,icmp_ln158_fu_72_p2_carry_n_9,icmp_ln158_fu_72_p2_carry_n_10,icmp_ln158_fu_72_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln158_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_empty_n_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\ap_CS_fsm_reg[1] [2]),
        .I2(srcLayer1Alpha_empty_n),
        .I3(srcLayer1Alphax_full_n),
        .O(v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    internal_empty_n_i_2__22
       (.I0(srcLayer1Alpha_empty_n),
        .I1(\ap_CS_fsm_reg[1] [2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer1Alphax_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg[4] ),
        .I1(srcLayer1Alphax_full_n),
        .I2(\ap_CS_fsm_reg[1] [2]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(srcLayer1Alpha_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \mOutPtr[4]_i_1__0 
       (.I0(srcLayer1Alpha_empty_n),
        .I1(\ap_CS_fsm_reg[1] [2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer1Alphax_full_n),
        .I4(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .I5(srcLayer1Alphax_empty_n),
        .O(internal_empty_n_reg));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_40[6]_i_2__3 
       (.I0(\x_fu_40_reg_n_8_[1] ),
        .I1(\x_fu_40_reg_n_8_[0] ),
        .I2(\x_fu_40_reg_n_8_[2] ),
        .O(\x_fu_40[6]_i_2__3_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_40[9]_i_4__3 
       (.I0(\x_fu_40_reg_n_8_[4] ),
        .I1(\x_fu_40_reg_n_8_[2] ),
        .I2(\x_fu_40_reg_n_8_[0] ),
        .I3(\x_fu_40_reg_n_8_[1] ),
        .I4(\x_fu_40_reg_n_8_[3] ),
        .I5(\x_fu_40_reg_n_8_[5] ),
        .O(\x_fu_40[9]_i_4__3_n_8 ));
  FDRE \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_6_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_6_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_6_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_6_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_6_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_6_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_6_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_6_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_6_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_6_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
endmodule

module design_1_v_mix_0_0_v_mix_upsample_alpha_false_s
   (\p_read_reg_117_reg[0]_0 ,
    Q,
    ap_enable_reg_pp0_iter1,
    internal_empty_n_reg,
    CO,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    shiftReg_ce,
    internal_empty_n_reg_1,
    v_mix_upsample_alpha_false_U0_p_read1_read,
    v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read,
    p_read1_c_dout,
    ap_clk,
    ap_done_cache_reg,
    v_mix_upsample_alpha_false_U0_ap_start,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[4] ,
    srcLayer1Alphax_full_n,
    srcLayer1Alpha_empty_n,
    v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read,
    srcLayer1Alphax_empty_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    HwReg_layerWidth_1_c53_empty_n,
    p_read1_c_empty_n,
    HwReg_layerHeight_1_c58_empty_n,
    D,
    \empty_66_reg_126_reg[9]_0 ,
    SR);
  output \p_read_reg_117_reg[0]_0 ;
  output [2:0]Q;
  output ap_enable_reg_pp0_iter1;
  output internal_empty_n_reg;
  output [0:0]CO;
  output mOutPtr110_out;
  output [0:0]E;
  output [0:0]internal_empty_n_reg_0;
  output shiftReg_ce;
  output internal_empty_n_reg_1;
  output v_mix_upsample_alpha_false_U0_p_read1_read;
  output v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;
  input p_read1_c_dout;
  input ap_clk;
  input ap_done_cache_reg;
  input v_mix_upsample_alpha_false_U0_ap_start;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[4] ;
  input srcLayer1Alphax_full_n;
  input srcLayer1Alpha_empty_n;
  input v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read;
  input srcLayer1Alphax_empty_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input HwReg_layerWidth_1_c53_empty_n;
  input p_read1_c_empty_n;
  input HwReg_layerHeight_1_c58_empty_n;
  input [9:0]D;
  input [9:0]\empty_66_reg_126_reg[9]_0 ;
  input [0:0]SR;

  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire HwReg_layerHeight_1_c58_empty_n;
  wire HwReg_layerWidth_1_c53_empty_n;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_1__8_n_8 ;
  wire \ap_CS_fsm[2]_i_4__8_n_8 ;
  wire \ap_CS_fsm[2]_i_5__6_n_8 ;
  wire \ap_CS_fsm[2]_i_6__6_n_8 ;
  wire \ap_CS_fsm[2]_i_7__6_n_8 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__6_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__6_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__6_n_9 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [9:0]empty_66_reg_126;
  wire [9:0]\empty_66_reg_126_reg[9]_0 ;
  wire [9:0]empty_reg_121;
  wire grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg;
  wire grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0;
  wire grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_n_13;
  wire grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_n_14;
  wire grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_n_16;
  wire internal_empty_n_reg;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[4] ;
  wire p_read1_c_dout;
  wire p_read1_c_empty_n;
  wire \p_read_reg_117_reg[0]_0 ;
  wire shiftReg_ce;
  wire srcLayer1Alpha_empty_n;
  wire srcLayer1Alphax_empty_n;
  wire srcLayer1Alphax_full_n;
  wire v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read;
  wire v_mix_upsample_alpha_false_U0_ap_start;
  wire v_mix_upsample_alpha_false_U0_p_read1_read;
  wire v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;
  wire [9:0]y_6_fu_106_p2;
  wire \y_fu_54[6]_i_2_n_8 ;
  wire \y_fu_54[9]_i_4_n_8 ;
  wire [9:0]y_fu_54_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__6_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFA2AAA2)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(Q[1]),
        .I1(\p_read_reg_117_reg[0]_0 ),
        .I2(CO),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm[0]_i_1__8_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_4__8 
       (.I0(empty_66_reg_126[9]),
        .I1(y_fu_54_reg[9]),
        .O(\ap_CS_fsm[2]_i_4__8_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__6 
       (.I0(empty_66_reg_126[8]),
        .I1(y_fu_54_reg[8]),
        .I2(empty_66_reg_126[7]),
        .I3(y_fu_54_reg[7]),
        .I4(y_fu_54_reg[6]),
        .I5(empty_66_reg_126[6]),
        .O(\ap_CS_fsm[2]_i_5__6_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__6 
       (.I0(empty_66_reg_126[5]),
        .I1(y_fu_54_reg[5]),
        .I2(empty_66_reg_126[4]),
        .I3(y_fu_54_reg[4]),
        .I4(y_fu_54_reg[3]),
        .I5(empty_66_reg_126[3]),
        .O(\ap_CS_fsm[2]_i_6__6_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__6 
       (.I0(empty_66_reg_126[2]),
        .I1(y_fu_54_reg[2]),
        .I2(y_fu_54_reg[0]),
        .I3(empty_66_reg_126[0]),
        .I4(y_fu_54_reg[1]),
        .I5(empty_66_reg_126[1]),
        .O(\ap_CS_fsm[2]_i_7__6_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__8_n_8 ),
        .Q(Q[0]),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_n_14),
        .Q(Q[1]),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_n_13),
        .Q(Q[2]),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__6 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__6_n_9 ,\ap_CS_fsm_reg[2]_i_2__6_n_10 ,\ap_CS_fsm_reg[2]_i_2__6_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__8_n_8 ,\ap_CS_fsm[2]_i_5__6_n_8 ,\ap_CS_fsm[2]_i_6__6_n_8 ,\ap_CS_fsm[2]_i_7__6_n_8 }));
  FDRE \empty_66_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_66_reg_126_reg[9]_0 [0]),
        .Q(empty_66_reg_126[0]),
        .R(1'b0));
  FDRE \empty_66_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_66_reg_126_reg[9]_0 [1]),
        .Q(empty_66_reg_126[1]),
        .R(1'b0));
  FDRE \empty_66_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_66_reg_126_reg[9]_0 [2]),
        .Q(empty_66_reg_126[2]),
        .R(1'b0));
  FDRE \empty_66_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_66_reg_126_reg[9]_0 [3]),
        .Q(empty_66_reg_126[3]),
        .R(1'b0));
  FDRE \empty_66_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_66_reg_126_reg[9]_0 [4]),
        .Q(empty_66_reg_126[4]),
        .R(1'b0));
  FDRE \empty_66_reg_126_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_66_reg_126_reg[9]_0 [5]),
        .Q(empty_66_reg_126[5]),
        .R(1'b0));
  FDRE \empty_66_reg_126_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_66_reg_126_reg[9]_0 [6]),
        .Q(empty_66_reg_126[6]),
        .R(1'b0));
  FDRE \empty_66_reg_126_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_66_reg_126_reg[9]_0 [7]),
        .Q(empty_66_reg_126[7]),
        .R(1'b0));
  FDRE \empty_66_reg_126_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_66_reg_126_reg[9]_0 [8]),
        .Q(empty_66_reg_126[8]),
        .R(1'b0));
  FDRE \empty_66_reg_126_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_66_reg_126_reg[9]_0 [9]),
        .Q(empty_66_reg_126[9]),
        .R(1'b0));
  FDRE \empty_reg_121_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(empty_reg_121[0]),
        .R(1'b0));
  FDRE \empty_reg_121_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(empty_reg_121[1]),
        .R(1'b0));
  FDRE \empty_reg_121_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(empty_reg_121[2]),
        .R(1'b0));
  FDRE \empty_reg_121_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(empty_reg_121[3]),
        .R(1'b0));
  FDRE \empty_reg_121_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(empty_reg_121[4]),
        .R(1'b0));
  FDRE \empty_reg_121_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(empty_reg_121[5]),
        .R(1'b0));
  FDRE \empty_reg_121_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(empty_reg_121[6]),
        .R(1'b0));
  FDRE \empty_reg_121_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(empty_reg_121[7]),
        .R(1'b0));
  FDRE \empty_reg_121_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(empty_reg_121[8]),
        .R(1'b0));
  FDRE \empty_reg_121_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(empty_reg_121[9]),
        .R(1'b0));
  design_1_v_mix_0_0_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2 grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76
       (.CO(CO),
        .D({grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_n_13,grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_n_14}),
        .E(E),
        .Q(empty_reg_121),
        .\ap_CS_fsm_reg[1] (Q),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\p_read_reg_117_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg_reg(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .internal_empty_n_reg_0(internal_empty_n_reg_1),
        .internal_empty_n_reg_1(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_n_16),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .shiftReg_ce(shiftReg_ce),
        .srcLayer1Alpha_empty_n(srcLayer1Alpha_empty_n),
        .srcLayer1Alphax_empty_n(srcLayer1Alphax_empty_n),
        .srcLayer1Alphax_full_n(srcLayer1Alphax_full_n),
        .v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
        .v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read(v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_n_16),
        .Q(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mOutPtr[1]_i_2__21 
       (.I0(Q[1]),
        .I1(CO),
        .I2(\p_read_reg_117_reg[0]_0 ),
        .I3(v_mix_upsample_alpha_false_U0_ap_start),
        .I4(\mOutPtr_reg[1] ),
        .O(mOutPtr110_out));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[1]_i_2__3 
       (.I0(Q[0]),
        .I1(HwReg_layerWidth_1_c53_empty_n),
        .I2(p_read1_c_empty_n),
        .I3(v_mix_upsample_alpha_false_U0_ap_start),
        .I4(HwReg_layerHeight_1_c58_empty_n),
        .O(v_mix_upsample_alpha_false_U0_p_read1_read));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h00005DFF)) 
    \mOutPtr[1]_i_3__16 
       (.I0(v_mix_upsample_alpha_false_U0_ap_start),
        .I1(\p_read_reg_117_reg[0]_0 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(\mOutPtr_reg[1] ),
        .O(internal_empty_n_reg));
  FDRE \p_read_reg_117_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_read1_c_dout),
        .Q(\p_read_reg_117_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_54[0]_i_1 
       (.I0(y_fu_54_reg[0]),
        .O(y_6_fu_106_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_54[1]_i_1 
       (.I0(y_fu_54_reg[0]),
        .I1(y_fu_54_reg[1]),
        .O(y_6_fu_106_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_54[2]_i_1 
       (.I0(y_fu_54_reg[1]),
        .I1(y_fu_54_reg[0]),
        .I2(y_fu_54_reg[2]),
        .O(y_6_fu_106_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_54[3]_i_1 
       (.I0(y_fu_54_reg[2]),
        .I1(y_fu_54_reg[0]),
        .I2(y_fu_54_reg[1]),
        .I3(y_fu_54_reg[3]),
        .O(y_6_fu_106_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_54[4]_i_1 
       (.I0(y_fu_54_reg[3]),
        .I1(y_fu_54_reg[1]),
        .I2(y_fu_54_reg[0]),
        .I3(y_fu_54_reg[2]),
        .I4(y_fu_54_reg[4]),
        .O(y_6_fu_106_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_54[5]_i_1 
       (.I0(y_fu_54_reg[4]),
        .I1(y_fu_54_reg[2]),
        .I2(y_fu_54_reg[0]),
        .I3(y_fu_54_reg[1]),
        .I4(y_fu_54_reg[3]),
        .I5(y_fu_54_reg[5]),
        .O(y_6_fu_106_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_54[6]_i_1 
       (.I0(y_fu_54_reg[5]),
        .I1(y_fu_54_reg[3]),
        .I2(\y_fu_54[6]_i_2_n_8 ),
        .I3(y_fu_54_reg[2]),
        .I4(y_fu_54_reg[4]),
        .I5(y_fu_54_reg[6]),
        .O(y_6_fu_106_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_54[6]_i_2 
       (.I0(y_fu_54_reg[0]),
        .I1(y_fu_54_reg[1]),
        .O(\y_fu_54[6]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \y_fu_54[7]_i_1 
       (.I0(y_fu_54_reg[6]),
        .I1(\y_fu_54[9]_i_4_n_8 ),
        .I2(y_fu_54_reg[7]),
        .O(y_6_fu_106_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_54[8]_i_1 
       (.I0(y_fu_54_reg[7]),
        .I1(\y_fu_54[9]_i_4_n_8 ),
        .I2(y_fu_54_reg[6]),
        .I3(y_fu_54_reg[8]),
        .O(y_6_fu_106_p2[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \y_fu_54[9]_i_2 
       (.I0(Q[1]),
        .I1(\p_read_reg_117_reg[0]_0 ),
        .I2(CO),
        .O(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_54[9]_i_3 
       (.I0(y_fu_54_reg[8]),
        .I1(y_fu_54_reg[6]),
        .I2(\y_fu_54[9]_i_4_n_8 ),
        .I3(y_fu_54_reg[7]),
        .I4(y_fu_54_reg[9]),
        .O(y_6_fu_106_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_54[9]_i_4 
       (.I0(y_fu_54_reg[4]),
        .I1(y_fu_54_reg[2]),
        .I2(y_fu_54_reg[0]),
        .I3(y_fu_54_reg[1]),
        .I4(y_fu_54_reg[3]),
        .I5(y_fu_54_reg[5]),
        .O(\y_fu_54[9]_i_4_n_8 ));
  FDRE \y_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0),
        .D(y_6_fu_106_p2[0]),
        .Q(y_fu_54_reg[0]),
        .R(SR));
  FDRE \y_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0),
        .D(y_6_fu_106_p2[1]),
        .Q(y_fu_54_reg[1]),
        .R(SR));
  FDRE \y_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0),
        .D(y_6_fu_106_p2[2]),
        .Q(y_fu_54_reg[2]),
        .R(SR));
  FDRE \y_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0),
        .D(y_6_fu_106_p2[3]),
        .Q(y_fu_54_reg[3]),
        .R(SR));
  FDRE \y_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0),
        .D(y_6_fu_106_p2[4]),
        .Q(y_fu_54_reg[4]),
        .R(SR));
  FDRE \y_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0),
        .D(y_6_fu_106_p2[5]),
        .Q(y_fu_54_reg[5]),
        .R(SR));
  FDRE \y_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0),
        .D(y_6_fu_106_p2[6]),
        .Q(y_fu_54_reg[6]),
        .R(SR));
  FDRE \y_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0),
        .D(y_6_fu_106_p2[7]),
        .Q(y_fu_54_reg[7]),
        .R(SR));
  FDRE \y_fu_54_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0),
        .D(y_6_fu_106_p2[8]),
        .Q(y_fu_54_reg[8]),
        .R(SR));
  FDRE \y_fu_54_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0),
        .D(y_6_fu_106_p2[9]),
        .Q(y_fu_54_reg[9]),
        .R(SR));
endmodule

module design_1_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2
   (ap_enable_reg_pp0_iter1_reg_0,
    internal_empty_n_reg,
    mOutPtr110_out_0,
    E,
    internal_empty_n_reg_0,
    D,
    v_mix_upsample_false_U0_srcLayer1x_write,
    internal_empty_n_reg_1,
    ap_done_cache_reg,
    ap_clk,
    srcLayer1Rgb_empty_n,
    Q,
    srcLayer1x_full_n,
    internal_full_n_reg,
    icmp_ln62_fu_72_p2_carry_0,
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    CO,
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg_reg);
  output ap_enable_reg_pp0_iter1_reg_0;
  output internal_empty_n_reg;
  output mOutPtr110_out_0;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output [1:0]D;
  output v_mix_upsample_false_U0_srcLayer1x_write;
  output internal_empty_n_reg_1;
  input ap_done_cache_reg;
  input ap_clk;
  input srcLayer1Rgb_empty_n;
  input [2:0]Q;
  input srcLayer1x_full_n;
  input internal_full_n_reg;
  input [9:0]icmp_ln62_fu_72_p2_carry_0;
  input grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]CO;
  input [0:0]grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg;
  wire [0:0]grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg_reg;
  wire icmp_ln62_fu_72_p2;
  wire [9:0]icmp_ln62_fu_72_p2_carry_0;
  wire icmp_ln62_fu_72_p2_carry_n_10;
  wire icmp_ln62_fu_72_p2_carry_n_11;
  wire icmp_ln62_fu_72_p2_carry_n_9;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire mOutPtr110_out_0;
  wire srcLayer1Rgb_empty_n;
  wire srcLayer1x_full_n;
  wire v_mix_upsample_false_U0_srcLayer1x_write;
  wire [9:0]x_8_fu_78_p2;
  wire x_fu_40;
  wire \x_fu_40[6]_i_2__2_n_8 ;
  wire \x_fu_40[9]_i_4__2_n_8 ;
  wire \x_fu_40_reg_n_8_[0] ;
  wire \x_fu_40_reg_n_8_[1] ;
  wire \x_fu_40_reg_n_8_[2] ;
  wire \x_fu_40_reg_n_8_[3] ;
  wire \x_fu_40_reg_n_8_[4] ;
  wire \x_fu_40_reg_n_8_[5] ;
  wire \x_fu_40_reg_n_8_[6] ;
  wire \x_fu_40_reg_n_8_[7] ;
  wire \x_fu_40_reg_n_8_[8] ;
  wire \x_fu_40_reg_n_8_[9] ;
  wire [3:0]NLW_icmp_ln62_fu_72_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__7 
       (.I0(srcLayer1x_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(srcLayer1Rgb_empty_n),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_51 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln62_fu_72_p2),
        .D(D),
        .E(x_fu_40),
        .Q({\x_fu_40_reg_n_8_[9] ,\x_fu_40_reg_n_8_[8] ,\x_fu_40_reg_n_8_[7] ,\x_fu_40_reg_n_8_[6] ,\x_fu_40_reg_n_8_[5] ,\x_fu_40_reg_n_8_[4] ,\x_fu_40_reg_n_8_[3] ,\x_fu_40_reg_n_8_[2] ,\x_fu_40_reg_n_8_[1] ,\x_fu_40_reg_n_8_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (CO),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg_reg(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg_reg),
        .icmp_ln62_fu_72_p2_carry(icmp_ln62_fu_72_p2_carry_0),
        .internal_empty_n_reg(internal_empty_n_reg_1),
        .srcLayer1Rgb_empty_n(srcLayer1Rgb_empty_n),
        .srcLayer1x_full_n(srcLayer1x_full_n),
        .\x_fu_40_reg[6] (\x_fu_40[6]_i_2__2_n_8 ),
        .\x_fu_40_reg[7] (x_8_fu_78_p2),
        .\x_fu_40_reg[9] (\x_fu_40[9]_i_4__2_n_8 ));
  CARRY4 icmp_ln62_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln62_fu_72_p2,icmp_ln62_fu_72_p2_carry_n_9,icmp_ln62_fu_72_p2_carry_n_10,icmp_ln62_fu_72_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln62_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__36
       (.I0(srcLayer1Rgb_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(srcLayer1x_full_n),
        .I4(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    internal_full_n_i_3__12
       (.I0(srcLayer1x_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer1Rgb_empty_n),
        .I4(internal_full_n_reg),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__12 
       (.I0(srcLayer1Rgb_empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer1x_full_n),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_3__8 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[2]),
        .I2(srcLayer1Rgb_empty_n),
        .I3(srcLayer1x_full_n),
        .O(v_mix_upsample_false_U0_srcLayer1x_write));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_40[6]_i_2__2 
       (.I0(\x_fu_40_reg_n_8_[1] ),
        .I1(\x_fu_40_reg_n_8_[0] ),
        .I2(\x_fu_40_reg_n_8_[2] ),
        .O(\x_fu_40[6]_i_2__2_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_40[9]_i_4__2 
       (.I0(\x_fu_40_reg_n_8_[4] ),
        .I1(\x_fu_40_reg_n_8_[2] ),
        .I2(\x_fu_40_reg_n_8_[0] ),
        .I3(\x_fu_40_reg_n_8_[1] ),
        .I4(\x_fu_40_reg_n_8_[3] ),
        .I5(\x_fu_40_reg_n_8_[5] ),
        .O(\x_fu_40[9]_i_4__2_n_8 ));
  FDRE \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_8_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_8_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_8_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_8_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_8_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_8_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_8_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_8_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_8_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_8_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
endmodule

module design_1_v_mix_0_0_v_mix_upsample_false_s
   (\p_read_reg_141_reg[0]_0 ,
    Q,
    ap_enable_reg_pp0_iter1,
    internal_empty_n_reg,
    mOutPtr110_out,
    \p_read_reg_141_reg[0]_1 ,
    mOutPtr110_out_0,
    E,
    internal_empty_n_reg_0,
    internal_full_n_reg,
    v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write,
    internal_full_n_reg_0,
    CO,
    v_mix_upsample_false_U0_srcLayer1x_write,
    p_read1_c49_dout,
    ap_clk,
    ap_done_cache_reg,
    srcLayer1Rgb_empty_n,
    srcLayer1x_full_n,
    internal_full_n_reg_1,
    v_mix_upsample_false_U0_ap_start,
    v_mix_yuv2rgb_false_3_U0_ap_start,
    start_once_reg,
    start_for_v_mix_upsample_false_U0_full_n,
    HwReg_layerWidth_1_c_full_n,
    HwReg_layerHeight_1_c_full_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    \HwReg_layerHeight_1_read_reg_131_reg[9]_0 ,
    SR);
  output \p_read_reg_141_reg[0]_0 ;
  output [2:0]Q;
  output ap_enable_reg_pp0_iter1;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output \p_read_reg_141_reg[0]_1 ;
  output mOutPtr110_out_0;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output internal_full_n_reg;
  output v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  output internal_full_n_reg_0;
  output [0:0]CO;
  output v_mix_upsample_false_U0_srcLayer1x_write;
  input p_read1_c49_dout;
  input ap_clk;
  input ap_done_cache_reg;
  input srcLayer1Rgb_empty_n;
  input srcLayer1x_full_n;
  input internal_full_n_reg_1;
  input v_mix_upsample_false_U0_ap_start;
  input v_mix_yuv2rgb_false_3_U0_ap_start;
  input start_once_reg;
  input start_for_v_mix_upsample_false_U0_full_n;
  input HwReg_layerWidth_1_c_full_n;
  input HwReg_layerHeight_1_c_full_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input [9:0]D;
  input [9:0]\HwReg_layerHeight_1_read_reg_131_reg[9]_0 ;
  input [0:0]SR;

  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire HwReg_layerHeight_1_c_full_n;
  wire [9:0]HwReg_layerHeight_1_read_reg_131;
  wire [9:0]\HwReg_layerHeight_1_read_reg_131_reg[9]_0 ;
  wire HwReg_layerWidth_1_c_full_n;
  wire [9:0]HwReg_layerWidth_1_read_reg_136;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_1__7_n_8 ;
  wire \ap_CS_fsm[2]_i_4__7_n_8 ;
  wire \ap_CS_fsm[2]_i_5__5_n_8 ;
  wire \ap_CS_fsm[2]_i_6__5_n_8 ;
  wire \ap_CS_fsm[2]_i_7__5_n_8 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_9 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_n_13;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_n_14;
  wire grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_n_16;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire p_read1_c49_dout;
  wire \p_read_reg_141_reg[0]_0 ;
  wire \p_read_reg_141_reg[0]_1 ;
  wire srcLayer1Rgb_empty_n;
  wire srcLayer1x_full_n;
  wire start_for_v_mix_upsample_false_U0_full_n;
  wire start_once_reg;
  wire v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
  wire v_mix_upsample_false_U0_ap_start;
  wire v_mix_upsample_false_U0_srcLayer1x_write;
  wire v_mix_yuv2rgb_false_3_U0_ap_start;
  wire [9:0]y_8_fu_120_p2;
  wire \y_fu_60[6]_i_2_n_8 ;
  wire \y_fu_60[9]_i_4_n_8 ;
  wire [9:0]y_fu_60_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED ;

  FDRE \HwReg_layerHeight_1_read_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_131_reg[9]_0 [0]),
        .Q(HwReg_layerHeight_1_read_reg_131[0]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_131_reg[9]_0 [1]),
        .Q(HwReg_layerHeight_1_read_reg_131[1]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_131_reg[9]_0 [2]),
        .Q(HwReg_layerHeight_1_read_reg_131[2]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_131_reg[9]_0 [3]),
        .Q(HwReg_layerHeight_1_read_reg_131[3]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_131_reg[9]_0 [4]),
        .Q(HwReg_layerHeight_1_read_reg_131[4]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_131_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_131_reg[9]_0 [5]),
        .Q(HwReg_layerHeight_1_read_reg_131[5]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_131_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_131_reg[9]_0 [6]),
        .Q(HwReg_layerHeight_1_read_reg_131[6]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_131_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_131_reg[9]_0 [7]),
        .Q(HwReg_layerHeight_1_read_reg_131[7]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_131_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_131_reg[9]_0 [8]),
        .Q(HwReg_layerHeight_1_read_reg_131[8]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_131_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_131_reg[9]_0 [9]),
        .Q(HwReg_layerHeight_1_read_reg_131[9]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(HwReg_layerWidth_1_read_reg_136[0]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(HwReg_layerWidth_1_read_reg_136[1]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(HwReg_layerWidth_1_read_reg_136[2]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(HwReg_layerWidth_1_read_reg_136[3]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(HwReg_layerWidth_1_read_reg_136[4]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_136_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(HwReg_layerWidth_1_read_reg_136[5]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_136_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(HwReg_layerWidth_1_read_reg_136[6]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_136_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(HwReg_layerWidth_1_read_reg_136[7]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_136_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(HwReg_layerWidth_1_read_reg_136[8]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_136_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(HwReg_layerWidth_1_read_reg_136[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hFFA2AAA2)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(Q[1]),
        .I1(\p_read_reg_141_reg[0]_0 ),
        .I2(CO),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm[0]_i_1__7_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_4__7 
       (.I0(HwReg_layerHeight_1_read_reg_131[9]),
        .I1(y_fu_60_reg[9]),
        .O(\ap_CS_fsm[2]_i_4__7_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__5 
       (.I0(HwReg_layerHeight_1_read_reg_131[8]),
        .I1(y_fu_60_reg[8]),
        .I2(HwReg_layerHeight_1_read_reg_131[7]),
        .I3(y_fu_60_reg[7]),
        .I4(y_fu_60_reg[6]),
        .I5(HwReg_layerHeight_1_read_reg_131[6]),
        .O(\ap_CS_fsm[2]_i_5__5_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__5 
       (.I0(HwReg_layerHeight_1_read_reg_131[5]),
        .I1(y_fu_60_reg[5]),
        .I2(HwReg_layerHeight_1_read_reg_131[4]),
        .I3(y_fu_60_reg[4]),
        .I4(y_fu_60_reg[3]),
        .I5(HwReg_layerHeight_1_read_reg_131[3]),
        .O(\ap_CS_fsm[2]_i_6__5_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__5 
       (.I0(HwReg_layerHeight_1_read_reg_131[2]),
        .I1(y_fu_60_reg[2]),
        .I2(y_fu_60_reg[0]),
        .I3(HwReg_layerHeight_1_read_reg_131[0]),
        .I4(y_fu_60_reg[1]),
        .I5(HwReg_layerHeight_1_read_reg_131[1]),
        .O(\ap_CS_fsm[2]_i_7__5_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__7_n_8 ),
        .Q(Q[0]),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_n_14),
        .Q(Q[1]),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_n_13),
        .Q(Q[2]),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__5 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__5_n_9 ,\ap_CS_fsm_reg[2]_i_2__5_n_10 ,\ap_CS_fsm_reg[2]_i_2__5_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__7_n_8 ,\ap_CS_fsm[2]_i_5__5_n_8 ,\ap_CS_fsm[2]_i_6__5_n_8 ,\ap_CS_fsm[2]_i_7__5_n_8 }));
  design_1_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2 grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98
       (.CO(CO),
        .D({grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_n_13,grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_n_14}),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\p_read_reg_141_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg_reg(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0),
        .icmp_ln62_fu_72_p2_carry_0(HwReg_layerWidth_1_read_reg_136),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_empty_n_reg_1(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_n_16),
        .internal_full_n_reg(internal_full_n_reg_1),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .srcLayer1Rgb_empty_n(srcLayer1Rgb_empty_n),
        .srcLayer1x_full_n(srcLayer1x_full_n),
        .v_mix_upsample_false_U0_srcLayer1x_write(v_mix_upsample_false_U0_srcLayer1x_write));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_n_16),
        .Q(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__20
       (.I0(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I1(HwReg_layerWidth_1_c_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__21
       (.I0(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
        .I1(HwReg_layerHeight_1_c_full_n),
        .O(internal_full_n_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_2__2 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write));
  LUT6 #(
    .INIT(64'h8080008080808080)) 
    \mOutPtr[1]_i_2__23 
       (.I0(Q[1]),
        .I1(\p_read_reg_141_reg[0]_1 ),
        .I2(v_mix_upsample_false_U0_ap_start),
        .I3(v_mix_yuv2rgb_false_3_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_v_mix_upsample_false_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[1]_i_4__0 
       (.I0(CO),
        .I1(\p_read_reg_141_reg[0]_0 ),
        .O(\p_read_reg_141_reg[0]_1 ));
  FDRE \p_read_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_read1_c49_dout),
        .Q(\p_read_reg_141_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_60[0]_i_1 
       (.I0(y_fu_60_reg[0]),
        .O(y_8_fu_120_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_60[1]_i_1 
       (.I0(y_fu_60_reg[0]),
        .I1(y_fu_60_reg[1]),
        .O(y_8_fu_120_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_60[2]_i_1 
       (.I0(y_fu_60_reg[1]),
        .I1(y_fu_60_reg[0]),
        .I2(y_fu_60_reg[2]),
        .O(y_8_fu_120_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_60[3]_i_1 
       (.I0(y_fu_60_reg[2]),
        .I1(y_fu_60_reg[0]),
        .I2(y_fu_60_reg[1]),
        .I3(y_fu_60_reg[3]),
        .O(y_8_fu_120_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_60[4]_i_1 
       (.I0(y_fu_60_reg[3]),
        .I1(y_fu_60_reg[1]),
        .I2(y_fu_60_reg[0]),
        .I3(y_fu_60_reg[2]),
        .I4(y_fu_60_reg[4]),
        .O(y_8_fu_120_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_60[5]_i_1 
       (.I0(y_fu_60_reg[4]),
        .I1(y_fu_60_reg[2]),
        .I2(y_fu_60_reg[0]),
        .I3(y_fu_60_reg[1]),
        .I4(y_fu_60_reg[3]),
        .I5(y_fu_60_reg[5]),
        .O(y_8_fu_120_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_60[6]_i_1 
       (.I0(y_fu_60_reg[5]),
        .I1(y_fu_60_reg[3]),
        .I2(\y_fu_60[6]_i_2_n_8 ),
        .I3(y_fu_60_reg[2]),
        .I4(y_fu_60_reg[4]),
        .I5(y_fu_60_reg[6]),
        .O(y_8_fu_120_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_60[6]_i_2 
       (.I0(y_fu_60_reg[0]),
        .I1(y_fu_60_reg[1]),
        .O(\y_fu_60[6]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \y_fu_60[7]_i_1 
       (.I0(y_fu_60_reg[6]),
        .I1(\y_fu_60[9]_i_4_n_8 ),
        .I2(y_fu_60_reg[7]),
        .O(y_8_fu_120_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_60[8]_i_1 
       (.I0(y_fu_60_reg[7]),
        .I1(\y_fu_60[9]_i_4_n_8 ),
        .I2(y_fu_60_reg[6]),
        .I3(y_fu_60_reg[8]),
        .O(y_8_fu_120_p2[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \y_fu_60[9]_i_2 
       (.I0(Q[1]),
        .I1(\p_read_reg_141_reg[0]_0 ),
        .I2(CO),
        .O(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_60[9]_i_3 
       (.I0(y_fu_60_reg[8]),
        .I1(y_fu_60_reg[6]),
        .I2(\y_fu_60[9]_i_4_n_8 ),
        .I3(y_fu_60_reg[7]),
        .I4(y_fu_60_reg[9]),
        .O(y_8_fu_120_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_60[9]_i_4 
       (.I0(y_fu_60_reg[4]),
        .I1(y_fu_60_reg[2]),
        .I2(y_fu_60_reg[0]),
        .I3(y_fu_60_reg[1]),
        .I4(y_fu_60_reg[3]),
        .I5(y_fu_60_reg[5]),
        .O(\y_fu_60[9]_i_4_n_8 ));
  FDRE \y_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0),
        .D(y_8_fu_120_p2[0]),
        .Q(y_fu_60_reg[0]),
        .R(SR));
  FDRE \y_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0),
        .D(y_8_fu_120_p2[1]),
        .Q(y_fu_60_reg[1]),
        .R(SR));
  FDRE \y_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0),
        .D(y_8_fu_120_p2[2]),
        .Q(y_fu_60_reg[2]),
        .R(SR));
  FDRE \y_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0),
        .D(y_8_fu_120_p2[3]),
        .Q(y_fu_60_reg[3]),
        .R(SR));
  FDRE \y_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0),
        .D(y_8_fu_120_p2[4]),
        .Q(y_fu_60_reg[4]),
        .R(SR));
  FDRE \y_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0),
        .D(y_8_fu_120_p2[5]),
        .Q(y_fu_60_reg[5]),
        .R(SR));
  FDRE \y_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0),
        .D(y_8_fu_120_p2[6]),
        .Q(y_fu_60_reg[6]),
        .R(SR));
  FDRE \y_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0),
        .D(y_8_fu_120_p2[7]),
        .Q(y_fu_60_reg[7]),
        .R(SR));
  FDRE \y_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0),
        .D(y_8_fu_120_p2[8]),
        .Q(y_fu_60_reg[8]),
        .R(SR));
  FDRE \y_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0),
        .D(y_8_fu_120_p2[9]),
        .Q(y_fu_60_reg[9]),
        .R(SR));
endmodule

module design_1_v_mix_0_0_v_mix_yuv2rgb_false_3
   (Q,
    ap_enable_reg_pp0_iter1,
    start_once_reg,
    internal_empty_n_reg,
    internal_full_n_reg,
    v_mix_yuv2rgb_false_3_U0_p_read1_c49_write,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    \p_read_reg_153_reg[0]_0 ,
    v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read,
    p_read1_c50_dout,
    ap_clk,
    ap_done_cache_reg,
    srcLayer1Yuv_empty_n,
    srcLayer1Rgb_full_n,
    internal_full_n_reg_2,
    p_read1_c49_full_n,
    HwReg_layerWidth_1_c54_full_n,
    HwReg_layerHeight_1_c59_full_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    v_mix_yuv2rgb_false_3_U0_ap_start,
    start_for_v_mix_upsample_false_U0_full_n,
    D,
    \HwReg_layerHeight_1_read_reg_143_reg[9]_0 ,
    SR);
  output [1:0]Q;
  output ap_enable_reg_pp0_iter1;
  output start_once_reg;
  output internal_empty_n_reg;
  output internal_full_n_reg;
  output v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output \p_read_reg_153_reg[0]_0 ;
  output v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read;
  input p_read1_c50_dout;
  input ap_clk;
  input ap_done_cache_reg;
  input srcLayer1Yuv_empty_n;
  input srcLayer1Rgb_full_n;
  input internal_full_n_reg_2;
  input p_read1_c49_full_n;
  input HwReg_layerWidth_1_c54_full_n;
  input HwReg_layerHeight_1_c59_full_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input v_mix_yuv2rgb_false_3_U0_ap_start;
  input start_for_v_mix_upsample_false_U0_full_n;
  input [9:0]D;
  input [9:0]\HwReg_layerHeight_1_read_reg_143_reg[9]_0 ;
  input [0:0]SR;

  wire [9:0]D;
  wire [0:0]E;
  wire HwReg_layerHeight_1_c59_full_n;
  wire [9:0]HwReg_layerHeight_1_read_reg_143;
  wire [9:0]\HwReg_layerHeight_1_read_reg_143_reg[9]_0 ;
  wire HwReg_layerWidth_1_c54_full_n;
  wire [9:0]HwReg_layerWidth_1_read_reg_148;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_1__6_n_8 ;
  wire \ap_CS_fsm[2]_i_4__6_n_8 ;
  wire \ap_CS_fsm[2]_i_5__4_n_8 ;
  wire \ap_CS_fsm[2]_i_6__4_n_8 ;
  wire \ap_CS_fsm[2]_i_7__4_n_8 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__4_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__4_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__4_n_9 ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg;
  wire grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0;
  wire grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_n_13;
  wire grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_n_14;
  wire grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_n_16;
  wire icmp_ln854_fu_127_p2;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire mOutPtr110_out;
  wire p_read1_c49_full_n;
  wire p_read1_c50_dout;
  wire \p_read_reg_153_reg[0]_0 ;
  wire \p_read_reg_153_reg_n_8_[0] ;
  wire srcLayer1Rgb_full_n;
  wire srcLayer1Yuv_empty_n;
  wire start_for_v_mix_upsample_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__6_n_8;
  wire v_mix_yuv2rgb_false_3_U0_ap_start;
  wire v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
  wire v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read;
  wire [9:0]y_2_fu_132_p2;
  wire \y_fu_64[6]_i_2__1_n_8 ;
  wire \y_fu_64[9]_i_4__1_n_8 ;
  wire [9:0]y_fu_64_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED ;

  FDRE \HwReg_layerHeight_1_read_reg_143_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [0]),
        .Q(HwReg_layerHeight_1_read_reg_143[0]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [1]),
        .Q(HwReg_layerHeight_1_read_reg_143[1]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [2]),
        .Q(HwReg_layerHeight_1_read_reg_143[2]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [3]),
        .Q(HwReg_layerHeight_1_read_reg_143[3]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [4]),
        .Q(HwReg_layerHeight_1_read_reg_143[4]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [5]),
        .Q(HwReg_layerHeight_1_read_reg_143[5]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [6]),
        .Q(HwReg_layerHeight_1_read_reg_143[6]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [7]),
        .Q(HwReg_layerHeight_1_read_reg_143[7]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [8]),
        .Q(HwReg_layerHeight_1_read_reg_143[8]),
        .R(1'b0));
  FDRE \HwReg_layerHeight_1_read_reg_143_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\HwReg_layerHeight_1_read_reg_143_reg[9]_0 [9]),
        .Q(HwReg_layerHeight_1_read_reg_143[9]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(HwReg_layerWidth_1_read_reg_148[0]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(HwReg_layerWidth_1_read_reg_148[1]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(HwReg_layerWidth_1_read_reg_148[2]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(HwReg_layerWidth_1_read_reg_148[3]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(HwReg_layerWidth_1_read_reg_148[4]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(HwReg_layerWidth_1_read_reg_148[5]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(HwReg_layerWidth_1_read_reg_148[6]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(HwReg_layerWidth_1_read_reg_148[7]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(HwReg_layerWidth_1_read_reg_148[8]),
        .R(1'b0));
  FDRE \HwReg_layerWidth_1_read_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(HwReg_layerWidth_1_read_reg_148[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \SRL_SIG[0][0]_i_2__1 
       (.I0(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I1(p_read1_c49_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hF8A8F8F8)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln854_fu_127_p2),
        .I4(\p_read_reg_153_reg_n_8_[0] ),
        .O(\ap_CS_fsm[0]_i_1__6_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_4__6 
       (.I0(HwReg_layerHeight_1_read_reg_143[9]),
        .I1(y_fu_64_reg[9]),
        .O(\ap_CS_fsm[2]_i_4__6_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__4 
       (.I0(HwReg_layerHeight_1_read_reg_143[8]),
        .I1(y_fu_64_reg[8]),
        .I2(HwReg_layerHeight_1_read_reg_143[7]),
        .I3(y_fu_64_reg[7]),
        .I4(y_fu_64_reg[6]),
        .I5(HwReg_layerHeight_1_read_reg_143[6]),
        .O(\ap_CS_fsm[2]_i_5__4_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__4 
       (.I0(HwReg_layerHeight_1_read_reg_143[5]),
        .I1(y_fu_64_reg[5]),
        .I2(HwReg_layerHeight_1_read_reg_143[4]),
        .I3(y_fu_64_reg[4]),
        .I4(y_fu_64_reg[3]),
        .I5(HwReg_layerHeight_1_read_reg_143[3]),
        .O(\ap_CS_fsm[2]_i_6__4_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__4 
       (.I0(HwReg_layerHeight_1_read_reg_143[2]),
        .I1(y_fu_64_reg[2]),
        .I2(y_fu_64_reg[0]),
        .I3(HwReg_layerHeight_1_read_reg_143[0]),
        .I4(y_fu_64_reg[1]),
        .I5(HwReg_layerHeight_1_read_reg_143[1]),
        .O(\ap_CS_fsm[2]_i_7__4_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__6_n_8 ),
        .Q(Q[0]),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_n_14),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_n_13),
        .Q(Q[1]),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__4 
       (.CI(1'b0),
        .CO({icmp_ln854_fu_127_p2,\ap_CS_fsm_reg[2]_i_2__4_n_9 ,\ap_CS_fsm_reg[2]_i_2__4_n_10 ,\ap_CS_fsm_reg[2]_i_2__4_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__6_n_8 ,\ap_CS_fsm[2]_i_5__4_n_8 ,\ap_CS_fsm[2]_i_6__4_n_8 ,\ap_CS_fsm[2]_i_7__4_n_8 }));
  design_1_v_mix_0_0_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2 grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110
       (.CO(icmp_ln854_fu_127_p2),
        .D({grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_n_13,grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_n_14}),
        .E(E),
        .Q({Q[1],ap_CS_fsm_state2,Q[0]}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\p_read_reg_153_reg_n_8_[0] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg_reg(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0),
        .icmp_ln856_fu_72_p2_carry_0(HwReg_layerWidth_1_read_reg_148),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_empty_n_reg_1(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_n_16),
        .internal_full_n_reg(internal_full_n_reg_2),
        .mOutPtr110_out(mOutPtr110_out),
        .srcLayer1Rgb_full_n(srcLayer1Rgb_full_n),
        .srcLayer1Yuv_empty_n(srcLayer1Yuv_empty_n),
        .v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read(v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_n_16),
        .Q(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__18
       (.I0(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I1(HwReg_layerWidth_1_c54_full_n),
        .O(internal_full_n_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__19
       (.I0(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
        .I1(HwReg_layerHeight_1_c59_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \mOutPtr[0]_i_2__2 
       (.I0(\p_read_reg_153_reg_n_8_[0] ),
        .I1(icmp_ln854_fu_127_p2),
        .I2(ap_CS_fsm_state2),
        .O(\p_read_reg_153_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_2__1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write));
  FDRE \p_read_reg_153_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_read1_c50_dout),
        .Q(\p_read_reg_153_reg_n_8_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7575757575000000)) 
    start_once_reg_i_1__6
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln854_fu_127_p2),
        .I2(\p_read_reg_153_reg_n_8_[0] ),
        .I3(v_mix_yuv2rgb_false_3_U0_ap_start),
        .I4(start_for_v_mix_upsample_false_U0_full_n),
        .I5(start_once_reg),
        .O(start_once_reg_i_1__6_n_8));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__6_n_8),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_64[0]_i_1__1 
       (.I0(y_fu_64_reg[0]),
        .O(y_2_fu_132_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_64[1]_i_1__1 
       (.I0(y_fu_64_reg[0]),
        .I1(y_fu_64_reg[1]),
        .O(y_2_fu_132_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_64[2]_i_1__1 
       (.I0(y_fu_64_reg[1]),
        .I1(y_fu_64_reg[0]),
        .I2(y_fu_64_reg[2]),
        .O(y_2_fu_132_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_64[3]_i_1__1 
       (.I0(y_fu_64_reg[2]),
        .I1(y_fu_64_reg[0]),
        .I2(y_fu_64_reg[1]),
        .I3(y_fu_64_reg[3]),
        .O(y_2_fu_132_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_64[4]_i_1__1 
       (.I0(y_fu_64_reg[3]),
        .I1(y_fu_64_reg[1]),
        .I2(y_fu_64_reg[0]),
        .I3(y_fu_64_reg[2]),
        .I4(y_fu_64_reg[4]),
        .O(y_2_fu_132_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_64[5]_i_1__1 
       (.I0(y_fu_64_reg[4]),
        .I1(y_fu_64_reg[2]),
        .I2(y_fu_64_reg[0]),
        .I3(y_fu_64_reg[1]),
        .I4(y_fu_64_reg[3]),
        .I5(y_fu_64_reg[5]),
        .O(y_2_fu_132_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_64[6]_i_1__1 
       (.I0(y_fu_64_reg[5]),
        .I1(y_fu_64_reg[3]),
        .I2(\y_fu_64[6]_i_2__1_n_8 ),
        .I3(y_fu_64_reg[2]),
        .I4(y_fu_64_reg[4]),
        .I5(y_fu_64_reg[6]),
        .O(y_2_fu_132_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_64[6]_i_2__1 
       (.I0(y_fu_64_reg[0]),
        .I1(y_fu_64_reg[1]),
        .O(\y_fu_64[6]_i_2__1_n_8 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \y_fu_64[7]_i_1__1 
       (.I0(y_fu_64_reg[6]),
        .I1(\y_fu_64[9]_i_4__1_n_8 ),
        .I2(y_fu_64_reg[7]),
        .O(y_2_fu_132_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_64[8]_i_1__1 
       (.I0(y_fu_64_reg[7]),
        .I1(\y_fu_64[9]_i_4__1_n_8 ),
        .I2(y_fu_64_reg[6]),
        .I3(y_fu_64_reg[8]),
        .O(y_2_fu_132_p2[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \y_fu_64[9]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\p_read_reg_153_reg_n_8_[0] ),
        .I2(icmp_ln854_fu_127_p2),
        .O(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_64[9]_i_3__1 
       (.I0(y_fu_64_reg[8]),
        .I1(y_fu_64_reg[6]),
        .I2(\y_fu_64[9]_i_4__1_n_8 ),
        .I3(y_fu_64_reg[7]),
        .I4(y_fu_64_reg[9]),
        .O(y_2_fu_132_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_64[9]_i_4__1 
       (.I0(y_fu_64_reg[4]),
        .I1(y_fu_64_reg[2]),
        .I2(y_fu_64_reg[0]),
        .I3(y_fu_64_reg[1]),
        .I4(y_fu_64_reg[3]),
        .I5(y_fu_64_reg[5]),
        .O(\y_fu_64[9]_i_4__1_n_8 ));
  FDRE \y_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0),
        .D(y_2_fu_132_p2[0]),
        .Q(y_fu_64_reg[0]),
        .R(SR));
  FDRE \y_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0),
        .D(y_2_fu_132_p2[1]),
        .Q(y_fu_64_reg[1]),
        .R(SR));
  FDRE \y_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0),
        .D(y_2_fu_132_p2[2]),
        .Q(y_fu_64_reg[2]),
        .R(SR));
  FDRE \y_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0),
        .D(y_2_fu_132_p2[3]),
        .Q(y_fu_64_reg[3]),
        .R(SR));
  FDRE \y_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0),
        .D(y_2_fu_132_p2[4]),
        .Q(y_fu_64_reg[4]),
        .R(SR));
  FDRE \y_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0),
        .D(y_2_fu_132_p2[5]),
        .Q(y_fu_64_reg[5]),
        .R(SR));
  FDRE \y_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0),
        .D(y_2_fu_132_p2[6]),
        .Q(y_fu_64_reg[6]),
        .R(SR));
  FDRE \y_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0),
        .D(y_2_fu_132_p2[7]),
        .Q(y_fu_64_reg[7]),
        .R(SR));
  FDRE \y_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0),
        .D(y_2_fu_132_p2[8]),
        .Q(y_fu_64_reg[8]),
        .R(SR));
  FDRE \y_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0),
        .D(y_2_fu_132_p2[9]),
        .Q(y_fu_64_reg[9]),
        .R(SR));
endmodule

module design_1_v_mix_0_0_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2
   (ap_enable_reg_pp0_iter1_reg_0,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    D,
    v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read,
    internal_empty_n_reg_1,
    ap_done_cache_reg,
    ap_clk,
    srcLayer1Yuv_empty_n,
    Q,
    srcLayer1Rgb_full_n,
    internal_full_n_reg,
    icmp_ln856_fu_72_p2_carry_0,
    grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[1] ,
    CO,
    \ap_CS_fsm_reg[2] ,
    grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg_reg);
  output ap_enable_reg_pp0_iter1_reg_0;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output [1:0]D;
  output v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read;
  output internal_empty_n_reg_1;
  input ap_done_cache_reg;
  input ap_clk;
  input srcLayer1Yuv_empty_n;
  input [2:0]Q;
  input srcLayer1Rgb_full_n;
  input internal_full_n_reg;
  input [9:0]icmp_ln856_fu_72_p2_carry_0;
  input grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg;
  wire [0:0]grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg_reg;
  wire icmp_ln856_fu_72_p2;
  wire [9:0]icmp_ln856_fu_72_p2_carry_0;
  wire icmp_ln856_fu_72_p2_carry_n_10;
  wire icmp_ln856_fu_72_p2_carry_n_11;
  wire icmp_ln856_fu_72_p2_carry_n_9;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire srcLayer1Rgb_full_n;
  wire srcLayer1Yuv_empty_n;
  wire v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read;
  wire [9:0]x_4_fu_78_p2;
  wire x_fu_40;
  wire \x_fu_40[6]_i_2__1_n_8 ;
  wire \x_fu_40[9]_i_4__1_n_8 ;
  wire \x_fu_40_reg_n_8_[0] ;
  wire \x_fu_40_reg_n_8_[1] ;
  wire \x_fu_40_reg_n_8_[2] ;
  wire \x_fu_40_reg_n_8_[3] ;
  wire \x_fu_40_reg_n_8_[4] ;
  wire \x_fu_40_reg_n_8_[5] ;
  wire \x_fu_40_reg_n_8_[6] ;
  wire \x_fu_40_reg_n_8_[7] ;
  wire \x_fu_40_reg_n_8_[8] ;
  wire \x_fu_40_reg_n_8_[9] ;
  wire [3:0]NLW_icmp_ln856_fu_72_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__6 
       (.I0(srcLayer1Rgb_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(srcLayer1Yuv_empty_n),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_50 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln856_fu_72_p2),
        .D(D),
        .E(x_fu_40),
        .Q({\x_fu_40_reg_n_8_[9] ,\x_fu_40_reg_n_8_[8] ,\x_fu_40_reg_n_8_[7] ,\x_fu_40_reg_n_8_[6] ,\x_fu_40_reg_n_8_[5] ,\x_fu_40_reg_n_8_[4] ,\x_fu_40_reg_n_8_[3] ,\x_fu_40_reg_n_8_[2] ,\x_fu_40_reg_n_8_[1] ,\x_fu_40_reg_n_8_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (Q),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg),
        .grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg_reg(grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg_reg),
        .icmp_ln856_fu_72_p2_carry(icmp_ln856_fu_72_p2_carry_0),
        .internal_empty_n_reg(internal_empty_n_reg_1),
        .srcLayer1Rgb_full_n(srcLayer1Rgb_full_n),
        .srcLayer1Yuv_empty_n(srcLayer1Yuv_empty_n),
        .\x_fu_40_reg[6] (\x_fu_40[6]_i_2__1_n_8 ),
        .\x_fu_40_reg[7] (x_4_fu_78_p2),
        .\x_fu_40_reg[9] (\x_fu_40[9]_i_4__1_n_8 ));
  CARRY4 icmp_ln856_fu_72_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln856_fu_72_p2,icmp_ln856_fu_72_p2_carry_n_9,icmp_ln856_fu_72_p2_carry_n_10,icmp_ln856_fu_72_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln856_fu_72_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__32
       (.I0(srcLayer1Yuv_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(srcLayer1Rgb_full_n),
        .I4(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    internal_full_n_i_3__9
       (.I0(srcLayer1Rgb_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer1Yuv_empty_n),
        .I4(internal_full_n_reg),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_2__11 
       (.I0(srcLayer1Yuv_empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer1Rgb_full_n),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_3__7 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[2]),
        .I2(srcLayer1Yuv_empty_n),
        .I3(srcLayer1Rgb_full_n),
        .O(v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_40[6]_i_2__1 
       (.I0(\x_fu_40_reg_n_8_[1] ),
        .I1(\x_fu_40_reg_n_8_[0] ),
        .I2(\x_fu_40_reg_n_8_[2] ),
        .O(\x_fu_40[6]_i_2__1_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_40[9]_i_4__1 
       (.I0(\x_fu_40_reg_n_8_[4] ),
        .I1(\x_fu_40_reg_n_8_[2] ),
        .I2(\x_fu_40_reg_n_8_[0] ),
        .I3(\x_fu_40_reg_n_8_[1] ),
        .I4(\x_fu_40_reg_n_8_[3] ),
        .I5(\x_fu_40_reg_n_8_[5] ),
        .O(\x_fu_40[9]_i_4__1_n_8 ));
  FDRE \x_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_4_fu_78_p2[0]),
        .Q(\x_fu_40_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_4_fu_78_p2[1]),
        .Q(\x_fu_40_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_4_fu_78_p2[2]),
        .Q(\x_fu_40_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_4_fu_78_p2[3]),
        .Q(\x_fu_40_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_4_fu_78_p2[4]),
        .Q(\x_fu_40_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_4_fu_78_p2[5]),
        .Q(\x_fu_40_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_4_fu_78_p2[6]),
        .Q(\x_fu_40_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_4_fu_78_p2[7]),
        .Q(\x_fu_40_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_4_fu_78_p2[8]),
        .Q(\x_fu_40_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \x_fu_40_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_40),
        .D(x_4_fu_78_p2[9]),
        .Q(\x_fu_40_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
endmodule

module design_1_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2
   (ap_enable_reg_pp0_iter1_reg_0,
    \HwReg_width_reg_776_reg[0] ,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    D,
    v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read,
    internal_empty_n_reg_1,
    ap_done_cache_reg,
    ap_clk,
    icmp_ln856_fu_76_p2_carry_0,
    srcLayer0Yuv_empty_n,
    Q,
    outLayer0_full_n,
    internal_full_n_reg,
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg,
    ap_rst_n,
    v_mix_yuv2rgb_false_U0_ap_start,
    p_read_c_empty_n,
    CO,
    \ap_CS_fsm_reg[2] ,
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg_reg);
  output ap_enable_reg_pp0_iter1_reg_0;
  output \HwReg_width_reg_776_reg[0] ;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output [1:0]D;
  output v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read;
  output internal_empty_n_reg_1;
  input ap_done_cache_reg;
  input ap_clk;
  input [9:0]icmp_ln856_fu_76_p2_carry_0;
  input srcLayer0Yuv_empty_n;
  input [2:0]Q;
  input outLayer0_full_n;
  input internal_full_n_reg;
  input grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg;
  input ap_rst_n;
  input v_mix_yuv2rgb_false_U0_ap_start;
  input p_read_c_empty_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[2] ;
  input [0:0]grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \HwReg_width_reg_776_reg[0] ;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg;
  wire [0:0]grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg_reg;
  wire icmp_ln856_fu_76_p2;
  wire [9:0]icmp_ln856_fu_76_p2_carry_0;
  wire icmp_ln856_fu_76_p2_carry_n_10;
  wire icmp_ln856_fu_76_p2_carry_n_11;
  wire icmp_ln856_fu_76_p2_carry_n_9;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire outLayer0_full_n;
  wire p_read_c_empty_n;
  wire srcLayer0Yuv_empty_n;
  wire v_mix_yuv2rgb_false_U0_ap_start;
  wire v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read;
  wire [9:0]x_2_fu_82_p2;
  wire x_fu_44;
  wire \x_fu_44[6]_i_2__1_n_8 ;
  wire \x_fu_44[9]_i_4__1_n_8 ;
  wire \x_fu_44_reg_n_8_[0] ;
  wire \x_fu_44_reg_n_8_[1] ;
  wire \x_fu_44_reg_n_8_[2] ;
  wire \x_fu_44_reg_n_8_[3] ;
  wire \x_fu_44_reg_n_8_[4] ;
  wire \x_fu_44_reg_n_8_[5] ;
  wire \x_fu_44_reg_n_8_[6] ;
  wire \x_fu_44_reg_n_8_[7] ;
  wire \x_fu_44_reg_n_8_[8] ;
  wire \x_fu_44_reg_n_8_[9] ;
  wire [3:0]NLW_icmp_ln856_fu_76_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][23]_i_1__2 
       (.I0(outLayer0_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(srcLayer0Yuv_empty_n),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln856_fu_76_p2),
        .D(D),
        .E(x_fu_44),
        .\HwReg_width_reg_776_reg[0] (\HwReg_width_reg_776_reg[0] ),
        .Q({\x_fu_44_reg_n_8_[9] ,\x_fu_44_reg_n_8_[8] ,\x_fu_44_reg_n_8_[7] ,\x_fu_44_reg_n_8_[6] ,\x_fu_44_reg_n_8_[5] ,\x_fu_44_reg_n_8_[4] ,\x_fu_44_reg_n_8_[3] ,\x_fu_44_reg_n_8_[2] ,\x_fu_44_reg_n_8_[1] ,\x_fu_44_reg_n_8_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_17),
        .\ap_CS_fsm_reg[1] (Q),
        .\ap_CS_fsm_reg[2] (CO),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_13),
        .grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg_reg(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg_reg),
        .icmp_ln856_fu_76_p2_carry(icmp_ln856_fu_76_p2_carry_0),
        .internal_empty_n_reg(internal_empty_n_reg_1),
        .outLayer0_full_n(outLayer0_full_n),
        .p_read_c_empty_n(p_read_c_empty_n),
        .srcLayer0Yuv_empty_n(srcLayer0Yuv_empty_n),
        .v_mix_yuv2rgb_false_U0_ap_start(v_mix_yuv2rgb_false_U0_ap_start),
        .\x_fu_44_reg[6] (\x_fu_44[6]_i_2__1_n_8 ),
        .\x_fu_44_reg[7] (x_2_fu_82_p2),
        .\x_fu_44_reg[9] (\x_fu_44[9]_i_4__1_n_8 ));
  CARRY4 icmp_ln856_fu_76_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln856_fu_76_p2,icmp_ln856_fu_76_p2_carry_n_9,icmp_ln856_fu_76_p2_carry_n_10,icmp_ln856_fu_76_p2_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln856_fu_76_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__16
       (.I0(srcLayer0Yuv_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[2]),
        .I3(outLayer0_full_n),
        .I4(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    internal_full_n_i_3__0
       (.I0(outLayer0_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(srcLayer0Yuv_empty_n),
        .I4(internal_full_n_reg),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[0]_i_4 
       (.I0(srcLayer0Yuv_empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(outLayer0_full_n),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_3__3 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(Q[2]),
        .I2(srcLayer0Yuv_empty_n),
        .I3(outLayer0_full_n),
        .O(v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_44[6]_i_2__1 
       (.I0(\x_fu_44_reg_n_8_[1] ),
        .I1(\x_fu_44_reg_n_8_[0] ),
        .I2(\x_fu_44_reg_n_8_[2] ),
        .O(\x_fu_44[6]_i_2__1_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_44[9]_i_4__1 
       (.I0(\x_fu_44_reg_n_8_[4] ),
        .I1(\x_fu_44_reg_n_8_[2] ),
        .I2(\x_fu_44_reg_n_8_[0] ),
        .I3(\x_fu_44_reg_n_8_[1] ),
        .I4(\x_fu_44_reg_n_8_[3] ),
        .I5(\x_fu_44_reg_n_8_[5] ),
        .O(\x_fu_44[9]_i_4__1_n_8 ));
  FDRE \x_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_2_fu_82_p2[0]),
        .Q(\x_fu_44_reg_n_8_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \x_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_2_fu_82_p2[1]),
        .Q(\x_fu_44_reg_n_8_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \x_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_2_fu_82_p2[2]),
        .Q(\x_fu_44_reg_n_8_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \x_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_2_fu_82_p2[3]),
        .Q(\x_fu_44_reg_n_8_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \x_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_2_fu_82_p2[4]),
        .Q(\x_fu_44_reg_n_8_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \x_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_2_fu_82_p2[5]),
        .Q(\x_fu_44_reg_n_8_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \x_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_2_fu_82_p2[6]),
        .Q(\x_fu_44_reg_n_8_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \x_fu_44_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_2_fu_82_p2[7]),
        .Q(\x_fu_44_reg_n_8_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \x_fu_44_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_2_fu_82_p2[8]),
        .Q(\x_fu_44_reg_n_8_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \x_fu_44_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_44),
        .D(x_2_fu_82_p2[9]),
        .Q(\x_fu_44_reg_n_8_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
endmodule

module design_1_v_mix_0_0_v_mix_yuv2rgb_false_s
   (ap_enable_reg_pp0_iter1,
    \layerEnableFlag_read_reg_123_reg[0]_0 ,
    \HwReg_width_reg_776_reg[0] ,
    internal_empty_n_reg,
    Q,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read,
    v_mix_yuv2rgb_false_U0_ap_ready,
    ap_done_cache_reg,
    ap_clk,
    \layerEnableFlag_read_reg_123_reg[0]_1 ,
    icmp_ln856_fu_76_p2_carry,
    srcLayer0Yuv_empty_n,
    outLayer0_full_n,
    internal_full_n_reg,
    \ap_CS_fsm_reg[2]_i_2__1_0 ,
    ap_rst_n,
    v_mix_yuv2rgb_false_U0_ap_start,
    p_read_c_empty_n,
    SR);
  output ap_enable_reg_pp0_iter1;
  output \layerEnableFlag_read_reg_123_reg[0]_0 ;
  output \HwReg_width_reg_776_reg[0] ;
  output internal_empty_n_reg;
  output [1:0]Q;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read;
  output v_mix_yuv2rgb_false_U0_ap_ready;
  input ap_done_cache_reg;
  input ap_clk;
  input \layerEnableFlag_read_reg_123_reg[0]_1 ;
  input [9:0]icmp_ln856_fu_76_p2_carry;
  input srcLayer0Yuv_empty_n;
  input outLayer0_full_n;
  input internal_full_n_reg;
  input [9:0]\ap_CS_fsm_reg[2]_i_2__1_0 ;
  input ap_rst_n;
  input v_mix_yuv2rgb_false_U0_ap_start;
  input p_read_c_empty_n;
  input [0:0]SR;

  wire [0:0]E;
  wire \HwReg_width_reg_776_reg[0] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_1__2_n_8 ;
  wire \ap_CS_fsm[2]_i_4__2_n_8 ;
  wire \ap_CS_fsm[2]_i_5__1_n_8 ;
  wire \ap_CS_fsm[2]_i_6__1_n_8 ;
  wire \ap_CS_fsm[2]_i_7__1_n_8 ;
  wire [9:0]\ap_CS_fsm_reg[2]_i_2__1_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_9 ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_n_14;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_n_15;
  wire grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_n_17;
  wire icmp_ln854_fu_97_p2;
  wire [9:0]icmp_ln856_fu_76_p2_carry;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire \layerEnableFlag_read_reg_123_reg[0]_0 ;
  wire \layerEnableFlag_read_reg_123_reg[0]_1 ;
  wire mOutPtr110_out;
  wire outLayer0_full_n;
  wire p_read_c_empty_n;
  wire srcLayer0Yuv_empty_n;
  wire v_mix_yuv2rgb_false_U0_ap_ready;
  wire v_mix_yuv2rgb_false_U0_ap_start;
  wire v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read;
  wire [9:0]y_4_fu_102_p2;
  wire \y_fu_58[6]_i_2_n_8 ;
  wire \y_fu_58[9]_i_5_n_8 ;
  wire [9:0]y_fu_58_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFBFBFBFB00F0F0F0)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(icmp_ln854_fu_97_p2),
        .I1(\layerEnableFlag_read_reg_123_reg[0]_0 ),
        .I2(Q[0]),
        .I3(v_mix_yuv2rgb_false_U0_ap_start),
        .I4(p_read_c_empty_n),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_4__2 
       (.I0(\ap_CS_fsm_reg[2]_i_2__1_0 [9]),
        .I1(y_fu_58_reg[9]),
        .O(\ap_CS_fsm[2]_i_4__2_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(\ap_CS_fsm_reg[2]_i_2__1_0 [8]),
        .I1(y_fu_58_reg[8]),
        .I2(\ap_CS_fsm_reg[2]_i_2__1_0 [7]),
        .I3(y_fu_58_reg[7]),
        .I4(y_fu_58_reg[6]),
        .I5(\ap_CS_fsm_reg[2]_i_2__1_0 [6]),
        .O(\ap_CS_fsm[2]_i_5__1_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(\ap_CS_fsm_reg[2]_i_2__1_0 [5]),
        .I1(y_fu_58_reg[5]),
        .I2(\ap_CS_fsm_reg[2]_i_2__1_0 [4]),
        .I3(y_fu_58_reg[4]),
        .I4(y_fu_58_reg[3]),
        .I5(\ap_CS_fsm_reg[2]_i_2__1_0 [3]),
        .O(\ap_CS_fsm[2]_i_6__1_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7__1 
       (.I0(\ap_CS_fsm_reg[2]_i_2__1_0 [2]),
        .I1(y_fu_58_reg[2]),
        .I2(y_fu_58_reg[0]),
        .I3(\ap_CS_fsm_reg[2]_i_2__1_0 [0]),
        .I4(y_fu_58_reg[1]),
        .I5(\ap_CS_fsm_reg[2]_i_2__1_0 [1]),
        .O(\ap_CS_fsm[2]_i_7__1_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__2_n_8 ),
        .Q(Q[0]),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_n_15),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_n_14),
        .Q(Q[1]),
        .R(ap_done_cache_reg));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__1 
       (.CI(1'b0),
        .CO({icmp_ln854_fu_97_p2,\ap_CS_fsm_reg[2]_i_2__1_n_9 ,\ap_CS_fsm_reg[2]_i_2__1_n_10 ,\ap_CS_fsm_reg[2]_i_2__1_n_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_4__2_n_8 ,\ap_CS_fsm[2]_i_5__1_n_8 ,\ap_CS_fsm[2]_i_6__1_n_8 ,\ap_CS_fsm[2]_i_7__1_n_8 }));
  design_1_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2 grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80
       (.CO(icmp_ln854_fu_97_p2),
        .D({grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_n_14,grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_n_15}),
        .E(E),
        .\HwReg_width_reg_776_reg[0] (\HwReg_width_reg_776_reg[0] ),
        .Q({Q[1],ap_CS_fsm_state2,Q[0]}),
        .\ap_CS_fsm_reg[2] (\layerEnableFlag_read_reg_123_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg_reg(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0),
        .icmp_ln856_fu_76_p2_carry_0(icmp_ln856_fu_76_p2_carry),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_empty_n_reg_1(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_n_17),
        .internal_full_n_reg(internal_full_n_reg),
        .mOutPtr110_out(mOutPtr110_out),
        .outLayer0_full_n(outLayer0_full_n),
        .p_read_c_empty_n(p_read_c_empty_n),
        .srcLayer0Yuv_empty_n(srcLayer0Yuv_empty_n),
        .v_mix_yuv2rgb_false_U0_ap_start(v_mix_yuv2rgb_false_U0_ap_start),
        .v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read(v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_n_17),
        .Q(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg),
        .R(ap_done_cache_reg));
  FDRE \layerEnableFlag_read_reg_123_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\layerEnableFlag_read_reg_123_reg[0]_1 ),
        .Q(\layerEnableFlag_read_reg_123_reg[0]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \mOutPtr[0]_i_2__0 
       (.I0(\layerEnableFlag_read_reg_123_reg[0]_0 ),
        .I1(icmp_ln854_fu_97_p2),
        .I2(ap_CS_fsm_state2),
        .O(v_mix_yuv2rgb_false_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_58[0]_i_1 
       (.I0(y_fu_58_reg[0]),
        .O(y_4_fu_102_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_58[1]_i_1 
       (.I0(y_fu_58_reg[0]),
        .I1(y_fu_58_reg[1]),
        .O(y_4_fu_102_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_58[2]_i_1 
       (.I0(y_fu_58_reg[1]),
        .I1(y_fu_58_reg[0]),
        .I2(y_fu_58_reg[2]),
        .O(y_4_fu_102_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_58[3]_i_1 
       (.I0(y_fu_58_reg[2]),
        .I1(y_fu_58_reg[0]),
        .I2(y_fu_58_reg[1]),
        .I3(y_fu_58_reg[3]),
        .O(y_4_fu_102_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_58[4]_i_1 
       (.I0(y_fu_58_reg[3]),
        .I1(y_fu_58_reg[1]),
        .I2(y_fu_58_reg[0]),
        .I3(y_fu_58_reg[2]),
        .I4(y_fu_58_reg[4]),
        .O(y_4_fu_102_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_58[5]_i_1 
       (.I0(y_fu_58_reg[4]),
        .I1(y_fu_58_reg[2]),
        .I2(y_fu_58_reg[0]),
        .I3(y_fu_58_reg[1]),
        .I4(y_fu_58_reg[3]),
        .I5(y_fu_58_reg[5]),
        .O(y_4_fu_102_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_58[6]_i_1 
       (.I0(y_fu_58_reg[5]),
        .I1(y_fu_58_reg[3]),
        .I2(\y_fu_58[6]_i_2_n_8 ),
        .I3(y_fu_58_reg[2]),
        .I4(y_fu_58_reg[4]),
        .I5(y_fu_58_reg[6]),
        .O(y_4_fu_102_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_58[6]_i_2 
       (.I0(y_fu_58_reg[0]),
        .I1(y_fu_58_reg[1]),
        .O(\y_fu_58[6]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \y_fu_58[7]_i_1 
       (.I0(y_fu_58_reg[6]),
        .I1(\y_fu_58[9]_i_5_n_8 ),
        .I2(y_fu_58_reg[7]),
        .O(y_4_fu_102_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \y_fu_58[8]_i_1 
       (.I0(y_fu_58_reg[7]),
        .I1(\y_fu_58[9]_i_5_n_8 ),
        .I2(y_fu_58_reg[6]),
        .I3(y_fu_58_reg[8]),
        .O(y_4_fu_102_p2[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \y_fu_58[9]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\layerEnableFlag_read_reg_123_reg[0]_0 ),
        .I2(icmp_ln854_fu_97_p2),
        .O(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_58[9]_i_3 
       (.I0(y_fu_58_reg[8]),
        .I1(y_fu_58_reg[6]),
        .I2(\y_fu_58[9]_i_5_n_8 ),
        .I3(y_fu_58_reg[7]),
        .I4(y_fu_58_reg[9]),
        .O(y_4_fu_102_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_58[9]_i_5 
       (.I0(y_fu_58_reg[4]),
        .I1(y_fu_58_reg[2]),
        .I2(y_fu_58_reg[0]),
        .I3(y_fu_58_reg[1]),
        .I4(y_fu_58_reg[3]),
        .I5(y_fu_58_reg[5]),
        .O(\y_fu_58[9]_i_5_n_8 ));
  FDRE \y_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0),
        .D(y_4_fu_102_p2[0]),
        .Q(y_fu_58_reg[0]),
        .R(SR));
  FDRE \y_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0),
        .D(y_4_fu_102_p2[1]),
        .Q(y_fu_58_reg[1]),
        .R(SR));
  FDRE \y_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0),
        .D(y_4_fu_102_p2[2]),
        .Q(y_fu_58_reg[2]),
        .R(SR));
  FDRE \y_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0),
        .D(y_4_fu_102_p2[3]),
        .Q(y_fu_58_reg[3]),
        .R(SR));
  FDRE \y_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0),
        .D(y_4_fu_102_p2[4]),
        .Q(y_fu_58_reg[4]),
        .R(SR));
  FDRE \y_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0),
        .D(y_4_fu_102_p2[5]),
        .Q(y_fu_58_reg[5]),
        .R(SR));
  FDRE \y_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0),
        .D(y_4_fu_102_p2[6]),
        .Q(y_fu_58_reg[6]),
        .R(SR));
  FDRE \y_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0),
        .D(y_4_fu_102_p2[7]),
        .Q(y_fu_58_reg[7]),
        .R(SR));
  FDRE \y_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0),
        .D(y_4_fu_102_p2[8]),
        .Q(y_fu_58_reg[8]),
        .R(SR));
  FDRE \y_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0),
        .D(y_4_fu_102_p2[9]),
        .Q(y_fu_58_reg[9]),
        .R(SR));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
