# UVM DEBUG

create python api for debug systemverilog uvm testcase.