###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge04.ecn.purdue.edu)
#  Generated on:      Thu Apr 26 12:43:47 2012
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Removal Check with Pin I0/U_0/\usb_reg[0] /CLK 
Endpoint:   I0/U_0/\usb_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.852
+ Removal                       0.423
+ Phase Shift                   0.000
= Required Time                 1.275
  Arrival Time                  1.483
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                    |                |        |       |       |  Time   |   Time   | 
     |--------------------+----------------+--------+-------+-------+---------+----------| 
     |                    | rst ^          |        | 0.161 |       |   1.100 |    0.892 | 
     | U7                 | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.246 | 
     | I0/U_0/\usb_reg[0] | R ^            | DFFSR  | 0.486 | 0.029 |   1.483 |    1.275 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                    |                |        |       |       |  Time   |   Time   | 
     |--------------------+----------------+--------+-------+-------+---------+----------| 
     |                    | clk ^          |        | 0.161 |       |   0.100 |    0.308 | 
     | U6                 | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.446 | 
     | nclk__L1_I0        | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.765 | 
     | nclk__L2_I3        | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.036 | 
     | I0/U_0/\usb_reg[0] | CLK ^          | DFFSR  | 0.273 | 0.024 |   0.852 |    1.060 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin I0/U_0/\usb_reg[2] /CLK 
Endpoint:   I0/U_0/\usb_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.852
+ Removal                       0.423
+ Phase Shift                   0.000
= Required Time                 1.275
  Arrival Time                  1.483
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                    |                |        |       |       |  Time   |   Time   | 
     |--------------------+----------------+--------+-------+-------+---------+----------| 
     |                    | rst ^          |        | 0.161 |       |   1.100 |    0.892 | 
     | U7                 | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.245 | 
     | I0/U_0/\usb_reg[2] | R ^            | DFFSR  | 0.486 | 0.030 |   1.483 |    1.275 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                    |                |        |       |       |  Time   |   Time   | 
     |--------------------+----------------+--------+-------+-------+---------+----------| 
     |                    | clk ^          |        | 0.161 |       |   0.100 |    0.308 | 
     | U6                 | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.447 | 
     | nclk__L1_I0        | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.766 | 
     | nclk__L2_I3        | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.036 | 
     | I0/U_0/\usb_reg[2] | CLK ^          | DFFSR  | 0.273 | 0.024 |   0.852 |    1.060 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin I0/U_0/\eopCount_reg[0] /CLK 
Endpoint:   I0/U_0/\eopCount_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.852
+ Removal                       0.423
+ Phase Shift                   0.000
= Required Time                 1.275
  Arrival Time                  1.484
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    0.891 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.245 | 
     | I0/U_0/\eopCount_reg[0] | R ^            | DFFSR  | 0.486 | 0.030 |   1.484 |    1.275 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |    0.309 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.447 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.766 | 
     | nclk__L2_I3             | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.036 | 
     | I0/U_0/\eopCount_reg[0] | CLK ^          | DFFSR  | 0.273 | 0.024 |   0.852 |    1.061 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin I0/U_0/\eopCount_reg[1] /CLK 
Endpoint:   I0/U_0/\eopCount_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.852
+ Removal                       0.423
+ Phase Shift                   0.000
= Required Time                 1.275
  Arrival Time                  1.484
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    0.891 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.245 | 
     | I0/U_0/\eopCount_reg[1] | R ^            | DFFSR  | 0.486 | 0.031 |   1.484 |    1.275 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |    0.309 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.447 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.766 | 
     | nclk__L2_I3             | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.036 | 
     | I0/U_0/\eopCount_reg[1] | CLK ^          | DFFSR  | 0.274 | 0.025 |   0.852 |    1.061 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin I0/U_0/\eopCount_reg[2] /CLK 
Endpoint:   I0/U_0/\eopCount_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
+ Removal                       0.423
+ Phase Shift                   0.000
= Required Time                 1.276
  Arrival Time                  1.487
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    0.889 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.243 | 
     | I0/U_0/\eopCount_reg[2] | R ^            | DFFSR  | 0.486 | 0.033 |   1.487 |    1.276 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |    0.311 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.449 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.768 | 
     | nclk__L2_I3             | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.039 | 
     | I0/U_0/\eopCount_reg[2] | CLK ^          | DFFSR  | 0.274 | 0.025 |   0.852 |    1.063 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin I0/U_0/\usb_reg[1] /CLK 
Endpoint:   I0/U_0/\usb_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.851
+ Removal                       0.423
+ Phase Shift                   0.000
= Required Time                 1.274
  Arrival Time                  1.485
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                    |                |        |       |       |  Time   |   Time   | 
     |--------------------+----------------+--------+-------+-------+---------+----------| 
     |                    | rst ^          |        | 0.161 |       |   1.100 |    0.889 | 
     | U7                 | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.243 | 
     | I0/U_0/\usb_reg[1] | R ^            | DFFSR  | 0.486 | 0.031 |   1.485 |    1.274 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                    |                |        |       |       |  Time   |   Time   | 
     |--------------------+----------------+--------+-------+-------+---------+----------| 
     |                    | clk ^          |        | 0.161 |       |   0.100 |    0.311 | 
     | U6                 | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.449 | 
     | nclk__L1_I0        | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.768 | 
     | nclk__L2_I3        | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.039 | 
     | I0/U_0/\usb_reg[1] | CLK ^          | DFFSR  | 0.273 | 0.023 |   0.851 |    1.062 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin I0/U_1/\CS_reg[0] /CLK 
Endpoint:   I0/U_1/\CS_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.847
+ Removal                       0.423
+ Phase Shift                   0.000
= Required Time                 1.271
  Arrival Time                  1.485
  Slack Time                    0.214
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    0.886 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.239 | 
     | I0/U_1/\CS_reg[0] | R ^            | DFFSR  | 0.490 | 0.031 |   1.485 |    1.271 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |    0.314 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.452 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.771 | 
     | nclk__L2_I3       | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.042 | 
     | I0/U_1/\CS_reg[0] | CLK ^          | DFFSR  | 0.272 | 0.020 |   0.847 |    1.061 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin I0/U_1/\CS_reg[3] /CLK 
Endpoint:   I0/U_1/\CS_reg[3] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.849
+ Removal                       0.423
+ Phase Shift                   0.000
= Required Time                 1.272
  Arrival Time                  1.486
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    0.885 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.239 | 
     | I0/U_1/\CS_reg[3] | R ^            | DFFSR  | 0.486 | 0.033 |   1.486 |    1.272 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |    0.315 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.453 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.772 | 
     | nclk__L2_I3       | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.042 | 
     | I0/U_1/\CS_reg[3] | CLK ^          | DFFSR  | 0.272 | 0.021 |   0.849 |    1.064 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin I0/U_1/\cur_data_reg[0] /CLK 
Endpoint:   I0/U_1/\cur_data_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.850
+ Removal                       0.423
+ Phase Shift                   0.000
= Required Time                 1.273
  Arrival Time                  1.488
  Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    0.885 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.238 | 
     | I0/U_1/\cur_data_reg[0] | R ^            | DFFSR  | 0.487 | 0.035 |   1.488 |    1.273 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |    0.315 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.453 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.772 | 
     | nclk__L2_I3             | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.043 | 
     | I0/U_1/\cur_data_reg[0] | CLK ^          | DFFSR  | 0.273 | 0.023 |   0.850 |    1.065 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin I0/U_1/data_ready_0_reg/CLK 
Endpoint:   I0/U_1/data_ready_0_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst                       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.847
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.271
  Arrival Time                  1.488
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    0.883 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.236 | 
     | I0/U_1/data_ready_0_reg | R ^            | DFFSR  | 0.495 | 0.035 |   1.488 |    1.271 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |    0.317 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.456 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.775 | 
     | nclk__L2_I3             | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.045 | 
     | I0/U_1/data_ready_0_reg | CLK ^          | DFFSR  | 0.272 | 0.019 |   0.847 |    1.064 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin I0/U_1/part4/\cnt_reg[1] /CLK 
Endpoint:   I0/U_1/part4/\cnt_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.846
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.271
  Arrival Time                  1.490
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | rst ^          |        | 0.161 |       |   1.100 |    0.881 | 
     | U7                       | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.235 | 
     | I0/U_1/part4/\cnt_reg[1] | R ^            | DFFSR  | 0.496 | 0.036 |   1.490 |    1.271 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |    0.319 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.457 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.776 | 
     | nclk__L2_I3              | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.047 | 
     | I0/U_1/part4/\cnt_reg[1] | CLK ^          | DFFSR  | 0.272 | 0.019 |   0.846 |    1.065 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin I0/U_1/part4/cur_data_ready_reg/CLK 
Endpoint:   I0/U_1/part4/cur_data_ready_reg/R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.845
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.269
  Arrival Time                  1.489
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | rst ^          |        | 0.161 |       |   1.100 |    0.880 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.233 | 
     | I0/U_1/part4/cur_data_ready_reg | R ^            | DFFSR  | 0.496 | 0.036 |   1.489 |    1.269 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.161 |       |   0.100 |    0.320 | 
     | U6                              | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.459 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.778 | 
     | nclk__L2_I3                     | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.048 | 
     | I0/U_1/part4/cur_data_ready_reg | CLK ^          | DFFSR  | 0.272 | 0.017 |   0.845 |    1.065 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin I0/U_1/\cur_data_reg[1] /CLK 
Endpoint:   I0/U_1/\cur_data_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.846
+ Removal                       0.421
+ Phase Shift                   0.000
= Required Time                 1.267
  Arrival Time                  1.490
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    0.877 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.231 | 
     | I0/U_1/\cur_data_reg[1] | R ^            | DFFSR  | 0.487 | 0.036 |   1.490 |    1.267 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |    0.323 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.461 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.780 | 
     | nclk__L2_I1             | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    1.043 | 
     | I0/U_1/\cur_data_reg[1] | CLK ^          | DFFSR  | 0.267 | 0.026 |   0.846 |    1.069 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin I0/U_1/\CS_reg[2] /CLK 
Endpoint:   I0/U_1/\CS_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.845
+ Removal                       0.421
+ Phase Shift                   0.000
= Required Time                 1.267
  Arrival Time                  1.491
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    0.876 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.230 | 
     | I0/U_1/\CS_reg[2] | R ^            | DFFSR  | 0.487 | 0.037 |   1.491 |    1.267 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |    0.324 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.462 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.781 | 
     | nclk__L2_I1       | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    1.044 | 
     | I0/U_1/\CS_reg[2] | CLK ^          | DFFSR  | 0.267 | 0.025 |   0.845 |    1.069 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin I0/U_1/\cur_inst_reg[1] /CLK 
Endpoint:   I0/U_1/\cur_inst_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.845
+ Removal                       0.421
+ Phase Shift                   0.000
= Required Time                 1.266
  Arrival Time                  1.492
  Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    0.874 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.227 | 
     | I0/U_1/\cur_inst_reg[1] | R ^            | DFFSR  | 0.488 | 0.038 |   1.492 |    1.266 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |    0.326 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.464 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.783 | 
     | nclk__L2_I1             | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    1.046 | 
     | I0/U_1/\cur_inst_reg[1] | CLK ^          | DFFSR  | 0.267 | 0.025 |   0.845 |    1.071 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin I0/U_1/data_ready_1_reg/CLK 
Endpoint:   I0/U_1/data_ready_1_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst                       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.847
+ Removal                       0.426
+ Phase Shift                   0.000
= Required Time                 1.273
  Arrival Time                  1.500
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    0.873 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.226 | 
     | I0/U_1/data_ready_1_reg | R ^            | DFFSR  | 0.508 | 0.047 |   1.500 |    1.273 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |    0.327 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.466 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.785 | 
     | nclk__L2_I3             | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.055 | 
     | I0/U_1/data_ready_1_reg | CLK ^          | DFFSR  | 0.272 | 0.019 |   0.847 |    1.074 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin I0/U_1/part4/\cnt_reg[0] /CLK 
Endpoint:   I0/U_1/part4/\cnt_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.843
+ Removal                       0.427
+ Phase Shift                   0.000
= Required Time                 1.269
  Arrival Time                  1.506
  Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | rst ^          |        | 0.161 |       |   1.100 |    0.864 | 
     | U7                       | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.217 | 
     | I0/U_1/part4/\cnt_reg[0] | R ^            | DFFSR  | 0.512 | 0.052 |   1.506 |    1.269 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |    0.336 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.475 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.794 | 
     | nclk__L2_I3              | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.064 | 
     | I0/U_1/part4/\cnt_reg[0] | CLK ^          | DFFSR  | 0.272 | 0.015 |   0.843 |    1.079 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin I0/U_1/\CS_reg[1] /CLK 
Endpoint:   I0/U_1/\CS_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.840
+ Removal                       0.427
+ Phase Shift                   0.000
= Required Time                 1.267
  Arrival Time                  1.510
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    0.858 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.211 | 
     | I0/U_1/\CS_reg[1] | R ^            | DFFSR  | 0.514 | 0.056 |   1.510 |    1.267 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |    0.342 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.481 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.800 | 
     | nclk__L2_I3       | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.070 | 
     | I0/U_1/\CS_reg[1] | CLK ^          | DFFSR  | 0.271 | 0.013 |   0.840 |    1.083 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[0][3] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.860
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.298
  Arrival Time                  1.545
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.853 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.206 | 
     | I0/U_2/U_0/\gregData_reg[0][3] | R ^            | DFFSR  | 0.527 | 0.091 |   1.545 |    1.298 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.347 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.485 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.804 | 
     | nclk__L2_I2                    | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.084 | 
     | I0/U_2/U_0/\gregData_reg[0][3] | CLK ^          | DFFSR  | 0.297 | 0.023 |   0.860 |    1.107 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin I0/U_5/\count_reg[4] /CLK 
Endpoint:   I0/U_5/\count_reg[4] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.308
  Arrival Time                  1.556
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | rst ^          |        | 0.161 |       |   1.100 |    0.852 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.206 | 
     | I0/U_5/\count_reg[4] | R ^            | DFFSR  | 0.526 | 0.102 |   1.556 |    1.308 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    0.348 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.486 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.805 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.085 | 
     | I0/U_5/\count_reg[4] | CLK ^          | DFFSR  | 0.296 | 0.033 |   0.870 |    1.118 | 
     +-------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin I0/U_5/\count_reg[5] /CLK 
Endpoint:   I0/U_5/\count_reg[5] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.308
  Arrival Time                  1.557
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | rst ^          |        | 0.161 |       |   1.100 |    0.851 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.204 | 
     | I0/U_5/\count_reg[5] | R ^            | DFFSR  | 0.526 | 0.104 |   1.557 |    1.308 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    0.349 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.488 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.807 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.087 | 
     | I0/U_5/\count_reg[5] | CLK ^          | DFFSR  | 0.296 | 0.033 |   0.870 |    1.120 | 
     +-------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin I0/U_1/part4/\pre_val_reg[0] /CLK 
Endpoint:   I0/U_1/part4/\pre_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.840
+ Removal                       0.428
+ Phase Shift                   0.000
= Required Time                 1.268
  Arrival Time                  1.518
  Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | rst ^          |        | 0.161 |       |   1.100 |    0.850 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.203 | 
     | I0/U_1/part4/\pre_val_reg[0] | R ^            | DFFSR  | 0.518 | 0.065 |   1.518 |    1.268 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.350 | 
     | U6                           | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.489 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.808 | 
     | nclk__L2_I3                  | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.078 | 
     | I0/U_1/part4/\pre_val_reg[0] | CLK ^          | DFFSR  | 0.271 | 0.013 |   0.840 |    1.091 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin I0/U_5/\count_reg[6] /CLK 
Endpoint:   I0/U_5/\count_reg[6] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.307
  Arrival Time                  1.559
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | rst ^          |        | 0.161 |       |   1.100 |    0.848 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.202 | 
     | I0/U_5/\count_reg[6] | R ^            | DFFSR  | 0.526 | 0.105 |   1.559 |    1.307 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    0.352 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.490 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.809 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.089 | 
     | I0/U_5/\count_reg[6] | CLK ^          | DFFSR  | 0.296 | 0.032 |   0.870 |    1.121 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[1][1] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.860
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.298
  Arrival Time                  1.550
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.848 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.202 | 
     | I0/U_2/U_0/\gregData_reg[1][1] | R ^            | DFFSR  | 0.527 | 0.096 |   1.550 |    1.298 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.352 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.490 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.809 | 
     | nclk__L2_I2                    | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.089 | 
     | I0/U_2/U_0/\gregData_reg[1][1] | CLK ^          | DFFSR  | 0.297 | 0.023 |   0.860 |    1.112 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin I0/U_5/\count_reg[7] /CLK 
Endpoint:   I0/U_5/\count_reg[7] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.307
  Arrival Time                  1.560
  Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | rst ^          |        | 0.161 |       |   1.100 |    0.847 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.201 | 
     | I0/U_5/\count_reg[7] | R ^            | DFFSR  | 0.526 | 0.106 |   1.560 |    1.307 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    0.353 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.491 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.810 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.090 | 
     | I0/U_5/\count_reg[7] | CLK ^          | DFFSR  | 0.297 | 0.032 |   0.869 |    1.122 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[3][3] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.854
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.291
  Arrival Time                  1.545
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.846 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.200 | 
     | I0/U_2/U_0/\gregData_reg[3][3] | R ^            | DFFSR  | 0.526 | 0.091 |   1.545 |    1.291 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.354 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.492 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.811 | 
     | nclk__L2_I2                    | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.091 | 
     | I0/U_2/U_0/\gregData_reg[3][3] | CLK ^          | DFFSR  | 0.296 | 0.016 |   0.854 |    1.107 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[0][1] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.860
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.297
  Arrival Time                  1.551
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.846 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.200 | 
     | I0/U_2/U_0/\gregData_reg[0][1] | R ^            | DFFSR  | 0.527 | 0.098 |   1.551 |    1.297 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.354 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.492 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.811 | 
     | nclk__L2_I2                    | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.091 | 
     | I0/U_2/U_0/\gregData_reg[0][1] | CLK ^          | DFFSR  | 0.297 | 0.023 |   0.860 |    1.113 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin I0/U_5/\count_reg[8] /CLK 
Endpoint:   I0/U_5/\count_reg[8] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.306
  Arrival Time                  1.560
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | rst ^          |        | 0.161 |       |   1.100 |    0.846 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.200 | 
     | I0/U_5/\count_reg[8] | R ^            | DFFSR  | 0.526 | 0.106 |   1.560 |    1.306 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    0.354 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.492 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.811 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.091 | 
     | I0/U_5/\count_reg[8] | CLK ^          | DFFSR  | 0.297 | 0.031 |   0.868 |    1.122 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[1][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.841
+ Removal                       0.428
+ Phase Shift                   0.000
= Required Time                 1.269
  Arrival Time                  1.524
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.845 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.198 | 
     | I0/U_2/U_0/\gregData_reg[1][0] | R ^            | DFFSR  | 0.522 | 0.071 |   1.524 |    1.269 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.355 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.493 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.812 | 
     | nclk__L2_I3                    | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.083 | 
     | I0/U_2/U_0/\gregData_reg[1][0] | CLK ^          | DFFSR  | 0.271 | 0.013 |   0.841 |    1.096 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin I0/U_5/\count_reg[3] /CLK 
Endpoint:   I0/U_5/\count_reg[3] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.860
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.297
  Arrival Time                  1.553
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | rst ^          |        | 0.161 |       |   1.100 |    0.844 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.198 | 
     | I0/U_5/\count_reg[3] | R ^            | DFFSR  | 0.526 | 0.099 |   1.553 |    1.297 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    0.356 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.494 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.813 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.093 | 
     | I0/U_5/\count_reg[3] | CLK ^          | DFFSR  | 0.297 | 0.022 |   0.860 |    1.115 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin I0/U_5/\count_reg[2] /CLK 
Endpoint:   I0/U_5/\count_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.296
  Arrival Time                  1.555
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | rst ^          |        | 0.161 |       |   1.100 |    0.841 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.194 | 
     | I0/U_5/\count_reg[2] | R ^            | DFFSR  | 0.526 | 0.102 |   1.555 |    1.296 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    0.359 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.498 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.817 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.096 | 
     | I0/U_5/\count_reg[2] | CLK ^          | DFFSR  | 0.297 | 0.021 |   0.858 |    1.118 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin I0/U_5/sclReg_reg/CLK 
Endpoint:   I0/U_5/sclReg_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst                 (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.866
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.303
  Arrival Time                  1.563
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    0.841 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.194 | 
     | I0/U_5/sclReg_reg | R ^            | DFFSR  | 0.525 | 0.109 |   1.563 |    1.303 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.161 |       |   0.100 |    0.359 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.498 | 
     | nclk__L1_I0       | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.817 | 
     | nclk__L2_I2       | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.097 | 
     | I0/U_5/sclReg_reg | CLK ^          | DFFSR  | 0.297 | 0.029 |   0.866 |    1.125 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[1][2] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
+ Removal                       0.432
+ Phase Shift                   0.000
= Required Time                 1.285
  Arrival Time                  1.546
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.839 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.193 | 
     | I0/U_2/U_0/\gregData_reg[1][2] | R ^            | DFFSR  | 0.526 | 0.092 |   1.546 |    1.285 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.361 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.499 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.818 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.086 | 
     | I0/U_2/U_0/\gregData_reg[1][2] | CLK ^          | DFFSR  | 0.279 | 0.027 |   0.853 |    1.114 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[2][3] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
+ Removal                       0.432
+ Phase Shift                   0.000
= Required Time                 1.285
  Arrival Time                  1.546
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.839 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.193 | 
     | I0/U_2/U_0/\gregData_reg[2][3] | R ^            | DFFSR  | 0.526 | 0.092 |   1.546 |    1.285 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.361 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.499 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.818 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.086 | 
     | I0/U_2/U_0/\gregData_reg[2][3] | CLK ^          | DFFSR  | 0.279 | 0.028 |   0.853 |    1.114 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin I0/U_5/\count_reg[1] /CLK 
Endpoint:   I0/U_5/\count_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.296
  Arrival Time                  1.557
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | rst ^          |        | 0.161 |       |   1.100 |    0.839 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.192 | 
     | I0/U_5/\count_reg[1] | R ^            | DFFSR  | 0.526 | 0.103 |   1.557 |    1.296 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    0.361 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.500 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.818 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.098 | 
     | I0/U_5/\count_reg[1] | CLK ^          | DFFSR  | 0.297 | 0.021 |   0.858 |    1.119 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[2][2] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.862
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.300
  Arrival Time                  1.562
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.838 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.191 | 
     | I0/U_2/U_0/\gregData_reg[2][2] | R ^            | DFFSR  | 0.525 | 0.109 |   1.562 |    1.300 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.362 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.501 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.820 | 
     | nclk__L2_I2                    | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.100 | 
     | I0/U_2/U_0/\gregData_reg[2][2] | CLK ^          | DFFSR  | 0.297 | 0.025 |   0.862 |    1.125 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[2][4] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.832
+ Removal                       0.425
+ Phase Shift                   0.000
= Required Time                 1.257
  Arrival Time                  1.520
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.837 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.191 | 
     | I0/U_2/U_0/\gregData_reg[2][4] | R ^            | DFFSR  | 0.518 | 0.066 |   1.520 |    1.257 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.363 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.501 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.820 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    1.083 | 
     | I0/U_2/U_0/\gregData_reg[2][4] | CLK ^          | DFFSR  | 0.263 | 0.012 |   0.832 |    1.095 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin I0/U_5/\count_reg[0] /CLK 
Endpoint:   I0/U_5/\count_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.860
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.298
  Arrival Time                  1.562
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | rst ^          |        | 0.161 |       |   1.100 |    0.836 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.190 | 
     | I0/U_5/\count_reg[0] | R ^            | DFFSR  | 0.526 | 0.108 |   1.562 |    1.298 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    0.364 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.502 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.821 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.101 | 
     | I0/U_5/\count_reg[0] | CLK ^          | DFFSR  | 0.297 | 0.023 |   0.860 |    1.124 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[3][1] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.295
  Arrival Time                  1.560
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.836 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.189 | 
     | I0/U_2/U_0/\gregData_reg[3][1] | R ^            | DFFSR  | 0.526 | 0.106 |   1.560 |    1.295 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.365 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.503 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.822 | 
     | nclk__L2_I2                    | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.102 | 
     | I0/U_2/U_0/\gregData_reg[3][1] | CLK ^          | DFFSR  | 0.297 | 0.020 |   0.858 |    1.122 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[0][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.841
+ Removal                       0.429
+ Phase Shift                   0.000
= Required Time                 1.270
  Arrival Time                  1.534
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.835 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.189 | 
     | I0/U_2/U_0/\gregData_reg[0][0] | R ^            | DFFSR  | 0.525 | 0.081 |   1.534 |    1.270 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.365 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.503 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.822 | 
     | nclk__L2_I3                    | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.092 | 
     | I0/U_2/U_0/\gregData_reg[0][0] | CLK ^          | DFFSR  | 0.271 | 0.013 |   0.841 |    1.105 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[2][1] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 1.296
  Arrival Time                  1.561
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.835 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.189 | 
     | I0/U_2/U_0/\gregData_reg[2][1] | R ^            | DFFSR  | 0.526 | 0.107 |   1.561 |    1.296 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.365 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.503 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.822 | 
     | nclk__L2_I2                    | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.102 | 
     | I0/U_2/U_0/\gregData_reg[2][1] | CLK ^          | DFFSR  | 0.297 | 0.021 |   0.858 |    1.123 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[3][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.827
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.252
  Arrival Time                  1.519
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.832 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.186 | 
     | I0/U_2/U_0/\gregData_reg[3][0] | R ^            | DFFSR  | 0.518 | 0.066 |   1.519 |    1.252 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.368 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.506 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.825 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    1.088 | 
     | I0/U_2/U_0/\gregData_reg[3][0] | CLK ^          | DFFSR  | 0.261 | 0.007 |   0.827 |    1.095 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin I0/U_1/part4/\pre_val_reg[3] /CLK 
Endpoint:   I0/U_1/part4/\pre_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.825
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.248
  Arrival Time                  1.518
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | rst ^          |        | 0.161 |       |   1.100 |    0.830 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.184 | 
     | I0/U_1/part4/\pre_val_reg[3] | R ^            | DFFSR  | 0.518 | 0.065 |   1.518 |    1.248 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.370 | 
     | U6                           | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.508 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.827 | 
     | nclk__L2_I1                  | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    1.090 | 
     | I0/U_1/part4/\pre_val_reg[3] | CLK ^          | DFFSR  | 0.260 | 0.005 |   0.825 |    1.094 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin I0/U_1/part4/\pre_val_reg[1] /CLK 
Endpoint:   I0/U_1/part4/\pre_val_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.825
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 1.248
  Arrival Time                  1.519
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | rst ^          |        | 0.161 |       |   1.100 |    0.830 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.183 | 
     | I0/U_1/part4/\pre_val_reg[1] | R ^            | DFFSR  | 0.518 | 0.065 |   1.519 |    1.248 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.370 | 
     | U6                           | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.509 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.828 | 
     | nclk__L2_I1                  | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    1.090 | 
     | I0/U_1/part4/\pre_val_reg[1] | CLK ^          | DFFSR  | 0.260 | 0.004 |   0.825 |    1.095 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[1][3] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.841
+ Removal                       0.429
+ Phase Shift                   0.000
= Required Time                 1.270
  Arrival Time                  1.543
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.827 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.181 | 
     | I0/U_2/U_0/\gregData_reg[1][3] | R ^            | DFFSR  | 0.526 | 0.089 |   1.543 |    1.270 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.373 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.511 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.830 | 
     | nclk__L2_I3                    | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.100 | 
     | I0/U_2/U_0/\gregData_reg[1][3] | CLK ^          | DFFSR  | 0.271 | 0.013 |   0.841 |    1.114 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin I0/U_2/U_0/\gregData_reg[2][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.841
+ Removal                       0.429
+ Phase Shift                   0.000
= Required Time                 1.270
  Arrival Time                  1.544
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    0.827 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.180 | 
     | I0/U_2/U_0/\gregData_reg[2][0] | R ^            | DFFSR  | 0.526 | 0.090 |   1.544 |    1.270 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.373 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.512 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.831 | 
     | nclk__L2_I3                    | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.101 | 
     | I0/U_2/U_0/\gregData_reg[2][0] | CLK ^          | DFFSR  | 0.271 | 0.014 |   0.841 |    1.115 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin I0/U_1/part4/\cnt_reg[2] /CLK 
Endpoint:   I0/U_1/part4/\cnt_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.841
+ Removal                       0.429
+ Phase Shift                   0.000
= Required Time                 1.270
  Arrival Time                  1.549
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | rst ^          |        | 0.161 |       |   1.100 |    0.821 | 
     | U7                       | YPAD ^ -> DI ^ | PADINC | 0.482 | 0.354 |   1.454 |    1.175 | 
     | I0/U_1/part4/\cnt_reg[2] | R ^            | DFFSR  | 0.527 | 0.096 |   1.549 |    1.270 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |    0.379 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.517 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.836 | 
     | nclk__L2_I3              | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.107 | 
     | I0/U_1/part4/\cnt_reg[2] | CLK ^          | DFFSR  | 0.271 | 0.014 |   0.841 |    1.120 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/U_3/U_1/\state_reg[1] /CLK 
Endpoint:   I0/U_3/U_1/\state_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_1/eopFound_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.854
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.927
  Arrival Time                  1.355
  Slack Time                    0.428
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                |          |       |       |  Time   |   Time   | 
     |--------------------------+----------------+----------+-------+-------+---------+----------| 
     |                          | clk ^          |          | 0.161 |       |   0.100 |   -0.328 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.138 |   0.238 |   -0.190 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8    | 0.397 | 0.319 |   0.557 |    0.129 | 
     | nclk__L2_I0              | A v -> Y ^     | INVX8    | 0.270 | 0.270 |   0.827 |    0.399 | 
     | I0/U_3/U_1/eopFound_reg  | CLK ^ -> Q ^   | DFFPOSX1 | 0.257 | 0.404 |   1.231 |    0.803 | 
     | I0/U_3/U_1/U10           | A ^ -> Y v     | OAI21X1  | 0.106 | 0.123 |   1.354 |    0.926 | 
     | I0/U_3/U_1/\state_reg[1] | D v            | DFFSR    | 0.106 | 0.000 |   1.355 |    0.927 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |    0.528 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.666 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.985 | 
     | nclk__L2_I0              | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    1.255 | 
     | I0/U_3/U_1/\state_reg[1] | CLK ^          | DFFSR  | 0.279 | 0.027 |   0.854 |    1.282 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/U_1/data_ready_0_reg/CLK 
Endpoint:   I0/U_1/data_ready_0_reg/D         (v) checked with  leading edge of 
'clk'
Beginpoint: I0/U_1/part4/cur_data_ready_reg/Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.847
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.923
  Arrival Time                  1.374
  Slack Time                    0.451
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.161 |       |   0.100 |   -0.351 | 
     | U6                              | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.213 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.106 | 
     | nclk__L2_I3                     | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    0.376 | 
     | I0/U_1/part4/cur_data_ready_reg | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.546 |   1.374 |    0.923 | 
     | I0/U_1/data_ready_0_reg         | D v            | DFFSR  | 0.090 | 0.000 |   1.374 |    0.923 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |    0.551 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.690 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.009 | 
     | nclk__L2_I3             | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.279 | 
     | I0/U_1/data_ready_0_reg | CLK ^          | DFFSR  | 0.272 | 0.019 |   0.847 |    1.298 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/U_3/U_0/computerDataMinusSync_reg/CLK 
Endpoint:   I0/U_3/U_0/computerDataMinusSync_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: dataMinusComputer                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.867
+ Hold                          0.070
+ Phase Shift                   0.000
= Required Time                 0.937
  Arrival Time                  1.448
  Slack Time                    0.511
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Instance               |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                     |        |       |       |  Time   |   Time   | 
     |--------------------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                                      | dataMinusComputer v |        | 0.162 |       |   1.116 |    0.605 | 
     | U8                                   | YPAD v -> DI v      | PADINC | 0.044 | 0.144 |   1.260 |    0.749 | 
     | I0/U_3/U_6/U2                        | A v -> Y v          | OR2X1  | 0.116 | 0.187 |   1.447 |    0.936 | 
     | I0/U_3/U_0/computerDataMinusSync_reg | D v                 | DFFSR  | 0.116 | 0.000 |   1.448 |    0.937 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |    0.611 | 
     | U6                                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.749 | 
     | nclk__L1_I0                          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.068 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.841 |    1.353 | 
     | I0/U_3/U_0/computerDataMinusSync_reg | CLK ^          | DFFSR  | 0.295 | 0.025 |   0.867 |    1.378 | 
     +-----------------------------------------------------------------------------------------------------+ 

