
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121015                       # Number of seconds simulated
sim_ticks                                121014968000                       # Number of ticks simulated
final_tick                               121014968000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 289542                       # Simulator instruction rate (inst/s)
host_op_rate                                   335693                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              176676954                       # Simulator tick rate (ticks/s)
host_mem_usage                                 688952                       # Number of bytes of host memory used
host_seconds                                   684.95                       # Real time elapsed on the host
sim_insts                                   198322026                       # Number of instructions simulated
sim_ops                                     229933355                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          277504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          351936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       848512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1477952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       277504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        277504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2293138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2908202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       7011629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              12212969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2293138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2293138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           69810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                69810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           69810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2293138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2908202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      7011629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             12282778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       23093                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        132                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23093                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1475776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1477952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  121014898500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23093                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.756900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.345859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.867223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3412     56.39%     56.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1166     19.27%     75.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          313      5.17%     80.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          139      2.30%     83.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          122      2.02%     85.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           73      1.21%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           58      0.96%     87.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           67      1.11%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          701     11.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6051                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3769.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    641.915513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7798.736684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            4     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.306995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1986217238                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2418573488                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  115295000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     86136.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               104886.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        12.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     12.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.19                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17047                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      58                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    5210544.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 24682980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 13100340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                92791440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 542880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3080575680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            722270940                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            198183840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6131826300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4829596320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      23124612900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            38218758810                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            315.818441                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         118913687335                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    409555000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1312180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  92889611750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  12577082203                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     379507915                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13447031132                       # Time in different power states
system.mem_ctrls_1.actEnergy                 18571140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9863205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71849820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2081785680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            491004840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            129540960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4339075980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      3251635200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      24919581300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35313255285                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            291.808986                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         119599850206                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    263562000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     886440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 101616760250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   8467802018                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     264924044                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   9515479688                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                69811993                       # Number of BP lookups
system.cpu.branchPred.condPredicted          38698286                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8745330                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             32188613                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                24535861                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.225282                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                12027085                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             937379                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3523244                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3060901                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           462343                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       117991                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        242029937                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10290370                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      394028990                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    69811993                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           39623847                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     222255246                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                17513618                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 5737                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         46876                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        11582                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 135292422                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 71374                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          241366620                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.914207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.069198                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22599701      9.36%      9.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 81406160     33.73%     43.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 31462814     13.04%     56.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                105897945     43.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            241366620                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.288444                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.628018                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 20800444                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15258604                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 194033586                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2587674                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8686312                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             21274033                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 83947                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              397279108                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              36986395                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                8686312                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 47201977                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                12061722                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         960239                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 169998275                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2458095                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              360437919                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              18328613                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1003941                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 154064                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  85415                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 614787                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           477325522                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1692083347                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        467368347                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748822                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                171576700                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10177                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           7099                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4129305                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             46034483                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            30559110                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1042175                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6181989                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  341478512                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12820                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 287062512                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           7755188                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       111557976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    327441292                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1305                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     241366620                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.189322                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.078296                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            88055559     36.48%     36.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            51759078     21.44%     57.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            70895656     29.37%     87.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            29113924     12.06%     99.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1541665      0.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 738      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       241366620                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                34231981     66.01%     66.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   3553      0.01%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11838466     22.83%     88.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5784558     11.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             218104144     75.98%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2058841      0.72%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             41101069     14.32%     91.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            25795486      8.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              287062512                       # Type of FU issued
system.cpu.iq.rate                           1.186062                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    51858572                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.180653                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          875105358                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         453061895                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    266162071                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              338921054                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           595192                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     20423343                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        19083                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12812                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      8757839                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1026774                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         29987                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8686312                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7240692                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 64293                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           341491754                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              46034483                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             30559110                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               7069                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  21269                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 29114                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12812                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3185980                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      6050341                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9236321                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             271781886                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              35526278                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          15280626                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           422                       # number of nop insts executed
system.cpu.iew.exec_refs                     59356100                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 40145862                       # Number of branches executed
system.cpu.iew.exec_stores                   23829822                       # Number of stores executed
system.cpu.iew.exec_rate                     1.122927                       # Inst execution rate
system.cpu.iew.wb_sent                      266623911                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     266162087                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 162374982                       # num instructions producing a value
system.cpu.iew.wb_consumers                 362784377                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.099707                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.447580                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        93874167                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8674833                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    225726254                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.018638                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.523709                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    116326710     51.53%     51.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     53431630     23.67%     75.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     27958320     12.39%     87.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12629103      5.59%     93.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6418370      2.84%     96.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3189016      1.41%     97.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2022402      0.90%     98.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1060820      0.47%     98.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2689883      1.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    225726254                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322026                       # Number of instructions committed
system.cpu.commit.committedOps              229933355                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412411                       # Number of memory references committed
system.cpu.commit.loads                      25611140                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642991                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035027                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180896978     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611140     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801255      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933355                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2689883                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    546842931                       # The number of ROB reads
system.cpu.rob.rob_writes                   663266957                       # The number of ROB writes
system.cpu.timesIdled                           14060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          663317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322026                       # Number of Instructions Simulated
system.cpu.committedOps                     229933355                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.220389                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.220389                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.819411                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.819411                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                329720387                       # number of integer regfile reads
system.cpu.int_regfile_writes               191235397                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 926054563                       # number of cc regfile reads
system.cpu.cc_regfile_writes                158437474                       # number of cc regfile writes
system.cpu.misc_regfile_reads                53439513                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            702628                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.421165                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            53479168                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            703652                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.002297                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         112535000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.421165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          638                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         110106374                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        110106374                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     32621772                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32621772                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20845342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20845342                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         6343                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6343                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      53467114                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         53467114                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     53467114                       # number of overall hits
system.cpu.dcache.overall_hits::total        53467114                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       655084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        655084                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       566953                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       566953                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          178                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1222037                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1222037                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1222037                       # number of overall misses
system.cpu.dcache.overall_misses::total       1222037                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7052175500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7052175500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4969012620                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4969012620                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1136000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1136000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  12021188120                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12021188120                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  12021188120                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12021188120                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     33276856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33276856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     54689151                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     54689151                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     54689151                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     54689151                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.019686                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019686                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.026478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026478                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.027296                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027296                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.022345                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022345                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.022345                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022345                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10765.299565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10765.299565                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8764.417192                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8764.417192                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  6382.022472                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  6382.022472                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9837.008307                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9837.008307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9837.008307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9837.008307                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          177                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       311730                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           29608                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.615385                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.528573                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       702628                       # number of writebacks
system.cpu.dcache.writebacks::total            702628                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       138255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       138255                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       380118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       380118                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          178                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       518373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       518373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       518373                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       518373                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       516829                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       516829                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186835                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       703664                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703664                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       703664                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       703664                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5247343000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5247343000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1775221745                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1775221745                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7022564745                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7022564745                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7022564745                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7022564745                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.015531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012867                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012867                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012867                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012867                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10152.957748                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10152.957748                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9501.548131                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9501.548131                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9979.997193                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9979.997193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9979.997193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9979.997193                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            145366                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.591408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           135136229                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145878                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            926.364695                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        2011686500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.591408                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999202                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999202                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         270730584                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        270730584                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    135136229                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       135136229                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     135136229                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        135136229                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    135136229                       # number of overall hits
system.cpu.icache.overall_hits::total       135136229                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       156118                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        156118                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       156118                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         156118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       156118                       # number of overall misses
system.cpu.icache.overall_misses::total        156118                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1876263617                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1876263617                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1876263617                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1876263617                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1876263617                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1876263617                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    135292347                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    135292347                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    135292347                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    135292347                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    135292347                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    135292347                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001154                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001154                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001154                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001154                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001154                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12018.240158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12018.240158                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12018.240158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12018.240158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12018.240158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12018.240158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       182709                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         7480                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             10400                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              32                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.568173                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   233.750000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       145366                       # number of writebacks
system.cpu.icache.writebacks::total            145366                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        10227                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10227                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        10227                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10227                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        10227                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10227                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       145891                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145891                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       145891                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145891                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       145891                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145891                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1604320634                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1604320634                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1604320634                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1604320634                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1604320634                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1604320634                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001078                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 10996.707364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10996.707364                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 10996.707364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10996.707364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 10996.707364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10996.707364                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1456558                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1456586                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                175894                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       217                       # number of replacements
system.l2.tags.tagsinuse                 14450.850648                       # Cycle average of tags in use
system.l2.tags.total_refs                      759702                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     41.963213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14009.759425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   441.091224                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.427544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.441005                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           500                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3055                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10271                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015259                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.530609                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14410136                       # Number of tag accesses
system.l2.tags.data_accesses                 14410136                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       690367                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           690367                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       154136                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           154136                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             184487                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184487                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          141539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             141539                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         513483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            513483                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                141539                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                697970                       # number of demand (read+write) hits
system.l2.demand_hits::total                   839509                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               141539                       # number of overall hits
system.l2.overall_hits::cpu.data               697970                       # number of overall hits
system.l2.overall_hits::total                  839509                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             2351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2351                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4341                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3331                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4341                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                5682                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10023                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4341                       # number of overall misses
system.l2.overall_misses::cpu.data               5682                       # number of overall misses
system.l2.overall_misses::total                 10023                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    279509000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     279509000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    530374000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    530374000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1115186500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1115186500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     530374000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1394695500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1925069500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    530374000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1394695500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1925069500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       690367                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       690367                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       154136                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       154136                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       145880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       516814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            145880                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            703652                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               849532                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           145880                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           703652                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              849532                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.916667                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.012583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012583                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.029757                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.029757                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006445                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.029757                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.008075                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011798                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.029757                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.008075                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011798                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 118889.408762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118889.408762                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 122177.839208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 122177.839208                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 334790.303212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 334790.303212                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 122177.839208                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 245458.553326                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 192065.200040                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 122177.839208                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 245458.553326                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 192065.200040                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         3                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  132                       # number of writebacks
system.l2.writebacks::total                       132                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data           149                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              149                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           34                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           34                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data              183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 188                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data             183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                188                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       200289                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         200289                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2202                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4336                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3297                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3297                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9835                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       200289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210124                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1346357530                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1346357530                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       170000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       170000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    257799500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    257799500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    504013500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    504013500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1092182500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1092182500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    504013500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1349982000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1853995500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    504013500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1349982000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1346357530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3200353030                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.029723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.029723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006379                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.029723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011577                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.029723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.247341                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  6722.074253                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  6722.074253                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15454.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15454.545455                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 117075.158946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117075.158946                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 116239.275830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 116239.275830                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 331265.544434                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 331265.544434                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 116239.275830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 245495.908347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 188509.964413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 116239.275830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 245495.908347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  6722.074253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 15230.782919                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23321                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20891                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          132                       # Transaction distribution
system.membus.trans_dist::CleanEvict               85                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2202                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2202                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20891                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1486400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1486400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23104                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23104    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23104                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33743896                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          121989030                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1697549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       848019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3565                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         187031                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       187031                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 121014968000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            662704                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       690499                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       157627                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              85                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           203183                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186838                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145891                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516814                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       437136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2109956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2547092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     18639680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     90001920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              108641600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          203411                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1052955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.181034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.385047                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 862334     81.90%     81.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190621     18.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1052955                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1696768500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218942784                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1055579309                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
