{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448750458704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448750458713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 16:40:58 2015 " "Processing started: Sat Nov 28 16:40:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448750458713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448750458713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off strong_accumulator -c strong_accumulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off strong_accumulator -c strong_accumulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448750458713 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448750459089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "strong_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file strong_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 strong_accumulator-behavior " "Found design unit 1: strong_accumulator-behavior" {  } { { "strong_accumulator.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/strong_accumulator/strong_accumulator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750471440 ""} { "Info" "ISGN_ENTITY_NAME" "1 strong_accumulator " "Found entity 1: strong_accumulator" {  } { { "strong_accumulator.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/strong_accumulator/strong_accumulator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750471440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750471440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sign22bit_to_sign22bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sign22bit_to_sign22bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sign22bit_to_sign22bit-SYN " "Found design unit 1: lpm_add_sign22bit_to_sign22bit-SYN" {  } { { "lpm_add_sign22bit_to_sign22bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/strong_accumulator/lpm_add_sign22bit_to_sign22bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750471442 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sign22bit_to_sign22bit " "Found entity 1: lpm_add_sign22bit_to_sign22bit" {  } { { "lpm_add_sign22bit_to_sign22bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/strong_accumulator/lpm_add_sign22bit_to_sign22bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750471442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750471442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_strong_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_strong_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_strong_accumulator-behavior " "Found design unit 1: tb_strong_accumulator-behavior" {  } { { "tb_strong_accumulator.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/strong_accumulator/tb_strong_accumulator.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750471446 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_strong_accumulator " "Found entity 1: tb_strong_accumulator" {  } { { "tb_strong_accumulator.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/strong_accumulator/tb_strong_accumulator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448750471446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448750471446 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "en tb_strong_accumulator.vhd(27) " "VHDL error at tb_strong_accumulator.vhd(27): formal port or parameter \"en\" must have actual or default value" {  } { { "tb_strong_accumulator.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/strong_accumulator/tb_strong_accumulator.vhd" 27 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1448750471448 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "en tb_strong_accumulator.vhd(18) " "HDL error at tb_strong_accumulator.vhd(18): see declaration for object \"en\"" {  } { { "tb_strong_accumulator.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/strong_accumulator/tb_strong_accumulator.vhd" 18 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448750471448 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448750471567 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 28 16:41:11 2015 " "Processing ended: Sat Nov 28 16:41:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448750471567 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448750471567 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448750471567 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448750471567 ""}
