{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port GPIO2_0 -pg 1 -lvl 7 -x 15080 -y 2780 -defaultsOSRD
preplace port GPIO_0 -pg 1 -lvl 7 -x 15080 -y 2760 -defaultsOSRD
preplace port clk_0 -pg 1 -lvl 0 -x -10 -y 1980 -defaultsOSRD
preplace port rst_0 -pg 1 -lvl 0 -x -10 -y 1900 -defaultsOSRD
preplace port sram_oe_0 -pg 1 -lvl 7 -x 15080 -y 1860 -defaultsOSRD
preplace port sram_we_0 -pg 1 -lvl 7 -x 15080 -y 1880 -defaultsOSRD
preplace port bidir_0 -pg 1 -lvl 7 -x 15080 -y 1800 -defaultsOSRD
preplace port sram_ce_0 -pg 1 -lvl 7 -x 15080 -y 1840 -defaultsOSRD
preplace port rxd_0 -pg 1 -lvl 0 -x -10 -y 3570 -defaultsOSRD
preplace port txd_0 -pg 1 -lvl 7 -x 15080 -y 3530 -defaultsOSRD
preplace portBus sram_addr_0 -pg 1 -lvl 7 -x 15080 -y 1900 -defaultsOSRD
preplace portBus dout_0 -pg 1 -lvl 7 -x 15080 -y 1780 -defaultsOSRD
preplace portBus sram_be_0 -pg 1 -lvl 7 -x 15080 -y 1820 -defaultsOSRD
preplace portBus din_0 -pg 1 -lvl 0 -x -10 -y 1830 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 1970 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 390 -y 1940 -defaultsOSRD
preplace inst CPUFrontEnd -pg 1 -lvl 3 -x 1070 -y 5302 -defaultsOSRD
preplace inst CPUBackEnd -pg 1 -lvl 3 -x 1070 -y 200 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -x 14590 -y 2570 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 6 -x 14926 -y 2570 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 14171 -y 2790 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 5 -x 14590 -y 3090 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 14590 -y 2780 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 14171 -y 3620 -defaultsOSRD
preplace inst thinpad_sram_0 -pg 1 -lvl 5 -x 14590 -y 1840 -defaultsOSRD
preplace inst thinpad_qusim_0 -pg 1 -lvl 5 -x 14590 -y 3830 -defaultsOSRD
preplace inst thinpad_serial_0 -pg 1 -lvl 5 -x 14590 -y 3540 -defaultsOSRD
preplace netloc clk_0_1 1 1 4 210 1840 560 2470 1430 2470 14360
preplace netloc rst_0_1 1 2 3 570 3540 N 3540 14350
preplace netloc rob_0_do_commit 1 2 2 710 450 1370
preplace netloc dispatcher_0_decoder_pop 1 2 2 660 20 1280
preplace netloc if_insn_queue_0_out_valid 1 2 2 700 400 1290
preplace netloc jump_predictor_0_forward_index 1 2 2 710 410 1280
preplace netloc registers_0_bp_query_result 1 2 2 680 420 1330
preplace netloc if_insn_queue_0_next_insn 1 2 2 690 390 1340
preplace netloc rob_0_commit_jump_address 1 2 2 700 440 1350
preplace netloc rob_0_commit_bpfailed 1 2 2 690 430 1300
preplace netloc rst_0_2 1 0 2 10 1900 200
preplace netloc clk_0_2 1 0 1 NJ 1980
preplace netloc clk_wiz_0_locked 1 1 1 N 1980
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 580 2480 1380 2480 14370
preplace netloc CPUBackEnd_commit_isjal 1 2 2 620 -20 1320
preplace netloc commit_is_jalr_1 1 2 2 640 10 1290
preplace netloc CPUBackEnd_commit_val_rs1 1 2 2 630 0 1310
preplace netloc commit_val_rd_1 1 2 2 670 380 1290
preplace netloc CPUBackEnd_commit_ras_commit_push_item 1 2 2 610 -10 1360
preplace netloc CPUBackEnd_commit_branchret 1 2 2 600 -30 1380
preplace netloc bp_isbranch_1 1 2 2 650 370 1280
preplace netloc thinpad_sram_0_sram_oe 1 5 2 NJ 1860 NJ
preplace netloc thinpad_sram_0_sram_we 1 5 2 NJ 1880 NJ
preplace netloc thinpad_sram_0_sram_addr 1 5 2 NJ 1900 NJ
preplace netloc thinpad_sram_0_bidir 1 5 2 NJ 1800 NJ
preplace netloc thinpad_sram_0_sram_ce 1 5 2 NJ 1840 NJ
preplace netloc thinpad_sram_0_dout 1 5 2 NJ 1780 NJ
preplace netloc thinpad_sram_0_sram_be 1 5 2 NJ 1820 NJ
preplace netloc din_0_1 1 0 5 NJ 1830 NJ 1830 NJ 1830 NJ 1830 NJ
preplace netloc xlconcat_0_dout 1 4 1 14390 3120n
preplace netloc axi_gpio_0_ip2intc_irpt 1 3 3 1420 3180 NJ 3180 14730
preplace netloc rxd_0_1 1 0 5 NJ 3570 NJ 3570 590J 3550 NJ 3550 14330J
preplace netloc thinpad_serial_0_txd 1 5 2 NJ 3530 NJ
preplace netloc thinpad_serial_0_uart_intr 1 3 3 1430 3450 NJ 3450 14730
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 14340 2550n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 NJ 2570
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 14330 1810n
preplace netloc axi_gpio_0_GPIO 1 5 2 NJ 2770 15060
preplace netloc axi_interconnect_0_M03_AXI 1 4 1 14350 2800n
preplace netloc CPUFrontEnd_M00_AXI1 1 3 1 1410 2560n
preplace netloc CPUFrontEnd_M00_AXI 1 3 1 1400 2540n
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 14350 2760n
preplace netloc axi_interconnect_0_M04_AXI 1 4 1 14380 2820n
preplace netloc CPUBackEnd_M00_AXI 1 3 1 1390 80n
preplace netloc axi_interconnect_0_M05_AXI 1 4 1 14340 2840n
levelinfo -pg 1 -10 110 390 1070 14171 14590 14926 15080
pagesize -pg 1 -db -bbox -sgen -130 -40 15250 5520
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"12"
}
