Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Mar  8 18:03:46 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file reports/control_sets.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    83 |
|    Minimum number of control sets                        |    83 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    83 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    76 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             152 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             250 |          107 |
| Yes          | No                    | No                     |            1535 |          672 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             755 |          282 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                 Enable Signal                                |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                              |                                                                   |                1 |              1 |         1.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/take_jalr_o_reg                          | SOC/Processor/Core/First_Stage/IFID_IR_o[5]_i_1_n_0               |                2 |              4 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/First_Stage/E[0]                                          |                                                                   |                1 |              4 |         4.00 |
|  clk_o_BUFG    |                                                                              | SOC/Processor/Core/Third_Stage/unaligned_access_in_progress_reg_3 |                4 |              8 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/Merged_Word_o[15]_i_2_n_0                     | SOC/Processor/Core/Third_Stage/Merged_Word_o[15]_i_1_n_0          |                3 |              8 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/Merged_Word_o[7]_i_1_n_0                      |                                                                   |                3 |              8 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/FSM_onehot_unaligned_access_state[10]_i_1_n_0 | SOC/Processor/Core/CSR/SR[0]                                      |                3 |             11 |         3.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/Merged_Word_o[31]_i_2_n_0                     | SOC/Processor/Core/Third_Stage/Merged_Word_o[31]_i_1_n_0          |                6 |             16 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/DCache/unaligned_access_in_progress_reg[0]                     | SOC/Processor/Core/Third_Stage/EXMEMIR_o[14]_i_1_n_0              |                8 |             21 |         2.62 |
|  clk_o_BUFG    | SOC/Processor/M1/response_out                                                | SOC/Processor/Core/CSR/SR[0]                                      |               11 |             27 |         2.45 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/take_jalr_o_reg                          | SOC/Processor/Core/First_Stage/IFID_IR_o[31]_i_1_n_0              |               22 |             28 |         1.27 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_16[0]                        |                                                                   |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_22[0]                        |                                                                   |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_15[0]                        |                                                                   |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_13[0]                        |                                                                   |               13 |             32 |         2.46 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_12[0]                        |                                                                   |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_10[0]                        |                                                                   |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_17[0]                        |                                                                   |               17 |             32 |         1.88 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_18[0]                        |                                                                   |               13 |             32 |         2.46 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_19[0]                        |                                                                   |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_20[0]                        |                                                                   |               21 |             32 |         1.52 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_21[0]                        |                                                                   |               22 |             32 |         1.45 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_25[0]                        |                                                                   |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_24[0]                        |                                                                   |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_23[0]                        |                                                                   |               11 |             32 |         2.91 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_14[0]                        |                                                                   |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/EXMEM_mem_data_value[31]_i_1_n_0              |                                                                   |               17 |             32 |         1.88 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_3[0]                         |                                                                   |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_1[0]                         |                                                                   |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/IDEXIR_o_reg[26]_2[0]                        | SOC/Processor/Core/CSR/SR[0]                                      |               15 |             32 |         2.13 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/IDEXIR_o_reg[20]_0[0]                        | SOC/Processor/Core/CSR/SR[0]                                      |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/IDEXIR_o_reg[22]_0[0]                        | SOC/Processor/Core/CSR/SR[0]                                      |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/IDEXIR_o_reg[26]_1[0]                        | SOC/Processor/Core/CSR/SR[0]                                      |               18 |             32 |         1.78 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/E[0]                                         | SOC/Processor/Core/CSR/SR[0]                                      |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/IDEXIR_o_reg[21]_0[0]                        | SOC/Processor/Core/CSR/SR[0]                                      |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/IDEXIR_o_reg[23]_0[0]                        | SOC/Processor/Core/CSR/SR[0]                                      |               11 |             32 |         2.91 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_0[0]                         |                                                                   |               15 |             32 |         2.13 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/E[0]                                         |                                                                   |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/flush_bus_o_reg_1[0]                     | SOC/Processor/Core/Second_Stage/Mdu/flush_bus_o_reg[0]            |                7 |             32 |         4.57 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_27[0]                        |                                                                   |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/dividendo[31]_i_1_n_0                    |                                                                   |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/quociente[31]_i_1_n_0                    | SOC/Processor/Core/CSR/SR[0]                                      |                7 |             32 |         4.57 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/First_Word[31]_i_1_n_0                        |                                                                   |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/Second_Word[31]_i_1_n_0                       |                                                                   |                7 |             32 |         4.57 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/Data_Address[0]_i_1_n_0                       |                                                                   |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/E[0]                                          | SOC/Processor/Core/CSR/SR[0]                                      |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/M1/write_data                                                  |                                                                   |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/M1/i_cache_read_data[31]_i_2_n_0                               | SOC/Processor/M1/i_cache_read_data[31]_i_1_n_0                    |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/M1/d_cache_read_data[31]_i_2_n_0                               | SOC/Processor/M1/d_cache_read_data[31]_i_1_n_0                    |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/DIV_RD                                   |                                                                   |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/mul_ready_o                              | SOC/Processor/Core/CSR/SR[0]                                      |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_8[0]                         |                                                                   |                7 |             32 |         4.57 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_11[0]                        |                                                                   |               13 |             32 |         2.46 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_26[0]                        |                                                                   |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_28[0]                        |                                                                   |               22 |             32 |         1.45 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_29[0]                        |                                                                   |               23 |             32 |         1.39 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_9[0]                         |                                                                   |               11 |             32 |         2.91 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_4[0]                         |                                                                   |               18 |             32 |         1.78 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_5[0]                         |                                                                   |               21 |             32 |         1.52 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_6[0]                         |                                                                   |               15 |             32 |         2.13 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_2[0]                         |                                                                   |               13 |             32 |         2.46 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_7[0]                         |                                                                   |               18 |             32 |         1.78 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/quociente_msk[31]_i_1_n_0                |                                                                   |               10 |             33 |         3.30 |
|  clk_o_BUFG    | SOC/Processor/Core/First_Stage/PC                                            | SOC/Processor/Core/CSR/SR[0]                                      |               30 |             33 |         1.10 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/acumulador[16]_i_1_n_0                   |                                                                   |               17 |             34 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/First_Stage/temp_instruction                              |                                                                   |               18 |             48 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/Data_Address_reg[31]_2                        |                                                                   |               15 |             57 |         3.80 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/Data_Address_reg[31]_1                        |                                                                   |               15 |             57 |         3.80 |
|  clk_o_BUFG    | SOC/Processor/ICache/cache_tag_reg_0_15_0_0__0_i_1_n_0                       |                                                                   |               15 |             57 |         3.80 |
|  clk_o_BUFG    | SOC/Processor/ICache/cache_tag_reg_0_15_0_0_i_1_n_0                          |                                                                   |               15 |             57 |         3.80 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/quociente_msk[31]_i_1_n_0                | SOC/Processor/Core/Second_Stage/Mdu/quociente_msk[30]_i_1_n_0     |               17 |             62 |         3.65 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/unaligned_access_in_progress_reg_0[0]         |                                                                   |               21 |             64 |         3.05 |
|  clk_o_BUFG    | SOC/Processor/Core/First_Stage/take_jal_o_reg_0[0]                           |                                                                   |               36 |             64 |         1.78 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/EXMEMALUOut_o[31]_i_1_n_0                     |                                                                   |               24 |             64 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/instruction_finished                         | SOC/Processor/Core/CSR/SR[0]                                      |               16 |             64 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/mdu_operation_o_i_2_n_0                                        | SOC/Processor/Core/Second_Stage/Mdu/take_jalr_o_reg_0[0]          |               25 |             65 |         2.60 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr_reg[10]_0                             |                                                                   |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/write_request_reg_0                                         |                                                                   |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/write_request_reg_1                                         |                                                                   |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr_reg[11]_0                             |                                                                   |               32 |            128 |         4.00 |
|  clk_o_BUFG    | CPU_RESETN_IBUF                                                              |                                                                   |               33 |            132 |         4.00 |
|  clk_o_BUFG    |                                                                              |                                                                   |               48 |            151 |         3.15 |
|  clk_o_BUFG    |                                                                              | SOC/Processor/Core/CSR/SR[0]                                      |              103 |            242 |         2.35 |
+----------------+------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


